
DMA256b_Tests.elf:     file format elf32-littlenios2
DMA256b_Tests.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x00026b9c memsz 0x00027274 flags rwx
    LOAD off    0x00028000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00028000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000239d8  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000012dc  80223c1c  80223c1c  00024c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cbc  80224f00  80224f00  00025f00  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000006d8  80226bbc  80226bbc  00027bbc  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  80227294  80227294  00028000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00028000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00028000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000012d0  00000000  00000000  00028028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00035699  00000000  00000000  000292f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000c3c1  00000000  00000000  0005e991  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001176a  00000000  00000000  0006ad52  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00005380  00000000  00000000  0007c4bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000079bc  00000000  00000000  0008183c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001d785  00000000  00000000  000891f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  000a6980  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001bf0  00000000  00000000  000a69c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  000aee61  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  000aee64  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  000aee70  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  000aee71  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  000aee72  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000aee76  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000aee7a  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  000aee7e  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  000aee89  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  000aee94  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  000aee9f  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  000aeeb0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00213b26  00000000  00000000  000aef03  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
80223c1c l    d  .rodata	00000000 .rodata
80224f00 l    d  .rwdata	00000000 .rwdata
80226bbc l    d  .bss	00000000 .bss
80227294 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../DMA256b_Tests_bsp//obj/HAL/src/crt0.o
80200278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 comm_channel.c
80203450 l     F .text	00000048 uliCommReadReg
80203404 l     F .text	0000004c vCommWriteReg
00000000 l    df *ABS*	00000000 data_packet.c
80203d5c l     F .text	00000048 uliDpktReadReg
80203d10 l     F .text	0000004c vDpktWriteReg
00000000 l    df *ABS*	00000000 fee_buffers.c
80226be0 l     O .bss	00000004 viCh1HoldContext
80226be4 l     O .bss	00000004 viCh2HoldContext
80226be8 l     O .bss	00000004 viCh3HoldContext
80226bec l     O .bss	00000004 viCh4HoldContext
80226bf0 l     O .bss	00000004 viCh5HoldContext
80226bf4 l     O .bss	00000004 viCh6HoldContext
80226bf8 l     O .bss	00000004 viCh7HoldContext
80226bfc l     O .bss	00000004 viCh8HoldContext
8020775c l     F .text	0000004c vFeebWriteReg
802077a8 l     F .text	00000048 uliFeebReadReg
00000000 l    df *ABS*	00000000 rmap.c
80226c00 l     O .bss	00000004 viCh1HoldContext
80226c04 l     O .bss	00000004 viCh2HoldContext
80226c08 l     O .bss	00000004 viCh3HoldContext
80226c0c l     O .bss	00000004 viCh4HoldContext
80226c10 l     O .bss	00000004 viCh5HoldContext
80226c14 l     O .bss	00000004 viCh6HoldContext
80226c18 l     O .bss	00000004 viCh7HoldContext
80226c1c l     O .bss	00000004 viCh8HoldContext
8020a8ac l     F .text	0000004c vRmapWriteReg
8020a940 l     F .text	00000260 uliConvRmapCfgAddr
00000000 l    df *ABS*	00000000 spw_controller.c
8020b294 l     F .text	00000048 uliSpwcReadReg
8020b248 l     F .text	0000004c vSpwcWriteReg
00000000 l    df *ABS*	00000000 ctrl_io_lvds.c
80226b6d l     O .rwdata	00000001 ucIoValue
8020b464 l     F .text	00000074 bCtrlIoLvdsDrive
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
8020bcfc l     F .text	00000134 msgdma_write_extended_descriptor
8020be30 l     F .text	0000015c msgdma_construct_extended_descriptor
8020bf8c l     F .text	00000288 msgdma_descriptor_async_transfer
8020c214 l     F .text	00000348 msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 sync.c
80226c24 l     O .bss	00000004 viSyncHoldContext
80226c28 l     O .bss	00000004 viPreSyncHoldContext
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
80224f00 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
80224a96 l     O .rodata	00000010 zeroes.4389
80224aa6 l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
80224ab6 l     O .rodata	00000010 zeroes.4404
80214130 l     F .text	000000bc __sbprintf
80224ac6 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
80214340 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
80215e70 l     F .text	00000008 __fp_unlock
80215e84 l     F .text	0000019c __sinit.part.1
80216020 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
80225344 l     O .rwdata	00000020 lc_ctype_charset
80225324 l     O .rwdata	00000020 lc_message_charset
80225364 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
80224af4 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
80224c28 l     O .rodata	00000010 blanks.4332
80224c18 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
8021a6e0 l     F .text	000000fc __sprint_r.part.0
80224c48 l     O .rodata	00000010 blanks.4348
80224c38 l     O .rodata	00000010 zeroes.4349
8021bc6c l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8021e7a0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
8021e8cc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
8021e8f8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
8021eb64 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
8021ec44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
8021ee18 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
80226ba8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
8021f238 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
8021f36c l     F .text	00000034 alt_dev_reg
80225950 l     O .rwdata	00001060 jtag_uart_0
802269b0 l     O .rwdata	000000c4 rs232_uart
80226a80 l     O .rwdata	00000060 dma_DDR_M1
80226ae0 l     O .rwdata	00000060 dma_DDR_M2
80226b40 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
8021f6e4 l     F .text	0000020c altera_avalon_jtag_uart_irq
8021f8f0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
8021ff28 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
802201d8 l     F .text	0000009c altera_avalon_uart_irq
80220274 l     F .text	000000e4 altera_avalon_uart_rxirq
80220358 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
802204f4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
8022070c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
802208f4 l     F .text	0000003c alt_get_errno
80220930 l     F .text	00000094 alt_msgdma_write_standard_descriptor
802209c4 l     F .text	0000012c alt_msgdma_write_extended_descriptor
80220af0 l     F .text	00000184 alt_msgdma_irq
80220c74 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80220d00 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
80220e54 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
80221124 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
8022176c l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
80221810 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
802229e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
80222eb8 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
80222ff8 l     F .text	0000003c alt_get_errno
80223034 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
80226c68 g     O .bss	00000004 alt_instruction_exception_handler
80207ad8 g     F .text	0000003c vRmapCh7IrqFlagClrWriteCmd
80206a48 g     F .text	0000008c bFeebGetCh2LeftFeeBusy
802227a4 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
80207dd0 g     F .text	0000004c uliRmapCh1WriteCmdAddress
8020ce2c g     F .text	00000088 vSyncInitIrq
80218918 g     F .text	00000074 _mprec_log10
8020d01c g     F .text	0000003c bSyncSetMbt
8020b630 g     F .text	00000100 I2C_Read
80218a04 g     F .text	0000008c __any_on
8021c208 g     F .text	00000054 _isatty_r
80224b00 g     O .rodata	00000028 __mprec_tinytens
8020d2e0 g     F .text	0000003c bSyncCtrIntern
80207d80 g     F .text	00000050 bRmapCh8IrqFlagWriteCmd
8021ed54 g     F .text	0000007c alt_main
80206d90 g     F .text	0000008c bFeebGetCh5LeftFeeBusy
80206000 g     F .text	00000070 bFeebGetRightBufferEmpty
8020fb14 g     F .text	000000c0 _puts_r
80227194 g     O .bss	00000100 alt_irq
8021c25c g     F .text	00000060 _lseek_r
80206070 g     F .text	0000008c bFeebGetCh1LeftBufferEmpty
8021e454 g     F .text	00000088 .hidden __eqdf2
8022154c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
80207e68 g     F .text	0000004c uliRmapCh3WriteCmdAddress
80227294 g       *ABS*	00000000 __alt_heap_start
80203148 g     F .text	000001b0 bCommSetGlobalIrqEn
80208294 g     F .text	00000080 bRmapGetIrqControl
80226c21 g     O .bss	00000001 SspdConfigControl
8020fad8 g     F .text	0000003c printf
8020d354 g     F .text	00000038 bSyncCtrReset
8021c474 g     F .text	0000009c _wcrtomb_r
80204b14 g     F .text	000000b0 vFeebCh8IrqFlagClrBufferEmpty
80204020 g     F .text	0000012c vFeebCh2HandleIrq
8020d7f8 g     F .text	0000003c bSyncIrqFlagClrNormalPulse
80219194 g     F .text	0000005c __sseek
802161c0 g     F .text	00000010 __sinit
8020c614 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
8020d6cc g     F .text	0000003c bSyncIrqEnableNormalPulse
8021c31c g     F .text	00000140 __swbuf_r
8020adac g     F .text	000000ec bSpwcGetLinkError
80207880 g     F .text	00000030 vRmapCh4HandleIrq
80216c88 g     F .text	0000007c _setlocale_r
80226b70 g     O .rwdata	00000004 LedsPainelControl
80226c94 g     O .bss	00000100 cDebugBuffer
80216028 g     F .text	00000068 __sfmoreglue
80205364 g     F .text	000000d8 bFeebCh1SetBufferSize
8021edf4 g     F .text	00000024 __malloc_unlock
80202598 g     F .text	00000078 uliXorshift32
8020de4c g     F .text	00000440 .hidden __divsf3
8020b06c g     F .text	000001dc bSpwcInitCh
80208d94 g     F .text	0000008c bRmapGetMemConfigStat
8020d950 g     F .text	00000038 bSyncIrqFlagLastPulse
80226c30 g     O .bss	00000004 fp
80217810 g     F .text	0000015c memmove
8020d5dc g     F .text	0000003c bSyncCtrCh8OutEnable
802161a8 g     F .text	00000018 _cleanup
80207580 g     F .text	000001dc bFeebInitCh
80217a94 g     F .text	000000a8 _Balloc
80208394 g     F .text	000000d4 bRmapSetCodecConfig
8022149c g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
80226bc0 g     O .bss	00000004 pxDmaM1Dev
8020b2dc g     F .text	00000034 bEnableIsoDrivers
8020e4a0 g     F .text	000000dc .hidden __gtdf2
802234b4 g     F .text	00000024 altera_nios2_gen2_irq_init
8020d184 g     F .text	00000040 bSyncSetNCycles
80206ea8 g     F .text	0000008c bFeebGetCh6LeftFeeBusy
8020d564 g     F .text	0000003c bSyncCtrCh6OutEnable
8020b98c g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
802081f0 g     F .text	000000a4 bRmapSetIrqControl
802056c4 g     F .text	000000d8 bFeebCh5SetBufferSize
80204278 g     F .text	0000012c vFeebCh4HandleIrq
8021c1ac g     F .text	0000005c _fstat_r
80226c4c g     O .bss	00000004 errno
80219110 g     F .text	00000008 __seofread
80207910 g     F .text	00000030 vRmapCh7HandleIrq
80205088 g     F .text	000000f4 vFeebCh6IrqFlagBufferEmpty
80203734 g     F .text	00000150 bDpktGetPacketConfig
80207fe4 g     F .text	0000004c uliRmapCh8WriteCmdAddress
802194a4 g     F .text	0000123c ___svfiprintf_internal_r
80206214 g     F .text	0000008c bFeebGetCh2RightBufferEmpty
80226c58 g     O .bss	00000004 alt_argv
80204cb8 g     F .text	000000f4 vFeebCh2IrqFlagBufferEmpty
8022eb6c g       *ABS*	00000000 _gp
8021f208 g     F .text	00000030 usleep
8020632c g     F .text	0000008c bFeebGetCh3RightBufferEmpty
80205270 g     F .text	000000f4 vFeebCh8IrqFlagBufferEmpty
8020bc14 g     F .text	00000078 bSetBoardLeds
80222030 g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
802257cc g     O .rwdata	00000180 alt_fd_list
80207b50 g     F .text	00000050 bRmapCh1IrqFlagWriteCmd
80207f00 g     F .text	0000004c uliRmapCh5WriteCmdAddress
80206fc0 g     F .text	0000008c bFeebGetCh7LeftFeeBusy
80222b88 g     F .text	00000090 alt_find_dev
8020f960 g     F .text	00000148 memcpy
80203b48 g     F .text	000001c8 bDpktInitCh
8020d8e0 g     F .text	00000038 bSyncIrqFlagMasterPulse
80204dac g     F .text	000000f4 vFeebCh3IrqFlagBufferEmpty
8020d7bc g     F .text	0000003c bSyncIrqFlagClrMasterPulse
80215e78 g     F .text	0000000c _cleanup_r
8020f610 g     F .text	000000dc .hidden __floatsidf
8020cfac g     F .text	00000038 ucSyncStatusErrorCode
80222f7c g     F .text	0000007c alt_io_redirect
8021e4dc g     F .text	000000f4 .hidden __ltdf2
80207d30 g     F .text	00000050 bRmapCh7IrqFlagWriteCmd
80205be4 g     F .text	000000d0 bFeebSetIrqControl
802026c4 g     F .text	000000bc bSdmaInitM2Dma
80223c1c g       *ABS*	00000000 __DTOR_END__
80226bdc g     O .bss	00000004 EDpktMode
802224e0 g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
802227e0 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8020d3c4 g     F .text	00000038 bSyncCtrErrInj
80222750 g     F .text	00000054 alt_msgdma_register_callback
80206f34 g     F .text	0000008c bFeebGetCh6RightFeeBusy
8020fbd4 g     F .text	00000014 puts
80223684 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020cc78 g     F .text	000000c8 vSyncHandleIrq
802046f4 g     F .text	000000b0 vFeebCh2IrqFlagClrBufferEmpty
8020678c g     F .text	0000008c bFeebGetCh7RightBufferEmpty
8020d528 g     F .text	0000003c bSyncCtrCh5OutEnable
80226c2c g     O .bss	00000001 vucN
80218ff4 g     F .text	00000074 __fpclassifyd
8020cf3c g     F .text	00000038 bSyncStatusExtnIrq
80204f94 g     F .text	000000f4 vFeebCh5IrqFlagBufferEmpty
80218874 g     F .text	000000a4 __ratio
8020d058 g     F .text	0000003c bSyncSetBt
8021bc50 g     F .text	0000001c __vfiprintf_internal
802068a4 g     F .text	0000008c bFeebGetCh8RightBufferEmpty
80204644 g     F .text	000000b0 vFeebCh1IrqFlagClrBufferEmpty
8020d8a8 g     F .text	00000038 bSyncIrqFlagBlankPulse
8021fae8 g     F .text	0000021c altera_avalon_jtag_uart_read
80221c9c g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8020faa8 g     F .text	00000030 _printf_r
8021d204 g     F .text	00000064 .hidden __udivsi3
8021eba0 g     F .text	000000a4 isatty
80226c20 g     O .bss	00000001 LedsBoardControl
80226bc8 g     O .bss	00000004 EFeebIrqEmptyBufferFlags
8020da3c g     F .text	0000003c bSyncPreIrqEnableLastPulse
80224b50 g     O .rodata	000000c8 __mprec_tens
8020dba0 g     F .text	00000038 bSyncPreIrqFlagMasterPulse
80216d04 g     F .text	0000000c __locale_charset
8020d4b0 g     F .text	0000003c bSyncCtrCh3OutEnable
80204bc4 g     F .text	000000f4 vFeebCh1IrqFlagBufferEmpty
8020ddd8 g     F .text	00000074 .hidden __fixunsdfsi
8020b730 g     F .text	00000158 I2C_MultipleRead
80226c48 g     O .bss	00000004 __malloc_top_pad
80226b7c g     O .rwdata	00000004 __mb_cur_max
80216d34 g     F .text	0000000c _localeconv_r
80217ea0 g     F .text	0000003c __i2b
80216644 g     F .text	000004bc __sfvwrite_r
8020db68 g     F .text	00000038 bSyncPreIrqFlagBlankPulse
80207a24 g     F .text	0000003c vRmapCh4IrqFlagClrWriteCmd
80203a8c g     F .text	000000bc bDpktGetPixelDelay
80219068 g     F .text	00000054 _sbrk_r
8021c2bc g     F .text	00000060 _read_r
802229c0 g     F .text	00000028 alt_dcache_flush
8020215c g     F .text	0000043c bDdr2MemoryRandomReadTest
80226b9c g     O .rwdata	00000004 alt_max_fd
8021bea0 g     F .text	000000f0 _fclose_r
80215e40 g     F .text	00000030 fflush
80226c44 g     O .bss	00000004 __malloc_max_sbrked_mem
8020579c g     F .text	000000d8 bFeebCh6SetBufferSize
8020517c g     F .text	000000f4 vFeebCh7IrqFlagBufferEmpty
8021e9e4 g     F .text	00000180 alt_irq_register
8020f6ec g     F .text	00000110 .hidden __extendsfdf2
8020b4d8 g     F .text	00000080 I2C_TestAdress
8021d2c0 g     F .text	000008ac .hidden __adddf3
802079e8 g     F .text	0000003c vRmapCh3IrqFlagClrWriteCmd
80203e48 g     F .text	00000084 usiLineTrDelayCalcPeriodNs
8021861c g     F .text	0000010c __b2d
802219fc g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8021cbd4 g     F .text	00000538 .hidden __umoddi3
8021ec80 g     F .text	000000d4 lseek
802084ec g     F .text	00000158 bRmapGetCodecStatus
8020ae98 g     F .text	000000c8 bSpwcGetLinkStatus
80207374 g     F .text	00000080 bFeebGetWindowing
80226b74 g     O .rwdata	00000004 _global_impure_ptr
8020cc34 g     F .text	00000044 bSSDisplayUpdate
80218a90 g     F .text	00000564 _realloc_r
80227294 g       *ABS*	00000000 __bss_end
80222dc8 g     F .text	000000f0 alt_iic_isr_register
8021f100 g     F .text	00000108 alt_tick
80208030 g     F .text	000001c0 vRmapInitIrq
8020d9c4 g     F .text	0000003c bSyncPreIrqEnableMasterPulse
802225e4 g     F .text	0000016c alt_msgdma_init
8021c65c g     F .text	00000578 .hidden __udivdi3
8021c108 g     F .text	00000024 _fputwc_r
80224b28 g     O .rodata	00000028 __mprec_bigtens
80217c84 g     F .text	00000104 __s2b
8020d148 g     F .text	0000003c bSyncSetPolarity
8021e5d0 g     F .text	000000a8 .hidden __floatunsidf
8021835c g     F .text	00000060 __mcmp
8022012c g     F .text	000000ac altera_avalon_uart_init
80222858 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80202c60 g     F .text	000004e8 bSdmaDmaM2Transfer
802161e0 g     F .text	00000018 __fp_lock_all
80222d7c g     F .text	0000004c alt_ic_irq_enabled
8020b558 g     F .text	000000d8 I2C_Write
80207bf0 g     F .text	00000050 bRmapCh3IrqFlagWriteCmd
8021f064 g     F .text	0000009c alt_alarm_stop
80226c50 g     O .bss	00000004 alt_irq_active
802000fc g     F .exceptions	000000d4 alt_irq_handler
802257a4 g     O .rwdata	00000028 alt_dev_null
80221634 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
8020d10c g     F .text	0000003c bSyncSetOst
80208e20 g     F .text	000010c4 bRmapSetRmapMemHKArea
802071f0 g     F .text	000000e0 bFeebSetBufferSize
8020b888 g     F .text	0000008c i2c_start
8020d4ec g     F .text	0000003c bSyncCtrCh4OutEnable
80222434 g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
8021e8ac g     F .text	00000020 alt_dcache_flush_all
80217d88 g     F .text	00000068 __hi0bits
80207f4c g     F .text	0000004c uliRmapCh6WriteCmdAddress
8020f590 g     F .text	00000080 .hidden __fixdfsi
802062a0 g     F .text	0000008c bFeebGetCh3LeftBufferEmpty
8020594c g     F .text	000000d8 bFeebCh8SetBufferSize
80207478 g     F .text	00000084 bFeebStopCh
8020dc48 g     F .text	0000007c uliPerCalcPeriodMs
8020d31c g     F .text	00000038 bSyncCtrStart
802074fc g     F .text	00000084 bFeebClrCh
80207ce0 g     F .text	00000050 bRmapCh6IrqFlagWriteCmd
80207eb4 g     F .text	0000004c uliRmapCh4WriteCmdAddress
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
80226b94 g     O .rwdata	00000008 alt_dev_list
8021f274 g     F .text	000000f8 write
802237e8 g     F .text	000000a0 _putc_r
802070d8 g     F .text	0000008c bFeebGetCh8LeftFeeBusy
8021e934 g     F .text	000000b0 fstat
8020da00 g     F .text	0000003c bSyncPreIrqEnableNormalPulse
8021e4dc g     F .text	000000f4 .hidden __ledf2
802078b0 g     F .text	00000030 vRmapCh5HandleIrq
802180d4 g     F .text	00000140 __pow5mult
80207e1c g     F .text	0000004c uliRmapCh2WriteCmdAddress
8021a7f4 g     F .text	0000145c ___vfiprintf_internal_r
80226c3c g     O .bss	00000004 __nlocale_changed
8021d268 g     F .text	00000058 .hidden __umodsi3
8020d3fc g     F .text	0000003c bSyncCtrSyncOutEnable
80221a54 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
80227294 g       *ABS*	00000000 end
802044d0 g     F .text	0000012c vFeebCh6HandleIrq
80226c2d g     O .bss	00000001 ucSyncIrqFlagsQtd
80220748 g     F .text	000001ac altera_avalon_uart_write
8021f624 g     F .text	000000c0 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8020d918 g     F .text	00000038 bSyncIrqFlagNormalPulse
802069bc g     F .text	0000008c bFeebGetCh1RightFeeBusy
80223c1c g       *ABS*	00000000 __CTOR_LIST__
80300000 g       *ABS*	00000000 __alt_stack_pointer
80201d44 g     F .text	00000418 bDdr2MemoryRandomWriteTest
8021ffa0 g     F .text	0000007c alt_avalon_timer_sc_init
802072d0 g     F .text	000000a4 bFeebSetWindowing
8022007c g     F .text	00000060 altera_avalon_uart_write_fd
8020f7fc g     F .text	00000064 .hidden __clzsi2
802200dc g     F .text	00000050 altera_avalon_uart_close_fd
8021fd04 g     F .text	00000224 altera_avalon_jtag_uart_write
802161d0 g     F .text	00000004 __sfp_lock_acquire
8021772c g     F .text	000000e4 memchr
80211f1c g     F .text	000021f8 ___vfprintf_internal_r
8020fbe8 g     F .text	00000058 _sprintf_r
80208ac8 g     F .text	000002cc bRmapGetMemConfigArea
80216334 g     F .text	00000310 _free_r
8022324c g     F .text	0000022c alt_printf
80216d10 g     F .text	00000010 __locale_mb_cur_max
80208314 g     F .text	00000080 bRmapGetIrqFlags
80223a68 g     F .text	00000180 __call_exitprocs
80206bec g     F .text	0000008c bFeebGetCh3RightFeeBusy
80226c38 g     O .bss	00000004 __mlocale_changed
8020d38c g     F .text	00000038 bSyncCtrOneShot
80226b80 g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	00000038 _start
80226c60 g     O .bss	00000004 _alt_tick_rate
80206818 g     F .text	0000008c bFeebGetCh8LeftBufferEmpty
80218214 g     F .text	00000148 __lshift
8020dc10 g     F .text	00000038 bSyncPreIrqFlagLastPulse
802214f4 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
80226c64 g     O .bss	00000004 _alt_nticks
8021ee54 g     F .text	000000fc read
8021f3d8 g     F .text	000000e8 alt_sys_init
8020e28c g     F .text	00000124 .hidden __floatsisf
802079ac g     F .text	0000003c vRmapCh2IrqFlagClrWriteCmd
802192d4 g     F .text	000001d0 __ssprint_r
8020dab4 g     F .text	0000003c bSyncPreIrqFlagClrMasterPulse
80205e44 g     F .text	0000014c bFeebGetBuffersStatus
80200720 g     F .text	00000b74 bDdr2EepromDump
80223950 g     F .text	00000118 __register_exitproc
8020dbd8 g     F .text	00000038 bSyncPreIrqFlagNormalPulse
8020d690 g     F .text	0000003c bSyncIrqEnableMasterPulse
80207c90 g     F .text	00000050 bRmapCh5IrqFlagWriteCmd
80206b60 g     F .text	0000008c bFeebGetCh3LeftFeeBusy
80206444 g     F .text	0000008c bFeebGetCh4RightBufferEmpty
80217edc g     F .text	000001f8 __multiply
8021f990 g     F .text	00000068 altera_avalon_jtag_uart_close
80226c6c g     O .bss	00000028 __malloc_current_mallinfo
80218728 g     F .text	0000014c __d2b
80204854 g     F .text	000000b0 vFeebCh4IrqFlagClrBufferEmpty
80206c78 g     F .text	0000008c bFeebGetCh4LeftFeeBusy
80204620 g     F .text	00000024 vFeebCh8HandleIrq
80206700 g     F .text	0000008c bFeebGetCh7LeftBufferEmpty
8021f4c0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
802235e0 g     F .text	000000a4 alt_get_fd
8020aba0 g     F .text	00000130 bSpwcSetLink
8021e678 g     F .text	00000128 alt_busy_sleep
8020d438 g     F .text	0000003c bSyncCtrCh1OutEnable
8021bd88 g     F .text	00000054 _close_r
802219a4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8022376c g     F .text	0000007c memcmp
8021f580 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
80227294 g       *ABS*	00000000 __alt_stack_base
80205874 g     F .text	000000d8 bFeebCh7SetBufferSize
8021f5d0 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
80204904 g     F .text	000000b0 vFeebCh5IrqFlagClrBufferEmpty
8020f860 g     F .text	000000cc _fwrite_r
80221aac g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
802141ec g     F .text	00000154 __swsetup_r
8021db6c g     F .text	000008e8 .hidden __divdf3
80216090 g     F .text	00000118 __sfp
8020afe8 g     F .text	00000084 bSpwcClearTimecode
8021898c g     F .text	00000078 __copybits
8022539c g     O .rwdata	00000408 __malloc_av_
802161dc g     F .text	00000004 __sinit_lock_release
80226bbc g     O .bss	00000004 uliInitialState
8020b914 g     F .text	00000078 i2c_stop
8020d094 g     F .text	0000003c bSyncSetPreBt
8020e57c g     F .text	00000718 .hidden __muldf3
802190bc g     F .text	00000054 __sread
802234d8 g     F .text	00000108 alt_find_file
80222a24 g     F .text	000000a4 alt_dev_llist_insert
8021edd0 g     F .text	00000024 __malloc_lock
8021efb4 g     F .text	000000b0 sbrk
8020fd44 g     F .text	000021d8 ___svfprintf_internal_r
80215de4 g     F .text	0000005c _fflush_r
8021bddc g     F .text	000000c4 _calloc_r
8020cfe4 g     F .text	00000038 ucSyncStatusCycleNumber
80208468 g     F .text	00000084 bRmapGetCodecConfig
802043a4 g     F .text	0000012c vFeebCh5HandleIrq
80226bbc g       *ABS*	00000000 __bss_start
802055ec g     F .text	000000d8 bFeebCh4SetBufferSize
8021796c g     F .text	00000128 memset
8022258c g     F .text	00000058 alt_msgdma_open
8020dcc4 g     F .text	00000114 main
80207b14 g     F .text	0000003c vRmapCh8IrqFlagClrWriteCmd
80207c40 g     F .text	00000050 bRmapCh4IrqFlagWriteCmd
80226c5c g     O .bss	00000004 alt_envp
80226c40 g     O .bss	00000004 __malloc_max_total_mem
80221d8c g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
8021f520 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
8020babc g     F .text	00000158 i2c_read
8021c45c g     F .text	00000018 __swbuf
8020b310 g     F .text	00000034 bDisableIsoDrivers
802060fc g     F .text	0000008c bFeebGetCh1RightBufferEmpty
802191f0 g     F .text	00000008 __sclose
80300000 g       *ABS*	00000000 __alt_heap_limit
8021bf90 g     F .text	00000014 fclose
802063b8 g     F .text	0000008c bFeebGetCh4LeftBufferEmpty
8020d780 g     F .text	0000003c bSyncIrqFlagClrBlankPulse
80203884 g     F .text	000000bc bDpktGetPacketHeader
802077f0 g     F .text	00000030 vRmapCh1HandleIrq
80214540 g     F .text	00001688 _dtoa_r
80222174 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
80216f20 g     F .text	0000080c _malloc_r
8021c5d0 g     F .text	00000030 __ascii_wctomb
80226ba0 g     O .rwdata	00000004 alt_errno
80221be4 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
8020c68c g     F .text	000004e0 POWER_SPI_RW
8020acd0 g     F .text	000000dc bSpwcGetLink
80216b00 g     F .text	000000c4 _fwalk
80206930 g     F .text	0000008c bFeebGetCh1LeftFeeBusy
80226bcc g     O .bss	00000004 ECommSpwCh
80223888 g     F .text	000000c8 putc
8021d10c g     F .text	00000084 .hidden __divsi3
80216210 g     F .text	00000124 _malloc_trim_r
8020a6a8 g     F .text	00000204 bRmapInitCh
80223c1c g       *ABS*	00000000 __CTOR_END__
8020d0d0 g     F .text	0000003c bSyncSetPer
8020027c g     F .text	000004a4 bDdr2EepromTest
8020d708 g     F .text	0000003c bSyncIrqEnableLastPulse
8020d744 g     F .text	0000003c bSyncIrqFlagClrError
802191f8 g     F .text	000000dc strcmp
80223c1c g       *ABS*	00000000 __DTOR_LIST__
8020d654 g     F .text	0000003c bSyncIrqEnableBlankPulse
8021e454 g     F .text	00000088 .hidden __nedf2
8020d5a0 g     F .text	0000003c bSyncCtrCh7OutEnable
8021f3a0 g     F .text	00000038 alt_irq_init
8021ef50 g     F .text	00000064 alt_release_fd
8022281c g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8020ce08 g     F .text	00000024 vSyncClearCounter
8020fc40 g     F .text	0000006c sprintf
8022494a g     O .rodata	00000100 .hidden __clz_tab
8020134c g     F .text	00000538 bDdr2MemoryWriteTest
80226c34 g     O .bss	00000004 _PathLocale
8020c55c g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
8020a8f8 g     F .text	00000048 uliRmapReadReg
80206ad4 g     F .text	0000008c bFeebGetCh2RightFeeBusy
80223720 g     F .text	00000014 atexit
8020414c g     F .text	0000012c vFeebCh3HandleIrq
8021bd28 g     F .text	00000060 _write_r
802064d0 g     F .text	0000008c bFeebGetCh5LeftBufferEmpty
80216d40 g     F .text	00000018 setlocale
80221b4c g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
80226b78 g     O .rwdata	00000004 _impure_ptr
80226c54 g     O .bss	00000004 alt_argc
80215bc8 g     F .text	0000021c __sflush_r
8020af60 g     F .text	00000088 bSpwcGetTimecode
80222b28 g     F .text	00000060 _do_dtors
80216d2c g     F .text	00000008 __locale_cjk_lang
80226bd0 g     O .bss	00000004 ESdmaBufferSide
8020b344 g     F .text	00000034 bEnableLvdsBoard
80207820 g     F .text	00000030 vRmapCh2HandleIrq
80206d04 g     F .text	0000008c bFeebGetCh4RightFeeBusy
8020b3ac g     F .text	000000b8 bSetPreEmphasys
80200020 g       .exceptions	00000000 alt_irq_entry
802065e8 g     F .text	0000008c bFeebGetCh6LeftBufferEmpty
80206188 g     F .text	0000008c bFeebGetCh2LeftBufferEmpty
802185b8 g     F .text	00000064 __ulp
802161f8 g     F .text	00000018 __fp_unlock_all
8020d2a4 g     F .text	0000003c bSyncErrInj
80226b8c g     O .rwdata	00000008 alt_fs_list
80226d94 g     O .bss	00000400 xSZData
8020da78 g     F .text	0000003c bSyncPreIrqFlagClrBlankPulse
80206674 g     F .text	0000008c bFeebGetCh6RightBufferEmpty
80202610 g     F .text	000000b4 bSdmaInitM1Dma
80216d58 g     F .text	0000000c localeconv
80203ecc g     F .text	00000154 vFeebCh1HandleIrq
802045fc g     F .text	00000024 vFeebCh7HandleIrq
80226bd4 g     O .bss	00000004 ECommBufferSide
80222c18 g     F .text	00000050 alt_ic_isr_register
80207850 g     F .text	00000030 vRmapCh3HandleIrq
8020f92c g     F .text	00000034 fwrite
80226bbc g       *ABS*	00000000 _edata
8022001c g     F .text	00000060 altera_avalon_uart_read_fd
80203da4 g     F .text	000000a4 usiAdcPxDelayCalcPeriodNs
8020655c g     F .text	0000008c bFeebGetCh5RightBufferEmpty
80227294 g       *ABS*	00000000 _end
80201294 g     F .text	000000b8 bDdr2SwitchMemory
80205514 g     F .text	000000d8 bFeebCh3SetBufferSize
8021bfa4 g     F .text	00000164 __fputwc
8021f9f8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
80208644 g     F .text	00000158 bRmapGetCodecError
80222cf0 g     F .text	0000008c alt_ic_irq_disable
80202780 g     F .text	000004e0 bSdmaDmaM1Transfer
80226b6c g     O .rwdata	00000001 ucFeebIrqEmptyBufferFlagsQtd
80219118 g     F .text	0000007c __swrite
80226b84 g     O .rwdata	00000004 __malloc_trim_threshold
80216d20 g     F .text	0000000c __locale_msgcharset
8020c650 g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
80223734 g     F .text	00000038 exit
8020d870 g     F .text	00000038 bSyncIrqFlagError
80206e1c g     F .text	0000008c bFeebGetCh5RightFeeBusy
80216bc4 g     F .text	000000c4 _fwalk_reent
80221f24 g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8020e3b0 g     F .text	000000f0 .hidden __floatunsisf
802183bc g     F .text	000001fc __mdiff
80205a24 g     F .text	000001c0 vFeebInitIrq
80203498 g     F .text	0000029c bDpktSetPacketConfig
8021d190 g     F .text	00000074 .hidden __modsi3
8020d234 g     F .text	00000038 uliSyncGetPer
802078e0 g     F .text	00000030 vRmapCh6HandleIrq
80300000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
802161d4 g     F .text	00000004 __sfp_lock_release
80205cb4 g     F .text	000000a4 bFeebGetIrqControl
8020bc8c g     F .text	00000070 bSetPainelLeds
802216c4 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
80201884 g     F .text	000004c0 bDdr2MemoryReadTest
8020879c g     F .text	0000032c bRmapSetMemConfigArea
8020d618 g     F .text	0000003c bSyncIrqEnableError
8020d1fc g     F .text	00000038 uliSyncGetBt
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
802215a4 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
802204a0 g     F .text	00000054 altera_avalon_uart_close
80223be8 g     F .text	00000034 _exit
80205f90 g     F .text	00000070 bFeebGetLeftBufferEmpty
80222894 g     F .text	0000012c alt_alarm_start
80226bd8 g     O .bss	00000004 ESdmaChBufferId
80207a60 g     F .text	0000003c vRmapCh5IrqFlagClrWriteCmd
80216d64 g     F .text	000001bc __smakebuf_r
8020704c g     F .text	0000008c bFeebGetCh7RightFeeBusy
80226bb4 g     O .rwdata	00000008 alt_msgdma_list
8020fcac g     F .text	00000098 strlen
80207a9c g     F .text	0000003c vRmapCh6IrqFlagClrWriteCmd
802230f8 g     F .text	00000154 open
80209ee4 g     F .text	000007c4 bRmapGetRmapMemHKArea
8020db2c g     F .text	0000003c bSyncPreIrqFlagClrLastPulse
8020e4a0 g     F .text	000000dc .hidden __gedf2
8020daf0 g     F .text	0000003c bSyncPreIrqFlagClrNormalPulse
80223478 g     F .text	0000003c alt_putchar
80204ea0 g     F .text	000000f4 vFeebCh4IrqFlagBufferEmpty
80226b88 g     O .rwdata	00000004 __wctomb
8021a7dc g     F .text	00000018 __sprint_r
8020d988 g     F .text	0000003c bSyncPreIrqEnableBlankPulse
80205d58 g     F .text	000000ec bFeebGetIrqFlags
80226bc4 g     O .bss	00000004 pxDmaM2Dev
80226ba4 g     O .rwdata	00000004 alt_priority_mask
8020b378 g     F .text	00000034 bDisableLvdsBoard
8020543c g     F .text	000000d8 bFeebCh2SetBufferSize
8020cd40 g     F .text	000000c8 vSyncPreHandleIrq
8020cb6c g     F .text	000000c8 bSSDisplayConfig
80222c68 g     F .text	00000088 alt_ic_irq_enable
80214114 g     F .text	0000001c __vfprintf_internal
8020d474 g     F .text	0000003c bSyncCtrCh2OutEnable
80220530 g     F .text	000001dc altera_avalon_uart_read
8021c600 g     F .text	0000005c _wctomb_r
802047a4 g     F .text	000000b0 vFeebCh3IrqFlagClrBufferEmpty
8020ec94 g     F .text	000008fc .hidden __subdf3
8020d26c g     F .text	00000038 uliSyncGetOst
80207940 g     F .text	00000030 vRmapCh8HandleIrq
802049b4 g     F .text	000000b0 vFeebCh6IrqFlagClrBufferEmpty
802032f8 g     F .text	0000010c bCommInitCh
80217df0 g     F .text	000000b0 __lo0bits
80226bac g     O .rwdata	00000008 alt_alarm_list
80222ac8 g     F .text	00000060 _do_ctors
80207970 g     F .text	0000003c vRmapCh1IrqFlagClrWriteCmd
80207164 g     F .text	0000008c bFeebGetCh8RightFeeBusy
8021c510 g     F .text	000000c0 wcrtomb
80203940 g     F .text	0000014c bDpktSetPixelDelay
8021e7dc g     F .text	000000d0 close
80207ba0 g     F .text	00000050 bRmapCh2IrqFlagWriteCmd
80207f98 g     F .text	0000004c uliRmapCh7WriteCmdAddress
802073f4 g     F .text	00000084 bFeebStartCh
8020ceb4 g     F .text	00000088 vSyncPreInitIrq
8020d834 g     F .text	0000003c bSyncIrqFlagClrLastPulse
8021c12c g     F .text	00000080 fputwc
802161d8 g     F .text	00000004 __sinit_lock_acquire
80217b64 g     F .text	00000120 __multadd
80204a64 g     F .text	000000b0 vFeebCh7IrqFlagClrBufferEmpty
8020cf74 g     F .text	00000038 ucSyncStatusState
80217b3c g     F .text	00000028 _Bfree
8020d1c4 g     F .text	00000038 uliSyncGetMbt



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	109c6504 	addi	r2,r2,29076
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	109c6504 	addi	r2,r2,29076
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a03f17 	ldw	r2,-32516(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a03f17 	ldw	r2,-32516(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
80200244:	06e00c34 	movhi	sp,32816
    ori sp, sp, %lo(__alt_stack_pointer)
80200248:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
8020024c:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200250:	d6badb14 	ori	gp,gp,60268
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
80200254:	00a008b4 	movhi	r2,32802
    ori r2, r2, %lo(__bss_start)
80200258:	109aef14 	ori	r2,r2,27580

    movhi r3, %hi(__bss_end)
8020025c:	00e008b4 	movhi	r3,32802
    ori r3, r3, %lo(__bss_end)
80200260:	18dca514 	ori	r3,r3,29332

    beq r2, r3, 1f
80200264:	10c00326 	beq	r2,r3,80200274 <_start+0x30>

0:
    stw zero, (r2)
80200268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8020026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
80200270:	10fffd36 	bltu	r2,r3,80200268 <__reset+0xfa1e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
80200274:	021ed540 	call	8021ed54 <alt_main>

80200278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
80200278:	003fff06 	br	80200278 <__reset+0xfa1e0278>

8020027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8020027c:	defff604 	addi	sp,sp,-40
80200280:	dfc00915 	stw	ra,36(sp)
80200284:	df000815 	stw	fp,32(sp)
80200288:	df000804 	addi	fp,sp,32
8020028c:	2005883a 	mov	r2,r4
80200290:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
80200294:	00e008b4 	movhi	r3,32802
80200298:	18db2504 	addi	r3,r3,27796
8020029c:	00a008b4 	movhi	r2,32802
802002a0:	108f0704 	addi	r2,r2,15388
802002a4:	1009883a 	mov	r4,r2
802002a8:	00800884 	movi	r2,34
802002ac:	100d883a 	mov	r6,r2
802002b0:	200b883a 	mov	r5,r4
802002b4:	1809883a 	mov	r4,r3
802002b8:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
802002bc:	012008b4 	movhi	r4,32802
802002c0:	211b2504 	addi	r4,r4,27796
802002c4:	020fad80 	call	8020fad8 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802002c8:	00bfe804 	movi	r2,-96
802002cc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
802002d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802002d4:	e0bfff03 	ldbu	r2,-4(fp)
802002d8:	10000326 	beq	r2,zero,802002e8 <bDdr2EepromTest+0x6c>
802002dc:	10800060 	cmpeqi	r2,r2,1
802002e0:	10000a1e 	bne	r2,zero,8020030c <bDdr2EepromTest+0x90>
802002e4:	00001206 	br	80200330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802002e8:	00a04034 	movhi	r2,33024
802002ec:	10827c04 	addi	r2,r2,2544
802002f0:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802002f4:	00a04034 	movhi	r2,33024
802002f8:	10828004 	addi	r2,r2,2560
802002fc:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200300:	00800044 	movi	r2,1
80200304:	e0bff915 	stw	r2,-28(fp)
		break;
80200308:	00001906 	br	80200370 <bDdr2EepromTest+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8020030c:	00a04034 	movhi	r2,33024
80200310:	10825804 	addi	r2,r2,2400
80200314:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200318:	00a04034 	movhi	r2,33024
8020031c:	10825c04 	addi	r2,r2,2416
80200320:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200324:	00800044 	movi	r2,1
80200328:	e0bff915 	stw	r2,-28(fp)
		break;
8020032c:	00001006 	br	80200370 <bDdr2EepromTest+0xf4>
	default:
		bSuccess = FALSE;
80200330:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80200334:	00e008b4 	movhi	r3,32802
80200338:	18db2504 	addi	r3,r3,27796
8020033c:	00a008b4 	movhi	r2,32802
80200340:	108f1004 	addi	r2,r2,15424
80200344:	1009883a 	mov	r4,r2
80200348:	00800bc4 	movi	r2,47
8020034c:	100d883a 	mov	r6,r2
80200350:	200b883a 	mov	r5,r4
80200354:	1809883a 	mov	r4,r3
80200358:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020035c:	012008b4 	movhi	r4,32802
80200360:	211b2504 	addi	r4,r4,27796
80200364:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
80200368:	e0bff917 	ldw	r2,-28(fp)
8020036c:	0000e706 	br	8020070c <bDdr2EepromTest+0x490>
	}

	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
80200370:	00e008b4 	movhi	r3,32802
80200374:	18db2504 	addi	r3,r3,27796
80200378:	00a008b4 	movhi	r2,32802
8020037c:	108f1c04 	addi	r2,r2,15472
80200380:	1009883a 	mov	r4,r2
80200384:	008005c4 	movi	r2,23
80200388:	100d883a 	mov	r6,r2
8020038c:	200b883a 	mov	r5,r4
80200390:	1809883a 	mov	r4,r3
80200394:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80200398:	012008b4 	movhi	r4,32802
8020039c:	211b2504 	addi	r4,r4,27796
802003a0:	020fad80 	call	8020fad8 <printf>
#endif
	usleep(20 * 1000);
802003a4:	01138804 	movi	r4,20000
802003a8:	021f2080 	call	8021f208 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003ac:	e03ffc15 	stw	zero,-16(fp)
802003b0:	00002f06 	br	80200470 <bDdr2EepromTest+0x1f4>
		ucControlAddr = iI;
802003b4:	e0bffc17 	ldw	r2,-16(fp)
802003b8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003bc:	e0bffd03 	ldbu	r2,-12(fp)
802003c0:	10c03fcc 	andi	r3,r2,255
802003c4:	18c0201c 	xori	r3,r3,128
802003c8:	18ffe004 	addi	r3,r3,-128
802003cc:	e13ffd43 	ldbu	r4,-11(fp)
802003d0:	e0bffe04 	addi	r2,fp,-8
802003d4:	d8800015 	stw	r2,0(sp)
802003d8:	200f883a 	mov	r7,r4
802003dc:	180d883a 	mov	r6,r3
802003e0:	e17ffb17 	ldw	r5,-20(fp)
802003e4:	e13ffa17 	ldw	r4,-24(fp)
802003e8:	020b6300 	call	8020b630 <I2C_Read>
802003ec:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
802003f0:	e0bff917 	ldw	r2,-28(fp)
802003f4:	10000e26 	beq	r2,zero,80200430 <bDdr2EepromTest+0x1b4>
#if DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
802003f8:	e0bffd43 	ldbu	r2,-11(fp)
802003fc:	e0fffe03 	ldbu	r3,-8(fp)
80200400:	18c03fcc 	andi	r3,r3,255
80200404:	180f883a 	mov	r7,r3
80200408:	100d883a 	mov	r6,r2
8020040c:	016008b4 	movhi	r5,32802
80200410:	294f2204 	addi	r5,r5,15496
80200414:	012008b4 	movhi	r4,32802
80200418:	211b2504 	addi	r4,r4,27796
8020041c:	020fc400 	call	8020fc40 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
80200420:	012008b4 	movhi	r4,32802
80200424:	211b2504 	addi	r4,r4,27796
80200428:	020fad80 	call	8020fad8 <printf>
8020042c:	00000d06 	br	80200464 <bDdr2EepromTest+0x1e8>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
80200430:	00e008b4 	movhi	r3,32802
80200434:	18db2504 	addi	r3,r3,27796
80200438:	00a008b4 	movhi	r2,32802
8020043c:	108f2704 	addi	r2,r2,15516
80200440:	1009883a 	mov	r4,r2
80200444:	008005c4 	movi	r2,23
80200448:	100d883a 	mov	r6,r2
8020044c:	200b883a 	mov	r5,r4
80200450:	1809883a 	mov	r4,r3
80200454:	020f9600 	call	8020f960 <memcpy>
			debug(fp, cDebugBuffer);
80200458:	012008b4 	movhi	r4,32802
8020045c:	211b2504 	addi	r4,r4,27796
80200460:	020fad80 	call	8020fad8 <printf>
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200464:	e0bffc17 	ldw	r2,-16(fp)
80200468:	10800044 	addi	r2,r2,1
8020046c:	e0bffc15 	stw	r2,-16(fp)
80200470:	e0bffc17 	ldw	r2,-16(fp)
80200474:	10804008 	cmpgei	r2,r2,256
80200478:	1000021e 	bne	r2,zero,80200484 <bDdr2EepromTest+0x208>
8020047c:	e0bff917 	ldw	r2,-28(fp)
80200480:	103fcc1e 	bne	r2,zero,802003b4 <__reset+0xfa1e03b4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
80200484:	e0bff917 	ldw	r2,-28(fp)
80200488:	10000e26 	beq	r2,zero,802004c4 <bDdr2EepromTest+0x248>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
8020048c:	00e008b4 	movhi	r3,32802
80200490:	18db2504 	addi	r3,r3,27796
80200494:	00a008b4 	movhi	r2,32802
80200498:	108f2d04 	addi	r2,r2,15540
8020049c:	1009883a 	mov	r4,r2
802004a0:	00800884 	movi	r2,34
802004a4:	100d883a 	mov	r6,r2
802004a8:	200b883a 	mov	r5,r4
802004ac:	1809883a 	mov	r4,r3
802004b0:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
802004b4:	012008b4 	movhi	r4,32802
802004b8:	211b2504 	addi	r4,r4,27796
802004bc:	020fad80 	call	8020fad8 <printf>
802004c0:	00000d06 	br	802004f8 <bDdr2EepromTest+0x27c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
802004c4:	00e008b4 	movhi	r3,32802
802004c8:	18db2504 	addi	r3,r3,27796
802004cc:	00a008b4 	movhi	r2,32802
802004d0:	108f3604 	addi	r2,r2,15576
802004d4:	1009883a 	mov	r4,r2
802004d8:	008007c4 	movi	r2,31
802004dc:	100d883a 	mov	r6,r2
802004e0:	200b883a 	mov	r5,r4
802004e4:	1809883a 	mov	r4,r3
802004e8:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
802004ec:	012008b4 	movhi	r4,32802
802004f0:	211b2504 	addi	r4,r4,27796
802004f4:	020fad80 	call	8020fad8 <printf>
#endif
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
802004f8:	00e008b4 	movhi	r3,32802
802004fc:	18db2504 	addi	r3,r3,27796
80200500:	00a008b4 	movhi	r2,32802
80200504:	108f3e04 	addi	r2,r2,15608
80200508:	1009883a 	mov	r4,r2
8020050c:	00800604 	movi	r2,24
80200510:	100d883a 	mov	r6,r2
80200514:	200b883a 	mov	r5,r4
80200518:	1809883a 	mov	r4,r3
8020051c:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80200520:	012008b4 	movhi	r4,32802
80200524:	211b2504 	addi	r4,r4,27796
80200528:	020fad80 	call	8020fad8 <printf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
8020052c:	00800484 	movi	r2,18
80200530:	e0bffd85 	stb	r2,-10(fp)
80200534:	00bfe004 	movi	r2,-128
80200538:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
8020053c:	01138804 	movi	r4,20000
80200540:	021f2080 	call	8021f208 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200544:	e0bffd03 	ldbu	r2,-12(fp)
80200548:	10c03fcc 	andi	r3,r2,255
8020054c:	18c0201c 	xori	r3,r3,128
80200550:	18ffe004 	addi	r3,r3,-128
80200554:	e13ffdc3 	ldbu	r4,-9(fp)
80200558:	e0bffd83 	ldbu	r2,-10(fp)
8020055c:	d8800015 	stw	r2,0(sp)
80200560:	200f883a 	mov	r7,r4
80200564:	180d883a 	mov	r6,r3
80200568:	e17ffb17 	ldw	r5,-20(fp)
8020056c:	e13ffa17 	ldw	r4,-24(fp)
80200570:	020b5580 	call	8020b558 <I2C_Write>
80200574:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200578:	e0bff917 	ldw	r2,-28(fp)
8020057c:	10000e1e 	bne	r2,zero,802005b8 <bDdr2EepromTest+0x33c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
80200580:	00e008b4 	movhi	r3,32802
80200584:	18db2504 	addi	r3,r3,27796
80200588:	00a008b4 	movhi	r2,32802
8020058c:	108f4404 	addi	r2,r2,15632
80200590:	1009883a 	mov	r4,r2
80200594:	00800604 	movi	r2,24
80200598:	100d883a 	mov	r6,r2
8020059c:	200b883a 	mov	r5,r4
802005a0:	1809883a 	mov	r4,r3
802005a4:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
802005a8:	012008b4 	movhi	r4,32802
802005ac:	211b2504 	addi	r4,r4,27796
802005b0:	020fad80 	call	8020fad8 <printf>
802005b4:	00002f06 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802005b8:	e0bffd03 	ldbu	r2,-12(fp)
802005bc:	10c03fcc 	andi	r3,r2,255
802005c0:	18c0201c 	xori	r3,r3,128
802005c4:	18ffe004 	addi	r3,r3,-128
802005c8:	e13ffdc3 	ldbu	r4,-9(fp)
802005cc:	e0bffe44 	addi	r2,fp,-7
802005d0:	d8800015 	stw	r2,0(sp)
802005d4:	200f883a 	mov	r7,r4
802005d8:	180d883a 	mov	r6,r3
802005dc:	e17ffb17 	ldw	r5,-20(fp)
802005e0:	e13ffa17 	ldw	r4,-24(fp)
802005e4:	020b6300 	call	8020b630 <I2C_Read>
802005e8:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
802005ec:	e0bff917 	ldw	r2,-28(fp)
802005f0:	10000e1e 	bne	r2,zero,8020062c <bDdr2EepromTest+0x3b0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
802005f4:	00e008b4 	movhi	r3,32802
802005f8:	18db2504 	addi	r3,r3,27796
802005fc:	00a008b4 	movhi	r2,32802
80200600:	108f4a04 	addi	r2,r2,15656
80200604:	1009883a 	mov	r4,r2
80200608:	00800884 	movi	r2,34
8020060c:	100d883a 	mov	r6,r2
80200610:	200b883a 	mov	r5,r4
80200614:	1809883a 	mov	r4,r3
80200618:	020f9600 	call	8020f960 <memcpy>
			debug(fp, cDebugBuffer);
8020061c:	012008b4 	movhi	r4,32802
80200620:	211b2504 	addi	r4,r4,27796
80200624:	020fad80 	call	8020fad8 <printf>
80200628:	00001206 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
		} else {
			if (ucReadData != ucWriteData) {
8020062c:	e0bffe43 	ldbu	r2,-7(fp)
80200630:	10c03fcc 	andi	r3,r2,255
80200634:	e0bffd83 	ldbu	r2,-10(fp)
80200638:	18800e26 	beq	r3,r2,80200674 <bDdr2EepromTest+0x3f8>
				bSuccess = FALSE;
8020063c:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200640:	e0bffe43 	ldbu	r2,-7(fp)
80200644:	10803fcc 	andi	r2,r2,255
80200648:	e0fffd83 	ldbu	r3,-10(fp)
8020064c:	180f883a 	mov	r7,r3
80200650:	100d883a 	mov	r6,r2
80200654:	016008b4 	movhi	r5,32802
80200658:	294f5304 	addi	r5,r5,15692
8020065c:	012008b4 	movhi	r4,32802
80200660:	211b2504 	addi	r4,r4,27796
80200664:	020fc400 	call	8020fc40 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
80200668:	012008b4 	movhi	r4,32802
8020066c:	211b2504 	addi	r4,r4,27796
80200670:	020fad80 	call	8020fad8 <printf>
#endif
			}
		}
	}
	if (bSuccess) {
80200674:	e0bff917 	ldw	r2,-28(fp)
80200678:	10000e26 	beq	r2,zero,802006b4 <bDdr2EepromTest+0x438>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
8020067c:	00e008b4 	movhi	r3,32802
80200680:	18db2504 	addi	r3,r3,27796
80200684:	00a008b4 	movhi	r2,32802
80200688:	108f6204 	addi	r2,r2,15752
8020068c:	1009883a 	mov	r4,r2
80200690:	008008c4 	movi	r2,35
80200694:	100d883a 	mov	r6,r2
80200698:	200b883a 	mov	r5,r4
8020069c:	1809883a 	mov	r4,r3
802006a0:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
802006a4:	012008b4 	movhi	r4,32802
802006a8:	211b2504 	addi	r4,r4,27796
802006ac:	020fad80 	call	8020fad8 <printf>
802006b0:	00000d06 	br	802006e8 <bDdr2EepromTest+0x46c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
802006b4:	00e008b4 	movhi	r3,32802
802006b8:	18db2504 	addi	r3,r3,27796
802006bc:	00a008b4 	movhi	r2,32802
802006c0:	108f6b04 	addi	r2,r2,15788
802006c4:	1009883a 	mov	r4,r2
802006c8:	00800804 	movi	r2,32
802006cc:	100d883a 	mov	r6,r2
802006d0:	200b883a 	mov	r5,r4
802006d4:	1809883a 	mov	r4,r3
802006d8:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
802006dc:	012008b4 	movhi	r4,32802
802006e0:	211b2504 	addi	r4,r4,27796
802006e4:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
802006e8:	00a008b4 	movhi	r2,32802
802006ec:	109b2504 	addi	r2,r2,27796
802006f0:	00c00284 	movi	r3,10
802006f4:	10c00005 	stb	r3,0(r2)
802006f8:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
802006fc:	012008b4 	movhi	r4,32802
80200700:	211b2504 	addi	r4,r4,27796
80200704:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
80200708:	e0bff917 	ldw	r2,-28(fp)
}
8020070c:	e037883a 	mov	sp,fp
80200710:	dfc00117 	ldw	ra,4(sp)
80200714:	df000017 	ldw	fp,0(sp)
80200718:	dec00204 	addi	sp,sp,8
8020071c:	f800283a 	ret

80200720 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
80200720:	deffb704 	addi	sp,sp,-292
80200724:	dfc04815 	stw	ra,288(sp)
80200728:	df004715 	stw	fp,284(sp)
8020072c:	df004704 	addi	fp,sp,284
80200730:	2005883a 	mov	r2,r4
80200734:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
80200738:	00e008b4 	movhi	r3,32802
8020073c:	18db2504 	addi	r3,r3,27796
80200740:	00a008b4 	movhi	r2,32802
80200744:	108f7304 	addi	r2,r2,15820
80200748:	1009883a 	mov	r4,r2
8020074c:	00800884 	movi	r2,34
80200750:	100d883a 	mov	r6,r2
80200754:	200b883a 	mov	r5,r4
80200758:	1809883a 	mov	r4,r3
8020075c:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80200760:	012008b4 	movhi	r4,32802
80200764:	211b2504 	addi	r4,r4,27796
80200768:	020fad80 	call	8020fad8 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
8020076c:	00bfe804 	movi	r2,-96
80200770:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
80200774:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200778:	e0bfff03 	ldbu	r2,-4(fp)
8020077c:	10000326 	beq	r2,zero,8020078c <bDdr2EepromDump+0x6c>
80200780:	10800060 	cmpeqi	r2,r2,1
80200784:	10000a1e 	bne	r2,zero,802007b0 <bDdr2EepromDump+0x90>
80200788:	00001206 	br	802007d4 <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8020078c:	00a04034 	movhi	r2,33024
80200790:	10827c04 	addi	r2,r2,2544
80200794:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200798:	00a04034 	movhi	r2,33024
8020079c:	10828004 	addi	r2,r2,2560
802007a0:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007a4:	00800044 	movi	r2,1
802007a8:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007ac:	00001906 	br	80200814 <bDdr2EepromDump+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802007b0:	00a04034 	movhi	r2,33024
802007b4:	10825804 	addi	r2,r2,2400
802007b8:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
802007bc:	00a04034 	movhi	r2,33024
802007c0:	10825c04 	addi	r2,r2,2416
802007c4:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007c8:	00800044 	movi	r2,1
802007cc:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007d0:	00001006 	br	80200814 <bDdr2EepromDump+0xf4>
	default:
		bSuccess = FALSE;
802007d4:	e03fbe15 	stw	zero,-264(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
802007d8:	00e008b4 	movhi	r3,32802
802007dc:	18db2504 	addi	r3,r3,27796
802007e0:	00a008b4 	movhi	r2,32802
802007e4:	108f7c04 	addi	r2,r2,15856
802007e8:	1009883a 	mov	r4,r2
802007ec:	00800bc4 	movi	r2,47
802007f0:	100d883a 	mov	r6,r2
802007f4:	200b883a 	mov	r5,r4
802007f8:	1809883a 	mov	r4,r3
802007fc:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
80200800:	012008b4 	movhi	r4,32802
80200804:	211b2504 	addi	r4,r4,27796
80200808:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
8020080c:	e0bfbe17 	ldw	r2,-264(fp)
80200810:	00029b06 	br	80201280 <bDdr2EepromDump+0xb60>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200814:	e0bfbd03 	ldbu	r2,-268(fp)
80200818:	10c03fcc 	andi	r3,r2,255
8020081c:	18c0201c 	xori	r3,r3,128
80200820:	18ffe004 	addi	r3,r3,-128
80200824:	e13fbf04 	addi	r4,fp,-260
80200828:	00804004 	movi	r2,256
8020082c:	d8800015 	stw	r2,0(sp)
80200830:	200f883a 	mov	r7,r4
80200834:	180d883a 	mov	r6,r3
80200838:	e17fbb17 	ldw	r5,-276(fp)
8020083c:	e13fba17 	ldw	r4,-280(fp)
80200840:	020b7300 	call	8020b730 <I2C_MultipleRead>
80200844:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200848:	e0bfbe17 	ldw	r2,-264(fp)
8020084c:	10027626 	beq	r2,zero,80201228 <bDdr2EepromDump+0xb08>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200850:	e03fbc15 	stw	zero,-272(fp)
80200854:	00026e06 	br	80201210 <bDdr2EepromDump+0xaf0>
			if (iI == 0) {
80200858:	e0bfbc17 	ldw	r2,-272(fp)
8020085c:	1000101e 	bne	r2,zero,802008a0 <bDdr2EepromDump+0x180>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
80200860:	e0ffbf04 	addi	r3,fp,-260
80200864:	e0bfbc17 	ldw	r2,-272(fp)
80200868:	1885883a 	add	r2,r3,r2
8020086c:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200870:	10803fcc 	andi	r2,r2,255
80200874:	100f883a 	mov	r7,r2
80200878:	e1bfbc17 	ldw	r6,-272(fp)
8020087c:	016008b4 	movhi	r5,32802
80200880:	294f8804 	addi	r5,r5,15904
80200884:	012008b4 	movhi	r4,32802
80200888:	211b2504 	addi	r4,r4,27796
8020088c:	020fc400 	call	8020fc40 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
80200890:	012008b4 	movhi	r4,32802
80200894:	211b2504 	addi	r4,r4,27796
80200898:	020fad80 	call	8020fad8 <printf>
8020089c:	00025906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 1) {
802008a0:	e0bfbc17 	ldw	r2,-272(fp)
802008a4:	10800058 	cmpnei	r2,r2,1
802008a8:	10000e1e 	bne	r2,zero,802008e4 <bDdr2EepromDump+0x1c4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802008ac:	00e008b4 	movhi	r3,32802
802008b0:	18db2504 	addi	r3,r3,27796
802008b4:	00a008b4 	movhi	r2,32802
802008b8:	108f9404 	addi	r2,r2,15952
802008bc:	1009883a 	mov	r4,r2
802008c0:	00800c04 	movi	r2,48
802008c4:	100d883a 	mov	r6,r2
802008c8:	200b883a 	mov	r5,r4
802008cc:	1809883a 	mov	r4,r3
802008d0:	020f9600 	call	8020f960 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
802008d4:	012008b4 	movhi	r4,32802
802008d8:	211b2504 	addi	r4,r4,27796
802008dc:	020fad80 	call	8020fad8 <printf>
802008e0:	00024806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 2) {
802008e4:	e0bfbc17 	ldw	r2,-272(fp)
802008e8:	10800098 	cmpnei	r2,r2,2
802008ec:	10000e1e 	bne	r2,zero,80200928 <bDdr2EepromDump+0x208>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
802008f0:	00e008b4 	movhi	r3,32802
802008f4:	18db2504 	addi	r3,r3,27796
802008f8:	00a008b4 	movhi	r2,32802
802008fc:	108fa004 	addi	r2,r2,16000
80200900:	1009883a 	mov	r4,r2
80200904:	008007c4 	movi	r2,31
80200908:	100d883a 	mov	r6,r2
8020090c:	200b883a 	mov	r5,r4
80200910:	1809883a 	mov	r4,r3
80200914:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200918:	012008b4 	movhi	r4,32802
8020091c:	211b2504 	addi	r4,r4,27796
80200920:	020fad80 	call	8020fad8 <printf>
80200924:	00023706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 3) {
80200928:	e0bfbc17 	ldw	r2,-272(fp)
8020092c:	108000d8 	cmpnei	r2,r2,3
80200930:	10000e1e 	bne	r2,zero,8020096c <bDdr2EepromDump+0x24c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200934:	00e008b4 	movhi	r3,32802
80200938:	18db2504 	addi	r3,r3,27796
8020093c:	00a008b4 	movhi	r2,32802
80200940:	108fa804 	addi	r2,r2,16032
80200944:	1009883a 	mov	r4,r2
80200948:	008009c4 	movi	r2,39
8020094c:	100d883a 	mov	r6,r2
80200950:	200b883a 	mov	r5,r4
80200954:	1809883a 	mov	r4,r3
80200958:	020f9600 	call	8020f960 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
8020095c:	012008b4 	movhi	r4,32802
80200960:	211b2504 	addi	r4,r4,27796
80200964:	020fad80 	call	8020fad8 <printf>
80200968:	00022606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 4) {
8020096c:	e0bfbc17 	ldw	r2,-272(fp)
80200970:	10800118 	cmpnei	r2,r2,4
80200974:	10000e1e 	bne	r2,zero,802009b0 <bDdr2EepromDump+0x290>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200978:	00e008b4 	movhi	r3,32802
8020097c:	18db2504 	addi	r3,r3,27796
80200980:	00a008b4 	movhi	r2,32802
80200984:	108fb204 	addi	r2,r2,16072
80200988:	1009883a 	mov	r4,r2
8020098c:	00800a84 	movi	r2,42
80200990:	100d883a 	mov	r6,r2
80200994:	200b883a 	mov	r5,r4
80200998:	1809883a 	mov	r4,r3
8020099c:	020f9600 	call	8020f960 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
802009a0:	012008b4 	movhi	r4,32802
802009a4:	211b2504 	addi	r4,r4,27796
802009a8:	020fad80 	call	8020fad8 <printf>
802009ac:	00021506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 5) {
802009b0:	e0bfbc17 	ldw	r2,-272(fp)
802009b4:	10800158 	cmpnei	r2,r2,5
802009b8:	10000e1e 	bne	r2,zero,802009f4 <bDdr2EepromDump+0x2d4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802009bc:	00e008b4 	movhi	r3,32802
802009c0:	18db2504 	addi	r3,r3,27796
802009c4:	00a008b4 	movhi	r2,32802
802009c8:	108fbd04 	addi	r2,r2,16116
802009cc:	1009883a 	mov	r4,r2
802009d0:	00800c04 	movi	r2,48
802009d4:	100d883a 	mov	r6,r2
802009d8:	200b883a 	mov	r5,r4
802009dc:	1809883a 	mov	r4,r3
802009e0:	020f9600 	call	8020f960 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
802009e4:	012008b4 	movhi	r4,32802
802009e8:	211b2504 	addi	r4,r4,27796
802009ec:	020fad80 	call	8020fad8 <printf>
802009f0:	00020406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 6) {
802009f4:	e0bfbc17 	ldw	r2,-272(fp)
802009f8:	10800198 	cmpnei	r2,r2,6
802009fc:	10000e1e 	bne	r2,zero,80200a38 <bDdr2EepromDump+0x318>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
80200a00:	00e008b4 	movhi	r3,32802
80200a04:	18db2504 	addi	r3,r3,27796
80200a08:	00a008b4 	movhi	r2,32802
80200a0c:	108fc904 	addi	r2,r2,16164
80200a10:	1009883a 	mov	r4,r2
80200a14:	00800544 	movi	r2,21
80200a18:	100d883a 	mov	r6,r2
80200a1c:	200b883a 	mov	r5,r4
80200a20:	1809883a 	mov	r4,r3
80200a24:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200a28:	012008b4 	movhi	r4,32802
80200a2c:	211b2504 	addi	r4,r4,27796
80200a30:	020fad80 	call	8020fad8 <printf>
80200a34:	0001f306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 7) {
80200a38:	e0bfbc17 	ldw	r2,-272(fp)
80200a3c:	108001d8 	cmpnei	r2,r2,7
80200a40:	10000e1e 	bne	r2,zero,80200a7c <bDdr2EepromDump+0x35c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
80200a44:	00e008b4 	movhi	r3,32802
80200a48:	18db2504 	addi	r3,r3,27796
80200a4c:	00a008b4 	movhi	r2,32802
80200a50:	108fcf04 	addi	r2,r2,16188
80200a54:	1009883a 	mov	r4,r2
80200a58:	00800804 	movi	r2,32
80200a5c:	100d883a 	mov	r6,r2
80200a60:	200b883a 	mov	r5,r4
80200a64:	1809883a 	mov	r4,r3
80200a68:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200a6c:	012008b4 	movhi	r4,32802
80200a70:	211b2504 	addi	r4,r4,27796
80200a74:	020fad80 	call	8020fad8 <printf>
80200a78:	0001e206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 16) {
80200a7c:	e0bfbc17 	ldw	r2,-272(fp)
80200a80:	10800418 	cmpnei	r2,r2,16
80200a84:	10000e1e 	bne	r2,zero,80200ac0 <bDdr2EepromDump+0x3a0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200a88:	00e008b4 	movhi	r3,32802
80200a8c:	18db2504 	addi	r3,r3,27796
80200a90:	00a008b4 	movhi	r2,32802
80200a94:	108fd704 	addi	r2,r2,16220
80200a98:	1009883a 	mov	r4,r2
80200a9c:	00800d04 	movi	r2,52
80200aa0:	100d883a 	mov	r6,r2
80200aa4:	200b883a 	mov	r5,r4
80200aa8:	1809883a 	mov	r4,r3
80200aac:	020f9600 	call	8020f960 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
80200ab0:	012008b4 	movhi	r4,32802
80200ab4:	211b2504 	addi	r4,r4,27796
80200ab8:	020fad80 	call	8020fad8 <printf>
80200abc:	0001d106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 13) {
80200ac0:	e0bfbc17 	ldw	r2,-272(fp)
80200ac4:	10800358 	cmpnei	r2,r2,13
80200ac8:	10000e1e 	bne	r2,zero,80200b04 <bDdr2EepromDump+0x3e4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
80200acc:	00e008b4 	movhi	r3,32802
80200ad0:	18db2504 	addi	r3,r3,27796
80200ad4:	00a008b4 	movhi	r2,32802
80200ad8:	108fe404 	addi	r2,r2,16272
80200adc:	1009883a 	mov	r4,r2
80200ae0:	008005c4 	movi	r2,23
80200ae4:	100d883a 	mov	r6,r2
80200ae8:	200b883a 	mov	r5,r4
80200aec:	1809883a 	mov	r4,r3
80200af0:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200af4:	012008b4 	movhi	r4,32802
80200af8:	211b2504 	addi	r4,r4,27796
80200afc:	020fad80 	call	8020fad8 <printf>
80200b00:	0001c006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 14) {
80200b04:	e0bfbc17 	ldw	r2,-272(fp)
80200b08:	10800398 	cmpnei	r2,r2,14
80200b0c:	10000e1e 	bne	r2,zero,80200b48 <bDdr2EepromDump+0x428>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
80200b10:	00e008b4 	movhi	r3,32802
80200b14:	18db2504 	addi	r3,r3,27796
80200b18:	00a008b4 	movhi	r2,32802
80200b1c:	108fea04 	addi	r2,r2,16296
80200b20:	1009883a 	mov	r4,r2
80200b24:	008004c4 	movi	r2,19
80200b28:	100d883a 	mov	r6,r2
80200b2c:	200b883a 	mov	r5,r4
80200b30:	1809883a 	mov	r4,r3
80200b34:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200b38:	012008b4 	movhi	r4,32802
80200b3c:	211b2504 	addi	r4,r4,27796
80200b40:	020fad80 	call	8020fad8 <printf>
80200b44:	0001af06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 17) {
80200b48:	e0bfbc17 	ldw	r2,-272(fp)
80200b4c:	10800458 	cmpnei	r2,r2,17
80200b50:	10000e1e 	bne	r2,zero,80200b8c <bDdr2EepromDump+0x46c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
80200b54:	00e008b4 	movhi	r3,32802
80200b58:	18db2504 	addi	r3,r3,27796
80200b5c:	00a008b4 	movhi	r2,32802
80200b60:	108fef04 	addi	r2,r2,16316
80200b64:	1009883a 	mov	r4,r2
80200b68:	00800684 	movi	r2,26
80200b6c:	100d883a 	mov	r6,r2
80200b70:	200b883a 	mov	r5,r4
80200b74:	1809883a 	mov	r4,r3
80200b78:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200b7c:	012008b4 	movhi	r4,32802
80200b80:	211b2504 	addi	r4,r4,27796
80200b84:	020fad80 	call	8020fad8 <printf>
80200b88:	00019e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 18) {
80200b8c:	e0bfbc17 	ldw	r2,-272(fp)
80200b90:	10800498 	cmpnei	r2,r2,18
80200b94:	10000e1e 	bne	r2,zero,80200bd0 <bDdr2EepromDump+0x4b0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200b98:	00e008b4 	movhi	r3,32802
80200b9c:	18db2504 	addi	r3,r3,27796
80200ba0:	00a008b4 	movhi	r2,32802
80200ba4:	108ff604 	addi	r2,r2,16344
80200ba8:	1009883a 	mov	r4,r2
80200bac:	00800d44 	movi	r2,53
80200bb0:	100d883a 	mov	r6,r2
80200bb4:	200b883a 	mov	r5,r4
80200bb8:	1809883a 	mov	r4,r3
80200bbc:	020f9600 	call	8020f960 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
80200bc0:	012008b4 	movhi	r4,32802
80200bc4:	211b2504 	addi	r4,r4,27796
80200bc8:	020fad80 	call	8020fad8 <printf>
80200bcc:	00018d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 20) {
80200bd0:	e0bfbc17 	ldw	r2,-272(fp)
80200bd4:	10800518 	cmpnei	r2,r2,20
80200bd8:	10000e1e 	bne	r2,zero,80200c14 <bDdr2EepromDump+0x4f4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200bdc:	00e008b4 	movhi	r3,32802
80200be0:	18db2504 	addi	r3,r3,27796
80200be4:	00a008b4 	movhi	r2,32802
80200be8:	10900404 	addi	r2,r2,16400
80200bec:	1009883a 	mov	r4,r2
80200bf0:	00801204 	movi	r2,72
80200bf4:	100d883a 	mov	r6,r2
80200bf8:	200b883a 	mov	r5,r4
80200bfc:	1809883a 	mov	r4,r3
80200c00:	020f9600 	call	8020f960 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
80200c04:	012008b4 	movhi	r4,32802
80200c08:	211b2504 	addi	r4,r4,27796
80200c0c:	020fad80 	call	8020fad8 <printf>
80200c10:	00017c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 22) {
80200c14:	e0bfbc17 	ldw	r2,-272(fp)
80200c18:	10800598 	cmpnei	r2,r2,22
80200c1c:	10000e1e 	bne	r2,zero,80200c58 <bDdr2EepromDump+0x538>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
80200c20:	00e008b4 	movhi	r3,32802
80200c24:	18db2504 	addi	r3,r3,27796
80200c28:	00a008b4 	movhi	r2,32802
80200c2c:	10901604 	addi	r2,r2,16472
80200c30:	1009883a 	mov	r4,r2
80200c34:	00800784 	movi	r2,30
80200c38:	100d883a 	mov	r6,r2
80200c3c:	200b883a 	mov	r5,r4
80200c40:	1809883a 	mov	r4,r3
80200c44:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200c48:	012008b4 	movhi	r4,32802
80200c4c:	211b2504 	addi	r4,r4,27796
80200c50:	020fad80 	call	8020fad8 <printf>
80200c54:	00016b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 27) {
80200c58:	e0bfbc17 	ldw	r2,-272(fp)
80200c5c:	108006d8 	cmpnei	r2,r2,27
80200c60:	10000e1e 	bne	r2,zero,80200c9c <bDdr2EepromDump+0x57c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200c64:	00e008b4 	movhi	r3,32802
80200c68:	18db2504 	addi	r3,r3,27796
80200c6c:	00a008b4 	movhi	r2,32802
80200c70:	10901e04 	addi	r2,r2,16504
80200c74:	1009883a 	mov	r4,r2
80200c78:	00800a04 	movi	r2,40
80200c7c:	100d883a 	mov	r6,r2
80200c80:	200b883a 	mov	r5,r4
80200c84:	1809883a 	mov	r4,r3
80200c88:	020f9600 	call	8020f960 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200c8c:	012008b4 	movhi	r4,32802
80200c90:	211b2504 	addi	r4,r4,27796
80200c94:	020fad80 	call	8020fad8 <printf>
80200c98:	00015a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 28) {
80200c9c:	e0bfbc17 	ldw	r2,-272(fp)
80200ca0:	10800718 	cmpnei	r2,r2,28
80200ca4:	10000e1e 	bne	r2,zero,80200ce0 <bDdr2EepromDump+0x5c0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ca8:	00e008b4 	movhi	r3,32802
80200cac:	18db2504 	addi	r3,r3,27796
80200cb0:	00a008b4 	movhi	r2,32802
80200cb4:	10902804 	addi	r2,r2,16544
80200cb8:	1009883a 	mov	r4,r2
80200cbc:	00800cc4 	movi	r2,51
80200cc0:	100d883a 	mov	r6,r2
80200cc4:	200b883a 	mov	r5,r4
80200cc8:	1809883a 	mov	r4,r3
80200ccc:	020f9600 	call	8020f960 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200cd0:	012008b4 	movhi	r4,32802
80200cd4:	211b2504 	addi	r4,r4,27796
80200cd8:	020fad80 	call	8020fad8 <printf>
80200cdc:	00014906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 29) {
80200ce0:	e0bfbc17 	ldw	r2,-272(fp)
80200ce4:	10800758 	cmpnei	r2,r2,29
80200ce8:	10000e1e 	bne	r2,zero,80200d24 <bDdr2EepromDump+0x604>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200cec:	00e008b4 	movhi	r3,32802
80200cf0:	18db2504 	addi	r3,r3,27796
80200cf4:	00a008b4 	movhi	r2,32802
80200cf8:	10903504 	addi	r2,r2,16596
80200cfc:	1009883a 	mov	r4,r2
80200d00:	008009c4 	movi	r2,39
80200d04:	100d883a 	mov	r6,r2
80200d08:	200b883a 	mov	r5,r4
80200d0c:	1809883a 	mov	r4,r3
80200d10:	020f9600 	call	8020f960 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200d14:	012008b4 	movhi	r4,32802
80200d18:	211b2504 	addi	r4,r4,27796
80200d1c:	020fad80 	call	8020fad8 <printf>
80200d20:	00013806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 30) {
80200d24:	e0bfbc17 	ldw	r2,-272(fp)
80200d28:	10800798 	cmpnei	r2,r2,30
80200d2c:	10000e1e 	bne	r2,zero,80200d68 <bDdr2EepromDump+0x648>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d30:	00e008b4 	movhi	r3,32802
80200d34:	18db2504 	addi	r3,r3,27796
80200d38:	00a008b4 	movhi	r2,32802
80200d3c:	10903f04 	addi	r2,r2,16636
80200d40:	1009883a 	mov	r4,r2
80200d44:	00800b04 	movi	r2,44
80200d48:	100d883a 	mov	r6,r2
80200d4c:	200b883a 	mov	r5,r4
80200d50:	1809883a 	mov	r4,r3
80200d54:	020f9600 	call	8020f960 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
80200d58:	012008b4 	movhi	r4,32802
80200d5c:	211b2504 	addi	r4,r4,27796
80200d60:	020fad80 	call	8020fad8 <printf>
80200d64:	00012706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 31) {
80200d68:	e0bfbc17 	ldw	r2,-272(fp)
80200d6c:	108007d8 	cmpnei	r2,r2,31
80200d70:	10000e1e 	bne	r2,zero,80200dac <bDdr2EepromDump+0x68c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d74:	00e008b4 	movhi	r3,32802
80200d78:	18db2504 	addi	r3,r3,27796
80200d7c:	00a008b4 	movhi	r2,32802
80200d80:	10904a04 	addi	r2,r2,16680
80200d84:	1009883a 	mov	r4,r2
80200d88:	008010c4 	movi	r2,67
80200d8c:	100d883a 	mov	r6,r2
80200d90:	200b883a 	mov	r5,r4
80200d94:	1809883a 	mov	r4,r3
80200d98:	020f9600 	call	8020f960 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
80200d9c:	012008b4 	movhi	r4,32802
80200da0:	211b2504 	addi	r4,r4,27796
80200da4:	020fad80 	call	8020fad8 <printf>
80200da8:	00011606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 36) {
80200dac:	e0bfbc17 	ldw	r2,-272(fp)
80200db0:	10800918 	cmpnei	r2,r2,36
80200db4:	10000e1e 	bne	r2,zero,80200df0 <bDdr2EepromDump+0x6d0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200db8:	00e008b4 	movhi	r3,32802
80200dbc:	18db2504 	addi	r3,r3,27796
80200dc0:	00a008b4 	movhi	r2,32802
80200dc4:	10905b04 	addi	r2,r2,16748
80200dc8:	1009883a 	mov	r4,r2
80200dcc:	00800a84 	movi	r2,42
80200dd0:	100d883a 	mov	r6,r2
80200dd4:	200b883a 	mov	r5,r4
80200dd8:	1809883a 	mov	r4,r3
80200ddc:	020f9600 	call	8020f960 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200de0:	012008b4 	movhi	r4,32802
80200de4:	211b2504 	addi	r4,r4,27796
80200de8:	020fad80 	call	8020fad8 <printf>
80200dec:	00010506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 37) {
80200df0:	e0bfbc17 	ldw	r2,-272(fp)
80200df4:	10800958 	cmpnei	r2,r2,37
80200df8:	10000e1e 	bne	r2,zero,80200e34 <bDdr2EepromDump+0x714>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200dfc:	00e008b4 	movhi	r3,32802
80200e00:	18db2504 	addi	r3,r3,27796
80200e04:	00a008b4 	movhi	r2,32802
80200e08:	10906604 	addi	r2,r2,16792
80200e0c:	1009883a 	mov	r4,r2
80200e10:	00800cc4 	movi	r2,51
80200e14:	100d883a 	mov	r6,r2
80200e18:	200b883a 	mov	r5,r4
80200e1c:	1809883a 	mov	r4,r3
80200e20:	020f9600 	call	8020f960 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e24:	012008b4 	movhi	r4,32802
80200e28:	211b2504 	addi	r4,r4,27796
80200e2c:	020fad80 	call	8020fad8 <printf>
80200e30:	0000f406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 38) {
80200e34:	e0bfbc17 	ldw	r2,-272(fp)
80200e38:	10800998 	cmpnei	r2,r2,38
80200e3c:	10000e1e 	bne	r2,zero,80200e78 <bDdr2EepromDump+0x758>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e40:	00e008b4 	movhi	r3,32802
80200e44:	18db2504 	addi	r3,r3,27796
80200e48:	00a008b4 	movhi	r2,32802
80200e4c:	10907304 	addi	r2,r2,16844
80200e50:	1009883a 	mov	r4,r2
80200e54:	00800dc4 	movi	r2,55
80200e58:	100d883a 	mov	r6,r2
80200e5c:	200b883a 	mov	r5,r4
80200e60:	1809883a 	mov	r4,r3
80200e64:	020f9600 	call	8020f960 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e68:	012008b4 	movhi	r4,32802
80200e6c:	211b2504 	addi	r4,r4,27796
80200e70:	020fad80 	call	8020fad8 <printf>
80200e74:	0000e306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 41) {
80200e78:	e0bfbc17 	ldw	r2,-272(fp)
80200e7c:	10800a58 	cmpnei	r2,r2,41
80200e80:	10000e1e 	bne	r2,zero,80200ebc <bDdr2EepromDump+0x79c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e84:	00e008b4 	movhi	r3,32802
80200e88:	18db2504 	addi	r3,r3,27796
80200e8c:	00a008b4 	movhi	r2,32802
80200e90:	10908104 	addi	r2,r2,16900
80200e94:	1009883a 	mov	r4,r2
80200e98:	00800c84 	movi	r2,50
80200e9c:	100d883a 	mov	r6,r2
80200ea0:	200b883a 	mov	r5,r4
80200ea4:	1809883a 	mov	r4,r3
80200ea8:	020f9600 	call	8020f960 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
80200eac:	012008b4 	movhi	r4,32802
80200eb0:	211b2504 	addi	r4,r4,27796
80200eb4:	020fad80 	call	8020fad8 <printf>
80200eb8:	0000d206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 42) {
80200ebc:	e0bfbc17 	ldw	r2,-272(fp)
80200ec0:	10800a98 	cmpnei	r2,r2,42
80200ec4:	10000e1e 	bne	r2,zero,80200f00 <bDdr2EepromDump+0x7e0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ec8:	00e008b4 	movhi	r3,32802
80200ecc:	18db2504 	addi	r3,r3,27796
80200ed0:	00a008b4 	movhi	r2,32802
80200ed4:	10908e04 	addi	r2,r2,16952
80200ed8:	1009883a 	mov	r4,r2
80200edc:	00800cc4 	movi	r2,51
80200ee0:	100d883a 	mov	r6,r2
80200ee4:	200b883a 	mov	r5,r4
80200ee8:	1809883a 	mov	r4,r3
80200eec:	020f9600 	call	8020f960 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
80200ef0:	012008b4 	movhi	r4,32802
80200ef4:	211b2504 	addi	r4,r4,27796
80200ef8:	020fad80 	call	8020fad8 <printf>
80200efc:	0000c106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 62) {
80200f00:	e0bfbc17 	ldw	r2,-272(fp)
80200f04:	10800f98 	cmpnei	r2,r2,62
80200f08:	10000e1e 	bne	r2,zero,80200f44 <bDdr2EepromDump+0x824>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
80200f0c:	00e008b4 	movhi	r3,32802
80200f10:	18db2504 	addi	r3,r3,27796
80200f14:	00a008b4 	movhi	r2,32802
80200f18:	10909b04 	addi	r2,r2,17004
80200f1c:	1009883a 	mov	r4,r2
80200f20:	00800404 	movi	r2,16
80200f24:	100d883a 	mov	r6,r2
80200f28:	200b883a 	mov	r5,r4
80200f2c:	1809883a 	mov	r4,r3
80200f30:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200f34:	012008b4 	movhi	r4,32802
80200f38:	211b2504 	addi	r4,r4,27796
80200f3c:	020fad80 	call	8020fad8 <printf>
80200f40:	0000b006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 63) {
80200f44:	e0bfbc17 	ldw	r2,-272(fp)
80200f48:	10800fd8 	cmpnei	r2,r2,63
80200f4c:	10001d1e 	bne	r2,zero,80200fc4 <bDdr2EepromDump+0x8a4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
80200f50:	00a008b4 	movhi	r2,32802
80200f54:	109b2504 	addi	r2,r2,27796
80200f58:	00c00a04 	movi	r3,40
80200f5c:	10c00005 	stb	r3,0(r2)
80200f60:	00c010c4 	movi	r3,67
80200f64:	10c00045 	stb	r3,1(r2)
80200f68:	00c01a04 	movi	r3,104
80200f6c:	10c00085 	stb	r3,2(r2)
80200f70:	00c01944 	movi	r3,101
80200f74:	10c000c5 	stb	r3,3(r2)
80200f78:	00c018c4 	movi	r3,99
80200f7c:	10c00105 	stb	r3,4(r2)
80200f80:	00c01ac4 	movi	r3,107
80200f84:	10c00145 	stb	r3,5(r2)
80200f88:	00c01cc4 	movi	r3,115
80200f8c:	10c00185 	stb	r3,6(r2)
80200f90:	00c01d44 	movi	r3,117
80200f94:	10c001c5 	stb	r3,7(r2)
80200f98:	00c01b44 	movi	r3,109
80200f9c:	10c00205 	stb	r3,8(r2)
80200fa0:	00c00a44 	movi	r3,41
80200fa4:	10c00245 	stb	r3,9(r2)
80200fa8:	00c00284 	movi	r3,10
80200fac:	10c00285 	stb	r3,10(r2)
80200fb0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
80200fb4:	012008b4 	movhi	r4,32802
80200fb8:	211b2504 	addi	r4,r4,27796
80200fbc:	020fad80 	call	8020fad8 <printf>
80200fc0:	00009006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 64) {
80200fc4:	e0bfbc17 	ldw	r2,-272(fp)
80200fc8:	10801018 	cmpnei	r2,r2,64
80200fcc:	10000e1e 	bne	r2,zero,80201008 <bDdr2EepromDump+0x8e8>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
80200fd0:	00e008b4 	movhi	r3,32802
80200fd4:	18db2504 	addi	r3,r3,27796
80200fd8:	00a008b4 	movhi	r2,32802
80200fdc:	10909f04 	addi	r2,r2,17020
80200fe0:	1009883a 	mov	r4,r2
80200fe4:	00800804 	movi	r2,32
80200fe8:	100d883a 	mov	r6,r2
80200fec:	200b883a 	mov	r5,r4
80200ff0:	1809883a 	mov	r4,r3
80200ff4:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80200ff8:	012008b4 	movhi	r4,32802
80200ffc:	211b2504 	addi	r4,r4,27796
80201000:	020fad80 	call	8020fad8 <printf>
80201004:	00007f06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 72) {
80201008:	e0bfbc17 	ldw	r2,-272(fp)
8020100c:	10801218 	cmpnei	r2,r2,72
80201010:	10000e1e 	bne	r2,zero,8020104c <bDdr2EepromDump+0x92c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201014:	00e008b4 	movhi	r3,32802
80201018:	18db2504 	addi	r3,r3,27796
8020101c:	00a008b4 	movhi	r2,32802
80201020:	1090a704 	addi	r2,r2,17052
80201024:	1009883a 	mov	r4,r2
80201028:	00800dc4 	movi	r2,55
8020102c:	100d883a 	mov	r6,r2
80201030:	200b883a 	mov	r5,r4
80201034:	1809883a 	mov	r4,r3
80201038:	020f9600 	call	8020f960 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8020103c:	012008b4 	movhi	r4,32802
80201040:	211b2504 	addi	r4,r4,27796
80201044:	020fad80 	call	8020fad8 <printf>
80201048:	00006e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 73) {
8020104c:	e0bfbc17 	ldw	r2,-272(fp)
80201050:	10801258 	cmpnei	r2,r2,73
80201054:	10000e1e 	bne	r2,zero,80201090 <bDdr2EepromDump+0x970>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
80201058:	00e008b4 	movhi	r3,32802
8020105c:	18db2504 	addi	r3,r3,27796
80201060:	00a008b4 	movhi	r2,32802
80201064:	1090b504 	addi	r2,r2,17108
80201068:	1009883a 	mov	r4,r2
8020106c:	00800784 	movi	r2,30
80201070:	100d883a 	mov	r6,r2
80201074:	200b883a 	mov	r5,r4
80201078:	1809883a 	mov	r4,r3
8020107c:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
80201080:	012008b4 	movhi	r4,32802
80201084:	211b2504 	addi	r4,r4,27796
80201088:	020fad80 	call	8020fad8 <printf>
8020108c:	00005d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 91) {
80201090:	e0bfbc17 	ldw	r2,-272(fp)
80201094:	108016d8 	cmpnei	r2,r2,91
80201098:	10000e1e 	bne	r2,zero,802010d4 <bDdr2EepromDump+0x9b4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
8020109c:	00e008b4 	movhi	r3,32802
802010a0:	18db2504 	addi	r3,r3,27796
802010a4:	00a008b4 	movhi	r2,32802
802010a8:	1090bd04 	addi	r2,r2,17140
802010ac:	1009883a 	mov	r4,r2
802010b0:	00800804 	movi	r2,32
802010b4:	100d883a 	mov	r6,r2
802010b8:	200b883a 	mov	r5,r4
802010bc:	1809883a 	mov	r4,r3
802010c0:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
802010c4:	012008b4 	movhi	r4,32802
802010c8:	211b2504 	addi	r4,r4,27796
802010cc:	020fad80 	call	8020fad8 <printf>
802010d0:	00004c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 93) {
802010d4:	e0bfbc17 	ldw	r2,-272(fp)
802010d8:	10801758 	cmpnei	r2,r2,93
802010dc:	10000e1e 	bne	r2,zero,80201118 <bDdr2EepromDump+0x9f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802010e0:	00e008b4 	movhi	r3,32802
802010e4:	18db2504 	addi	r3,r3,27796
802010e8:	00a008b4 	movhi	r2,32802
802010ec:	1090c504 	addi	r2,r2,17172
802010f0:	1009883a 	mov	r4,r2
802010f4:	008009c4 	movi	r2,39
802010f8:	100d883a 	mov	r6,r2
802010fc:	200b883a 	mov	r5,r4
80201100:	1809883a 	mov	r4,r3
80201104:	020f9600 	call	8020f960 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
80201108:	012008b4 	movhi	r4,32802
8020110c:	211b2504 	addi	r4,r4,27796
80201110:	020fad80 	call	8020fad8 <printf>
80201114:	00003b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 94) {
80201118:	e0bfbc17 	ldw	r2,-272(fp)
8020111c:	10801798 	cmpnei	r2,r2,94
80201120:	10000e1e 	bne	r2,zero,8020115c <bDdr2EepromDump+0xa3c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
80201124:	00e008b4 	movhi	r3,32802
80201128:	18db2504 	addi	r3,r3,27796
8020112c:	00a008b4 	movhi	r2,32802
80201130:	1090cf04 	addi	r2,r2,17212
80201134:	1009883a 	mov	r4,r2
80201138:	008006c4 	movi	r2,27
8020113c:	100d883a 	mov	r6,r2
80201140:	200b883a 	mov	r5,r4
80201144:	1809883a 	mov	r4,r3
80201148:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
8020114c:	012008b4 	movhi	r4,32802
80201150:	211b2504 	addi	r4,r4,27796
80201154:	020fad80 	call	8020fad8 <printf>
80201158:	00002a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 95) {
8020115c:	e0bfbc17 	ldw	r2,-272(fp)
80201160:	108017d8 	cmpnei	r2,r2,95
80201164:	10000e1e 	bne	r2,zero,802011a0 <bDdr2EepromDump+0xa80>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201168:	00e008b4 	movhi	r3,32802
8020116c:	18db2504 	addi	r3,r3,27796
80201170:	00a008b4 	movhi	r2,32802
80201174:	1090d604 	addi	r2,r2,17240
80201178:	1009883a 	mov	r4,r2
8020117c:	00800a04 	movi	r2,40
80201180:	100d883a 	mov	r6,r2
80201184:	200b883a 	mov	r5,r4
80201188:	1809883a 	mov	r4,r3
8020118c:	020f9600 	call	8020f960 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
80201190:	012008b4 	movhi	r4,32802
80201194:	211b2504 	addi	r4,r4,27796
80201198:	020fad80 	call	8020fad8 <printf>
8020119c:	00001906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 99) {
802011a0:	e0bfbc17 	ldw	r2,-272(fp)
802011a4:	108018d8 	cmpnei	r2,r2,99
802011a8:	10000e1e 	bne	r2,zero,802011e4 <bDdr2EepromDump+0xac4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
802011ac:	00e008b4 	movhi	r3,32802
802011b0:	18db2504 	addi	r3,r3,27796
802011b4:	00a008b4 	movhi	r2,32802
802011b8:	1090e004 	addi	r2,r2,17280
802011bc:	1009883a 	mov	r4,r2
802011c0:	00800984 	movi	r2,38
802011c4:	100d883a 	mov	r6,r2
802011c8:	200b883a 	mov	r5,r4
802011cc:	1809883a 	mov	r4,r3
802011d0:	020f9600 	call	8020f960 <memcpy>
				debug(fp, cDebugBuffer);
802011d4:	012008b4 	movhi	r4,32802
802011d8:	211b2504 	addi	r4,r4,27796
802011dc:	020fad80 	call	8020fad8 <printf>
802011e0:	00000806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else {
#if DEBUG_ON
				sprintf(cDebugBuffer, "\n");
802011e4:	00a008b4 	movhi	r2,32802
802011e8:	109b2504 	addi	r2,r2,27796
802011ec:	00c00284 	movi	r3,10
802011f0:	10c00005 	stb	r3,0(r2)
802011f4:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
802011f8:	012008b4 	movhi	r4,32802
802011fc:	211b2504 	addi	r4,r4,27796
80201200:	020fad80 	call	8020fad8 <printf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80201204:	e0bfbc17 	ldw	r2,-272(fp)
80201208:	10800044 	addi	r2,r2,1
8020120c:	e0bfbc15 	stw	r2,-272(fp)
80201210:	e0bfbc17 	ldw	r2,-272(fp)
80201214:	10804008 	cmpgei	r2,r2,256
80201218:	1000101e 	bne	r2,zero,8020125c <bDdr2EepromDump+0xb3c>
8020121c:	e0bfbe17 	ldw	r2,-264(fp)
80201220:	103d8d1e 	bne	r2,zero,80200858 <__reset+0xfa1e0858>
80201224:	00000d06 	br	8020125c <bDdr2EepromDump+0xb3c>
#endif
			}
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
80201228:	00e008b4 	movhi	r3,32802
8020122c:	18db2504 	addi	r3,r3,27796
80201230:	00a008b4 	movhi	r2,32802
80201234:	1090ea04 	addi	r2,r2,17320
80201238:	1009883a 	mov	r4,r2
8020123c:	008005c4 	movi	r2,23
80201240:	100d883a 	mov	r6,r2
80201244:	200b883a 	mov	r5,r4
80201248:	1809883a 	mov	r4,r3
8020124c:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
80201250:	012008b4 	movhi	r4,32802
80201254:	211b2504 	addi	r4,r4,27796
80201258:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
8020125c:	00a008b4 	movhi	r2,32802
80201260:	109b2504 	addi	r2,r2,27796
80201264:	00c00284 	movi	r3,10
80201268:	10c00005 	stb	r3,0(r2)
8020126c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201270:	012008b4 	movhi	r4,32802
80201274:	211b2504 	addi	r4,r4,27796
80201278:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
8020127c:	e0bfbe17 	ldw	r2,-264(fp)
}
80201280:	e037883a 	mov	sp,fp
80201284:	dfc00117 	ldw	ra,4(sp)
80201288:	df000017 	ldw	fp,0(sp)
8020128c:	dec00204 	addi	sp,sp,8
80201290:	f800283a 	ret

80201294 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
80201294:	defffb04 	addi	sp,sp,-20
80201298:	dfc00415 	stw	ra,16(sp)
8020129c:	df000315 	stw	fp,12(sp)
802012a0:	df000304 	addi	fp,sp,12
802012a4:	2005883a 	mov	r2,r4
802012a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802012ac:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802012b0:	00a00034 	movhi	r2,32768
802012b4:	10892204 	addi	r2,r2,9352
802012b8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802012bc:	e0bfff03 	ldbu	r2,-4(fp)
802012c0:	10000326 	beq	r2,zero,802012d0 <bDdr2SwitchMemory+0x3c>
802012c4:	10800060 	cmpeqi	r2,r2,1
802012c8:	1000061e 	bne	r2,zero,802012e4 <bDdr2SwitchMemory+0x50>
802012cc:	00000b06 	br	802012fc <bDdr2SwitchMemory+0x68>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802012d0:	e0bffe17 	ldw	r2,-8(fp)
802012d4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802012d8:	00800044 	movi	r2,1
802012dc:	e0bffd15 	stw	r2,-12(fp)
		break;
802012e0:	00001406 	br	80201334 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802012e4:	e0bffe17 	ldw	r2,-8(fp)
802012e8:	00e00034 	movhi	r3,32768
802012ec:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
802012f0:	00800044 	movi	r2,1
802012f4:	e0bffd15 	stw	r2,-12(fp)
		break;
802012f8:	00000e06 	br	80201334 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
802012fc:	e03ffd15 	stw	zero,-12(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201300:	00e008b4 	movhi	r3,32802
80201304:	18db2504 	addi	r3,r3,27796
80201308:	00a008b4 	movhi	r2,32802
8020130c:	1090f004 	addi	r2,r2,17344
80201310:	1009883a 	mov	r4,r2
80201314:	00800f04 	movi	r2,60
80201318:	100d883a 	mov	r6,r2
8020131c:	200b883a 	mov	r5,r4
80201320:	1809883a 	mov	r4,r3
80201324:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
80201328:	012008b4 	movhi	r4,32802
8020132c:	211b2504 	addi	r4,r4,27796
80201330:	020fad80 	call	8020fad8 <printf>
		;
#endif
	}

	return bSuccess;
80201334:	e0bffd17 	ldw	r2,-12(fp)
}
80201338:	e037883a 	mov	sp,fp
8020133c:	dfc00117 	ldw	ra,4(sp)
80201340:	df000017 	ldw	fp,0(sp)
80201344:	dec00204 	addi	sp,sp,8
80201348:	f800283a 	ret

8020134c <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
8020134c:	deffe204 	addi	sp,sp,-120
80201350:	dfc01d15 	stw	ra,116(sp)
80201354:	df001c15 	stw	fp,112(sp)
80201358:	dc401b15 	stw	r17,108(sp)
8020135c:	dc001a15 	stw	r16,104(sp)
80201360:	df001c04 	addi	fp,sp,112
80201364:	2005883a 	mov	r2,r4
80201368:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8020136c:	00e008b4 	movhi	r3,32802
80201370:	18db2504 	addi	r3,r3,27796
80201374:	00a008b4 	movhi	r2,32802
80201378:	1090ff04 	addi	r2,r2,17404
8020137c:	1009883a 	mov	r4,r2
80201380:	00800a04 	movi	r2,40
80201384:	100d883a 	mov	r6,r2
80201388:	200b883a 	mov	r5,r4
8020138c:	1809883a 	mov	r4,r3
80201390:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80201394:	012008b4 	movhi	r4,32802
80201398:	211b2504 	addi	r4,r4,27796
8020139c:	020fad80 	call	8020fad8 <printf>
#endif
	bool bSuccess = FALSE;
802013a0:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802013a4:	e0bffd03 	ldbu	r2,-12(fp)
802013a8:	10000326 	beq	r2,zero,802013b8 <bDdr2MemoryWriteTest+0x6c>
802013ac:	10800060 	cmpeqi	r2,r2,1
802013b0:	10000a1e 	bne	r2,zero,802013dc <bDdr2MemoryWriteTest+0x90>
802013b4:	00001206 	br	80201400 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013b8:	e0bffd03 	ldbu	r2,-12(fp)
802013bc:	1009883a 	mov	r4,r2
802013c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013c4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802013c8:	00a00034 	movhi	r2,32768
802013cc:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013d0:	00800044 	movi	r2,1
802013d4:	e0bfe515 	stw	r2,-108(fp)
		break;
802013d8:	00001906 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013dc:	e0bffd03 	ldbu	r2,-12(fp)
802013e0:	1009883a 	mov	r4,r2
802013e4:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013e8:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802013ec:	00a00034 	movhi	r2,32768
802013f0:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013f4:	00800044 	movi	r2,1
802013f8:	e0bfe515 	stw	r2,-108(fp)
		break;
802013fc:	00001006 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	default:
		bSuccess = FALSE;
80201400:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201404:	00e008b4 	movhi	r3,32802
80201408:	18db2504 	addi	r3,r3,27796
8020140c:	00a008b4 	movhi	r2,32802
80201410:	108f1004 	addi	r2,r2,15424
80201414:	1009883a 	mov	r4,r2
80201418:	00800bc4 	movi	r2,47
8020141c:	100d883a 	mov	r6,r2
80201420:	200b883a 	mov	r5,r4
80201424:	1809883a 	mov	r4,r3
80201428:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020142c:	012008b4 	movhi	r4,32802
80201430:	211b2504 	addi	r4,r4,27796
80201434:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
80201438:	e0bfe517 	ldw	r2,-108(fp)
8020143c:	00010a06 	br	80201868 <bDdr2MemoryWriteTest+0x51c>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201440:	e0bfe717 	ldw	r2,-100(fp)
80201444:	1004d53a 	srli	r2,r2,20
80201448:	100d883a 	mov	r6,r2
8020144c:	016008b4 	movhi	r5,32802
80201450:	29510904 	addi	r5,r5,17444
80201454:	012008b4 	movhi	r4,32802
80201458:	211b2504 	addi	r4,r4,27796
8020145c:	020fc400 	call	8020fc40 <sprintf>
	debug(fp, cDebugBuffer);
80201460:	012008b4 	movhi	r4,32802
80201464:	211b2504 	addi	r4,r4,27796
80201468:	020fad80 	call	8020fad8 <printf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8020146c:	00800104 	movi	r2,4
80201470:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
80201474:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80201478:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8020147c:	e03fe815 	stw	zero,-96(fp)
80201480:	00001506 	br	802014d8 <bDdr2MemoryWriteTest+0x18c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80201484:	e0ffe717 	ldw	r3,-100(fp)
80201488:	00b33374 	movhi	r2,52429
8020148c:	10b33344 	addi	r2,r2,-13107
80201490:	1888383a 	mulxuu	r4,r3,r2
80201494:	1885383a 	mul	r2,r3,r2
80201498:	1021883a 	mov	r16,r2
8020149c:	2023883a 	mov	r17,r4
802014a0:	8804d0fa 	srli	r2,r17,3
802014a4:	e0ffe817 	ldw	r3,-96(fp)
802014a8:	18c00044 	addi	r3,r3,1
802014ac:	10c7383a 	mul	r3,r2,r3
802014b0:	e0bfe817 	ldw	r2,-96(fp)
802014b4:	1085883a 	add	r2,r2,r2
802014b8:	1085883a 	add	r2,r2,r2
802014bc:	e13fe504 	addi	r4,fp,-108
802014c0:	2085883a 	add	r2,r4,r2
802014c4:	10800e04 	addi	r2,r2,56
802014c8:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
802014cc:	e0bfe817 	ldw	r2,-96(fp)
802014d0:	10800044 	addi	r2,r2,1
802014d4:	e0bfe815 	stw	r2,-96(fp)
802014d8:	e0bfe817 	ldw	r2,-96(fp)
802014dc:	10800290 	cmplti	r2,r2,10
802014e0:	103fe81e 	bne	r2,zero,80201484 <__reset+0xfa1e1484>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802014e4:	d0a03e17 	ldw	r2,-32520(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
802014e8:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802014ec:	00804004 	movi	r2,256
802014f0:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
802014f4:	e03fe815 	stw	zero,-96(fp)
802014f8:	00001e06 	br	80201574 <bDdr2MemoryWriteTest+0x228>
		if (iI == 0) {
802014fc:	e0bfe817 	ldw	r2,-96(fp)
80201500:	1000091e 	bne	r2,zero,80201528 <bDdr2MemoryWriteTest+0x1dc>
			xSZData[iI] = uliInitValue;
80201504:	00a008b4 	movhi	r2,32802
80201508:	109b6504 	addi	r2,r2,28052
8020150c:	e0ffe817 	ldw	r3,-96(fp)
80201510:	18c7883a 	add	r3,r3,r3
80201514:	18c7883a 	add	r3,r3,r3
80201518:	10c5883a 	add	r2,r2,r3
8020151c:	e0fff017 	ldw	r3,-64(fp)
80201520:	10c00015 	stw	r3,0(r2)
80201524:	00001006 	br	80201568 <bDdr2MemoryWriteTest+0x21c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
80201528:	e0bfe817 	ldw	r2,-96(fp)
8020152c:	10ffffc4 	addi	r3,r2,-1
80201530:	00a008b4 	movhi	r2,32802
80201534:	109b6504 	addi	r2,r2,28052
80201538:	18c7883a 	add	r3,r3,r3
8020153c:	18c7883a 	add	r3,r3,r3
80201540:	10c5883a 	add	r2,r2,r3
80201544:	10800017 	ldw	r2,0(r2)
80201548:	11000364 	muli	r4,r2,13
8020154c:	00a008b4 	movhi	r2,32802
80201550:	109b6504 	addi	r2,r2,28052
80201554:	e0ffe817 	ldw	r3,-96(fp)
80201558:	18c7883a 	add	r3,r3,r3
8020155c:	18c7883a 	add	r3,r3,r3
80201560:	10c5883a 	add	r2,r2,r3
80201564:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
80201568:	e0bfe817 	ldw	r2,-96(fp)
8020156c:	10800044 	addi	r2,r2,1
80201570:	e0bfe815 	stw	r2,-96(fp)
80201574:	e0ffe817 	ldw	r3,-96(fp)
80201578:	e0bfeb17 	ldw	r2,-84(fp)
8020157c:	18bfdf16 	blt	r3,r2,802014fc <__reset+0xfa1e14fc>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
80201580:	e0bfeb17 	ldw	r2,-84(fp)
80201584:	10ffffc4 	addi	r3,r2,-1
80201588:	00a008b4 	movhi	r2,32802
8020158c:	109b6504 	addi	r2,r2,28052
80201590:	18c7883a 	add	r3,r3,r3
80201594:	18c7883a 	add	r3,r3,r3
80201598:	10c7883a 	add	r3,r2,r3
8020159c:	00aaaaf4 	movhi	r2,43691
802015a0:	10aaaa84 	addi	r2,r2,-21846
802015a4:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802015a8:	e0bfeb17 	ldw	r2,-84(fp)
802015ac:	10ffff84 	addi	r3,r2,-2
802015b0:	00a008b4 	movhi	r2,32802
802015b4:	109b6504 	addi	r2,r2,28052
802015b8:	18c7883a 	add	r3,r3,r3
802015bc:	18c7883a 	add	r3,r3,r3
802015c0:	10c7883a 	add	r3,r2,r3
802015c4:	00955574 	movhi	r2,21845
802015c8:	10955544 	addi	r2,r2,21845
802015cc:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
802015d0:	e0bfeb17 	ldw	r2,-84(fp)
802015d4:	10ffff44 	addi	r3,r2,-3
802015d8:	00a008b4 	movhi	r2,32802
802015dc:	109b6504 	addi	r2,r2,28052
802015e0:	18c7883a 	add	r3,r3,r3
802015e4:	18c7883a 	add	r3,r3,r3
802015e8:	10c5883a 	add	r2,r2,r3
802015ec:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
802015f0:	e0bfeb17 	ldw	r2,-84(fp)
802015f4:	10ffff04 	addi	r3,r2,-4
802015f8:	00a008b4 	movhi	r2,32802
802015fc:	109b6504 	addi	r2,r2,28052
80201600:	18c7883a 	add	r3,r3,r3
80201604:	18c7883a 	add	r3,r3,r3
80201608:	10c5883a 	add	r2,r2,r3
8020160c:	00ffffc4 	movi	r3,-1
80201610:	10c00015 	stw	r3,0(r2)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
80201614:	00e008b4 	movhi	r3,32802
80201618:	18db2504 	addi	r3,r3,27796
8020161c:	00a008b4 	movhi	r2,32802
80201620:	10910f04 	addi	r2,r2,17468
80201624:	1009883a 	mov	r4,r2
80201628:	00800444 	movi	r2,17
8020162c:	100d883a 	mov	r6,r2
80201630:	200b883a 	mov	r5,r4
80201634:	1809883a 	mov	r4,r3
80201638:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
8020163c:	012008b4 	movhi	r4,32802
80201640:	211b2504 	addi	r4,r4,27796
80201644:	020fad80 	call	8020fad8 <printf>
80201648:	d0a03e17 	ldw	r2,-32520(gp)
#endif
	iTimeStart = alt_nticks();
8020164c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80201650:	e0bfe617 	ldw	r2,-104(fp)
80201654:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80201658:	00810004 	movi	r2,1024
8020165c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201660:	e0ffe917 	ldw	r3,-92(fp)
80201664:	e0bfee17 	ldw	r2,-72(fp)
80201668:	1885283a 	div	r2,r3,r2
8020166c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80201670:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80201674:	00003806 	br	80201758 <bDdr2MemoryWriteTest+0x40c>
		iNRemainedLen = uliByteLen - iNPos;
80201678:	e0bfec17 	ldw	r2,-80(fp)
8020167c:	e0ffe717 	ldw	r3,-100(fp)
80201680:	1885c83a 	sub	r2,r3,r2
80201684:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201688:	e0bfe917 	ldw	r2,-92(fp)
8020168c:	e0fff217 	ldw	r3,-56(fp)
80201690:	1880060e 	bge	r3,r2,802016ac <bDdr2MemoryWriteTest+0x360>
			iNAccessLen = iNRemainedLen;
80201694:	e0bff217 	ldw	r2,-56(fp)
80201698:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
8020169c:	e0ffe917 	ldw	r3,-92(fp)
802016a0:	e0bfee17 	ldw	r2,-72(fp)
802016a4:	1885283a 	div	r2,r3,r2
802016a8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802016ac:	e0bfe917 	ldw	r2,-92(fp)
802016b0:	100d883a 	mov	r6,r2
802016b4:	016008b4 	movhi	r5,32802
802016b8:	295b6504 	addi	r5,r5,28052
802016bc:	e13fea17 	ldw	r4,-88(fp)
802016c0:	020f9600 	call	8020f960 <memcpy>
		pxDes += iNItemNum;
802016c4:	e0bfeb17 	ldw	r2,-84(fp)
802016c8:	1085883a 	add	r2,r2,r2
802016cc:	1085883a 	add	r2,r2,r2
802016d0:	1007883a 	mov	r3,r2
802016d4:	e0bfea17 	ldw	r2,-88(fp)
802016d8:	10c5883a 	add	r2,r2,r3
802016dc:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802016e0:	e0ffec17 	ldw	r3,-80(fp)
802016e4:	e0bfe917 	ldw	r2,-92(fp)
802016e8:	1885883a 	add	r2,r3,r2
802016ec:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
802016f0:	e0bfed17 	ldw	r2,-76(fp)
802016f4:	10800288 	cmpgei	r2,r2,10
802016f8:	1000171e 	bne	r2,zero,80201758 <bDdr2MemoryWriteTest+0x40c>
802016fc:	e0bfed17 	ldw	r2,-76(fp)
80201700:	1085883a 	add	r2,r2,r2
80201704:	1085883a 	add	r2,r2,r2
80201708:	e0ffe504 	addi	r3,fp,-108
8020170c:	1885883a 	add	r2,r3,r2
80201710:	10800e04 	addi	r2,r2,56
80201714:	10800017 	ldw	r2,0(r2)
80201718:	e0ffec17 	ldw	r3,-80(fp)
8020171c:	18800e36 	bltu	r3,r2,80201758 <bDdr2MemoryWriteTest+0x40c>
			iNProgressIndex++;
80201720:	e0bfed17 	ldw	r2,-76(fp)
80201724:	10800044 	addi	r2,r2,1
80201728:	e0bfed15 	stw	r2,-76(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
8020172c:	e0bfed17 	ldw	r2,-76(fp)
80201730:	108002a4 	muli	r2,r2,10
80201734:	100d883a 	mov	r6,r2
80201738:	016008b4 	movhi	r5,32802
8020173c:	29511404 	addi	r5,r5,17488
80201740:	012008b4 	movhi	r4,32802
80201744:	211b2504 	addi	r4,r4,27796
80201748:	020fc400 	call	8020fc40 <sprintf>
			debug(fp, cDebugBuffer);
8020174c:	012008b4 	movhi	r4,32802
80201750:	211b2504 	addi	r4,r4,27796
80201754:	020fad80 	call	8020fad8 <printf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
80201758:	e0ffec17 	ldw	r3,-80(fp)
8020175c:	e0bfe717 	ldw	r2,-100(fp)
80201760:	18bfc536 	bltu	r3,r2,80201678 <__reset+0xfa1e1678>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80201764:	021e8ac0 	call	8021e8ac <alt_dcache_flush_all>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201768:	00a008b4 	movhi	r2,32802
8020176c:	109b2504 	addi	r2,r2,27796
80201770:	00c00284 	movi	r3,10
80201774:	10c00005 	stb	r3,0(r2)
80201778:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8020177c:	012008b4 	movhi	r4,32802
80201780:	211b2504 	addi	r4,r4,27796
80201784:	020fad80 	call	8020fad8 <printf>
80201788:	d0e03e17 	ldw	r3,-32520(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
8020178c:	e0bff117 	ldw	r2,-60(fp)
80201790:	1885c83a 	sub	r2,r3,r2
80201794:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
80201798:	e0bfe517 	ldw	r2,-108(fp)
8020179c:	10001c26 	beq	r2,zero,80201810 <bDdr2MemoryWriteTest+0x4c4>
#if DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
802017a0:	e13fef17 	ldw	r4,-68(fp)
802017a4:	020e28c0 	call	8020e28c <__floatsisf>
802017a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802017ac:	d0a03d17 	ldw	r2,-32524(gp)
802017b0:	1009883a 	mov	r4,r2
802017b4:	020e3b00 	call	8020e3b0 <__floatunsisf>
802017b8:	1007883a 	mov	r3,r2
802017bc:	180b883a 	mov	r5,r3
802017c0:	8009883a 	mov	r4,r16
802017c4:	020de4c0 	call	8020de4c <__divsf3>
802017c8:	1007883a 	mov	r3,r2
802017cc:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer,
802017d0:	1009883a 	mov	r4,r2
802017d4:	020f6ec0 	call	8020f6ec <__extendsfdf2>
802017d8:	1009883a 	mov	r4,r2
802017dc:	180b883a 	mov	r5,r3
802017e0:	d9400015 	stw	r5,0(sp)
802017e4:	200f883a 	mov	r7,r4
802017e8:	e1bfe717 	ldw	r6,-100(fp)
802017ec:	016008b4 	movhi	r5,32802
802017f0:	29511604 	addi	r5,r5,17496
802017f4:	012008b4 	movhi	r4,32802
802017f8:	211b2504 	addi	r4,r4,27796
802017fc:	020fc400 	call	8020fc40 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201800:	012008b4 	movhi	r4,32802
80201804:	211b2504 	addi	r4,r4,27796
80201808:	020fad80 	call	8020fad8 <printf>
8020180c:	00000d06 	br	80201844 <bDdr2MemoryWriteTest+0x4f8>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
80201810:	00e008b4 	movhi	r3,32802
80201814:	18db2504 	addi	r3,r3,27796
80201818:	00a008b4 	movhi	r2,32802
8020181c:	10912204 	addi	r2,r2,17544
80201820:	1009883a 	mov	r4,r2
80201824:	00800584 	movi	r2,22
80201828:	100d883a 	mov	r6,r2
8020182c:	200b883a 	mov	r5,r4
80201830:	1809883a 	mov	r4,r3
80201834:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
80201838:	012008b4 	movhi	r4,32802
8020183c:	211b2504 	addi	r4,r4,27796
80201840:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201844:	00a008b4 	movhi	r2,32802
80201848:	109b2504 	addi	r2,r2,27796
8020184c:	00c00284 	movi	r3,10
80201850:	10c00005 	stb	r3,0(r2)
80201854:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201858:	012008b4 	movhi	r4,32802
8020185c:	211b2504 	addi	r4,r4,27796
80201860:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
80201864:	e0bfe517 	ldw	r2,-108(fp)
}
80201868:	e6fffe04 	addi	sp,fp,-8
8020186c:	dfc00317 	ldw	ra,12(sp)
80201870:	df000217 	ldw	fp,8(sp)
80201874:	dc400117 	ldw	r17,4(sp)
80201878:	dc000017 	ldw	r16,0(sp)
8020187c:	dec00404 	addi	sp,sp,16
80201880:	f800283a 	ret

80201884 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
80201884:	deffe204 	addi	sp,sp,-120
80201888:	dfc01d15 	stw	ra,116(sp)
8020188c:	df001c15 	stw	fp,112(sp)
80201890:	dc401b15 	stw	r17,108(sp)
80201894:	dc001a15 	stw	r16,104(sp)
80201898:	df001c04 	addi	fp,sp,112
8020189c:	2005883a 	mov	r2,r4
802018a0:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
802018a4:	00e008b4 	movhi	r3,32802
802018a8:	18db2504 	addi	r3,r3,27796
802018ac:	00a008b4 	movhi	r2,32802
802018b0:	10912804 	addi	r2,r2,17568
802018b4:	1009883a 	mov	r4,r2
802018b8:	008009c4 	movi	r2,39
802018bc:	100d883a 	mov	r6,r2
802018c0:	200b883a 	mov	r5,r4
802018c4:	1809883a 	mov	r4,r3
802018c8:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
802018cc:	012008b4 	movhi	r4,32802
802018d0:	211b2504 	addi	r4,r4,27796
802018d4:	020fad80 	call	8020fad8 <printf>
#endif
	bool bSuccess = FALSE;
802018d8:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802018dc:	e0bffd03 	ldbu	r2,-12(fp)
802018e0:	10000326 	beq	r2,zero,802018f0 <bDdr2MemoryReadTest+0x6c>
802018e4:	10800060 	cmpeqi	r2,r2,1
802018e8:	10000a1e 	bne	r2,zero,80201914 <bDdr2MemoryReadTest+0x90>
802018ec:	00001206 	br	80201938 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802018f0:	e0bffd03 	ldbu	r2,-12(fp)
802018f4:	1009883a 	mov	r4,r2
802018f8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802018fc:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201900:	00a00034 	movhi	r2,32768
80201904:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80201908:	00800044 	movi	r2,1
8020190c:	e0bfe515 	stw	r2,-108(fp)
		break;
80201910:	00001906 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201914:	e0bffd03 	ldbu	r2,-12(fp)
80201918:	1009883a 	mov	r4,r2
8020191c:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201920:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201924:	00a00034 	movhi	r2,32768
80201928:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
8020192c:	00800044 	movi	r2,1
80201930:	e0bfe515 	stw	r2,-108(fp)
		break;
80201934:	00001006 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	default:
		bSuccess = FALSE;
80201938:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
8020193c:	00e008b4 	movhi	r3,32802
80201940:	18db2504 	addi	r3,r3,27796
80201944:	00a008b4 	movhi	r2,32802
80201948:	108f1004 	addi	r2,r2,15424
8020194c:	1009883a 	mov	r4,r2
80201950:	00800bc4 	movi	r2,47
80201954:	100d883a 	mov	r6,r2
80201958:	200b883a 	mov	r5,r4
8020195c:	1809883a 	mov	r4,r3
80201960:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201964:	012008b4 	movhi	r4,32802
80201968:	211b2504 	addi	r4,r4,27796
8020196c:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
80201970:	e0bfe517 	ldw	r2,-108(fp)
80201974:	0000ec06 	br	80201d28 <bDdr2MemoryReadTest+0x4a4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
80201978:	e0bfe717 	ldw	r2,-100(fp)
8020197c:	1004d53a 	srli	r2,r2,20
80201980:	100d883a 	mov	r6,r2
80201984:	016008b4 	movhi	r5,32802
80201988:	29513204 	addi	r5,r5,17608
8020198c:	012008b4 	movhi	r4,32802
80201990:	211b2504 	addi	r4,r4,27796
80201994:	020fc400 	call	8020fc40 <sprintf>
	debug(fp, cDebugBuffer);
80201998:	012008b4 	movhi	r4,32802
8020199c:	211b2504 	addi	r4,r4,27796
802019a0:	020fad80 	call	8020fad8 <printf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802019a4:	00804004 	movi	r2,256
802019a8:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
802019ac:	00800104 	movi	r2,4
802019b0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
802019b4:	e0ffec17 	ldw	r3,-80(fp)
802019b8:	e0bfef17 	ldw	r2,-68(fp)
802019bc:	1885383a 	mul	r2,r3,r2
802019c0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
802019c4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802019c8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
802019cc:	e03fe815 	stw	zero,-96(fp)
802019d0:	00001506 	br	80201a28 <bDdr2MemoryReadTest+0x1a4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802019d4:	e0ffe717 	ldw	r3,-100(fp)
802019d8:	00b33374 	movhi	r2,52429
802019dc:	10b33344 	addi	r2,r2,-13107
802019e0:	1888383a 	mulxuu	r4,r3,r2
802019e4:	1885383a 	mul	r2,r3,r2
802019e8:	1021883a 	mov	r16,r2
802019ec:	2023883a 	mov	r17,r4
802019f0:	8804d0fa 	srli	r2,r17,3
802019f4:	e0ffe817 	ldw	r3,-96(fp)
802019f8:	18c00044 	addi	r3,r3,1
802019fc:	10c7383a 	mul	r3,r2,r3
80201a00:	e0bfe817 	ldw	r2,-96(fp)
80201a04:	1085883a 	add	r2,r2,r2
80201a08:	1085883a 	add	r2,r2,r2
80201a0c:	e13fe504 	addi	r4,fp,-108
80201a10:	2085883a 	add	r2,r4,r2
80201a14:	10800e04 	addi	r2,r2,56
80201a18:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80201a1c:	e0bfe817 	ldw	r2,-96(fp)
80201a20:	10800044 	addi	r2,r2,1
80201a24:	e0bfe815 	stw	r2,-96(fp)
80201a28:	e0bfe817 	ldw	r2,-96(fp)
80201a2c:	10800290 	cmplti	r2,r2,10
80201a30:	103fe81e 	bne	r2,zero,802019d4 <__reset+0xfa1e19d4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80201a34:	e03fee15 	stw	zero,-72(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
80201a38:	00e008b4 	movhi	r3,32802
80201a3c:	18db2504 	addi	r3,r3,27796
80201a40:	00a008b4 	movhi	r2,32802
80201a44:	10913804 	addi	r2,r2,17632
80201a48:	1009883a 	mov	r4,r2
80201a4c:	008006c4 	movi	r2,27
80201a50:	100d883a 	mov	r6,r2
80201a54:	200b883a 	mov	r5,r4
80201a58:	1809883a 	mov	r4,r3
80201a5c:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80201a60:	012008b4 	movhi	r4,32802
80201a64:	211b2504 	addi	r4,r4,27796
80201a68:	020fad80 	call	8020fad8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201a6c:	d0a03e17 	ldw	r2,-32520(gp)
#endif
	iTimeStart = alt_nticks();
80201a70:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80201a74:	e0bfe617 	ldw	r2,-104(fp)
80201a78:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80201a7c:	00810004 	movi	r2,1024
80201a80:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201a84:	e0ffe917 	ldw	r3,-92(fp)
80201a88:	e0bfef17 	ldw	r2,-68(fp)
80201a8c:	1885283a 	div	r2,r3,r2
80201a90:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80201a94:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80201a98:	00005e06 	br	80201c14 <bDdr2MemoryReadTest+0x390>
		iNRemainedLen = uliByteLen - iNPos;
80201a9c:	e0bfed17 	ldw	r2,-76(fp)
80201aa0:	e0ffe717 	ldw	r3,-100(fp)
80201aa4:	1885c83a 	sub	r2,r3,r2
80201aa8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201aac:	e0bfe917 	ldw	r2,-92(fp)
80201ab0:	e0fff217 	ldw	r3,-56(fp)
80201ab4:	1880060e 	bge	r3,r2,80201ad0 <bDdr2MemoryReadTest+0x24c>
			iNAccessLen = iNRemainedLen;
80201ab8:	e0bff217 	ldw	r2,-56(fp)
80201abc:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80201ac0:	e0ffe917 	ldw	r3,-92(fp)
80201ac4:	e0bfef17 	ldw	r2,-68(fp)
80201ac8:	1885283a 	div	r2,r3,r2
80201acc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80201ad0:	00a008b4 	movhi	r2,32802
80201ad4:	109b6504 	addi	r2,r2,28052
80201ad8:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201adc:	e03fe815 	stw	zero,-96(fp)
80201ae0:	00002906 	br	80201b88 <bDdr2MemoryReadTest+0x304>
			if (*pxSrc++ != *pxDes++) {
80201ae4:	e0bfeb17 	ldw	r2,-84(fp)
80201ae8:	10c00104 	addi	r3,r2,4
80201aec:	e0ffeb15 	stw	r3,-84(fp)
80201af0:	10c00017 	ldw	r3,0(r2)
80201af4:	e0bfea17 	ldw	r2,-88(fp)
80201af8:	11000104 	addi	r4,r2,4
80201afc:	e13fea15 	stw	r4,-88(fp)
80201b00:	10800017 	ldw	r2,0(r2)
80201b04:	18801d26 	beq	r3,r2,80201b7c <bDdr2MemoryReadTest+0x2f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b08:	e0bfeb17 	ldw	r2,-84(fp)
80201b0c:	10bfff04 	addi	r2,r2,-4
80201b10:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b14:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b18:	00a008b4 	movhi	r2,32802
80201b1c:	109b6504 	addi	r2,r2,28052
80201b20:	e0ffe817 	ldw	r3,-96(fp)
80201b24:	18c7883a 	add	r3,r3,r3
80201b28:	18c7883a 	add	r3,r3,r3
80201b2c:	10c5883a 	add	r2,r2,r3
80201b30:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b34:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
80201b38:	e0ffed17 	ldw	r3,-76(fp)
80201b3c:	e0bfef17 	ldw	r2,-68(fp)
80201b40:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b44:	e0bfe817 	ldw	r2,-96(fp)
80201b48:	1885883a 	add	r2,r3,r2
80201b4c:	d8800015 	stw	r2,0(sp)
80201b50:	280f883a 	mov	r7,r5
80201b54:	200d883a 	mov	r6,r4
80201b58:	016008b4 	movhi	r5,32802
80201b5c:	29513f04 	addi	r5,r5,17660
80201b60:	012008b4 	movhi	r4,32802
80201b64:	211b2504 	addi	r4,r4,27796
80201b68:	020fc400 	call	8020fc40 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
80201b6c:	012008b4 	movhi	r4,32802
80201b70:	211b2504 	addi	r4,r4,27796
80201b74:	020fad80 	call	8020fad8 <printf>
#endif
				bSuccess = FALSE;
80201b78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201b7c:	e0bfe817 	ldw	r2,-96(fp)
80201b80:	10800044 	addi	r2,r2,1
80201b84:	e0bfe815 	stw	r2,-96(fp)
80201b88:	e0ffe817 	ldw	r3,-96(fp)
80201b8c:	e0bfec17 	ldw	r2,-80(fp)
80201b90:	1880020e 	bge	r3,r2,80201b9c <bDdr2MemoryReadTest+0x318>
80201b94:	e0bfe517 	ldw	r2,-108(fp)
80201b98:	103fd21e 	bne	r2,zero,80201ae4 <__reset+0xfa1e1ae4>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80201b9c:	e0ffed17 	ldw	r3,-76(fp)
80201ba0:	e0bfe917 	ldw	r2,-92(fp)
80201ba4:	1885883a 	add	r2,r3,r2
80201ba8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80201bac:	e0bfee17 	ldw	r2,-72(fp)
80201bb0:	10800288 	cmpgei	r2,r2,10
80201bb4:	1000171e 	bne	r2,zero,80201c14 <bDdr2MemoryReadTest+0x390>
80201bb8:	e0bfee17 	ldw	r2,-72(fp)
80201bbc:	1085883a 	add	r2,r2,r2
80201bc0:	1085883a 	add	r2,r2,r2
80201bc4:	e0ffe504 	addi	r3,fp,-108
80201bc8:	1885883a 	add	r2,r3,r2
80201bcc:	10800e04 	addi	r2,r2,56
80201bd0:	10800017 	ldw	r2,0(r2)
80201bd4:	e0ffed17 	ldw	r3,-76(fp)
80201bd8:	18800e36 	bltu	r3,r2,80201c14 <bDdr2MemoryReadTest+0x390>
			iNProgressIndex++;
80201bdc:	e0bfee17 	ldw	r2,-72(fp)
80201be0:	10800044 	addi	r2,r2,1
80201be4:	e0bfee15 	stw	r2,-72(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
80201be8:	e0bfee17 	ldw	r2,-72(fp)
80201bec:	108002a4 	muli	r2,r2,10
80201bf0:	100d883a 	mov	r6,r2
80201bf4:	016008b4 	movhi	r5,32802
80201bf8:	29511404 	addi	r5,r5,17488
80201bfc:	012008b4 	movhi	r4,32802
80201c00:	211b2504 	addi	r4,r4,27796
80201c04:	020fc400 	call	8020fc40 <sprintf>
			debug(fp, cDebugBuffer);
80201c08:	012008b4 	movhi	r4,32802
80201c0c:	211b2504 	addi	r4,r4,27796
80201c10:	020fad80 	call	8020fad8 <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80201c14:	e0bfe517 	ldw	r2,-108(fp)
80201c18:	10000326 	beq	r2,zero,80201c28 <bDdr2MemoryReadTest+0x3a4>
80201c1c:	e0ffed17 	ldw	r3,-76(fp)
80201c20:	e0bfe717 	ldw	r2,-100(fp)
80201c24:	18bf9d36 	bltu	r3,r2,80201a9c <__reset+0xfa1e1a9c>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201c28:	00a008b4 	movhi	r2,32802
80201c2c:	109b2504 	addi	r2,r2,27796
80201c30:	00c00284 	movi	r3,10
80201c34:	10c00005 	stb	r3,0(r2)
80201c38:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201c3c:	012008b4 	movhi	r4,32802
80201c40:	211b2504 	addi	r4,r4,27796
80201c44:	020fad80 	call	8020fad8 <printf>
80201c48:	d0e03e17 	ldw	r3,-32520(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80201c4c:	e0bff117 	ldw	r2,-60(fp)
80201c50:	1885c83a 	sub	r2,r3,r2
80201c54:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
80201c58:	e0bfe517 	ldw	r2,-108(fp)
80201c5c:	10001c26 	beq	r2,zero,80201cd0 <bDdr2MemoryReadTest+0x44c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
80201c60:	e13ff017 	ldw	r4,-64(fp)
80201c64:	020e28c0 	call	8020e28c <__floatsisf>
80201c68:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80201c6c:	d0a03d17 	ldw	r2,-32524(gp)
80201c70:	1009883a 	mov	r4,r2
80201c74:	020e3b00 	call	8020e3b0 <__floatunsisf>
80201c78:	1007883a 	mov	r3,r2
80201c7c:	180b883a 	mov	r5,r3
80201c80:	8009883a 	mov	r4,r16
80201c84:	020de4c0 	call	8020de4c <__divsf3>
80201c88:	1007883a 	mov	r3,r2
80201c8c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
80201c90:	1009883a 	mov	r4,r2
80201c94:	020f6ec0 	call	8020f6ec <__extendsfdf2>
80201c98:	1009883a 	mov	r4,r2
80201c9c:	180b883a 	mov	r5,r3
80201ca0:	d9400015 	stw	r5,0(sp)
80201ca4:	200f883a 	mov	r7,r4
80201ca8:	e1bfe717 	ldw	r6,-100(fp)
80201cac:	016008b4 	movhi	r5,32802
80201cb0:	29514d04 	addi	r5,r5,17716
80201cb4:	012008b4 	movhi	r4,32802
80201cb8:	211b2504 	addi	r4,r4,27796
80201cbc:	020fc400 	call	8020fc40 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201cc0:	012008b4 	movhi	r4,32802
80201cc4:	211b2504 	addi	r4,r4,27796
80201cc8:	020fad80 	call	8020fad8 <printf>
80201ccc:	00000d06 	br	80201d04 <bDdr2MemoryReadTest+0x480>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
80201cd0:	00e008b4 	movhi	r3,32802
80201cd4:	18db2504 	addi	r3,r3,27796
80201cd8:	00a008b4 	movhi	r2,32802
80201cdc:	10915904 	addi	r2,r2,17764
80201ce0:	1009883a 	mov	r4,r2
80201ce4:	00800544 	movi	r2,21
80201ce8:	100d883a 	mov	r6,r2
80201cec:	200b883a 	mov	r5,r4
80201cf0:	1809883a 	mov	r4,r3
80201cf4:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
80201cf8:	012008b4 	movhi	r4,32802
80201cfc:	211b2504 	addi	r4,r4,27796
80201d00:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201d04:	00a008b4 	movhi	r2,32802
80201d08:	109b2504 	addi	r2,r2,27796
80201d0c:	00c00284 	movi	r3,10
80201d10:	10c00005 	stb	r3,0(r2)
80201d14:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201d18:	012008b4 	movhi	r4,32802
80201d1c:	211b2504 	addi	r4,r4,27796
80201d20:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
80201d24:	e0bfe517 	ldw	r2,-108(fp)
}
80201d28:	e6fffe04 	addi	sp,fp,-8
80201d2c:	dfc00317 	ldw	ra,12(sp)
80201d30:	df000217 	ldw	fp,8(sp)
80201d34:	dc400117 	ldw	r17,4(sp)
80201d38:	dc000017 	ldw	r16,0(sp)
80201d3c:	dec00404 	addi	sp,sp,16
80201d40:	f800283a 	ret

80201d44 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80201d44:	deffec04 	addi	sp,sp,-80
80201d48:	dfc01315 	stw	ra,76(sp)
80201d4c:	df001215 	stw	fp,72(sp)
80201d50:	dcc01115 	stw	r19,68(sp)
80201d54:	dc801015 	stw	r18,64(sp)
80201d58:	dc400f15 	stw	r17,60(sp)
80201d5c:	dc000e15 	stw	r16,56(sp)
80201d60:	df001204 	addi	fp,sp,72
80201d64:	2005883a 	mov	r2,r4
80201d68:	e17ffa15 	stw	r5,-24(fp)
80201d6c:	e1bffb15 	stw	r6,-20(fp)
80201d70:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
80201d74:	00e008b4 	movhi	r3,32802
80201d78:	18db2504 	addi	r3,r3,27796
80201d7c:	00a008b4 	movhi	r2,32802
80201d80:	10915f04 	addi	r2,r2,17788
80201d84:	1009883a 	mov	r4,r2
80201d88:	00800bc4 	movi	r2,47
80201d8c:	100d883a 	mov	r6,r2
80201d90:	200b883a 	mov	r5,r4
80201d94:	1809883a 	mov	r4,r3
80201d98:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80201d9c:	012008b4 	movhi	r4,32802
80201da0:	211b2504 	addi	r4,r4,27796
80201da4:	020fad80 	call	8020fad8 <printf>
#endif
	bool bSuccess = FALSE;
80201da8:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80201dac:	e0bff903 	ldbu	r2,-28(fp)
80201db0:	10000326 	beq	r2,zero,80201dc0 <bDdr2MemoryRandomWriteTest+0x7c>
80201db4:	10800060 	cmpeqi	r2,r2,1
80201db8:	10000a1e 	bne	r2,zero,80201de4 <bDdr2MemoryRandomWriteTest+0xa0>
80201dbc:	00001206 	br	80201e08 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201dc0:	e0bff903 	ldbu	r2,-28(fp)
80201dc4:	1009883a 	mov	r4,r2
80201dc8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201dcc:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201dd0:	00a00034 	movhi	r2,32768
80201dd4:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dd8:	00800044 	movi	r2,1
80201ddc:	e0bfef15 	stw	r2,-68(fp)
		break;
80201de0:	00001906 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201de4:	e0bff903 	ldbu	r2,-28(fp)
80201de8:	1009883a 	mov	r4,r2
80201dec:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201df0:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201df4:	00a00034 	movhi	r2,32768
80201df8:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dfc:	00800044 	movi	r2,1
80201e00:	e0bfef15 	stw	r2,-68(fp)
		break;
80201e04:	00001006 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	default:
		bSuccess = FALSE;
80201e08:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201e0c:	00e008b4 	movhi	r3,32802
80201e10:	18db2504 	addi	r3,r3,27796
80201e14:	00a008b4 	movhi	r2,32802
80201e18:	108f1004 	addi	r2,r2,15424
80201e1c:	1009883a 	mov	r4,r2
80201e20:	00800bc4 	movi	r2,47
80201e24:	100d883a 	mov	r6,r2
80201e28:	200b883a 	mov	r5,r4
80201e2c:	1809883a 	mov	r4,r3
80201e30:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201e34:	012008b4 	movhi	r4,32802
80201e38:	211b2504 	addi	r4,r4,27796
80201e3c:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
80201e40:	e0bfef17 	ldw	r2,-68(fp)
80201e44:	0000bc06 	br	80202138 <bDdr2MemoryRandomWriteTest+0x3f4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201e48:	e0bff117 	ldw	r2,-60(fp)
80201e4c:	1004d53a 	srli	r2,r2,20
80201e50:	100d883a 	mov	r6,r2
80201e54:	016008b4 	movhi	r5,32802
80201e58:	29510904 	addi	r5,r5,17444
80201e5c:	012008b4 	movhi	r4,32802
80201e60:	211b2504 	addi	r4,r4,27796
80201e64:	020fc400 	call	8020fc40 <sprintf>
	debug(fp, cDebugBuffer);
80201e68:	012008b4 	movhi	r4,32802
80201e6c:	211b2504 	addi	r4,r4,27796
80201e70:	020fad80 	call	8020fad8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201e74:	d0a03e17 	ldw	r2,-32520(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80201e78:	d0a01415 	stw	r2,-32688(gp)
	uliCurrentState = uliInitialState;
80201e7c:	d0a01417 	ldw	r2,-32688(gp)
80201e80:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80201e84:	e0fff017 	ldw	r3,-64(fp)
80201e88:	e0bff117 	ldw	r2,-60(fp)
80201e8c:	1885883a 	add	r2,r3,r2
80201e90:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80201e94:	e0fff117 	ldw	r3,-60(fp)
80201e98:	00b33374 	movhi	r2,52429
80201e9c:	10b33344 	addi	r2,r2,-13107
80201ea0:	1888383a 	mulxuu	r4,r3,r2
80201ea4:	1885383a 	mul	r2,r3,r2
80201ea8:	1025883a 	mov	r18,r2
80201eac:	2027883a 	mov	r19,r4
80201eb0:	9806d13a 	srli	r3,r19,4
80201eb4:	e0bff017 	ldw	r2,-64(fp)
80201eb8:	1885883a 	add	r2,r3,r2
80201ebc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80201ec0:	00800144 	movi	r2,5
80201ec4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
80201ec8:	00e008b4 	movhi	r3,32802
80201ecc:	18db2504 	addi	r3,r3,27796
80201ed0:	00a008b4 	movhi	r2,32802
80201ed4:	10916b04 	addi	r2,r2,17836
80201ed8:	1009883a 	mov	r4,r2
80201edc:	00800584 	movi	r2,22
80201ee0:	100d883a 	mov	r6,r2
80201ee4:	200b883a 	mov	r5,r4
80201ee8:	1809883a 	mov	r4,r3
80201eec:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80201ef0:	012008b4 	movhi	r4,32802
80201ef4:	211b2504 	addi	r4,r4,27796
80201ef8:	020fad80 	call	8020fad8 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
80201efc:	e0bffa17 	ldw	r2,-24(fp)
80201f00:	10800058 	cmpnei	r2,r2,1
80201f04:	1000081e 	bne	r2,zero,80201f28 <bDdr2MemoryRandomWriteTest+0x1e4>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80201f08:	016008b4 	movhi	r5,32802
80201f0c:	29517104 	addi	r5,r5,17860
80201f10:	012008b4 	movhi	r4,32802
80201f14:	211b2504 	addi	r4,r4,27796
80201f18:	020fc400 	call	8020fc40 <sprintf>
		debug(fp, cDebugBuffer);
80201f1c:	012008b4 	movhi	r4,32802
80201f20:	211b2504 	addi	r4,r4,27796
80201f24:	020fad80 	call	8020fad8 <printf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
80201f28:	e03ff615 	stw	zero,-40(fp)
80201f2c:	d0a03e17 	ldw	r2,-32520(gp)

	TimeStart = alt_nticks();
80201f30:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201f34:	e0bff017 	ldw	r2,-64(fp)
80201f38:	e0bff215 	stw	r2,-56(fp)
80201f3c:	00002a06 	br	80201fe8 <bDdr2MemoryRandomWriteTest+0x2a4>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80201f40:	e0bff804 	addi	r2,fp,-32
80201f44:	1009883a 	mov	r4,r2
80201f48:	02025980 	call	80202598 <uliXorshift32>
80201f4c:	1007883a 	mov	r3,r2
80201f50:	e0bff217 	ldw	r2,-56(fp)
80201f54:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80201f58:	e0bffa17 	ldw	r2,-24(fp)
80201f5c:	10800060 	cmpeqi	r2,r2,1
80201f60:	1009883a 	mov	r4,r2
80201f64:	e0bff217 	ldw	r2,-56(fp)
80201f68:	e0fff317 	ldw	r3,-52(fp)
80201f6c:	1885803a 	cmpltu	r2,r3,r2
80201f70:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80201f74:	10803fcc 	andi	r2,r2,255
80201f78:	10001826 	beq	r2,zero,80201fdc <bDdr2MemoryRandomWriteTest+0x298>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
80201f7c:	e0bff403 	ldbu	r2,-48(fp)
80201f80:	100d883a 	mov	r6,r2
80201f84:	016008b4 	movhi	r5,32802
80201f88:	29517304 	addi	r5,r5,17868
80201f8c:	012008b4 	movhi	r4,32802
80201f90:	211b2504 	addi	r4,r4,27796
80201f94:	020fc400 	call	8020fc40 <sprintf>
			debug(fp, cDebugBuffer);
80201f98:	012008b4 	movhi	r4,32802
80201f9c:	211b2504 	addi	r4,r4,27796
80201fa0:	020fad80 	call	8020fad8 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
80201fa4:	e0fff117 	ldw	r3,-60(fp)
80201fa8:	00b33374 	movhi	r2,52429
80201fac:	10b33344 	addi	r2,r2,-13107
80201fb0:	1888383a 	mulxuu	r4,r3,r2
80201fb4:	1885383a 	mul	r2,r3,r2
80201fb8:	1021883a 	mov	r16,r2
80201fbc:	2023883a 	mov	r17,r4
80201fc0:	8804d13a 	srli	r2,r17,4
80201fc4:	e0fff317 	ldw	r3,-52(fp)
80201fc8:	1885883a 	add	r2,r3,r2
80201fcc:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80201fd0:	e0bff403 	ldbu	r2,-48(fp)
80201fd4:	10800144 	addi	r2,r2,5
80201fd8:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80201fdc:	e0bff217 	ldw	r2,-56(fp)
80201fe0:	10800104 	addi	r2,r2,4
80201fe4:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80201fe8:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201fec:	e0bff517 	ldw	r2,-44(fp)
80201ff0:	18bfd336 	bltu	r3,r2,80201f40 <__reset+0xfa1e1f40>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80201ff4:	021e8ac0 	call	8021e8ac <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
80201ff8:	e0bffa17 	ldw	r2,-24(fp)
80201ffc:	10800058 	cmpnei	r2,r2,1
80202000:	1000081e 	bne	r2,zero,80202024 <bDdr2MemoryRandomWriteTest+0x2e0>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202004:	016008b4 	movhi	r5,32802
80202008:	29517604 	addi	r5,r5,17880
8020200c:	012008b4 	movhi	r4,32802
80202010:	211b2504 	addi	r4,r4,27796
80202014:	020fc400 	call	8020fc40 <sprintf>
		debug(fp, cDebugBuffer);
80202018:	012008b4 	movhi	r4,32802
8020201c:	211b2504 	addi	r4,r4,27796
80202020:	020fad80 	call	8020fad8 <printf>
#endif
	}

	if (bSuccess) {
80202024:	e0bfef17 	ldw	r2,-68(fp)
80202028:	10002d26 	beq	r2,zero,802020e0 <bDdr2MemoryRandomWriteTest+0x39c>
		if (bTime == TRUE) {
8020202c:	e0bffb17 	ldw	r2,-20(fp)
80202030:	10800058 	cmpnei	r2,r2,1
80202034:	1000201e 	bne	r2,zero,802020b8 <bDdr2MemoryRandomWriteTest+0x374>
80202038:	d0e03e17 	ldw	r3,-32520(gp)
			TimeElapsed = alt_nticks() - TimeStart;
8020203c:	e0bff717 	ldw	r2,-36(fp)
80202040:	1885c83a 	sub	r2,r3,r2
80202044:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202048:	e13ff617 	ldw	r4,-40(fp)
8020204c:	020e28c0 	call	8020e28c <__floatsisf>
80202050:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202054:	d0a03d17 	ldw	r2,-32524(gp)
80202058:	1009883a 	mov	r4,r2
8020205c:	020e3b00 	call	8020e3b0 <__floatunsisf>
80202060:	1007883a 	mov	r3,r2
80202064:	180b883a 	mov	r5,r3
80202068:	8009883a 	mov	r4,r16
8020206c:	020de4c0 	call	8020de4c <__divsf3>
80202070:	1007883a 	mov	r3,r2
80202074:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
80202078:	1009883a 	mov	r4,r2
8020207c:	020f6ec0 	call	8020f6ec <__extendsfdf2>
80202080:	1009883a 	mov	r4,r2
80202084:	180b883a 	mov	r5,r3
80202088:	d9400015 	stw	r5,0(sp)
8020208c:	200f883a 	mov	r7,r4
80202090:	e1bff117 	ldw	r6,-60(fp)
80202094:	016008b4 	movhi	r5,32802
80202098:	29517904 	addi	r5,r5,17892
8020209c:	012008b4 	movhi	r4,32802
802020a0:	211b2504 	addi	r4,r4,27796
802020a4:	020fc400 	call	8020fc40 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802020a8:	012008b4 	movhi	r4,32802
802020ac:	211b2504 	addi	r4,r4,27796
802020b0:	020fad80 	call	8020fad8 <printf>
802020b4:	00001706 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
802020b8:	e1bff117 	ldw	r6,-60(fp)
802020bc:	016008b4 	movhi	r5,32802
802020c0:	29518504 	addi	r5,r5,17940
802020c4:	012008b4 	movhi	r4,32802
802020c8:	211b2504 	addi	r4,r4,27796
802020cc:	020fc400 	call	8020fc40 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
802020d0:	012008b4 	movhi	r4,32802
802020d4:	211b2504 	addi	r4,r4,27796
802020d8:	020fad80 	call	8020fad8 <printf>
802020dc:	00000d06 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
802020e0:	00e008b4 	movhi	r3,32802
802020e4:	18db2504 	addi	r3,r3,27796
802020e8:	00a008b4 	movhi	r2,32802
802020ec:	10912204 	addi	r2,r2,17544
802020f0:	1009883a 	mov	r4,r2
802020f4:	00800584 	movi	r2,22
802020f8:	100d883a 	mov	r6,r2
802020fc:	200b883a 	mov	r5,r4
80202100:	1809883a 	mov	r4,r3
80202104:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
80202108:	012008b4 	movhi	r4,32802
8020210c:	211b2504 	addi	r4,r4,27796
80202110:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202114:	00a008b4 	movhi	r2,32802
80202118:	109b2504 	addi	r2,r2,27796
8020211c:	00c00284 	movi	r3,10
80202120:	10c00005 	stb	r3,0(r2)
80202124:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202128:	012008b4 	movhi	r4,32802
8020212c:	211b2504 	addi	r4,r4,27796
80202130:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
80202134:	e0bfef17 	ldw	r2,-68(fp)
}
80202138:	e6fffc04 	addi	sp,fp,-16
8020213c:	dfc00517 	ldw	ra,20(sp)
80202140:	df000417 	ldw	fp,16(sp)
80202144:	dcc00317 	ldw	r19,12(sp)
80202148:	dc800217 	ldw	r18,8(sp)
8020214c:	dc400117 	ldw	r17,4(sp)
80202150:	dc000017 	ldw	r16,0(sp)
80202154:	dec00604 	addi	sp,sp,24
80202158:	f800283a 	ret

8020215c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
8020215c:	deffec04 	addi	sp,sp,-80
80202160:	dfc01315 	stw	ra,76(sp)
80202164:	df001215 	stw	fp,72(sp)
80202168:	dcc01115 	stw	r19,68(sp)
8020216c:	dc801015 	stw	r18,64(sp)
80202170:	dc400f15 	stw	r17,60(sp)
80202174:	dc000e15 	stw	r16,56(sp)
80202178:	df001204 	addi	fp,sp,72
8020217c:	2005883a 	mov	r2,r4
80202180:	e17ffa15 	stw	r5,-24(fp)
80202184:	e1bffb15 	stw	r6,-20(fp)
80202188:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
8020218c:	00e008b4 	movhi	r3,32802
80202190:	18db2504 	addi	r3,r3,27796
80202194:	00a008b4 	movhi	r2,32802
80202198:	10918f04 	addi	r2,r2,17980
8020219c:	1009883a 	mov	r4,r2
802021a0:	00800b84 	movi	r2,46
802021a4:	100d883a 	mov	r6,r2
802021a8:	200b883a 	mov	r5,r4
802021ac:	1809883a 	mov	r4,r3
802021b0:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
802021b4:	012008b4 	movhi	r4,32802
802021b8:	211b2504 	addi	r4,r4,27796
802021bc:	020fad80 	call	8020fad8 <printf>
#endif
	bool bSuccess = FALSE;
802021c0:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802021c4:	e0bff903 	ldbu	r2,-28(fp)
802021c8:	10000326 	beq	r2,zero,802021d8 <bDdr2MemoryRandomReadTest+0x7c>
802021cc:	10800060 	cmpeqi	r2,r2,1
802021d0:	10000a1e 	bne	r2,zero,802021fc <bDdr2MemoryRandomReadTest+0xa0>
802021d4:	00001206 	br	80202220 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021d8:	e0bff903 	ldbu	r2,-28(fp)
802021dc:	1009883a 	mov	r4,r2
802021e0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802021e4:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802021e8:	00a00034 	movhi	r2,32768
802021ec:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
802021f0:	00800044 	movi	r2,1
802021f4:	e0bfef15 	stw	r2,-68(fp)
		break;
802021f8:	00001906 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021fc:	e0bff903 	ldbu	r2,-28(fp)
80202200:	1009883a 	mov	r4,r2
80202204:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80202208:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8020220c:	00a00034 	movhi	r2,32768
80202210:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80202214:	00800044 	movi	r2,1
80202218:	e0bfef15 	stw	r2,-68(fp)
		break;
8020221c:	00001006 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	default:
		bSuccess = FALSE;
80202220:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80202224:	00e008b4 	movhi	r3,32802
80202228:	18db2504 	addi	r3,r3,27796
8020222c:	00a008b4 	movhi	r2,32802
80202230:	108f1004 	addi	r2,r2,15424
80202234:	1009883a 	mov	r4,r2
80202238:	00800bc4 	movi	r2,47
8020223c:	100d883a 	mov	r6,r2
80202240:	200b883a 	mov	r5,r4
80202244:	1809883a 	mov	r4,r3
80202248:	020f9600 	call	8020f960 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020224c:	012008b4 	movhi	r4,32802
80202250:	211b2504 	addi	r4,r4,27796
80202254:	020fad80 	call	8020fad8 <printf>
		;
#endif
		return bSuccess;
80202258:	e0bfef17 	ldw	r2,-68(fp)
8020225c:	0000c506 	br	80202574 <bDdr2MemoryRandomReadTest+0x418>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80202260:	e0bff117 	ldw	r2,-60(fp)
80202264:	1004d53a 	srli	r2,r2,20
80202268:	100d883a 	mov	r6,r2
8020226c:	016008b4 	movhi	r5,32802
80202270:	29510904 	addi	r5,r5,17444
80202274:	012008b4 	movhi	r4,32802
80202278:	211b2504 	addi	r4,r4,27796
8020227c:	020fc400 	call	8020fc40 <sprintf>
	debug(fp, cDebugBuffer);
80202280:	012008b4 	movhi	r4,32802
80202284:	211b2504 	addi	r4,r4,27796
80202288:	020fad80 	call	8020fad8 <printf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
8020228c:	d0a01417 	ldw	r2,-32688(gp)
80202290:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80202294:	e0fff017 	ldw	r3,-64(fp)
80202298:	e0bff117 	ldw	r2,-60(fp)
8020229c:	1885883a 	add	r2,r3,r2
802022a0:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
802022a4:	e0fff117 	ldw	r3,-60(fp)
802022a8:	00b33374 	movhi	r2,52429
802022ac:	10b33344 	addi	r2,r2,-13107
802022b0:	1888383a 	mulxuu	r4,r3,r2
802022b4:	1885383a 	mul	r2,r3,r2
802022b8:	1025883a 	mov	r18,r2
802022bc:	2027883a 	mov	r19,r4
802022c0:	9806d13a 	srli	r3,r19,4
802022c4:	e0bff017 	ldw	r2,-64(fp)
802022c8:	1885883a 	add	r2,r3,r2
802022cc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
802022d0:	00800144 	movi	r2,5
802022d4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
802022d8:	00e008b4 	movhi	r3,32802
802022dc:	18db2504 	addi	r3,r3,27796
802022e0:	00a008b4 	movhi	r2,32802
802022e4:	10919b04 	addi	r2,r2,18028
802022e8:	1009883a 	mov	r4,r2
802022ec:	00800604 	movi	r2,24
802022f0:	100d883a 	mov	r6,r2
802022f4:	200b883a 	mov	r5,r4
802022f8:	1809883a 	mov	r4,r3
802022fc:	020f9600 	call	8020f960 <memcpy>
	debug(fp, cDebugBuffer);
80202300:	012008b4 	movhi	r4,32802
80202304:	211b2504 	addi	r4,r4,27796
80202308:	020fad80 	call	8020fad8 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8020230c:	e0bffa17 	ldw	r2,-24(fp)
80202310:	10800058 	cmpnei	r2,r2,1
80202314:	1000081e 	bne	r2,zero,80202338 <bDdr2MemoryRandomReadTest+0x1dc>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80202318:	016008b4 	movhi	r5,32802
8020231c:	29517104 	addi	r5,r5,17860
80202320:	012008b4 	movhi	r4,32802
80202324:	211b2504 	addi	r4,r4,27796
80202328:	020fc400 	call	8020fc40 <sprintf>
		debug(fp, cDebugBuffer);
8020232c:	012008b4 	movhi	r4,32802
80202330:	211b2504 	addi	r4,r4,27796
80202334:	020fad80 	call	8020fad8 <printf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
80202338:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020233c:	d0a03e17 	ldw	r2,-32520(gp)

	TimeStart = alt_nticks();
80202340:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80202344:	e0bff017 	ldw	r2,-64(fp)
80202348:	e0bff215 	stw	r2,-56(fp)
8020234c:	00003606 	br	80202428 <bDdr2MemoryRandomReadTest+0x2cc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80202350:	e0bff804 	addi	r2,fp,-32
80202354:	1009883a 	mov	r4,r2
80202358:	02025980 	call	80202598 <uliXorshift32>
8020235c:	1007883a 	mov	r3,r2
80202360:	e0bff217 	ldw	r2,-56(fp)
80202364:	10800017 	ldw	r2,0(r2)
80202368:	18800e26 	beq	r3,r2,802023a4 <bDdr2MemoryRandomReadTest+0x248>
			bSuccess = FALSE;
8020236c:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
80202370:	e0bffa17 	ldw	r2,-24(fp)
80202374:	10800058 	cmpnei	r2,r2,1
80202378:	10000a1e 	bne	r2,zero,802023a4 <bDdr2MemoryRandomReadTest+0x248>
#if DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
8020237c:	e0bff217 	ldw	r2,-56(fp)
80202380:	100d883a 	mov	r6,r2
80202384:	016008b4 	movhi	r5,32802
80202388:	2951a104 	addi	r5,r5,18052
8020238c:	012008b4 	movhi	r4,32802
80202390:	211b2504 	addi	r4,r4,27796
80202394:	020fc400 	call	8020fc40 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
80202398:	012008b4 	movhi	r4,32802
8020239c:	211b2504 	addi	r4,r4,27796
802023a0:	020fad80 	call	8020fad8 <printf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
802023a4:	e0bffa17 	ldw	r2,-24(fp)
802023a8:	10800058 	cmpnei	r2,r2,1
802023ac:	10001b1e 	bne	r2,zero,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
802023b0:	e0bff217 	ldw	r2,-56(fp)
802023b4:	e0fff317 	ldw	r3,-52(fp)
802023b8:	1880182e 	bgeu	r3,r2,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
802023bc:	e0bff403 	ldbu	r2,-48(fp)
802023c0:	100d883a 	mov	r6,r2
802023c4:	016008b4 	movhi	r5,32802
802023c8:	29517304 	addi	r5,r5,17868
802023cc:	012008b4 	movhi	r4,32802
802023d0:	211b2504 	addi	r4,r4,27796
802023d4:	020fc400 	call	8020fc40 <sprintf>
			debug(fp, cDebugBuffer);
802023d8:	012008b4 	movhi	r4,32802
802023dc:	211b2504 	addi	r4,r4,27796
802023e0:	020fad80 	call	8020fad8 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
802023e4:	e0fff117 	ldw	r3,-60(fp)
802023e8:	00b33374 	movhi	r2,52429
802023ec:	10b33344 	addi	r2,r2,-13107
802023f0:	1888383a 	mulxuu	r4,r3,r2
802023f4:	1885383a 	mul	r2,r3,r2
802023f8:	1021883a 	mov	r16,r2
802023fc:	2023883a 	mov	r17,r4
80202400:	8804d13a 	srli	r2,r17,4
80202404:	e0fff317 	ldw	r3,-52(fp)
80202408:	1885883a 	add	r2,r3,r2
8020240c:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80202410:	e0bff403 	ldbu	r2,-48(fp)
80202414:	10800144 	addi	r2,r2,5
80202418:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
8020241c:	e0bff217 	ldw	r2,-56(fp)
80202420:	10800104 	addi	r2,r2,4
80202424:	e0bff215 	stw	r2,-56(fp)
80202428:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8020242c:	e0bff517 	ldw	r2,-44(fp)
80202430:	18bfc736 	bltu	r3,r2,80202350 <__reset+0xfa1e2350>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
80202434:	e0bffa17 	ldw	r2,-24(fp)
80202438:	10800058 	cmpnei	r2,r2,1
8020243c:	1000081e 	bne	r2,zero,80202460 <bDdr2MemoryRandomReadTest+0x304>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202440:	016008b4 	movhi	r5,32802
80202444:	29517604 	addi	r5,r5,17880
80202448:	012008b4 	movhi	r4,32802
8020244c:	211b2504 	addi	r4,r4,27796
80202450:	020fc400 	call	8020fc40 <sprintf>
		debug(fp, cDebugBuffer);
80202454:	012008b4 	movhi	r4,32802
80202458:	211b2504 	addi	r4,r4,27796
8020245c:	020fad80 	call	8020fad8 <printf>
#endif
	}

	if (bSuccess) {
80202460:	e0bfef17 	ldw	r2,-68(fp)
80202464:	10002d26 	beq	r2,zero,8020251c <bDdr2MemoryRandomReadTest+0x3c0>
		if (bTime == TRUE) {
80202468:	e0bffb17 	ldw	r2,-20(fp)
8020246c:	10800058 	cmpnei	r2,r2,1
80202470:	1000201e 	bne	r2,zero,802024f4 <bDdr2MemoryRandomReadTest+0x398>
80202474:	d0e03e17 	ldw	r3,-32520(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80202478:	e0bff717 	ldw	r2,-36(fp)
8020247c:	1885c83a 	sub	r2,r3,r2
80202480:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202484:	e13ff617 	ldw	r4,-40(fp)
80202488:	020e28c0 	call	8020e28c <__floatsisf>
8020248c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202490:	d0a03d17 	ldw	r2,-32524(gp)
80202494:	1009883a 	mov	r4,r2
80202498:	020e3b00 	call	8020e3b0 <__floatunsisf>
8020249c:	1007883a 	mov	r3,r2
802024a0:	180b883a 	mov	r5,r3
802024a4:	8009883a 	mov	r4,r16
802024a8:	020de4c0 	call	8020de4c <__divsf3>
802024ac:	1007883a 	mov	r3,r2
802024b0:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
802024b4:	1009883a 	mov	r4,r2
802024b8:	020f6ec0 	call	8020f6ec <__extendsfdf2>
802024bc:	1009883a 	mov	r4,r2
802024c0:	180b883a 	mov	r5,r3
802024c4:	d9400015 	stw	r5,0(sp)
802024c8:	200f883a 	mov	r7,r4
802024cc:	e1bff117 	ldw	r6,-60(fp)
802024d0:	016008b4 	movhi	r5,32802
802024d4:	2951a904 	addi	r5,r5,18084
802024d8:	012008b4 	movhi	r4,32802
802024dc:	211b2504 	addi	r4,r4,27796
802024e0:	020fc400 	call	8020fc40 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802024e4:	012008b4 	movhi	r4,32802
802024e8:	211b2504 	addi	r4,r4,27796
802024ec:	020fad80 	call	8020fad8 <printf>
802024f0:	00001706 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
802024f4:	e1bff117 	ldw	r6,-60(fp)
802024f8:	016008b4 	movhi	r5,32802
802024fc:	2951b504 	addi	r5,r5,18132
80202500:	012008b4 	movhi	r4,32802
80202504:	211b2504 	addi	r4,r4,27796
80202508:	020fc400 	call	8020fc40 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
8020250c:	012008b4 	movhi	r4,32802
80202510:	211b2504 	addi	r4,r4,27796
80202514:	020fad80 	call	8020fad8 <printf>
80202518:	00000d06 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
8020251c:	00e008b4 	movhi	r3,32802
80202520:	18db2504 	addi	r3,r3,27796
80202524:	00a008b4 	movhi	r2,32802
80202528:	10915904 	addi	r2,r2,17764
8020252c:	1009883a 	mov	r4,r2
80202530:	00800544 	movi	r2,21
80202534:	100d883a 	mov	r6,r2
80202538:	200b883a 	mov	r5,r4
8020253c:	1809883a 	mov	r4,r3
80202540:	020f9600 	call	8020f960 <memcpy>
		debug(fp, cDebugBuffer);
80202544:	012008b4 	movhi	r4,32802
80202548:	211b2504 	addi	r4,r4,27796
8020254c:	020fad80 	call	8020fad8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202550:	00a008b4 	movhi	r2,32802
80202554:	109b2504 	addi	r2,r2,27796
80202558:	00c00284 	movi	r3,10
8020255c:	10c00005 	stb	r3,0(r2)
80202560:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202564:	012008b4 	movhi	r4,32802
80202568:	211b2504 	addi	r4,r4,27796
8020256c:	020fad80 	call	8020fad8 <printf>
#endif

	return bSuccess;
80202570:	e0bfef17 	ldw	r2,-68(fp)
}
80202574:	e6fffc04 	addi	sp,fp,-16
80202578:	dfc00517 	ldw	ra,20(sp)
8020257c:	df000417 	ldw	fp,16(sp)
80202580:	dcc00317 	ldw	r19,12(sp)
80202584:	dc800217 	ldw	r18,8(sp)
80202588:	dc400117 	ldw	r17,4(sp)
8020258c:	dc000017 	ldw	r16,0(sp)
80202590:	dec00604 	addi	sp,sp,24
80202594:	f800283a 	ret

80202598 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80202598:	defffd04 	addi	sp,sp,-12
8020259c:	df000215 	stw	fp,8(sp)
802025a0:	df000204 	addi	fp,sp,8
802025a4:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
802025a8:	e0bfff17 	ldw	r2,-4(fp)
802025ac:	10800017 	ldw	r2,0(r2)
802025b0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
802025b4:	e0bffe17 	ldw	r2,-8(fp)
802025b8:	1004937a 	slli	r2,r2,13
802025bc:	e0fffe17 	ldw	r3,-8(fp)
802025c0:	1884f03a 	xor	r2,r3,r2
802025c4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
802025c8:	e0bffe17 	ldw	r2,-8(fp)
802025cc:	1004d47a 	srli	r2,r2,17
802025d0:	e0fffe17 	ldw	r3,-8(fp)
802025d4:	1884f03a 	xor	r2,r3,r2
802025d8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
802025dc:	e0bffe17 	ldw	r2,-8(fp)
802025e0:	1004917a 	slli	r2,r2,5
802025e4:	e0fffe17 	ldw	r3,-8(fp)
802025e8:	1884f03a 	xor	r2,r3,r2
802025ec:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
802025f0:	e0bfff17 	ldw	r2,-4(fp)
802025f4:	e0fffe17 	ldw	r3,-8(fp)
802025f8:	10c00015 	stw	r3,0(r2)

	return uliX;
802025fc:	e0bffe17 	ldw	r2,-8(fp)
}
80202600:	e037883a 	mov	sp,fp
80202604:	df000017 	ldw	fp,0(sp)
80202608:	dec00104 	addi	sp,sp,4
8020260c:	f800283a 	ret

80202610 <bSdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
80202610:	defffb04 	addi	sp,sp,-20
80202614:	dfc00415 	stw	ra,16(sp)
80202618:	df000315 	stw	fp,12(sp)
8020261c:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
80202620:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80202624:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80202628:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
8020262c:	012008b4 	movhi	r4,32802
80202630:	2111bf04 	addi	r4,r4,18172
80202634:	022258c0 	call	8022258c <alt_msgdma_open>
80202638:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
8020263c:	d0a01517 	ldw	r2,-32684(gp)
80202640:	10001a26 	beq	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202644:	d0a01517 	ldw	r2,-32684(gp)
80202648:	10800317 	ldw	r2,12(r2)
8020264c:	10800104 	addi	r2,r2,4
80202650:	00c00084 	movi	r3,2
80202654:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202658:	00000b06 	br	80202688 <bSdmaInitM1Dma+0x78>
			usleep(1);
8020265c:	01000044 	movi	r4,1
80202660:	021f2080 	call	8021f208 <usleep>
			usiCounter++;
80202664:	e0bfff0b 	ldhu	r2,-4(fp)
80202668:	10800044 	addi	r2,r2,1
8020266c:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80202670:	e0bfff0b 	ldhu	r2,-4(fp)
80202674:	1084e230 	cmpltui	r2,r2,5000
80202678:	1000031e 	bne	r2,zero,80202688 <bSdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
8020267c:	00800044 	movi	r2,1
80202680:	e0bffe15 	stw	r2,-8(fp)
				break;
80202684:	00000506 	br	8020269c <bSdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202688:	d0a01517 	ldw	r2,-32684(gp)
8020268c:	10800317 	ldw	r2,12(r2)
80202690:	10800037 	ldwio	r2,0(r2)
80202694:	1080100c 	andi	r2,r2,64
80202698:	103ff01e 	bne	r2,zero,8020265c <__reset+0xfa1e265c>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
8020269c:	e0bffe17 	ldw	r2,-8(fp)
802026a0:	1000021e 	bne	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802026a4:	00800044 	movi	r2,1
802026a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802026ac:	e0bffd17 	ldw	r2,-12(fp)
}
802026b0:	e037883a 	mov	sp,fp
802026b4:	dfc00117 	ldw	ra,4(sp)
802026b8:	df000017 	ldw	fp,0(sp)
802026bc:	dec00204 	addi	sp,sp,8
802026c0:	f800283a 	ret

802026c4 <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
802026c4:	defffb04 	addi	sp,sp,-20
802026c8:	dfc00415 	stw	ra,16(sp)
802026cc:	df000315 	stw	fp,12(sp)
802026d0:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802026d4:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802026d8:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802026dc:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
802026e0:	012008b4 	movhi	r4,32802
802026e4:	2111c404 	addi	r4,r4,18192
802026e8:	022258c0 	call	8022258c <alt_msgdma_open>
802026ec:	d0a01615 	stw	r2,-32680(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802026f0:	d0a01617 	ldw	r2,-32680(gp)
802026f4:	1000021e 	bne	r2,zero,80202700 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
802026f8:	e03ffd15 	stw	zero,-12(fp)
802026fc:	00001a06 	br	80202768 <bSdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202700:	d0a01617 	ldw	r2,-32680(gp)
80202704:	10800317 	ldw	r2,12(r2)
80202708:	10800104 	addi	r2,r2,4
8020270c:	00c00084 	movi	r3,2
80202710:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202714:	00000b06 	br	80202744 <bSdmaInitM2Dma+0x80>
			usleep(1);
80202718:	01000044 	movi	r4,1
8020271c:	021f2080 	call	8021f208 <usleep>
			usiCounter++;
80202720:	e0bfff0b 	ldhu	r2,-4(fp)
80202724:	10800044 	addi	r2,r2,1
80202728:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020272c:	e0bfff0b 	ldhu	r2,-4(fp)
80202730:	1084e230 	cmpltui	r2,r2,5000
80202734:	1000031e 	bne	r2,zero,80202744 <bSdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80202738:	00800044 	movi	r2,1
8020273c:	e0bffe15 	stw	r2,-8(fp)
				break;
80202740:	00000506 	br	80202758 <bSdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202744:	d0a01617 	ldw	r2,-32680(gp)
80202748:	10800317 	ldw	r2,12(r2)
8020274c:	10800037 	ldwio	r2,0(r2)
80202750:	1080100c 	andi	r2,r2,64
80202754:	103ff01e 	bne	r2,zero,80202718 <__reset+0xfa1e2718>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80202758:	e0bffe17 	ldw	r2,-8(fp)
8020275c:	1000021e 	bne	r2,zero,80202768 <bSdmaInitM2Dma+0xa4>
			bStatus = TRUE;
80202760:	00800044 	movi	r2,1
80202764:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80202768:	e0bffd17 	ldw	r2,-12(fp)
}
8020276c:	e037883a 	mov	sp,fp
80202770:	dfc00117 	ldw	ra,4(sp)
80202774:	df000017 	ldw	fp,0(sp)
80202778:	dec00204 	addi	sp,sp,8
8020277c:	f800283a 	ret

80202780 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202780:	deffe604 	addi	sp,sp,-104
80202784:	dfc01915 	stw	ra,100(sp)
80202788:	df001815 	stw	fp,96(sp)
8020278c:	dc001715 	stw	r16,92(sp)
80202790:	df001804 	addi	fp,sp,96
80202794:	e13ffb15 	stw	r4,-20(fp)
80202798:	2809883a 	mov	r4,r5
8020279c:	3007883a 	mov	r3,r6
802027a0:	3805883a 	mov	r2,r7
802027a4:	e13ffc0d 	sth	r4,-16(fp)
802027a8:	e0fffd05 	stb	r3,-12(fp)
802027ac:	e0bffe05 	stb	r2,-8(fp)
802027b0:	defff004 	addi	sp,sp,-64
802027b4:	d8800904 	addi	r2,sp,36
802027b8:	108007c4 	addi	r2,r2,31
802027bc:	1004d17a 	srli	r2,r2,5
802027c0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802027c4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
802027c8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
802027cc:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
802027d0:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
802027d4:	e03ffa15 	stw	zero,-24(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
802027d8:	e03ff615 	stw	zero,-40(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802027dc:	e03ff70d 	sth	zero,-36(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802027e0:	00800044 	movi	r2,1
802027e4:	e0bff515 	stw	r2,-44(fp)
	bStatus = FALSE;
802027e8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
802027ec:	e03ff415 	stw	zero,-48(fp)
	switch (ucChBufferId) {
802027f0:	e0bffe03 	ldbu	r2,-8(fp)
802027f4:	10c00228 	cmpgeui	r3,r2,8
802027f8:	1800c41e 	bne	r3,zero,80202b0c <bSdmaDmaM1Transfer+0x38c>
802027fc:	100690ba 	slli	r3,r2,2
80202800:	00a00834 	movhi	r2,32800
80202804:	108a0504 	addi	r2,r2,10260
80202808:	1885883a 	add	r2,r3,r2
8020280c:	10800017 	ldw	r2,0(r2)
80202810:	1000683a 	jmp	r2
80202814:	80202834 	orhi	zero,r16,32928
80202818:	80202888 	cmpgei	zero,r16,-32606
8020281c:	802028e4 	muli	zero,r16,-32605
80202820:	80202940 	call	88020294 <__reset+0x2000294>
80202824:	8020299c 	xori	zero,r16,32934
80202828:	802029f8 	rdprs	zero,r16,-32601
8020282c:	80202a54 	ori	zero,r16,32937
80202830:	80202ab0 	cmpltui	zero,r16,32938
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202834:	e0bffd03 	ldbu	r2,-12(fp)
80202838:	10000926 	beq	r2,zero,80202860 <bSdmaDmaM1Transfer+0xe0>
8020283c:	10800060 	cmpeqi	r2,r2,1
80202840:	10000d26 	beq	r2,zero,80202878 <bSdmaDmaM1Transfer+0xf8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202844:	00a00014 	movui	r2,32768
80202848:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
8020284c:	00800044 	movi	r2,1
80202850:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1RightBufferEmpty();
80202854:	02060fc0 	call	802060fc <bFeebGetCh1RightBufferEmpty>
80202858:	e0bff415 	stw	r2,-48(fp)
			break;
8020285c:	00000906 	br	80202884 <bSdmaDmaM1Transfer+0x104>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202860:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202864:	00800044 	movi	r2,1
80202868:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1LeftBufferEmpty();
8020286c:	02060700 	call	80206070 <bFeebGetCh1LeftBufferEmpty>
80202870:	e0bff415 	stw	r2,-48(fp)
			break;
80202874:	00000306 	br	80202884 <bSdmaDmaM1Transfer+0x104>
		default:
			bChannelFlag = FALSE;
80202878:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
8020287c:	e03ff415 	stw	zero,-48(fp)
			break;
80202880:	0001883a 	nop
		}
		break;
80202884:	0000a306 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202888:	e0bffd03 	ldbu	r2,-12(fp)
8020288c:	10000a26 	beq	r2,zero,802028b8 <bSdmaDmaM1Transfer+0x138>
80202890:	10800060 	cmpeqi	r2,r2,1
80202894:	10000f26 	beq	r2,zero,802028d4 <bSdmaDmaM1Transfer+0x154>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202898:	008000b4 	movhi	r2,2
8020289c:	10a00004 	addi	r2,r2,-32768
802028a0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
802028a4:	00800044 	movi	r2,1
802028a8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2RightBufferEmpty();
802028ac:	02062140 	call	80206214 <bFeebGetCh2RightBufferEmpty>
802028b0:	e0bff415 	stw	r2,-48(fp)
			break;
802028b4:	00000a06 	br	802028e0 <bSdmaDmaM1Transfer+0x160>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
802028b8:	00800074 	movhi	r2,1
802028bc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
802028c0:	00800044 	movi	r2,1
802028c4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2LeftBufferEmpty();
802028c8:	02061880 	call	80206188 <bFeebGetCh2LeftBufferEmpty>
802028cc:	e0bff415 	stw	r2,-48(fp)
			break;
802028d0:	00000306 	br	802028e0 <bSdmaDmaM1Transfer+0x160>
		default:
			bChannelFlag = FALSE;
802028d4:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
802028d8:	e03ff415 	stw	zero,-48(fp)
			break;
802028dc:	0001883a 	nop
		}
		break;
802028e0:	00008c06 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
802028e4:	e0bffd03 	ldbu	r2,-12(fp)
802028e8:	10000a26 	beq	r2,zero,80202914 <bSdmaDmaM1Transfer+0x194>
802028ec:	10800060 	cmpeqi	r2,r2,1
802028f0:	10000f26 	beq	r2,zero,80202930 <bSdmaDmaM1Transfer+0x1b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
802028f4:	008000f4 	movhi	r2,3
802028f8:	10a00004 	addi	r2,r2,-32768
802028fc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202900:	00800044 	movi	r2,1
80202904:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3RightBufferEmpty();
80202908:	020632c0 	call	8020632c <bFeebGetCh3RightBufferEmpty>
8020290c:	e0bff415 	stw	r2,-48(fp)
			break;
80202910:	00000a06 	br	8020293c <bSdmaDmaM1Transfer+0x1bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202914:	008000b4 	movhi	r2,2
80202918:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
8020291c:	00800044 	movi	r2,1
80202920:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3LeftBufferEmpty();
80202924:	02062a00 	call	802062a0 <bFeebGetCh3LeftBufferEmpty>
80202928:	e0bff415 	stw	r2,-48(fp)
			break;
8020292c:	00000306 	br	8020293c <bSdmaDmaM1Transfer+0x1bc>
		default:
			bChannelFlag = FALSE;
80202930:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202934:	e03ff415 	stw	zero,-48(fp)
			break;
80202938:	0001883a 	nop
		}
		break;
8020293c:	00007506 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202940:	e0bffd03 	ldbu	r2,-12(fp)
80202944:	10000a26 	beq	r2,zero,80202970 <bSdmaDmaM1Transfer+0x1f0>
80202948:	10800060 	cmpeqi	r2,r2,1
8020294c:	10000f26 	beq	r2,zero,8020298c <bSdmaDmaM1Transfer+0x20c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202950:	00800134 	movhi	r2,4
80202954:	10a00004 	addi	r2,r2,-32768
80202958:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
8020295c:	00800044 	movi	r2,1
80202960:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4RightBufferEmpty();
80202964:	02064440 	call	80206444 <bFeebGetCh4RightBufferEmpty>
80202968:	e0bff415 	stw	r2,-48(fp)
			break;
8020296c:	00000a06 	br	80202998 <bSdmaDmaM1Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202970:	008000f4 	movhi	r2,3
80202974:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202978:	00800044 	movi	r2,1
8020297c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4LeftBufferEmpty();
80202980:	02063b80 	call	802063b8 <bFeebGetCh4LeftBufferEmpty>
80202984:	e0bff415 	stw	r2,-48(fp)
			break;
80202988:	00000306 	br	80202998 <bSdmaDmaM1Transfer+0x218>
		default:
			bChannelFlag = FALSE;
8020298c:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202990:	e03ff415 	stw	zero,-48(fp)
			break;
80202994:	0001883a 	nop
		}
		break;
80202998:	00005e06 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
8020299c:	e0bffd03 	ldbu	r2,-12(fp)
802029a0:	10000a26 	beq	r2,zero,802029cc <bSdmaDmaM1Transfer+0x24c>
802029a4:	10800060 	cmpeqi	r2,r2,1
802029a8:	10000f26 	beq	r2,zero,802029e8 <bSdmaDmaM1Transfer+0x268>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
802029ac:	00800174 	movhi	r2,5
802029b0:	10a00004 	addi	r2,r2,-32768
802029b4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
802029b8:	00800044 	movi	r2,1
802029bc:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5RightBufferEmpty();
802029c0:	020655c0 	call	8020655c <bFeebGetCh5RightBufferEmpty>
802029c4:	e0bff415 	stw	r2,-48(fp)
			break;
802029c8:	00000a06 	br	802029f4 <bSdmaDmaM1Transfer+0x274>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
802029cc:	00800134 	movhi	r2,4
802029d0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
802029d4:	00800044 	movi	r2,1
802029d8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5LeftBufferEmpty();
802029dc:	02064d00 	call	802064d0 <bFeebGetCh5LeftBufferEmpty>
802029e0:	e0bff415 	stw	r2,-48(fp)
			break;
802029e4:	00000306 	br	802029f4 <bSdmaDmaM1Transfer+0x274>
		default:
			bChannelFlag = FALSE;
802029e8:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
802029ec:	e03ff415 	stw	zero,-48(fp)
			break;
802029f0:	0001883a 	nop
		}
		break;
802029f4:	00004706 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
802029f8:	e0bffd03 	ldbu	r2,-12(fp)
802029fc:	10000a26 	beq	r2,zero,80202a28 <bSdmaDmaM1Transfer+0x2a8>
80202a00:	10800060 	cmpeqi	r2,r2,1
80202a04:	10000f26 	beq	r2,zero,80202a44 <bSdmaDmaM1Transfer+0x2c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202a08:	008001b4 	movhi	r2,6
80202a0c:	10a00004 	addi	r2,r2,-32768
80202a10:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202a14:	00800044 	movi	r2,1
80202a18:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6RightBufferEmpty();
80202a1c:	02066740 	call	80206674 <bFeebGetCh6RightBufferEmpty>
80202a20:	e0bff415 	stw	r2,-48(fp)
			break;
80202a24:	00000a06 	br	80202a50 <bSdmaDmaM1Transfer+0x2d0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202a28:	00800174 	movhi	r2,5
80202a2c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202a30:	00800044 	movi	r2,1
80202a34:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6LeftBufferEmpty();
80202a38:	02065e80 	call	802065e8 <bFeebGetCh6LeftBufferEmpty>
80202a3c:	e0bff415 	stw	r2,-48(fp)
			break;
80202a40:	00000306 	br	80202a50 <bSdmaDmaM1Transfer+0x2d0>
		default:
			bChannelFlag = FALSE;
80202a44:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202a48:	e03ff415 	stw	zero,-48(fp)
			break;
80202a4c:	0001883a 	nop
		}
		break;
80202a50:	00003006 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202a54:	e0bffd03 	ldbu	r2,-12(fp)
80202a58:	10000a26 	beq	r2,zero,80202a84 <bSdmaDmaM1Transfer+0x304>
80202a5c:	10800060 	cmpeqi	r2,r2,1
80202a60:	10000f26 	beq	r2,zero,80202aa0 <bSdmaDmaM1Transfer+0x320>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202a64:	008001f4 	movhi	r2,7
80202a68:	10a00004 	addi	r2,r2,-32768
80202a6c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202a70:	00800044 	movi	r2,1
80202a74:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7RightBufferEmpty();
80202a78:	020678c0 	call	8020678c <bFeebGetCh7RightBufferEmpty>
80202a7c:	e0bff415 	stw	r2,-48(fp)
			break;
80202a80:	00000a06 	br	80202aac <bSdmaDmaM1Transfer+0x32c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202a84:	008001b4 	movhi	r2,6
80202a88:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202a8c:	00800044 	movi	r2,1
80202a90:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7LeftBufferEmpty();
80202a94:	02067000 	call	80206700 <bFeebGetCh7LeftBufferEmpty>
80202a98:	e0bff415 	stw	r2,-48(fp)
			break;
80202a9c:	00000306 	br	80202aac <bSdmaDmaM1Transfer+0x32c>
		default:
			bChannelFlag = FALSE;
80202aa0:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202aa4:	e03ff415 	stw	zero,-48(fp)
			break;
80202aa8:	0001883a 	nop
		}
		break;
80202aac:	00001906 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202ab0:	e0bffd03 	ldbu	r2,-12(fp)
80202ab4:	10000a26 	beq	r2,zero,80202ae0 <bSdmaDmaM1Transfer+0x360>
80202ab8:	10800060 	cmpeqi	r2,r2,1
80202abc:	10000f26 	beq	r2,zero,80202afc <bSdmaDmaM1Transfer+0x37c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202ac0:	00800234 	movhi	r2,8
80202ac4:	10a00004 	addi	r2,r2,-32768
80202ac8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202acc:	00800044 	movi	r2,1
80202ad0:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8RightBufferEmpty();
80202ad4:	02068a40 	call	802068a4 <bFeebGetCh8RightBufferEmpty>
80202ad8:	e0bff415 	stw	r2,-48(fp)
			break;
80202adc:	00000a06 	br	80202b08 <bSdmaDmaM1Transfer+0x388>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202ae0:	008001f4 	movhi	r2,7
80202ae4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202ae8:	00800044 	movi	r2,1
80202aec:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8LeftBufferEmpty();
80202af0:	02068180 	call	80206818 <bFeebGetCh8LeftBufferEmpty>
80202af4:	e0bff415 	stw	r2,-48(fp)
			break;
80202af8:	00000306 	br	80202b08 <bSdmaDmaM1Transfer+0x388>
		default:
			bChannelFlag = FALSE;
80202afc:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202b00:	e03ff415 	stw	zero,-48(fp)
			break;
80202b04:	0001883a 	nop
		}
		break;
80202b08:	00000206 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	default:
		bChannelFlag = FALSE;
80202b0c:	e03ff515 	stw	zero,-44(fp)
		break;
80202b10:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
80202b14:	e0bffb17 	ldw	r2,-20(fp)
80202b18:	e0bff815 	stw	r2,-32(fp)
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80202b1c:	e03ff915 	stw	zero,-28(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202b20:	e0bffc0b 	ldhu	r2,-16(fp)
80202b24:	10802224 	muli	r2,r2,136
80202b28:	1080060c 	andi	r2,r2,24
80202b2c:	10000826 	beq	r2,zero,80202b50 <bSdmaDmaM1Transfer+0x3d0>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202b30:	e0bffc0b 	ldhu	r2,-16(fp)
80202b34:	10802224 	muli	r2,r2,136
80202b38:	1004d17a 	srli	r2,r2,5
80202b3c:	10bfffcc 	andi	r2,r2,65535
80202b40:	10800044 	addi	r2,r2,1
80202b44:	1004917a 	slli	r2,r2,5
80202b48:	e0bff70d 	sth	r2,-36(fp)
80202b4c:	00000306 	br	80202b5c <bSdmaDmaM1Transfer+0x3dc>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202b50:	e0bffc0b 	ldhu	r2,-16(fp)
80202b54:	10802224 	muli	r2,r2,136
80202b58:	e0bff70d 	sth	r2,-36(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202b5c:	e0bff817 	ldw	r2,-32(fp)
80202b60:	108007cc 	andi	r2,r2,31
80202b64:	10000226 	beq	r2,zero,80202b70 <bSdmaDmaM1Transfer+0x3f0>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202b68:	e03ff615 	stw	zero,-40(fp)
80202b6c:	00000206 	br	80202b78 <bSdmaDmaM1Transfer+0x3f8>
	} else {
		bAddressFlag = TRUE;
80202b70:	00800044 	movi	r2,1
80202b74:	e0bff615 	stw	r2,-40(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202b78:	e0bff517 	ldw	r2,-44(fp)
80202b7c:	10003126 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b80:	e0bff417 	ldw	r2,-48(fp)
80202b84:	10002f26 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b88:	e0bff617 	ldw	r2,-40(fp)
80202b8c:	10002d26 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b90:	e0bffc0b 	ldhu	r2,-16(fp)
80202b94:	10800468 	cmpgeui	r2,r2,17
80202b98:	10002a1e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>

		if (pxDmaM1Dev != NULL) {
80202b9c:	d0a01517 	ldw	r2,-32684(gp)
80202ba0:	10002826 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202ba4:	00000206 	br	80202bb0 <bSdmaDmaM1Transfer+0x430>
				alt_busy_sleep(1); /* delay 1us */
80202ba8:	01000044 	movi	r4,1
80202bac:	021e6780 	call	8021e678 <alt_busy_sleep>

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202bb0:	d0a01517 	ldw	r2,-32684(gp)
80202bb4:	10800317 	ldw	r2,12(r2)
80202bb8:	10800037 	ldwio	r2,0(r2)
80202bbc:	1080010c 	andi	r2,r2,4
80202bc0:	103ff91e 	bne	r2,zero,80202ba8 <__reset+0xfa1e2ba8>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
80202bc4:	d2201517 	ldw	r8,-32684(gp)
80202bc8:	e1bff817 	ldw	r6,-32(fp)
80202bcc:	e1fff217 	ldw	r7,-56(fp)
80202bd0:	e0bff70b 	ldhu	r2,-36(fp)
80202bd4:	e0fff917 	ldw	r3,-28(fp)
80202bd8:	e13ff317 	ldw	r4,-52(fp)
80202bdc:	01400044 	movi	r5,1
80202be0:	d9400815 	stw	r5,32(sp)
80202be4:	01400044 	movi	r5,1
80202be8:	d9400715 	stw	r5,28(sp)
80202bec:	01400044 	movi	r5,1
80202bf0:	d9400615 	stw	r5,24(sp)
80202bf4:	01400044 	movi	r5,1
80202bf8:	d9400515 	stw	r5,20(sp)
80202bfc:	01400044 	movi	r5,1
80202c00:	d9400415 	stw	r5,16(sp)
80202c04:	d9000315 	stw	r4,12(sp)
80202c08:	d8c00215 	stw	r3,8(sp)
80202c0c:	e0fffa17 	ldw	r3,-24(fp)
80202c10:	d8c00115 	stw	r3,4(sp)
80202c14:	d8800015 	stw	r2,0(sp)
80202c18:	800b883a 	mov	r5,r16
80202c1c:	4009883a 	mov	r4,r8
80202c20:	020c55c0 	call	8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>
80202c24:	1000071e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80202c28:	d0a01517 	ldw	r2,-32684(gp)
80202c2c:	800b883a 	mov	r5,r16
80202c30:	1009883a 	mov	r4,r2
80202c34:	020c6140 	call	8020c614 <iMsgdmaExtendedDescriptorAsyncTransfer>
80202c38:	1000021e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
					bStatus = TRUE;
80202c3c:	00800044 	movi	r2,1
80202c40:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
80202c44:	e0bff117 	ldw	r2,-60(fp)
}
80202c48:	e6ffff04 	addi	sp,fp,-4
80202c4c:	dfc00217 	ldw	ra,8(sp)
80202c50:	df000117 	ldw	fp,4(sp)
80202c54:	dc000017 	ldw	r16,0(sp)
80202c58:	dec00304 	addi	sp,sp,12
80202c5c:	f800283a 	ret

80202c60 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202c60:	deffe604 	addi	sp,sp,-104
80202c64:	dfc01915 	stw	ra,100(sp)
80202c68:	df001815 	stw	fp,96(sp)
80202c6c:	dc001715 	stw	r16,92(sp)
80202c70:	df001804 	addi	fp,sp,96
80202c74:	e13ffb15 	stw	r4,-20(fp)
80202c78:	2809883a 	mov	r4,r5
80202c7c:	3007883a 	mov	r3,r6
80202c80:	3805883a 	mov	r2,r7
80202c84:	e13ffc0d 	sth	r4,-16(fp)
80202c88:	e0fffd05 	stb	r3,-12(fp)
80202c8c:	e0bffe05 	stb	r2,-8(fp)
80202c90:	defff004 	addi	sp,sp,-64
80202c94:	d8800904 	addi	r2,sp,36
80202c98:	108007c4 	addi	r2,r2,31
80202c9c:	1004d17a 	srli	r2,r2,5
80202ca0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80202ca4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
80202ca8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
80202cac:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
80202cb0:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
80202cb4:	e03ffa15 	stw	zero,-24(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
80202cb8:	e03ff615 	stw	zero,-40(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
80202cbc:	e03ff70d 	sth	zero,-36(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
80202cc0:	00800044 	movi	r2,1
80202cc4:	e0bff515 	stw	r2,-44(fp)
	bStatus = FALSE;
80202cc8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
80202ccc:	e03ff415 	stw	zero,-48(fp)
	switch (ucChBufferId) {
80202cd0:	e0bffe03 	ldbu	r2,-8(fp)
80202cd4:	10c00228 	cmpgeui	r3,r2,8
80202cd8:	1800c41e 	bne	r3,zero,80202fec <bSdmaDmaM2Transfer+0x38c>
80202cdc:	100690ba 	slli	r3,r2,2
80202ce0:	00a00834 	movhi	r2,32800
80202ce4:	108b3d04 	addi	r2,r2,11508
80202ce8:	1885883a 	add	r2,r3,r2
80202cec:	10800017 	ldw	r2,0(r2)
80202cf0:	1000683a 	jmp	r2
80202cf4:	80202d14 	ori	zero,r16,32948
80202cf8:	80202d68 	cmpgeui	zero,r16,32949
80202cfc:	80202dc4 	addi	zero,r16,-32585
80202d00:	80202e20 	cmpeqi	zero,r16,-32584
80202d04:	80202e7c 	xorhi	zero,r16,32953
80202d08:	80202ed8 	cmpnei	zero,r16,-32581
80202d0c:	80202f34 	orhi	zero,r16,32956
80202d10:	80202f90 	cmplti	zero,r16,-32578
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202d14:	e0bffd03 	ldbu	r2,-12(fp)
80202d18:	10000926 	beq	r2,zero,80202d40 <bSdmaDmaM2Transfer+0xe0>
80202d1c:	10800060 	cmpeqi	r2,r2,1
80202d20:	10000d26 	beq	r2,zero,80202d58 <bSdmaDmaM2Transfer+0xf8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202d24:	00a00014 	movui	r2,32768
80202d28:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
80202d2c:	00800044 	movi	r2,1
80202d30:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1RightBufferEmpty();
80202d34:	02060fc0 	call	802060fc <bFeebGetCh1RightBufferEmpty>
80202d38:	e0bff415 	stw	r2,-48(fp)
			break;
80202d3c:	00000906 	br	80202d64 <bSdmaDmaM2Transfer+0x104>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202d40:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202d44:	00800044 	movi	r2,1
80202d48:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1LeftBufferEmpty();
80202d4c:	02060700 	call	80206070 <bFeebGetCh1LeftBufferEmpty>
80202d50:	e0bff415 	stw	r2,-48(fp)
			break;
80202d54:	00000306 	br	80202d64 <bSdmaDmaM2Transfer+0x104>
		default:
			bChannelFlag = FALSE;
80202d58:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202d5c:	e03ff415 	stw	zero,-48(fp)
			break;
80202d60:	0001883a 	nop
		}
		break;
80202d64:	0000a306 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202d68:	e0bffd03 	ldbu	r2,-12(fp)
80202d6c:	10000a26 	beq	r2,zero,80202d98 <bSdmaDmaM2Transfer+0x138>
80202d70:	10800060 	cmpeqi	r2,r2,1
80202d74:	10000f26 	beq	r2,zero,80202db4 <bSdmaDmaM2Transfer+0x154>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202d78:	008000b4 	movhi	r2,2
80202d7c:	10a00004 	addi	r2,r2,-32768
80202d80:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202d84:	00800044 	movi	r2,1
80202d88:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2RightBufferEmpty();
80202d8c:	02062140 	call	80206214 <bFeebGetCh2RightBufferEmpty>
80202d90:	e0bff415 	stw	r2,-48(fp)
			break;
80202d94:	00000a06 	br	80202dc0 <bSdmaDmaM2Transfer+0x160>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
80202d98:	00800074 	movhi	r2,1
80202d9c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
80202da0:	00800044 	movi	r2,1
80202da4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2LeftBufferEmpty();
80202da8:	02061880 	call	80206188 <bFeebGetCh2LeftBufferEmpty>
80202dac:	e0bff415 	stw	r2,-48(fp)
			break;
80202db0:	00000306 	br	80202dc0 <bSdmaDmaM2Transfer+0x160>
		default:
			bChannelFlag = FALSE;
80202db4:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202db8:	e03ff415 	stw	zero,-48(fp)
			break;
80202dbc:	0001883a 	nop
		}
		break;
80202dc0:	00008c06 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
80202dc4:	e0bffd03 	ldbu	r2,-12(fp)
80202dc8:	10000a26 	beq	r2,zero,80202df4 <bSdmaDmaM2Transfer+0x194>
80202dcc:	10800060 	cmpeqi	r2,r2,1
80202dd0:	10000f26 	beq	r2,zero,80202e10 <bSdmaDmaM2Transfer+0x1b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
80202dd4:	008000f4 	movhi	r2,3
80202dd8:	10a00004 	addi	r2,r2,-32768
80202ddc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202de0:	00800044 	movi	r2,1
80202de4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3RightBufferEmpty();
80202de8:	020632c0 	call	8020632c <bFeebGetCh3RightBufferEmpty>
80202dec:	e0bff415 	stw	r2,-48(fp)
			break;
80202df0:	00000a06 	br	80202e1c <bSdmaDmaM2Transfer+0x1bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202df4:	008000b4 	movhi	r2,2
80202df8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
80202dfc:	00800044 	movi	r2,1
80202e00:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3LeftBufferEmpty();
80202e04:	02062a00 	call	802062a0 <bFeebGetCh3LeftBufferEmpty>
80202e08:	e0bff415 	stw	r2,-48(fp)
			break;
80202e0c:	00000306 	br	80202e1c <bSdmaDmaM2Transfer+0x1bc>
		default:
			bChannelFlag = FALSE;
80202e10:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202e14:	e03ff415 	stw	zero,-48(fp)
			break;
80202e18:	0001883a 	nop
		}
		break;
80202e1c:	00007506 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202e20:	e0bffd03 	ldbu	r2,-12(fp)
80202e24:	10000a26 	beq	r2,zero,80202e50 <bSdmaDmaM2Transfer+0x1f0>
80202e28:	10800060 	cmpeqi	r2,r2,1
80202e2c:	10000f26 	beq	r2,zero,80202e6c <bSdmaDmaM2Transfer+0x20c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202e30:	00800134 	movhi	r2,4
80202e34:	10a00004 	addi	r2,r2,-32768
80202e38:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
80202e3c:	00800044 	movi	r2,1
80202e40:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4RightBufferEmpty();
80202e44:	02064440 	call	80206444 <bFeebGetCh4RightBufferEmpty>
80202e48:	e0bff415 	stw	r2,-48(fp)
			break;
80202e4c:	00000a06 	br	80202e78 <bSdmaDmaM2Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202e50:	008000f4 	movhi	r2,3
80202e54:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202e58:	00800044 	movi	r2,1
80202e5c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4LeftBufferEmpty();
80202e60:	02063b80 	call	802063b8 <bFeebGetCh4LeftBufferEmpty>
80202e64:	e0bff415 	stw	r2,-48(fp)
			break;
80202e68:	00000306 	br	80202e78 <bSdmaDmaM2Transfer+0x218>
		default:
			bChannelFlag = FALSE;
80202e6c:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202e70:	e03ff415 	stw	zero,-48(fp)
			break;
80202e74:	0001883a 	nop
		}
		break;
80202e78:	00005e06 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
80202e7c:	e0bffd03 	ldbu	r2,-12(fp)
80202e80:	10000a26 	beq	r2,zero,80202eac <bSdmaDmaM2Transfer+0x24c>
80202e84:	10800060 	cmpeqi	r2,r2,1
80202e88:	10000f26 	beq	r2,zero,80202ec8 <bSdmaDmaM2Transfer+0x268>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
80202e8c:	00800174 	movhi	r2,5
80202e90:	10a00004 	addi	r2,r2,-32768
80202e94:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202e98:	00800044 	movi	r2,1
80202e9c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5RightBufferEmpty();
80202ea0:	020655c0 	call	8020655c <bFeebGetCh5RightBufferEmpty>
80202ea4:	e0bff415 	stw	r2,-48(fp)
			break;
80202ea8:	00000a06 	br	80202ed4 <bSdmaDmaM2Transfer+0x274>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202eac:	00800134 	movhi	r2,4
80202eb0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
80202eb4:	00800044 	movi	r2,1
80202eb8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5LeftBufferEmpty();
80202ebc:	02064d00 	call	802064d0 <bFeebGetCh5LeftBufferEmpty>
80202ec0:	e0bff415 	stw	r2,-48(fp)
			break;
80202ec4:	00000306 	br	80202ed4 <bSdmaDmaM2Transfer+0x274>
		default:
			bChannelFlag = FALSE;
80202ec8:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202ecc:	e03ff415 	stw	zero,-48(fp)
			break;
80202ed0:	0001883a 	nop
		}
		break;
80202ed4:	00004706 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
80202ed8:	e0bffd03 	ldbu	r2,-12(fp)
80202edc:	10000a26 	beq	r2,zero,80202f08 <bSdmaDmaM2Transfer+0x2a8>
80202ee0:	10800060 	cmpeqi	r2,r2,1
80202ee4:	10000f26 	beq	r2,zero,80202f24 <bSdmaDmaM2Transfer+0x2c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202ee8:	008001b4 	movhi	r2,6
80202eec:	10a00004 	addi	r2,r2,-32768
80202ef0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202ef4:	00800044 	movi	r2,1
80202ef8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6RightBufferEmpty();
80202efc:	02066740 	call	80206674 <bFeebGetCh6RightBufferEmpty>
80202f00:	e0bff415 	stw	r2,-48(fp)
			break;
80202f04:	00000a06 	br	80202f30 <bSdmaDmaM2Transfer+0x2d0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202f08:	00800174 	movhi	r2,5
80202f0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202f10:	00800044 	movi	r2,1
80202f14:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6LeftBufferEmpty();
80202f18:	02065e80 	call	802065e8 <bFeebGetCh6LeftBufferEmpty>
80202f1c:	e0bff415 	stw	r2,-48(fp)
			break;
80202f20:	00000306 	br	80202f30 <bSdmaDmaM2Transfer+0x2d0>
		default:
			bChannelFlag = FALSE;
80202f24:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202f28:	e03ff415 	stw	zero,-48(fp)
			break;
80202f2c:	0001883a 	nop
		}
		break;
80202f30:	00003006 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202f34:	e0bffd03 	ldbu	r2,-12(fp)
80202f38:	10000a26 	beq	r2,zero,80202f64 <bSdmaDmaM2Transfer+0x304>
80202f3c:	10800060 	cmpeqi	r2,r2,1
80202f40:	10000f26 	beq	r2,zero,80202f80 <bSdmaDmaM2Transfer+0x320>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202f44:	008001f4 	movhi	r2,7
80202f48:	10a00004 	addi	r2,r2,-32768
80202f4c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202f50:	00800044 	movi	r2,1
80202f54:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7RightBufferEmpty();
80202f58:	020678c0 	call	8020678c <bFeebGetCh7RightBufferEmpty>
80202f5c:	e0bff415 	stw	r2,-48(fp)
			break;
80202f60:	00000a06 	br	80202f8c <bSdmaDmaM2Transfer+0x32c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202f64:	008001b4 	movhi	r2,6
80202f68:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202f6c:	00800044 	movi	r2,1
80202f70:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7LeftBufferEmpty();
80202f74:	02067000 	call	80206700 <bFeebGetCh7LeftBufferEmpty>
80202f78:	e0bff415 	stw	r2,-48(fp)
			break;
80202f7c:	00000306 	br	80202f8c <bSdmaDmaM2Transfer+0x32c>
		default:
			bChannelFlag = FALSE;
80202f80:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202f84:	e03ff415 	stw	zero,-48(fp)
			break;
80202f88:	0001883a 	nop
		}
		break;
80202f8c:	00001906 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202f90:	e0bffd03 	ldbu	r2,-12(fp)
80202f94:	10000a26 	beq	r2,zero,80202fc0 <bSdmaDmaM2Transfer+0x360>
80202f98:	10800060 	cmpeqi	r2,r2,1
80202f9c:	10000f26 	beq	r2,zero,80202fdc <bSdmaDmaM2Transfer+0x37c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202fa0:	00800234 	movhi	r2,8
80202fa4:	10a00004 	addi	r2,r2,-32768
80202fa8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202fac:	00800044 	movi	r2,1
80202fb0:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8RightBufferEmpty();
80202fb4:	02068a40 	call	802068a4 <bFeebGetCh8RightBufferEmpty>
80202fb8:	e0bff415 	stw	r2,-48(fp)
			break;
80202fbc:	00000a06 	br	80202fe8 <bSdmaDmaM2Transfer+0x388>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202fc0:	008001f4 	movhi	r2,7
80202fc4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202fc8:	00800044 	movi	r2,1
80202fcc:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8LeftBufferEmpty();
80202fd0:	02068180 	call	80206818 <bFeebGetCh8LeftBufferEmpty>
80202fd4:	e0bff415 	stw	r2,-48(fp)
			break;
80202fd8:	00000306 	br	80202fe8 <bSdmaDmaM2Transfer+0x388>
		default:
			bChannelFlag = FALSE;
80202fdc:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202fe0:	e03ff415 	stw	zero,-48(fp)
			break;
80202fe4:	0001883a 	nop
		}
		break;
80202fe8:	00000206 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	default:
		bChannelFlag = FALSE;
80202fec:	e03ff515 	stw	zero,-44(fp)
		break;
80202ff0:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
80202ff4:	e0fffb17 	ldw	r3,-20(fp)
	default:
		bChannelFlag = FALSE;
		break;
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
80202ff8:	00a00034 	movhi	r2,32768
80202ffc:	1885883a 	add	r2,r3,r2
80203000:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80203004:	e03ff915 	stw	zero,-28(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80203008:	e0bffc0b 	ldhu	r2,-16(fp)
8020300c:	10802224 	muli	r2,r2,136
80203010:	1080060c 	andi	r2,r2,24
80203014:	10000826 	beq	r2,zero,80203038 <bSdmaDmaM2Transfer+0x3d8>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80203018:	e0bffc0b 	ldhu	r2,-16(fp)
8020301c:	10802224 	muli	r2,r2,136
80203020:	1004d17a 	srli	r2,r2,5
80203024:	10bfffcc 	andi	r2,r2,65535
80203028:	10800044 	addi	r2,r2,1
8020302c:	1004917a 	slli	r2,r2,5
80203030:	e0bff70d 	sth	r2,-36(fp)
80203034:	00000306 	br	80203044 <bSdmaDmaM2Transfer+0x3e4>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80203038:	e0bffc0b 	ldhu	r2,-16(fp)
8020303c:	10802224 	muli	r2,r2,136
80203040:	e0bff70d 	sth	r2,-36(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80203044:	e0bff817 	ldw	r2,-32(fp)
80203048:	108007cc 	andi	r2,r2,31
8020304c:	10000226 	beq	r2,zero,80203058 <bSdmaDmaM2Transfer+0x3f8>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80203050:	e03ff615 	stw	zero,-40(fp)
80203054:	00000206 	br	80203060 <bSdmaDmaM2Transfer+0x400>
	} else {
		bAddressFlag = TRUE;
80203058:	00800044 	movi	r2,1
8020305c:	e0bff615 	stw	r2,-40(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80203060:	e0bff517 	ldw	r2,-44(fp)
80203064:	10003126 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203068:	e0bff417 	ldw	r2,-48(fp)
8020306c:	10002f26 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203070:	e0bff617 	ldw	r2,-40(fp)
80203074:	10002d26 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203078:	e0bffc0b 	ldhu	r2,-16(fp)
8020307c:	10800468 	cmpgeui	r2,r2,17
80203080:	10002a1e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
		if (pxDmaM2Dev != NULL) {
80203084:	d0a01617 	ldw	r2,-32680(gp)
80203088:	10002826 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020308c:	00000206 	br	80203098 <bSdmaDmaM2Transfer+0x438>
				alt_busy_sleep(1); /* delay 1us */
80203090:	01000044 	movi	r4,1
80203094:	021e6780 	call	8021e678 <alt_busy_sleep>
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203098:	d0a01617 	ldw	r2,-32680(gp)
8020309c:	10800317 	ldw	r2,12(r2)
802030a0:	10800037 	ldwio	r2,0(r2)
802030a4:	1080010c 	andi	r2,r2,4
802030a8:	103ff91e 	bne	r2,zero,80203090 <__reset+0xfa1e3090>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
802030ac:	d2201617 	ldw	r8,-32680(gp)
802030b0:	e1bff817 	ldw	r6,-32(fp)
802030b4:	e1fff217 	ldw	r7,-56(fp)
802030b8:	e0bff70b 	ldhu	r2,-36(fp)
802030bc:	e0fff917 	ldw	r3,-28(fp)
802030c0:	e13ff317 	ldw	r4,-52(fp)
802030c4:	01400044 	movi	r5,1
802030c8:	d9400815 	stw	r5,32(sp)
802030cc:	01400044 	movi	r5,1
802030d0:	d9400715 	stw	r5,28(sp)
802030d4:	01400044 	movi	r5,1
802030d8:	d9400615 	stw	r5,24(sp)
802030dc:	01400044 	movi	r5,1
802030e0:	d9400515 	stw	r5,20(sp)
802030e4:	01400044 	movi	r5,1
802030e8:	d9400415 	stw	r5,16(sp)
802030ec:	d9000315 	stw	r4,12(sp)
802030f0:	d8c00215 	stw	r3,8(sp)
802030f4:	e0fffa17 	ldw	r3,-24(fp)
802030f8:	d8c00115 	stw	r3,4(sp)
802030fc:	d8800015 	stw	r2,0(sp)
80203100:	800b883a 	mov	r5,r16
80203104:	4009883a 	mov	r4,r8
80203108:	020c55c0 	call	8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>
8020310c:	1000071e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203110:	d0a01617 	ldw	r2,-32680(gp)
80203114:	800b883a 	mov	r5,r16
80203118:	1009883a 	mov	r4,r2
8020311c:	020c6500 	call	8020c650 <iMsgdmaExtendedDescriptorSyncTransfer>
80203120:	1000021e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
80203124:	00800044 	movi	r2,1
80203128:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
8020312c:	e0bff117 	ldw	r2,-60(fp)
}
80203130:	e6ffff04 	addi	sp,fp,-4
80203134:	dfc00217 	ldw	ra,8(sp)
80203138:	df000117 	ldw	fp,4(sp)
8020313c:	dc000017 	ldw	r16,0(sp)
80203140:	dec00304 	addi	sp,sp,12
80203144:	f800283a 	ret

80203148 <bCommSetGlobalIrqEn>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bCommSetGlobalIrqEn(bool bGlobalIrqEnable, alt_u8 ucCommCh) {
80203148:	defff804 	addi	sp,sp,-32
8020314c:	dfc00715 	stw	ra,28(sp)
80203150:	df000615 	stw	fp,24(sp)
80203154:	df000604 	addi	fp,sp,24
80203158:	e13ffe15 	stw	r4,-8(fp)
8020315c:	2805883a 	mov	r2,r5
80203160:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203164:	e03ffa15 	stw	zero,-24(fp)
	bool bValidCh = FALSE;
80203168:	e03ffb15 	stw	zero,-20(fp)
	volatile alt_u32 uliReg = 0;
8020316c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliCommAddr = 0;
80203170:	e03ffc15 	stw	zero,-16(fp)

	switch (ucCommCh) {
80203174:	e0bfff03 	ldbu	r2,-4(fp)
80203178:	10c00228 	cmpgeui	r3,r2,8
8020317c:	18003e1e 	bne	r3,zero,80203278 <bCommSetGlobalIrqEn+0x130>
80203180:	100690ba 	slli	r3,r2,2
80203184:	00a00834 	movhi	r2,32800
80203188:	108c6604 	addi	r2,r2,12696
8020318c:	1885883a 	add	r2,r3,r2
80203190:	10800017 	ldw	r2,0(r2)
80203194:	1000683a 	jmp	r2
80203198:	802031b8 	rdprs	zero,r16,-32570
8020319c:	802031d0 	cmplti	zero,r16,-32569
802031a0:	802031e8 	cmpgeui	zero,r16,32967
802031a4:	80203200 	call	88020320 <__reset+0x2000320>
802031a8:	80203218 	cmpnei	zero,r16,-32568
802031ac:	80203230 	cmpltui	zero,r16,32968
802031b0:	80203248 	cmpgei	zero,r16,-32567
802031b4:	80203260 	cmpeqi	zero,r16,-32567
	case eCommSpwCh1:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
802031b8:	00a00034 	movhi	r2,32768
802031bc:	10880004 	addi	r2,r2,8192
802031c0:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031c4:	00800044 	movi	r2,1
802031c8:	e0bffb15 	stw	r2,-20(fp)
		break;
802031cc:	00002c06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh2:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
802031d0:	00a00034 	movhi	r2,32768
802031d4:	10880004 	addi	r2,r2,8192
802031d8:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031dc:	00800044 	movi	r2,1
802031e0:	e0bffb15 	stw	r2,-20(fp)
		break;
802031e4:	00002606 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh3:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
802031e8:	00a00034 	movhi	r2,32768
802031ec:	10880004 	addi	r2,r2,8192
802031f0:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031f4:	00800044 	movi	r2,1
802031f8:	e0bffb15 	stw	r2,-20(fp)
		break;
802031fc:	00002006 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh4:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80203200:	00a00034 	movhi	r2,32768
80203204:	10880004 	addi	r2,r2,8192
80203208:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020320c:	00800044 	movi	r2,1
80203210:	e0bffb15 	stw	r2,-20(fp)
		break;
80203214:	00001a06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh5:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80203218:	00a00034 	movhi	r2,32768
8020321c:	10880004 	addi	r2,r2,8192
80203220:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
80203224:	00800044 	movi	r2,1
80203228:	e0bffb15 	stw	r2,-20(fp)
		break;
8020322c:	00001406 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh6:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80203230:	00a00034 	movhi	r2,32768
80203234:	10880004 	addi	r2,r2,8192
80203238:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020323c:	00800044 	movi	r2,1
80203240:	e0bffb15 	stw	r2,-20(fp)
		break;
80203244:	00000e06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh7:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
80203248:	00a00034 	movhi	r2,32768
8020324c:	10880004 	addi	r2,r2,8192
80203250:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
80203254:	00800044 	movi	r2,1
80203258:	e0bffb15 	stw	r2,-20(fp)
		break;
8020325c:	00000806 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh8:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
80203260:	00a00034 	movhi	r2,32768
80203264:	10880004 	addi	r2,r2,8192
80203268:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020326c:	00800044 	movi	r2,1
80203270:	e0bffb15 	stw	r2,-20(fp)
		break;
80203274:	00000206 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	default:
		bValidCh = FALSE;
80203278:	e03ffb15 	stw	zero,-20(fp)
		break;
8020327c:	0001883a 	nop
	}

	if (bValidCh) {
80203280:	e0bffb17 	ldw	r2,-20(fp)
80203284:	10001626 	beq	r2,zero,802032e0 <bCommSetGlobalIrqEn+0x198>
		uliReg = uliCommReadReg(puliCommAddr,
80203288:	01400444 	movi	r5,17
8020328c:	e13ffc17 	ldw	r4,-16(fp)
80203290:	02034500 	call	80203450 <uliCommReadReg>
80203294:	e0bffd15 	stw	r2,-12(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (bGlobalIrqEnable) {
80203298:	e0bffe17 	ldw	r2,-8(fp)
8020329c:	10000426 	beq	r2,zero,802032b0 <bCommSetGlobalIrqEn+0x168>
			uliReg |= COMM_IRQ_GLOBAL_EN_MSK;
802032a0:	e0bffd17 	ldw	r2,-12(fp)
802032a4:	10800074 	orhi	r2,r2,1
802032a8:	e0bffd15 	stw	r2,-12(fp)
802032ac:	00000506 	br	802032c4 <bCommSetGlobalIrqEn+0x17c>
		} else {
			uliReg &= (~COMM_IRQ_GLOBAL_EN_MSK);
802032b0:	e0fffd17 	ldw	r3,-12(fp)
802032b4:	00bffff4 	movhi	r2,65535
802032b8:	10bfffc4 	addi	r2,r2,-1
802032bc:	1884703a 	and	r2,r3,r2
802032c0:	e0bffd15 	stw	r2,-12(fp)
		}

		vCommWriteReg(puliCommAddr, COMM_IRQ_CONTROL_REG_OFST, uliReg);
802032c4:	e0bffd17 	ldw	r2,-12(fp)
802032c8:	100d883a 	mov	r6,r2
802032cc:	01400444 	movi	r5,17
802032d0:	e13ffc17 	ldw	r4,-16(fp)
802032d4:	02034040 	call	80203404 <vCommWriteReg>

		bStatus = TRUE;
802032d8:	00800044 	movi	r2,1
802032dc:	e0bffa15 	stw	r2,-24(fp)
	}

	return bStatus;
802032e0:	e0bffa17 	ldw	r2,-24(fp)
}
802032e4:	e037883a 	mov	sp,fp
802032e8:	dfc00117 	ldw	ra,4(sp)
802032ec:	df000017 	ldw	fp,0(sp)
802032f0:	dec00204 	addi	sp,sp,8
802032f4:	f800283a 	ret

802032f8 <bCommInitCh>:

bool bCommInitCh(TCommChannel *pxCommCh, alt_u8 ucCommCh) {
802032f8:	defffa04 	addi	sp,sp,-24
802032fc:	dfc00515 	stw	ra,20(sp)
80203300:	df000415 	stw	fp,16(sp)
80203304:	df000404 	addi	fp,sp,16
80203308:	e13ffe15 	stw	r4,-8(fp)
8020330c:	2805883a 	mov	r2,r5
80203310:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203314:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80203318:	e03ffd15 	stw	zero,-12(fp)

	if (!bSpwcInitCh(&(pxCommCh->xSpacewire), ucCommCh)) {
8020331c:	e0bffe17 	ldw	r2,-8(fp)
80203320:	10805c04 	addi	r2,r2,368
80203324:	e0ffff03 	ldbu	r3,-4(fp)
80203328:	180b883a 	mov	r5,r3
8020332c:	1009883a 	mov	r4,r2
80203330:	020b06c0 	call	8020b06c <bSpwcInitCh>
80203334:	1000021e 	bne	r2,zero,80203340 <bCommInitCh+0x48>
		bInitFail = TRUE;
80203338:	00800044 	movi	r2,1
8020333c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vFeebInitIrq(ucCommCh)) {
80203340:	e0bfff03 	ldbu	r2,-4(fp)
80203344:	1009883a 	mov	r4,r2
80203348:	0205a240 	call	80205a24 <vFeebInitIrq>
8020334c:	1000021e 	bne	r2,zero,80203358 <bCommInitCh+0x60>
		bInitFail = TRUE;
80203350:	00800044 	movi	r2,1
80203354:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bFeebInitCh(&(pxCommCh->xFeeBuffer), ucCommCh)) {
80203358:	e0bffe17 	ldw	r2,-8(fp)
8020335c:	10800904 	addi	r2,r2,36
80203360:	e0ffff03 	ldbu	r3,-4(fp)
80203364:	180b883a 	mov	r5,r3
80203368:	1009883a 	mov	r4,r2
8020336c:	02075800 	call	80207580 <bFeebInitCh>
80203370:	1000021e 	bne	r2,zero,8020337c <bCommInitCh+0x84>
		bInitFail = TRUE;
80203374:	00800044 	movi	r2,1
80203378:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bRmapInitCh(&(pxCommCh->xRmap), ucCommCh)) {
8020337c:	e0bffe17 	ldw	r2,-8(fp)
80203380:	10801604 	addi	r2,r2,88
80203384:	e0ffff03 	ldbu	r3,-4(fp)
80203388:	180b883a 	mov	r5,r3
8020338c:	1009883a 	mov	r4,r2
80203390:	020a6a80 	call	8020a6a8 <bRmapInitCh>
80203394:	1000021e 	bne	r2,zero,802033a0 <bCommInitCh+0xa8>
		bInitFail = TRUE;
80203398:	00800044 	movi	r2,1
8020339c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vRmapInitIrq(ucCommCh)) {
802033a0:	e0bfff03 	ldbu	r2,-4(fp)
802033a4:	1009883a 	mov	r4,r2
802033a8:	02080300 	call	80208030 <vRmapInitIrq>
802033ac:	1000021e 	bne	r2,zero,802033b8 <bCommInitCh+0xc0>
		bInitFail = TRUE;
802033b0:	00800044 	movi	r2,1
802033b4:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDpktInitCh(&(pxCommCh->xDataPacket), ucCommCh)) {
802033b8:	e0bffe17 	ldw	r2,-8(fp)
802033bc:	10800104 	addi	r2,r2,4
802033c0:	e0ffff03 	ldbu	r3,-4(fp)
802033c4:	180b883a 	mov	r5,r3
802033c8:	1009883a 	mov	r4,r2
802033cc:	0203b480 	call	80203b48 <bDpktInitCh>
802033d0:	1000021e 	bne	r2,zero,802033dc <bCommInitCh+0xe4>
		bInitFail = TRUE;
802033d4:	00800044 	movi	r2,1
802033d8:	e0bffd15 	stw	r2,-12(fp)
	}

	if (!bInitFail) {
802033dc:	e0bffd17 	ldw	r2,-12(fp)
802033e0:	1000021e 	bne	r2,zero,802033ec <bCommInitCh+0xf4>
		bStatus = TRUE;
802033e4:	00800044 	movi	r2,1
802033e8:	e0bffc15 	stw	r2,-16(fp)
	}

	return bStatus;
802033ec:	e0bffc17 	ldw	r2,-16(fp)
}
802033f0:	e037883a 	mov	sp,fp
802033f4:	dfc00117 	ldw	ra,4(sp)
802033f8:	df000017 	ldw	fp,0(sp)
802033fc:	dec00204 	addi	sp,sp,8
80203400:	f800283a 	ret

80203404 <vCommWriteReg>:
//! [public functions]

//! [private functions]
static void vCommWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
80203404:	defffc04 	addi	sp,sp,-16
80203408:	df000315 	stw	fp,12(sp)
8020340c:	df000304 	addi	fp,sp,12
80203410:	e13ffd15 	stw	r4,-12(fp)
80203414:	e17ffe15 	stw	r5,-8(fp)
80203418:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020341c:	e0bffe17 	ldw	r2,-8(fp)
80203420:	1085883a 	add	r2,r2,r2
80203424:	1085883a 	add	r2,r2,r2
80203428:	1007883a 	mov	r3,r2
8020342c:	e0bffd17 	ldw	r2,-12(fp)
80203430:	10c5883a 	add	r2,r2,r3
80203434:	e0ffff17 	ldw	r3,-4(fp)
80203438:	10c00015 	stw	r3,0(r2)
}
8020343c:	0001883a 	nop
80203440:	e037883a 	mov	sp,fp
80203444:	df000017 	ldw	fp,0(sp)
80203448:	dec00104 	addi	sp,sp,4
8020344c:	f800283a 	ret

80203450 <uliCommReadReg>:

static alt_u32 uliCommReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80203450:	defffc04 	addi	sp,sp,-16
80203454:	df000315 	stw	fp,12(sp)
80203458:	df000304 	addi	fp,sp,12
8020345c:	e13ffe15 	stw	r4,-8(fp)
80203460:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
80203464:	e0bfff17 	ldw	r2,-4(fp)
80203468:	1085883a 	add	r2,r2,r2
8020346c:	1085883a 	add	r2,r2,r2
80203470:	1007883a 	mov	r3,r2
80203474:	e0bffe17 	ldw	r2,-8(fp)
80203478:	10c5883a 	add	r2,r2,r3
8020347c:	10800017 	ldw	r2,0(r2)
80203480:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
80203484:	e0bffd17 	ldw	r2,-12(fp)
}
80203488:	e037883a 	mov	sp,fp
8020348c:	df000017 	ldw	fp,0(sp)
80203490:	dec00104 	addi	sp,sp,4
80203494:	f800283a 	ret

80203498 <bDpktSetPacketConfig>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDpktSetPacketConfig(TDpktChannel *pxDpktCh) {
80203498:	defffb04 	addi	sp,sp,-20
8020349c:	dfc00415 	stw	ra,16(sp)
802034a0:	df000315 	stw	fp,12(sp)
802034a4:	df000304 	addi	fp,sp,12
802034a8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802034ac:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802034b0:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
802034b4:	e0bfff17 	ldw	r2,-4(fp)
802034b8:	10009826 	beq	r2,zero,8020371c <bDpktSetPacketConfig+0x284>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802034bc:	e0bfff17 	ldw	r2,-4(fp)
802034c0:	10800017 	ldw	r2,0(r2)
802034c4:	01400204 	movi	r5,8
802034c8:	1009883a 	mov	r4,r2
802034cc:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802034d0:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
802034d4:	e0bffe17 	ldw	r2,-8(fp)
802034d8:	10bfffec 	andhi	r2,r2,65535
802034dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
802034e0:	e0bfff17 	ldw	r2,-4(fp)
802034e4:	1080010b 	ldhu	r2,4(r2)
802034e8:	10ffffcc 	andi	r3,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
802034ec:	e0bffe17 	ldw	r2,-8(fp)
802034f0:	1884b03a 	or	r2,r3,r2
802034f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
802034f8:	e0bffe17 	ldw	r2,-8(fp)
802034fc:	10bfffcc 	andi	r2,r2,65535
80203500:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));
80203504:	e0bfff17 	ldw	r2,-4(fp)
80203508:	1080018b 	ldhu	r2,6(r2)
8020350c:	10bfffcc 	andi	r2,r2,65535
80203510:	1004943a 	slli	r2,r2,16
80203514:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
80203518:	e0bffe17 	ldw	r2,-8(fp)
8020351c:	1884b03a 	or	r2,r3,r2
80203520:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_1_REG_OFST,
80203524:	e0bfff17 	ldw	r2,-4(fp)
80203528:	10800017 	ldw	r2,0(r2)
8020352c:	e0fffe17 	ldw	r3,-8(fp)
80203530:	180d883a 	mov	r6,r3
80203534:	01400204 	movi	r5,8
80203538:	1009883a 	mov	r4,r2
8020353c:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203540:	e0bfff17 	ldw	r2,-4(fp)
80203544:	10800017 	ldw	r2,0(r2)
80203548:	01400244 	movi	r5,9
8020354c:	1009883a 	mov	r4,r2
80203550:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203554:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
80203558:	e0bffe17 	ldw	r2,-8(fp)
8020355c:	10bfffec 	andhi	r2,r2,65535
80203560:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
80203564:	e0bfff17 	ldw	r2,-4(fp)
80203568:	1080020b 	ldhu	r2,8(r2)
8020356c:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
80203570:	e0bffe17 	ldw	r2,-8(fp)
80203574:	1884b03a 	or	r2,r3,r2
80203578:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
8020357c:	e0bffe17 	ldw	r2,-8(fp)
80203580:	10bfffcc 	andi	r2,r2,65535
80203584:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
80203588:	e0bfff17 	ldw	r2,-4(fp)
8020358c:	1080028b 	ldhu	r2,10(r2)
										<< 16));
80203590:	10bfffcc 	andi	r2,r2,65535
80203594:	1004943a 	slli	r2,r2,16
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
80203598:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
8020359c:	e0bffe17 	ldw	r2,-8(fp)
802035a0:	1884b03a 	or	r2,r3,r2
802035a4:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
										<< 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_2_REG_OFST,
802035a8:	e0bfff17 	ldw	r2,-4(fp)
802035ac:	10800017 	ldw	r2,0(r2)
802035b0:	e0fffe17 	ldw	r3,-8(fp)
802035b4:	180d883a 	mov	r6,r3
802035b8:	01400244 	movi	r5,9
802035bc:	1009883a 	mov	r4,r2
802035c0:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802035c4:	e0bfff17 	ldw	r2,-4(fp)
802035c8:	10800017 	ldw	r2,0(r2)
802035cc:	01400284 	movi	r5,10
802035d0:	1009883a 	mov	r4,r2
802035d4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802035d8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
802035dc:	e0bffe17 	ldw	r2,-8(fp)
802035e0:	10bfffec 	andhi	r2,r2,65535
802035e4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
802035e8:	e0bfff17 	ldw	r2,-4(fp)
802035ec:	1080030b 	ldhu	r2,12(r2)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
802035f0:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
802035f4:	e0bffe17 	ldw	r2,-8(fp)
802035f8:	1884b03a 	or	r2,r3,r2
802035fc:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
										<< 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_3_REG_OFST,
80203600:	e0bfff17 	ldw	r2,-4(fp)
80203604:	10800017 	ldw	r2,0(r2)
80203608:	e0fffe17 	ldw	r3,-8(fp)
8020360c:	180d883a 	mov	r6,r3
80203610:	01400284 	movi	r5,10
80203614:	1009883a 	mov	r4,r2
80203618:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8020361c:	e0bfff17 	ldw	r2,-4(fp)
80203620:	10800017 	ldw	r2,0(r2)
80203624:	014002c4 	movi	r5,11
80203628:	1009883a 	mov	r4,r2
8020362c:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203630:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
80203634:	e0fffe17 	ldw	r3,-8(fp)
80203638:	00bfc004 	movi	r2,-256
8020363c:	1884703a 	and	r2,r3,r2
80203640:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
80203644:	e0bfff17 	ldw	r2,-4(fp)
80203648:	10800383 	ldbu	r2,14(r2)
8020364c:	10c03fcc 	andi	r3,r2,255
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
80203650:	e0bffe17 	ldw	r2,-8(fp)
80203654:	1884b03a 	or	r2,r3,r2
80203658:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
8020365c:	e0fffe17 	ldw	r3,-8(fp)
80203660:	00bffff4 	movhi	r2,65535
80203664:	10803fc4 	addi	r2,r2,255
80203668:	1884703a 	and	r2,r3,r2
8020366c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
80203670:	e0bfff17 	ldw	r2,-4(fp)
80203674:	108003c3 	ldbu	r2,15(r2)
80203678:	10803fcc 	andi	r2,r2,255
8020367c:	1004923a 	slli	r2,r2,8
80203680:	10ffffcc 	andi	r3,r2,65535

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
80203684:	e0bffe17 	ldw	r2,-8(fp)
80203688:	1884b03a 	or	r2,r3,r2
8020368c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
80203690:	e0fffe17 	ldw	r3,-8(fp)
80203694:	00bfc074 	movhi	r2,65281
80203698:	10bfffc4 	addi	r2,r2,-1
8020369c:	1884703a 	and	r2,r3,r2
802036a0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
802036a4:	e0bfff17 	ldw	r2,-4(fp)
802036a8:	10800403 	ldbu	r2,16(r2)
802036ac:	10803fcc 	andi	r2,r2,255
802036b0:	1004943a 	slli	r2,r2,16
802036b4:	10c03fec 	andhi	r3,r2,255
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
802036b8:	e0bffe17 	ldw	r2,-8(fp)
802036bc:	1884b03a 	or	r2,r3,r2
802036c0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
		uliReg &= (~COMM_DATA_PKT_LOGICAL_ADDR_MSK);
802036c4:	e0fffe17 	ldw	r3,-8(fp)
802036c8:	00804034 	movhi	r2,256
802036cc:	10bfffc4 	addi	r2,r2,-1
802036d0:	1884703a 	and	r2,r3,r2
802036d4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_LOGICAL_ADDR_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr << 24));
802036d8:	e0bfff17 	ldw	r2,-4(fp)
802036dc:	10800443 	ldbu	r2,17(r2)
802036e0:	10803fcc 	andi	r2,r2,255
802036e4:	1004963a 	slli	r2,r2,24
802036e8:	1007883a 	mov	r3,r2
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
		uliReg &= (~COMM_DATA_PKT_LOGICAL_ADDR_MSK);
		uliReg |= (COMM_DATA_PKT_LOGICAL_ADDR_MSK
802036ec:	e0bffe17 	ldw	r2,-8(fp)
802036f0:	1884b03a 	or	r2,r3,r2
802036f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr << 24));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_4_REG_OFST,
802036f8:	e0bfff17 	ldw	r2,-4(fp)
802036fc:	10800017 	ldw	r2,0(r2)
80203700:	e0fffe17 	ldw	r3,-8(fp)
80203704:	180d883a 	mov	r6,r3
80203708:	014002c4 	movi	r5,11
8020370c:	1009883a 	mov	r4,r2
80203710:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
80203714:	00800044 	movi	r2,1
80203718:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020371c:	e0bffd17 	ldw	r2,-12(fp)
}
80203720:	e037883a 	mov	sp,fp
80203724:	dfc00117 	ldw	ra,4(sp)
80203728:	df000017 	ldw	fp,0(sp)
8020372c:	dec00204 	addi	sp,sp,8
80203730:	f800283a 	ret

80203734 <bDpktGetPacketConfig>:

bool bDpktGetPacketConfig(TDpktChannel *pxDpktCh) {
80203734:	defffb04 	addi	sp,sp,-20
80203738:	dfc00415 	stw	ra,16(sp)
8020373c:	df000315 	stw	fp,12(sp)
80203740:	df000304 	addi	fp,sp,12
80203744:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203748:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020374c:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
80203750:	e0bfff17 	ldw	r2,-4(fp)
80203754:	10004526 	beq	r2,zero,8020386c <bDpktGetPacketConfig+0x138>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203758:	e0bfff17 	ldw	r2,-4(fp)
8020375c:	10800017 	ldw	r2,0(r2)
80203760:	01400204 	movi	r5,8
80203764:	1009883a 	mov	r4,r2
80203768:	0203d5c0 	call	80203d5c <uliDpktReadReg>
8020376c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
80203770:	e0bffe17 	ldw	r2,-8(fp)
80203774:	1007883a 	mov	r3,r2
80203778:	e0bfff17 	ldw	r2,-4(fp)
8020377c:	10c0010d 	sth	r3,4(r2)
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);
80203780:	e0bffe17 	ldw	r2,-8(fp)
80203784:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
80203788:	1007883a 	mov	r3,r2
8020378c:	e0bfff17 	ldw	r2,-4(fp)
80203790:	10c0018d 	sth	r3,6(r2)
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203794:	e0bfff17 	ldw	r2,-4(fp)
80203798:	10800017 	ldw	r2,0(r2)
8020379c:	01400244 	movi	r5,9
802037a0:	1009883a 	mov	r4,r2
802037a4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802037a8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
802037ac:	e0bffe17 	ldw	r2,-8(fp)
802037b0:	1007883a 	mov	r3,r2
802037b4:	e0bfff17 	ldw	r2,-4(fp)
802037b8:	10c0020d 	sth	r3,8(r2)
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);
802037bc:	e0bffe17 	ldw	r2,-8(fp)
802037c0:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
802037c4:	1007883a 	mov	r3,r2
802037c8:	e0bfff17 	ldw	r2,-4(fp)
802037cc:	10c0028d 	sth	r3,10(r2)
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802037d0:	e0bfff17 	ldw	r2,-4(fp)
802037d4:	10800017 	ldw	r2,0(r2)
802037d8:	01400284 	movi	r5,10
802037dc:	1009883a 	mov	r4,r2
802037e0:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802037e4:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiPacketLength = (alt_u16)(
802037e8:	e0bffe17 	ldw	r2,-8(fp)
802037ec:	1007883a 	mov	r3,r2
802037f0:	e0bfff17 	ldw	r2,-4(fp)
802037f4:	10c0030d 	sth	r3,12(r2)
				(uliReg & COMM_DATA_PKT_LENGTH_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802037f8:	e0bfff17 	ldw	r2,-4(fp)
802037fc:	10800017 	ldw	r2,0(r2)
80203800:	014002c4 	movi	r5,11
80203804:	1009883a 	mov	r4,r2
80203808:	0203d5c0 	call	80203d5c <uliDpktReadReg>
8020380c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
80203810:	e0bffe17 	ldw	r2,-8(fp)
80203814:	1007883a 	mov	r3,r2
80203818:	e0bfff17 	ldw	r2,-4(fp)
8020381c:	10c00385 	stb	r3,14(r2)
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
80203820:	e0bffe17 	ldw	r2,-8(fp)
80203824:	10bfc00c 	andi	r2,r2,65280
80203828:	1004d23a 	srli	r2,r2,8
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
8020382c:	1007883a 	mov	r3,r2
80203830:	e0bfff17 	ldw	r2,-4(fp)
80203834:	10c003c5 	stb	r3,15(r2)
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
80203838:	e0bffe17 	ldw	r2,-8(fp)
8020383c:	10803fec 	andhi	r2,r2,255
80203840:	1004d43a 	srli	r2,r2,16

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
80203844:	1007883a 	mov	r3,r2
80203848:	e0bfff17 	ldw	r2,-4(fp)
8020384c:	10c00405 	stb	r3,16(r2)
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
		pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr= (alt_u8)(
				(uliReg & COMM_DATA_PKT_LOGICAL_ADDR_MSK) >> 24);
80203850:	e0bffe17 	ldw	r2,-8(fp)
80203854:	1004d63a 	srli	r2,r2,24
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
		pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr= (alt_u8)(
80203858:	1007883a 	mov	r3,r2
8020385c:	e0bfff17 	ldw	r2,-4(fp)
80203860:	10c00445 	stb	r3,17(r2)
				(uliReg & COMM_DATA_PKT_LOGICAL_ADDR_MSK) >> 24);

		bStatus = TRUE;
80203864:	00800044 	movi	r2,1
80203868:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020386c:	e0bffd17 	ldw	r2,-12(fp)
}
80203870:	e037883a 	mov	sp,fp
80203874:	dfc00117 	ldw	ra,4(sp)
80203878:	df000017 	ldw	fp,0(sp)
8020387c:	dec00204 	addi	sp,sp,8
80203880:	f800283a 	ret

80203884 <bDpktGetPacketHeader>:

bool bDpktGetPacketHeader(TDpktChannel *pxDpktCh) {
80203884:	defffb04 	addi	sp,sp,-20
80203888:	dfc00415 	stw	ra,16(sp)
8020388c:	df000315 	stw	fp,12(sp)
80203890:	df000304 	addi	fp,sp,12
80203894:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203898:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020389c:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
802038a0:	e0bfff17 	ldw	r2,-4(fp)
802038a4:	10002026 	beq	r2,zero,80203928 <bDpktGetPacketHeader+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802038a8:	e0bfff17 	ldw	r2,-4(fp)
802038ac:	10800017 	ldw	r2,0(r2)
802038b0:	01400304 	movi	r5,12
802038b4:	1009883a 	mov	r4,r2
802038b8:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802038bc:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
802038c0:	e0bffe17 	ldw	r2,-8(fp)
802038c4:	1007883a 	mov	r3,r2
802038c8:	e0bfff17 	ldw	r2,-4(fp)
802038cc:	10c0048d 	sth	r3,18(r2)
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);
802038d0:	e0bffe17 	ldw	r2,-8(fp)
802038d4:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
802038d8:	1007883a 	mov	r3,r2
802038dc:	e0bfff17 	ldw	r2,-4(fp)
802038e0:	10c0050d 	sth	r3,20(r2)
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802038e4:	e0bfff17 	ldw	r2,-4(fp)
802038e8:	10800017 	ldw	r2,0(r2)
802038ec:	01400344 	movi	r5,13
802038f0:	1009883a 	mov	r4,r2
802038f4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802038f8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
802038fc:	e0bffe17 	ldw	r2,-8(fp)
80203900:	1007883a 	mov	r3,r2
80203904:	e0bfff17 	ldw	r2,-4(fp)
80203908:	10c0058d 	sth	r3,22(r2)
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);
8020390c:	e0bffe17 	ldw	r2,-8(fp)
80203910:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
80203914:	1007883a 	mov	r3,r2
80203918:	e0bfff17 	ldw	r2,-4(fp)
8020391c:	10c0060d 	sth	r3,24(r2)
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);

		bStatus = TRUE;
80203920:	00800044 	movi	r2,1
80203924:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203928:	e0bffd17 	ldw	r2,-12(fp)
}
8020392c:	e037883a 	mov	sp,fp
80203930:	dfc00117 	ldw	ra,4(sp)
80203934:	df000017 	ldw	fp,0(sp)
80203938:	dec00204 	addi	sp,sp,8
8020393c:	f800283a 	ret

80203940 <bDpktSetPixelDelay>:

bool bDpktSetPixelDelay(TDpktChannel *pxDpktCh) {
80203940:	defffb04 	addi	sp,sp,-20
80203944:	dfc00415 	stw	ra,16(sp)
80203948:	df000315 	stw	fp,12(sp)
8020394c:	df000304 	addi	fp,sp,12
80203950:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203954:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80203958:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
8020395c:	e0bfff17 	ldw	r2,-4(fp)
80203960:	10004426 	beq	r2,zero,80203a74 <bDpktSetPixelDelay+0x134>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203964:	e0bfff17 	ldw	r2,-4(fp)
80203968:	10800017 	ldw	r2,0(r2)
8020396c:	01400384 	movi	r5,14
80203970:	1009883a 	mov	r4,r2
80203974:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203978:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
8020397c:	e0bffe17 	ldw	r2,-8(fp)
80203980:	10bfffec 	andhi	r2,r2,65535
80203984:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));
80203988:	e0bfff17 	ldw	r2,-4(fp)
8020398c:	1080068b 	ldhu	r2,26(r2)
80203990:	10ffffcc 	andi	r3,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
80203994:	e0bffe17 	ldw	r2,-8(fp)
80203998:	1884b03a 	or	r2,r3,r2
8020399c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_1_REG_OFST,
802039a0:	e0bfff17 	ldw	r2,-4(fp)
802039a4:	10800017 	ldw	r2,0(r2)
802039a8:	e0fffe17 	ldw	r3,-8(fp)
802039ac:	180d883a 	mov	r6,r3
802039b0:	01400384 	movi	r5,14
802039b4:	1009883a 	mov	r4,r2
802039b8:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802039bc:	e0bfff17 	ldw	r2,-4(fp)
802039c0:	10800017 	ldw	r2,0(r2)
802039c4:	014003c4 	movi	r5,15
802039c8:	1009883a 	mov	r4,r2
802039cc:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802039d0:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
802039d4:	e0bffe17 	ldw	r2,-8(fp)
802039d8:	10bfffec 	andhi	r2,r2,65535
802039dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));
802039e0:	e0bfff17 	ldw	r2,-4(fp)
802039e4:	1080070b 	ldhu	r2,28(r2)
802039e8:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
802039ec:	e0bffe17 	ldw	r2,-8(fp)
802039f0:	1884b03a 	or	r2,r3,r2
802039f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_2_REG_OFST,
802039f8:	e0bfff17 	ldw	r2,-4(fp)
802039fc:	10800017 	ldw	r2,0(r2)
80203a00:	e0fffe17 	ldw	r3,-8(fp)
80203a04:	180d883a 	mov	r6,r3
80203a08:	014003c4 	movi	r5,15
80203a0c:	1009883a 	mov	r4,r2
80203a10:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203a14:	e0bfff17 	ldw	r2,-4(fp)
80203a18:	10800017 	ldw	r2,0(r2)
80203a1c:	01400404 	movi	r5,16
80203a20:	1009883a 	mov	r4,r2
80203a24:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203a28:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
80203a2c:	e0bffe17 	ldw	r2,-8(fp)
80203a30:	10bfffec 	andhi	r2,r2,65535
80203a34:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));
80203a38:	e0bfff17 	ldw	r2,-4(fp)
80203a3c:	1080078b 	ldhu	r2,30(r2)
80203a40:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
80203a44:	e0bffe17 	ldw	r2,-8(fp)
80203a48:	1884b03a 	or	r2,r3,r2
80203a4c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_3_REG_OFST,
80203a50:	e0bfff17 	ldw	r2,-4(fp)
80203a54:	10800017 	ldw	r2,0(r2)
80203a58:	e0fffe17 	ldw	r3,-8(fp)
80203a5c:	180d883a 	mov	r6,r3
80203a60:	01400404 	movi	r5,16
80203a64:	1009883a 	mov	r4,r2
80203a68:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
80203a6c:	00800044 	movi	r2,1
80203a70:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203a74:	e0bffd17 	ldw	r2,-12(fp)
}
80203a78:	e037883a 	mov	sp,fp
80203a7c:	dfc00117 	ldw	ra,4(sp)
80203a80:	df000017 	ldw	fp,0(sp)
80203a84:	dec00204 	addi	sp,sp,8
80203a88:	f800283a 	ret

80203a8c <bDpktGetPixelDelay>:

bool bDpktGetPixelDelay(TDpktChannel *pxDpktCh) {
80203a8c:	defffb04 	addi	sp,sp,-20
80203a90:	dfc00415 	stw	ra,16(sp)
80203a94:	df000315 	stw	fp,12(sp)
80203a98:	df000304 	addi	fp,sp,12
80203a9c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203aa0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80203aa4:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
80203aa8:	e0bfff17 	ldw	r2,-4(fp)
80203aac:	10002026 	beq	r2,zero,80203b30 <bDpktGetPixelDelay+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203ab0:	e0bfff17 	ldw	r2,-4(fp)
80203ab4:	10800017 	ldw	r2,0(r2)
80203ab8:	01400384 	movi	r5,14
80203abc:	1009883a 	mov	r4,r2
80203ac0:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203ac4:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiLineDelay = (alt_u16)(
80203ac8:	e0bffe17 	ldw	r2,-8(fp)
80203acc:	1007883a 	mov	r3,r2
80203ad0:	e0bfff17 	ldw	r2,-4(fp)
80203ad4:	10c0068d 	sth	r3,26(r2)
				(uliReg & COMM_DATA_PKT_LINE_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203ad8:	e0bfff17 	ldw	r2,-4(fp)
80203adc:	10800017 	ldw	r2,0(r2)
80203ae0:	014003c4 	movi	r5,15
80203ae4:	1009883a 	mov	r4,r2
80203ae8:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203aec:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiColumnDelay = (alt_u16)(
80203af0:	e0bffe17 	ldw	r2,-8(fp)
80203af4:	1007883a 	mov	r3,r2
80203af8:	e0bfff17 	ldw	r2,-4(fp)
80203afc:	10c0070d 	sth	r3,28(r2)
				(uliReg & COMM_DATA_PKT_COLUMN_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203b00:	e0bfff17 	ldw	r2,-4(fp)
80203b04:	10800017 	ldw	r2,0(r2)
80203b08:	01400404 	movi	r5,16
80203b0c:	1009883a 	mov	r4,r2
80203b10:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203b14:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiAdcDelay = (alt_u16)(
80203b18:	e0bffe17 	ldw	r2,-8(fp)
80203b1c:	1007883a 	mov	r3,r2
80203b20:	e0bfff17 	ldw	r2,-4(fp)
80203b24:	10c0078d 	sth	r3,30(r2)
				(uliReg & COMM_DATA_PKT_ADC_DLY_MSK) >> 0);

		bStatus = TRUE;
80203b28:	00800044 	movi	r2,1
80203b2c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203b30:	e0bffd17 	ldw	r2,-12(fp)
}
80203b34:	e037883a 	mov	sp,fp
80203b38:	dfc00117 	ldw	ra,4(sp)
80203b3c:	df000017 	ldw	fp,0(sp)
80203b40:	dec00204 	addi	sp,sp,8
80203b44:	f800283a 	ret

80203b48 <bDpktInitCh>:

bool bDpktInitCh(TDpktChannel *pxDpktCh, alt_u8 ucCommCh) {
80203b48:	defff904 	addi	sp,sp,-28
80203b4c:	dfc00615 	stw	ra,24(sp)
80203b50:	df000515 	stw	fp,20(sp)
80203b54:	df000504 	addi	fp,sp,20
80203b58:	e13ffe15 	stw	r4,-8(fp)
80203b5c:	2805883a 	mov	r2,r5
80203b60:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203b64:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
80203b68:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80203b6c:	e03ffd15 	stw	zero,-12(fp)

	if (pxDpktCh != NULL) {
80203b70:	e0bffe17 	ldw	r2,-8(fp)
80203b74:	10006026 	beq	r2,zero,80203cf8 <bDpktInitCh+0x1b0>

		switch (ucCommCh) {
80203b78:	e0bfff03 	ldbu	r2,-4(fp)
80203b7c:	10c00228 	cmpgeui	r3,r2,8
80203b80:	1800461e 	bne	r3,zero,80203c9c <bDpktInitCh+0x154>
80203b84:	100690ba 	slli	r3,r2,2
80203b88:	00a00834 	movhi	r2,32800
80203b8c:	108ee704 	addi	r2,r2,15260
80203b90:	1885883a 	add	r2,r3,r2
80203b94:	10800017 	ldw	r2,0(r2)
80203b98:	1000683a 	jmp	r2
80203b9c:	80203bbc 	xorhi	zero,r16,33006
80203ba0:	80203bd8 	cmpnei	zero,r16,-32529
80203ba4:	80203bf4 	orhi	zero,r16,33007
80203ba8:	80203c10 	cmplti	zero,r16,-32528
80203bac:	80203c2c 	andhi	zero,r16,33008
80203bb0:	80203c48 	cmpgei	zero,r16,-32527
80203bb4:	80203c64 	muli	zero,r16,-32527
80203bb8:	80203c80 	call	880203c8 <__reset+0x20003c8>
		case eCommSpwCh1:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
80203bbc:	e0fffe17 	ldw	r3,-8(fp)
80203bc0:	00a00034 	movhi	r2,32768
80203bc4:	10880004 	addi	r2,r2,8192
80203bc8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203bcc:	00800044 	movi	r2,1
80203bd0:	e0bffc15 	stw	r2,-16(fp)
			break;
80203bd4:	00003306 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh2:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
80203bd8:	e0fffe17 	ldw	r3,-8(fp)
80203bdc:	00a00034 	movhi	r2,32768
80203be0:	10880004 	addi	r2,r2,8192
80203be4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203be8:	00800044 	movi	r2,1
80203bec:	e0bffc15 	stw	r2,-16(fp)
			break;
80203bf0:	00002c06 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh3:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
80203bf4:	e0fffe17 	ldw	r3,-8(fp)
80203bf8:	00a00034 	movhi	r2,32768
80203bfc:	10880004 	addi	r2,r2,8192
80203c00:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c04:	00800044 	movi	r2,1
80203c08:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c0c:	00002506 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh4:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80203c10:	e0fffe17 	ldw	r3,-8(fp)
80203c14:	00a00034 	movhi	r2,32768
80203c18:	10880004 	addi	r2,r2,8192
80203c1c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c20:	00800044 	movi	r2,1
80203c24:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c28:	00001e06 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh5:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80203c2c:	e0fffe17 	ldw	r3,-8(fp)
80203c30:	00a00034 	movhi	r2,32768
80203c34:	10880004 	addi	r2,r2,8192
80203c38:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c3c:	00800044 	movi	r2,1
80203c40:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c44:	00001706 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh6:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80203c48:	e0fffe17 	ldw	r3,-8(fp)
80203c4c:	00a00034 	movhi	r2,32768
80203c50:	10880004 	addi	r2,r2,8192
80203c54:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c58:	00800044 	movi	r2,1
80203c5c:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c60:	00001006 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh7:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
80203c64:	e0fffe17 	ldw	r3,-8(fp)
80203c68:	00a00034 	movhi	r2,32768
80203c6c:	10880004 	addi	r2,r2,8192
80203c70:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c74:	00800044 	movi	r2,1
80203c78:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c7c:	00000906 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh8:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
80203c80:	e0fffe17 	ldw	r3,-8(fp)
80203c84:	00a00034 	movhi	r2,32768
80203c88:	10880004 	addi	r2,r2,8192
80203c8c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c90:	00800044 	movi	r2,1
80203c94:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c98:	00000206 	br	80203ca4 <bDpktInitCh+0x15c>
		default:
			bValidCh = FALSE;
80203c9c:	e03ffc15 	stw	zero,-16(fp)
			break;
80203ca0:	0001883a 	nop
		}

		if (bValidCh) {
80203ca4:	e0bffc17 	ldw	r2,-16(fp)
80203ca8:	10001326 	beq	r2,zero,80203cf8 <bDpktInitCh+0x1b0>
			if (!bDpktGetPacketConfig(pxDpktCh)) {
80203cac:	e13ffe17 	ldw	r4,-8(fp)
80203cb0:	02037340 	call	80203734 <bDpktGetPacketConfig>
80203cb4:	1000021e 	bne	r2,zero,80203cc0 <bDpktInitCh+0x178>
				bInitFail = TRUE;
80203cb8:	00800044 	movi	r2,1
80203cbc:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDpktGetPacketHeader(pxDpktCh)) {
80203cc0:	e13ffe17 	ldw	r4,-8(fp)
80203cc4:	02038840 	call	80203884 <bDpktGetPacketHeader>
80203cc8:	1000021e 	bne	r2,zero,80203cd4 <bDpktInitCh+0x18c>
				bInitFail = TRUE;
80203ccc:	00800044 	movi	r2,1
80203cd0:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDpktGetPixelDelay(pxDpktCh)) {
80203cd4:	e13ffe17 	ldw	r4,-8(fp)
80203cd8:	0203a8c0 	call	80203a8c <bDpktGetPixelDelay>
80203cdc:	1000021e 	bne	r2,zero,80203ce8 <bDpktInitCh+0x1a0>
				bInitFail = TRUE;
80203ce0:	00800044 	movi	r2,1
80203ce4:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80203ce8:	e0bffd17 	ldw	r2,-12(fp)
80203cec:	1000021e 	bne	r2,zero,80203cf8 <bDpktInitCh+0x1b0>
				bStatus = TRUE;
80203cf0:	00800044 	movi	r2,1
80203cf4:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80203cf8:	e0bffb17 	ldw	r2,-20(fp)
}
80203cfc:	e037883a 	mov	sp,fp
80203d00:	dfc00117 	ldw	ra,4(sp)
80203d04:	df000017 	ldw	fp,0(sp)
80203d08:	dec00204 	addi	sp,sp,8
80203d0c:	f800283a 	ret

80203d10 <vDpktWriteReg>:
//! [public functions]

//! [private functions]
static void vDpktWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
80203d10:	defffc04 	addi	sp,sp,-16
80203d14:	df000315 	stw	fp,12(sp)
80203d18:	df000304 	addi	fp,sp,12
80203d1c:	e13ffd15 	stw	r4,-12(fp)
80203d20:	e17ffe15 	stw	r5,-8(fp)
80203d24:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80203d28:	e0bffe17 	ldw	r2,-8(fp)
80203d2c:	1085883a 	add	r2,r2,r2
80203d30:	1085883a 	add	r2,r2,r2
80203d34:	1007883a 	mov	r3,r2
80203d38:	e0bffd17 	ldw	r2,-12(fp)
80203d3c:	10c5883a 	add	r2,r2,r3
80203d40:	e0ffff17 	ldw	r3,-4(fp)
80203d44:	10c00015 	stw	r3,0(r2)
}
80203d48:	0001883a 	nop
80203d4c:	e037883a 	mov	sp,fp
80203d50:	df000017 	ldw	fp,0(sp)
80203d54:	dec00104 	addi	sp,sp,4
80203d58:	f800283a 	ret

80203d5c <uliDpktReadReg>:

static alt_u32 uliDpktReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80203d5c:	defffc04 	addi	sp,sp,-16
80203d60:	df000315 	stw	fp,12(sp)
80203d64:	df000304 	addi	fp,sp,12
80203d68:	e13ffe15 	stw	r4,-8(fp)
80203d6c:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
80203d70:	e0bfff17 	ldw	r2,-4(fp)
80203d74:	1085883a 	add	r2,r2,r2
80203d78:	1085883a 	add	r2,r2,r2
80203d7c:	1007883a 	mov	r3,r2
80203d80:	e0bffe17 	ldw	r2,-8(fp)
80203d84:	10c5883a 	add	r2,r2,r3
80203d88:	10800017 	ldw	r2,0(r2)
80203d8c:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
80203d90:	e0bffd17 	ldw	r2,-12(fp)
}
80203d94:	e037883a 	mov	sp,fp
80203d98:	df000017 	ldw	fp,0(sp)
80203d9c:	dec00104 	addi	sp,sp,4
80203da0:	f800283a 	ret

80203da4 <usiAdcPxDelayCalcPeriodNs>:

/*
 * Return the necessary delay value for a
 * ADC Pixel Delay period in uliPeriodNs ns.
 */
alt_u16 usiAdcPxDelayCalcPeriodNs(alt_u32 uliPeriodNs){
80203da4:	defffc04 	addi	sp,sp,-16
80203da8:	dfc00315 	stw	ra,12(sp)
80203dac:	df000215 	stw	fp,8(sp)
80203db0:	df000204 	addi	fp,sp,8
80203db4:	e13fff15 	stw	r4,-4(fp)
     * Delay[ns] / 10 = Delay[ns] * 1e-1
     * AdcPxDelay = Delay[ns] * 1e-1
     */

    alt_u16 usiAdcPxDelay;
    usiAdcPxDelay = (alt_u16) ((float) uliPeriodNs * 1e-1);
80203db8:	e13fff17 	ldw	r4,-4(fp)
80203dbc:	020e3b00 	call	8020e3b0 <__floatunsisf>
80203dc0:	1007883a 	mov	r3,r2
80203dc4:	1809883a 	mov	r4,r3
80203dc8:	020f6ec0 	call	8020f6ec <__extendsfdf2>
80203dcc:	1011883a 	mov	r8,r2
80203dd0:	1813883a 	mov	r9,r3
80203dd4:	01a666b4 	movhi	r6,39322
80203dd8:	31a66684 	addi	r6,r6,-26214
80203ddc:	01cfeeb4 	movhi	r7,16314
80203de0:	39e66644 	addi	r7,r7,-26215
80203de4:	4009883a 	mov	r4,r8
80203de8:	480b883a 	mov	r5,r9
80203dec:	020e57c0 	call	8020e57c <__muldf3>
80203df0:	1009883a 	mov	r4,r2
80203df4:	180b883a 	mov	r5,r3
80203df8:	2005883a 	mov	r2,r4
80203dfc:	2807883a 	mov	r3,r5
80203e00:	1009883a 	mov	r4,r2
80203e04:	180b883a 	mov	r5,r3
80203e08:	020ddd80 	call	8020ddd8 <__fixunsdfsi>
80203e0c:	e0bffe0d 	sth	r2,-8(fp)
    if (6 < usiAdcPxDelay) {
80203e10:	e0bffe0b 	ldhu	r2,-8(fp)
80203e14:	108001f0 	cmpltui	r2,r2,7
80203e18:	1000041e 	bne	r2,zero,80203e2c <usiAdcPxDelayCalcPeriodNs+0x88>
        usiAdcPxDelay -= 6;
80203e1c:	e0bffe0b 	ldhu	r2,-8(fp)
80203e20:	10bffe84 	addi	r2,r2,-6
80203e24:	e0bffe0d 	sth	r2,-8(fp)
80203e28:	00000106 	br	80203e30 <usiAdcPxDelayCalcPeriodNs+0x8c>
    } else {
        usiAdcPxDelay = 0;
80203e2c:	e03ffe0d 	sth	zero,-8(fp)
    }

    return usiAdcPxDelay;
80203e30:	e0bffe0b 	ldhu	r2,-8(fp)
}
80203e34:	e037883a 	mov	sp,fp
80203e38:	dfc00117 	ldw	ra,4(sp)
80203e3c:	df000017 	ldw	fp,0(sp)
80203e40:	dec00204 	addi	sp,sp,8
80203e44:	f800283a 	ret

80203e48 <usiLineTrDelayCalcPeriodNs>:

/*
 * Return the necessary delay value for a
 * Line Transfer Delay period in uliPeriodNs ns.
 */
alt_u16 usiLineTrDelayCalcPeriodNs(alt_u32 uliPeriodNs) {
80203e48:	defffc04 	addi	sp,sp,-16
80203e4c:	dfc00315 	stw	ra,12(sp)
80203e50:	df000215 	stw	fp,8(sp)
80203e54:	df000204 	addi	fp,sp,8
80203e58:	e13fff15 	stw	r4,-4(fp)
	 * Delay[ns] / 100 = Delay[ns] * 1e-2
	 * LineTrDelay = Delay[ns] * 1e-2
	 */

	alt_u16 LineTrDelay;
	LineTrDelay = (alt_u16) ((float) uliPeriodNs * 1e-2);
80203e5c:	e13fff17 	ldw	r4,-4(fp)
80203e60:	020e3b00 	call	8020e3b0 <__floatunsisf>
80203e64:	1007883a 	mov	r3,r2
80203e68:	1809883a 	mov	r4,r3
80203e6c:	020f6ec0 	call	8020f6ec <__extendsfdf2>
80203e70:	1011883a 	mov	r8,r2
80203e74:	1813883a 	mov	r9,r3
80203e78:	0191ebb4 	movhi	r6,18350
80203e7c:	31851ec4 	addi	r6,r6,5243
80203e80:	01cfe134 	movhi	r7,16260
80203e84:	39deb844 	addi	r7,r7,31457
80203e88:	4009883a 	mov	r4,r8
80203e8c:	480b883a 	mov	r5,r9
80203e90:	020e57c0 	call	8020e57c <__muldf3>
80203e94:	1009883a 	mov	r4,r2
80203e98:	180b883a 	mov	r5,r3
80203e9c:	2005883a 	mov	r2,r4
80203ea0:	2807883a 	mov	r3,r5
80203ea4:	1009883a 	mov	r4,r2
80203ea8:	180b883a 	mov	r5,r3
80203eac:	020ddd80 	call	8020ddd8 <__fixunsdfsi>
80203eb0:	e0bffe0d 	sth	r2,-8(fp)

	return LineTrDelay;
80203eb4:	e0bffe0b 	ldhu	r2,-8(fp)
}
80203eb8:	e037883a 	mov	sp,fp
80203ebc:	dfc00117 	ldw	ra,4(sp)
80203ec0:	df000017 	ldw	fp,0(sp)
80203ec4:	dec00204 	addi	sp,sp,8
80203ec8:	f800283a 	ret

80203ecc <vFeebCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vFeebCh1HandleIrq(void* pvContext) {
80203ecc:	defffa04 	addi	sp,sp,-24
80203ed0:	dfc00515 	stw	ra,20(sp)
80203ed4:	df000415 	stw	fp,16(sp)
80203ed8:	dc000315 	stw	r16,12(sp)
80203edc:	df000404 	addi	fp,sp,16
80203ee0:	e13ffe15 	stw	r4,-8(fp)
80203ee4:	d809883a 	mov	r4,sp
80203ee8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80203eec:	01000104 	movi	r4,4
80203ef0:	21003fcc 	andi	r4,r4,255
80203ef4:	213fffc4 	addi	r4,r4,-1
80203ef8:	e13ffc15 	stw	r4,-16(fp)
80203efc:	01000104 	movi	r4,4
80203f00:	21003fcc 	andi	r4,r4,255
80203f04:	2013883a 	mov	r9,r4
80203f08:	0015883a 	mov	r10,zero
80203f0c:	4808d6fa 	srli	r4,r9,27
80203f10:	500c917a 	slli	r6,r10,5
80203f14:	218cb03a 	or	r6,r4,r6
80203f18:	480a917a 	slli	r5,r9,5
80203f1c:	01000104 	movi	r4,4
80203f20:	21003fcc 	andi	r4,r4,255
80203f24:	200f883a 	mov	r7,r4
80203f28:	0011883a 	mov	r8,zero
80203f2c:	3808d6fa 	srli	r4,r7,27
80203f30:	4006917a 	slli	r3,r8,5
80203f34:	20c6b03a 	or	r3,r4,r3
80203f38:	3804917a 	slli	r2,r7,5
80203f3c:	00800104 	movi	r2,4
80203f40:	10803fcc 	andi	r2,r2,255
80203f44:	1085883a 	add	r2,r2,r2
80203f48:	1085883a 	add	r2,r2,r2
80203f4c:	108000c4 	addi	r2,r2,3
80203f50:	108000c4 	addi	r2,r2,3
80203f54:	1004d0ba 	srli	r2,r2,2
80203f58:	1085883a 	add	r2,r2,r2
80203f5c:	1085883a 	add	r2,r2,r2
80203f60:	d8b7c83a 	sub	sp,sp,r2
80203f64:	d805883a 	mov	r2,sp
80203f68:	108000c4 	addi	r2,r2,3
80203f6c:	1004d0ba 	srli	r2,r2,2
80203f70:	1085883a 	add	r2,r2,r2
80203f74:	1085883a 	add	r2,r2,r2
80203f78:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh1IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80203f7c:	e0bffd17 	ldw	r2,-12(fp)
80203f80:	1009883a 	mov	r4,r2
80203f84:	0204bc40 	call	80204bc4 <vFeebCh1IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80203f88:	e0bffd17 	ldw	r2,-12(fp)
80203f8c:	10800017 	ldw	r2,0(r2)
80203f90:	10000726 	beq	r2,zero,80203fb0 <vFeebCh1HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80203f94:	0009883a 	mov	r4,zero
80203f98:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>

//		printf("entrou \n");

		if (bSdmaDmaM1Transfer((alt_u32 *)0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
80203f9c:	000f883a 	mov	r7,zero
80203fa0:	000d883a 	mov	r6,zero
80203fa4:	01400404 	movi	r5,16
80203fa8:	0009883a 	mov	r4,zero
80203fac:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
		} else {
//			printf("DMA Fail \n");
		}

	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80203fb0:	e0bffd17 	ldw	r2,-12(fp)
80203fb4:	10800117 	ldw	r2,4(r2)
80203fb8:	10000726 	beq	r2,zero,80203fd8 <vFeebCh1HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80203fbc:	01000044 	movi	r4,1
80203fc0:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>

//		printf("entrou \n");

		if (bSdmaDmaM1Transfer((alt_u32 *)2176, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
80203fc4:	000f883a 	mov	r7,zero
80203fc8:	000d883a 	mov	r6,zero
80203fcc:	01400404 	movi	r5,16
80203fd0:	01022004 	movi	r4,2176
80203fd4:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
		} else {
//			printf("DMA Fail \n");
		}

	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80203fd8:	e0bffd17 	ldw	r2,-12(fp)
80203fdc:	10800217 	ldw	r2,8(r2)
80203fe0:	10000226 	beq	r2,zero,80203fec <vFeebCh1HandleIrq+0x120>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80203fe4:	01000084 	movi	r4,2
80203fe8:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80203fec:	e0bffd17 	ldw	r2,-12(fp)
80203ff0:	10800317 	ldw	r2,12(r2)
80203ff4:	10000226 	beq	r2,zero,80204000 <vFeebCh1HandleIrq+0x134>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80203ff8:	010000c4 	movi	r4,3
80203ffc:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>
80204000:	8037883a 	mov	sp,r16
	}

}
80204004:	0001883a 	nop
80204008:	e6ffff04 	addi	sp,fp,-4
8020400c:	dfc00217 	ldw	ra,8(sp)
80204010:	df000117 	ldw	fp,4(sp)
80204014:	dc000017 	ldw	r16,0(sp)
80204018:	dec00304 	addi	sp,sp,12
8020401c:	f800283a 	ret

80204020 <vFeebCh2HandleIrq>:

void vFeebCh2HandleIrq(void* pvContext) {
80204020:	defffa04 	addi	sp,sp,-24
80204024:	dfc00515 	stw	ra,20(sp)
80204028:	df000415 	stw	fp,16(sp)
8020402c:	dc000315 	stw	r16,12(sp)
80204030:	df000404 	addi	fp,sp,16
80204034:	e13ffe15 	stw	r4,-8(fp)
80204038:	d809883a 	mov	r4,sp
8020403c:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80204040:	01000104 	movi	r4,4
80204044:	21003fcc 	andi	r4,r4,255
80204048:	213fffc4 	addi	r4,r4,-1
8020404c:	e13ffc15 	stw	r4,-16(fp)
80204050:	01000104 	movi	r4,4
80204054:	21003fcc 	andi	r4,r4,255
80204058:	2013883a 	mov	r9,r4
8020405c:	0015883a 	mov	r10,zero
80204060:	4808d6fa 	srli	r4,r9,27
80204064:	500c917a 	slli	r6,r10,5
80204068:	218cb03a 	or	r6,r4,r6
8020406c:	480a917a 	slli	r5,r9,5
80204070:	01000104 	movi	r4,4
80204074:	21003fcc 	andi	r4,r4,255
80204078:	200f883a 	mov	r7,r4
8020407c:	0011883a 	mov	r8,zero
80204080:	3808d6fa 	srli	r4,r7,27
80204084:	4006917a 	slli	r3,r8,5
80204088:	20c6b03a 	or	r3,r4,r3
8020408c:	3804917a 	slli	r2,r7,5
80204090:	00800104 	movi	r2,4
80204094:	10803fcc 	andi	r2,r2,255
80204098:	1085883a 	add	r2,r2,r2
8020409c:	1085883a 	add	r2,r2,r2
802040a0:	108000c4 	addi	r2,r2,3
802040a4:	108000c4 	addi	r2,r2,3
802040a8:	1004d0ba 	srli	r2,r2,2
802040ac:	1085883a 	add	r2,r2,r2
802040b0:	1085883a 	add	r2,r2,r2
802040b4:	d8b7c83a 	sub	sp,sp,r2
802040b8:	d805883a 	mov	r2,sp
802040bc:	108000c4 	addi	r2,r2,3
802040c0:	1004d0ba 	srli	r2,r2,2
802040c4:	1085883a 	add	r2,r2,r2
802040c8:	1085883a 	add	r2,r2,r2
802040cc:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh2IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
802040d0:	e0bffd17 	ldw	r2,-12(fp)
802040d4:	1009883a 	mov	r4,r2
802040d8:	0204cb80 	call	80204cb8 <vFeebCh2IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
802040dc:	e0bffd17 	ldw	r2,-12(fp)
802040e0:	10800017 	ldw	r2,0(r2)
802040e4:	10000226 	beq	r2,zero,802040f0 <vFeebCh2HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
802040e8:	0009883a 	mov	r4,zero
802040ec:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
802040f0:	e0bffd17 	ldw	r2,-12(fp)
802040f4:	10800117 	ldw	r2,4(r2)
802040f8:	10000226 	beq	r2,zero,80204104 <vFeebCh2HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
802040fc:	01000044 	movi	r4,1
80204100:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204104:	e0bffd17 	ldw	r2,-12(fp)
80204108:	10800217 	ldw	r2,8(r2)
8020410c:	10000226 	beq	r2,zero,80204118 <vFeebCh2HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204110:	01000084 	movi	r4,2
80204114:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204118:	e0bffd17 	ldw	r2,-12(fp)
8020411c:	10800317 	ldw	r2,12(r2)
80204120:	10000226 	beq	r2,zero,8020412c <vFeebCh2HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80204124:	010000c4 	movi	r4,3
80204128:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
8020412c:	8037883a 	mov	sp,r16
	}

}
80204130:	0001883a 	nop
80204134:	e6ffff04 	addi	sp,fp,-4
80204138:	dfc00217 	ldw	ra,8(sp)
8020413c:	df000117 	ldw	fp,4(sp)
80204140:	dc000017 	ldw	r16,0(sp)
80204144:	dec00304 	addi	sp,sp,12
80204148:	f800283a 	ret

8020414c <vFeebCh3HandleIrq>:

void vFeebCh3HandleIrq(void* pvContext) {
8020414c:	defffa04 	addi	sp,sp,-24
80204150:	dfc00515 	stw	ra,20(sp)
80204154:	df000415 	stw	fp,16(sp)
80204158:	dc000315 	stw	r16,12(sp)
8020415c:	df000404 	addi	fp,sp,16
80204160:	e13ffe15 	stw	r4,-8(fp)
80204164:	d809883a 	mov	r4,sp
80204168:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
8020416c:	01000104 	movi	r4,4
80204170:	21003fcc 	andi	r4,r4,255
80204174:	213fffc4 	addi	r4,r4,-1
80204178:	e13ffc15 	stw	r4,-16(fp)
8020417c:	01000104 	movi	r4,4
80204180:	21003fcc 	andi	r4,r4,255
80204184:	2013883a 	mov	r9,r4
80204188:	0015883a 	mov	r10,zero
8020418c:	4808d6fa 	srli	r4,r9,27
80204190:	500c917a 	slli	r6,r10,5
80204194:	218cb03a 	or	r6,r4,r6
80204198:	480a917a 	slli	r5,r9,5
8020419c:	01000104 	movi	r4,4
802041a0:	21003fcc 	andi	r4,r4,255
802041a4:	200f883a 	mov	r7,r4
802041a8:	0011883a 	mov	r8,zero
802041ac:	3808d6fa 	srli	r4,r7,27
802041b0:	4006917a 	slli	r3,r8,5
802041b4:	20c6b03a 	or	r3,r4,r3
802041b8:	3804917a 	slli	r2,r7,5
802041bc:	00800104 	movi	r2,4
802041c0:	10803fcc 	andi	r2,r2,255
802041c4:	1085883a 	add	r2,r2,r2
802041c8:	1085883a 	add	r2,r2,r2
802041cc:	108000c4 	addi	r2,r2,3
802041d0:	108000c4 	addi	r2,r2,3
802041d4:	1004d0ba 	srli	r2,r2,2
802041d8:	1085883a 	add	r2,r2,r2
802041dc:	1085883a 	add	r2,r2,r2
802041e0:	d8b7c83a 	sub	sp,sp,r2
802041e4:	d805883a 	mov	r2,sp
802041e8:	108000c4 	addi	r2,r2,3
802041ec:	1004d0ba 	srli	r2,r2,2
802041f0:	1085883a 	add	r2,r2,r2
802041f4:	1085883a 	add	r2,r2,r2
802041f8:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh3IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
802041fc:	e0bffd17 	ldw	r2,-12(fp)
80204200:	1009883a 	mov	r4,r2
80204204:	0204dac0 	call	80204dac <vFeebCh3IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204208:	e0bffd17 	ldw	r2,-12(fp)
8020420c:	10800017 	ldw	r2,0(r2)
80204210:	10000226 	beq	r2,zero,8020421c <vFeebCh3HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204214:	0009883a 	mov	r4,zero
80204218:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
8020421c:	e0bffd17 	ldw	r2,-12(fp)
80204220:	10800117 	ldw	r2,4(r2)
80204224:	10000226 	beq	r2,zero,80204230 <vFeebCh3HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204228:	01000044 	movi	r4,1
8020422c:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204230:	e0bffd17 	ldw	r2,-12(fp)
80204234:	10800217 	ldw	r2,8(r2)
80204238:	10000226 	beq	r2,zero,80204244 <vFeebCh3HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
8020423c:	01000084 	movi	r4,2
80204240:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204244:	e0bffd17 	ldw	r2,-12(fp)
80204248:	10800317 	ldw	r2,12(r2)
8020424c:	10000226 	beq	r2,zero,80204258 <vFeebCh3HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80204250:	010000c4 	movi	r4,3
80204254:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
80204258:	8037883a 	mov	sp,r16
	}

}
8020425c:	0001883a 	nop
80204260:	e6ffff04 	addi	sp,fp,-4
80204264:	dfc00217 	ldw	ra,8(sp)
80204268:	df000117 	ldw	fp,4(sp)
8020426c:	dc000017 	ldw	r16,0(sp)
80204270:	dec00304 	addi	sp,sp,12
80204274:	f800283a 	ret

80204278 <vFeebCh4HandleIrq>:

void vFeebCh4HandleIrq(void* pvContext) {
80204278:	defffa04 	addi	sp,sp,-24
8020427c:	dfc00515 	stw	ra,20(sp)
80204280:	df000415 	stw	fp,16(sp)
80204284:	dc000315 	stw	r16,12(sp)
80204288:	df000404 	addi	fp,sp,16
8020428c:	e13ffe15 	stw	r4,-8(fp)
80204290:	d809883a 	mov	r4,sp
80204294:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80204298:	01000104 	movi	r4,4
8020429c:	21003fcc 	andi	r4,r4,255
802042a0:	213fffc4 	addi	r4,r4,-1
802042a4:	e13ffc15 	stw	r4,-16(fp)
802042a8:	01000104 	movi	r4,4
802042ac:	21003fcc 	andi	r4,r4,255
802042b0:	2013883a 	mov	r9,r4
802042b4:	0015883a 	mov	r10,zero
802042b8:	4808d6fa 	srli	r4,r9,27
802042bc:	500c917a 	slli	r6,r10,5
802042c0:	218cb03a 	or	r6,r4,r6
802042c4:	480a917a 	slli	r5,r9,5
802042c8:	01000104 	movi	r4,4
802042cc:	21003fcc 	andi	r4,r4,255
802042d0:	200f883a 	mov	r7,r4
802042d4:	0011883a 	mov	r8,zero
802042d8:	3808d6fa 	srli	r4,r7,27
802042dc:	4006917a 	slli	r3,r8,5
802042e0:	20c6b03a 	or	r3,r4,r3
802042e4:	3804917a 	slli	r2,r7,5
802042e8:	00800104 	movi	r2,4
802042ec:	10803fcc 	andi	r2,r2,255
802042f0:	1085883a 	add	r2,r2,r2
802042f4:	1085883a 	add	r2,r2,r2
802042f8:	108000c4 	addi	r2,r2,3
802042fc:	108000c4 	addi	r2,r2,3
80204300:	1004d0ba 	srli	r2,r2,2
80204304:	1085883a 	add	r2,r2,r2
80204308:	1085883a 	add	r2,r2,r2
8020430c:	d8b7c83a 	sub	sp,sp,r2
80204310:	d805883a 	mov	r2,sp
80204314:	108000c4 	addi	r2,r2,3
80204318:	1004d0ba 	srli	r2,r2,2
8020431c:	1085883a 	add	r2,r2,r2
80204320:	1085883a 	add	r2,r2,r2
80204324:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh4IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204328:	e0bffd17 	ldw	r2,-12(fp)
8020432c:	1009883a 	mov	r4,r2
80204330:	0204ea00 	call	80204ea0 <vFeebCh4IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204334:	e0bffd17 	ldw	r2,-12(fp)
80204338:	10800017 	ldw	r2,0(r2)
8020433c:	10000226 	beq	r2,zero,80204348 <vFeebCh4HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204340:	0009883a 	mov	r4,zero
80204344:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80204348:	e0bffd17 	ldw	r2,-12(fp)
8020434c:	10800117 	ldw	r2,4(r2)
80204350:	10000226 	beq	r2,zero,8020435c <vFeebCh4HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204354:	01000044 	movi	r4,1
80204358:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
8020435c:	e0bffd17 	ldw	r2,-12(fp)
80204360:	10800217 	ldw	r2,8(r2)
80204364:	10000226 	beq	r2,zero,80204370 <vFeebCh4HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204368:	01000084 	movi	r4,2
8020436c:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204370:	e0bffd17 	ldw	r2,-12(fp)
80204374:	10800317 	ldw	r2,12(r2)
80204378:	10000226 	beq	r2,zero,80204384 <vFeebCh4HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
8020437c:	010000c4 	movi	r4,3
80204380:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
80204384:	8037883a 	mov	sp,r16
	}

}
80204388:	0001883a 	nop
8020438c:	e6ffff04 	addi	sp,fp,-4
80204390:	dfc00217 	ldw	ra,8(sp)
80204394:	df000117 	ldw	fp,4(sp)
80204398:	dc000017 	ldw	r16,0(sp)
8020439c:	dec00304 	addi	sp,sp,12
802043a0:	f800283a 	ret

802043a4 <vFeebCh5HandleIrq>:

void vFeebCh5HandleIrq(void* pvContext) {
802043a4:	defffa04 	addi	sp,sp,-24
802043a8:	dfc00515 	stw	ra,20(sp)
802043ac:	df000415 	stw	fp,16(sp)
802043b0:	dc000315 	stw	r16,12(sp)
802043b4:	df000404 	addi	fp,sp,16
802043b8:	e13ffe15 	stw	r4,-8(fp)
802043bc:	d809883a 	mov	r4,sp
802043c0:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
802043c4:	01000104 	movi	r4,4
802043c8:	21003fcc 	andi	r4,r4,255
802043cc:	213fffc4 	addi	r4,r4,-1
802043d0:	e13ffc15 	stw	r4,-16(fp)
802043d4:	01000104 	movi	r4,4
802043d8:	21003fcc 	andi	r4,r4,255
802043dc:	2013883a 	mov	r9,r4
802043e0:	0015883a 	mov	r10,zero
802043e4:	4808d6fa 	srli	r4,r9,27
802043e8:	500c917a 	slli	r6,r10,5
802043ec:	218cb03a 	or	r6,r4,r6
802043f0:	480a917a 	slli	r5,r9,5
802043f4:	01000104 	movi	r4,4
802043f8:	21003fcc 	andi	r4,r4,255
802043fc:	200f883a 	mov	r7,r4
80204400:	0011883a 	mov	r8,zero
80204404:	3808d6fa 	srli	r4,r7,27
80204408:	4006917a 	slli	r3,r8,5
8020440c:	20c6b03a 	or	r3,r4,r3
80204410:	3804917a 	slli	r2,r7,5
80204414:	00800104 	movi	r2,4
80204418:	10803fcc 	andi	r2,r2,255
8020441c:	1085883a 	add	r2,r2,r2
80204420:	1085883a 	add	r2,r2,r2
80204424:	108000c4 	addi	r2,r2,3
80204428:	108000c4 	addi	r2,r2,3
8020442c:	1004d0ba 	srli	r2,r2,2
80204430:	1085883a 	add	r2,r2,r2
80204434:	1085883a 	add	r2,r2,r2
80204438:	d8b7c83a 	sub	sp,sp,r2
8020443c:	d805883a 	mov	r2,sp
80204440:	108000c4 	addi	r2,r2,3
80204444:	1004d0ba 	srli	r2,r2,2
80204448:	1085883a 	add	r2,r2,r2
8020444c:	1085883a 	add	r2,r2,r2
80204450:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh5IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204454:	e0bffd17 	ldw	r2,-12(fp)
80204458:	1009883a 	mov	r4,r2
8020445c:	0204f940 	call	80204f94 <vFeebCh5IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204460:	e0bffd17 	ldw	r2,-12(fp)
80204464:	10800017 	ldw	r2,0(r2)
80204468:	10000226 	beq	r2,zero,80204474 <vFeebCh5HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
8020446c:	0009883a 	mov	r4,zero
80204470:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80204474:	e0bffd17 	ldw	r2,-12(fp)
80204478:	10800117 	ldw	r2,4(r2)
8020447c:	10000226 	beq	r2,zero,80204488 <vFeebCh5HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204480:	01000044 	movi	r4,1
80204484:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204488:	e0bffd17 	ldw	r2,-12(fp)
8020448c:	10800217 	ldw	r2,8(r2)
80204490:	10000226 	beq	r2,zero,8020449c <vFeebCh5HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204494:	01000084 	movi	r4,2
80204498:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
8020449c:	e0bffd17 	ldw	r2,-12(fp)
802044a0:	10800317 	ldw	r2,12(r2)
802044a4:	10000226 	beq	r2,zero,802044b0 <vFeebCh5HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
802044a8:	010000c4 	movi	r4,3
802044ac:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
802044b0:	8037883a 	mov	sp,r16
	}

}
802044b4:	0001883a 	nop
802044b8:	e6ffff04 	addi	sp,fp,-4
802044bc:	dfc00217 	ldw	ra,8(sp)
802044c0:	df000117 	ldw	fp,4(sp)
802044c4:	dc000017 	ldw	r16,0(sp)
802044c8:	dec00304 	addi	sp,sp,12
802044cc:	f800283a 	ret

802044d0 <vFeebCh6HandleIrq>:

void vFeebCh6HandleIrq(void* pvContext) {
802044d0:	defffa04 	addi	sp,sp,-24
802044d4:	dfc00515 	stw	ra,20(sp)
802044d8:	df000415 	stw	fp,16(sp)
802044dc:	dc000315 	stw	r16,12(sp)
802044e0:	df000404 	addi	fp,sp,16
802044e4:	e13ffe15 	stw	r4,-8(fp)
802044e8:	d809883a 	mov	r4,sp
802044ec:	2021883a 	mov	r16,r4
//	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
802044f0:	01000104 	movi	r4,4
802044f4:	21003fcc 	andi	r4,r4,255
802044f8:	213fffc4 	addi	r4,r4,-1
802044fc:	e13ffc15 	stw	r4,-16(fp)
80204500:	01000104 	movi	r4,4
80204504:	21003fcc 	andi	r4,r4,255
80204508:	2013883a 	mov	r9,r4
8020450c:	0015883a 	mov	r10,zero
80204510:	4808d6fa 	srli	r4,r9,27
80204514:	500c917a 	slli	r6,r10,5
80204518:	218cb03a 	or	r6,r4,r6
8020451c:	480a917a 	slli	r5,r9,5
80204520:	01000104 	movi	r4,4
80204524:	21003fcc 	andi	r4,r4,255
80204528:	200f883a 	mov	r7,r4
8020452c:	0011883a 	mov	r8,zero
80204530:	3808d6fa 	srli	r4,r7,27
80204534:	4006917a 	slli	r3,r8,5
80204538:	20c6b03a 	or	r3,r4,r3
8020453c:	3804917a 	slli	r2,r7,5
80204540:	00800104 	movi	r2,4
80204544:	10803fcc 	andi	r2,r2,255
80204548:	1085883a 	add	r2,r2,r2
8020454c:	1085883a 	add	r2,r2,r2
80204550:	108000c4 	addi	r2,r2,3
80204554:	108000c4 	addi	r2,r2,3
80204558:	1004d0ba 	srli	r2,r2,2
8020455c:	1085883a 	add	r2,r2,r2
80204560:	1085883a 	add	r2,r2,r2
80204564:	d8b7c83a 	sub	sp,sp,r2
80204568:	d805883a 	mov	r2,sp
8020456c:	108000c4 	addi	r2,r2,3
80204570:	1004d0ba 	srli	r2,r2,2
80204574:	1085883a 	add	r2,r2,r2
80204578:	1085883a 	add	r2,r2,r2
8020457c:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh6IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204580:	e0bffd17 	ldw	r2,-12(fp)
80204584:	1009883a 	mov	r4,r2
80204588:	02050880 	call	80205088 <vFeebCh6IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
8020458c:	e0bffd17 	ldw	r2,-12(fp)
80204590:	10800017 	ldw	r2,0(r2)
80204594:	10000226 	beq	r2,zero,802045a0 <vFeebCh6HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204598:	0009883a 	mov	r4,zero
8020459c:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
802045a0:	e0bffd17 	ldw	r2,-12(fp)
802045a4:	10800117 	ldw	r2,4(r2)
802045a8:	10000226 	beq	r2,zero,802045b4 <vFeebCh6HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
802045ac:	01000044 	movi	r4,1
802045b0:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
802045b4:	e0bffd17 	ldw	r2,-12(fp)
802045b8:	10800217 	ldw	r2,8(r2)
802045bc:	10000226 	beq	r2,zero,802045c8 <vFeebCh6HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
802045c0:	01000084 	movi	r4,2
802045c4:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
802045c8:	e0bffd17 	ldw	r2,-12(fp)
802045cc:	10800317 	ldw	r2,12(r2)
802045d0:	10000226 	beq	r2,zero,802045dc <vFeebCh6HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
802045d4:	010000c4 	movi	r4,3
802045d8:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
802045dc:	8037883a 	mov	sp,r16
	}

}
802045e0:	0001883a 	nop
802045e4:	e6ffff04 	addi	sp,fp,-4
802045e8:	dfc00217 	ldw	ra,8(sp)
802045ec:	df000117 	ldw	fp,4(sp)
802045f0:	dc000017 	ldw	r16,0(sp)
802045f4:	dec00304 	addi	sp,sp,12
802045f8:	f800283a 	ret

802045fc <vFeebCh7HandleIrq>:

void vFeebCh7HandleIrq(void* pvContext) {
802045fc:	defffe04 	addi	sp,sp,-8
80204600:	df000115 	stw	fp,4(sp)
80204604:	df000104 	addi	fp,sp,4
80204608:	e13fff15 	stw	r4,-4(fp)
//	if (xDefaults.usiDebugLevel <= dlMinorMessage) {
//		fprintf(fp, "IntF6\n");
//	}
//#endif

}
8020460c:	0001883a 	nop
80204610:	e037883a 	mov	sp,fp
80204614:	df000017 	ldw	fp,0(sp)
80204618:	dec00104 	addi	sp,sp,4
8020461c:	f800283a 	ret

80204620 <vFeebCh8HandleIrq>:

void vFeebCh8HandleIrq(void* pvContext) {
80204620:	defffe04 	addi	sp,sp,-8
80204624:	df000115 	stw	fp,4(sp)
80204628:	df000104 	addi	fp,sp,4
8020462c:	e13fff15 	stw	r4,-4(fp)
//	if (xDefaults.usiDebugLevel <= dlMinorMessage) {
//		fprintf(fp, "IntF7\n");
//	}
//#endif

}
80204630:	0001883a 	nop
80204634:	e037883a 	mov	sp,fp
80204638:	df000017 	ldw	fp,0(sp)
8020463c:	dec00104 	addi	sp,sp,4
80204640:	f800283a 	ret

80204644 <vFeebCh1IrqFlagClrBufferEmpty>:

void vFeebCh1IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204644:	defffc04 	addi	sp,sp,-16
80204648:	dfc00315 	stw	ra,12(sp)
8020464c:	df000215 	stw	fp,8(sp)
80204650:	df000204 	addi	fp,sp,8
80204654:	2005883a 	mov	r2,r4
80204658:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020465c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204660:	e0bfff03 	ldbu	r2,-4(fp)
80204664:	10c00060 	cmpeqi	r3,r2,1
80204668:	18000c1e 	bne	r3,zero,8020469c <vFeebCh1IrqFlagClrBufferEmpty+0x58>
8020466c:	10c00088 	cmpgei	r3,r2,2
80204670:	1800021e 	bne	r3,zero,8020467c <vFeebCh1IrqFlagClrBufferEmpty+0x38>
80204674:	10000626 	beq	r2,zero,80204690 <vFeebCh1IrqFlagClrBufferEmpty+0x4c>
80204678:	00001106 	br	802046c0 <vFeebCh1IrqFlagClrBufferEmpty+0x7c>
8020467c:	10c000a0 	cmpeqi	r3,r2,2
80204680:	1800091e 	bne	r3,zero,802046a8 <vFeebCh1IrqFlagClrBufferEmpty+0x64>
80204684:	108000e0 	cmpeqi	r2,r2,3
80204688:	10000a1e 	bne	r2,zero,802046b4 <vFeebCh1IrqFlagClrBufferEmpty+0x70>
8020468c:	00000c06 	br	802046c0 <vFeebCh1IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204690:	00810004 	movi	r2,1024
80204694:	e0bffe15 	stw	r2,-8(fp)
		break;
80204698:	00000b06 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020469c:	00820004 	movi	r2,2048
802046a0:	e0bffe15 	stw	r2,-8(fp)
		break;
802046a4:	00000806 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
802046a8:	00804004 	movi	r2,256
802046ac:	e0bffe15 	stw	r2,-8(fp)
		break;
802046b0:	00000506 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
802046b4:	00808004 	movi	r2,512
802046b8:	e0bffe15 	stw	r2,-8(fp)
		break;
802046bc:	00000206 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
802046c0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
802046c4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802046c8:	e1bffe17 	ldw	r6,-8(fp)
802046cc:	014004c4 	movi	r5,19
802046d0:	01200034 	movhi	r4,32768
802046d4:	21080004 	addi	r4,r4,8192
802046d8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
802046dc:	0001883a 	nop
802046e0:	e037883a 	mov	sp,fp
802046e4:	dfc00117 	ldw	ra,4(sp)
802046e8:	df000017 	ldw	fp,0(sp)
802046ec:	dec00204 	addi	sp,sp,8
802046f0:	f800283a 	ret

802046f4 <vFeebCh2IrqFlagClrBufferEmpty>:

void vFeebCh2IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802046f4:	defffc04 	addi	sp,sp,-16
802046f8:	dfc00315 	stw	ra,12(sp)
802046fc:	df000215 	stw	fp,8(sp)
80204700:	df000204 	addi	fp,sp,8
80204704:	2005883a 	mov	r2,r4
80204708:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020470c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204710:	e0bfff03 	ldbu	r2,-4(fp)
80204714:	10c00060 	cmpeqi	r3,r2,1
80204718:	18000c1e 	bne	r3,zero,8020474c <vFeebCh2IrqFlagClrBufferEmpty+0x58>
8020471c:	10c00088 	cmpgei	r3,r2,2
80204720:	1800021e 	bne	r3,zero,8020472c <vFeebCh2IrqFlagClrBufferEmpty+0x38>
80204724:	10000626 	beq	r2,zero,80204740 <vFeebCh2IrqFlagClrBufferEmpty+0x4c>
80204728:	00001106 	br	80204770 <vFeebCh2IrqFlagClrBufferEmpty+0x7c>
8020472c:	10c000a0 	cmpeqi	r3,r2,2
80204730:	1800091e 	bne	r3,zero,80204758 <vFeebCh2IrqFlagClrBufferEmpty+0x64>
80204734:	108000e0 	cmpeqi	r2,r2,3
80204738:	10000a1e 	bne	r2,zero,80204764 <vFeebCh2IrqFlagClrBufferEmpty+0x70>
8020473c:	00000c06 	br	80204770 <vFeebCh2IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204740:	00810004 	movi	r2,1024
80204744:	e0bffe15 	stw	r2,-8(fp)
		break;
80204748:	00000b06 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020474c:	00820004 	movi	r2,2048
80204750:	e0bffe15 	stw	r2,-8(fp)
		break;
80204754:	00000806 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204758:	00804004 	movi	r2,256
8020475c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204760:	00000506 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204764:	00808004 	movi	r2,512
80204768:	e0bffe15 	stw	r2,-8(fp)
		break;
8020476c:	00000206 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204770:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204774:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80204778:	e1bffe17 	ldw	r6,-8(fp)
8020477c:	014004c4 	movi	r5,19
80204780:	01200034 	movhi	r4,32768
80204784:	21080004 	addi	r4,r4,8192
80204788:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020478c:	0001883a 	nop
80204790:	e037883a 	mov	sp,fp
80204794:	dfc00117 	ldw	ra,4(sp)
80204798:	df000017 	ldw	fp,0(sp)
8020479c:	dec00204 	addi	sp,sp,8
802047a0:	f800283a 	ret

802047a4 <vFeebCh3IrqFlagClrBufferEmpty>:

void vFeebCh3IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802047a4:	defffc04 	addi	sp,sp,-16
802047a8:	dfc00315 	stw	ra,12(sp)
802047ac:	df000215 	stw	fp,8(sp)
802047b0:	df000204 	addi	fp,sp,8
802047b4:	2005883a 	mov	r2,r4
802047b8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
802047bc:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
802047c0:	e0bfff03 	ldbu	r2,-4(fp)
802047c4:	10c00060 	cmpeqi	r3,r2,1
802047c8:	18000c1e 	bne	r3,zero,802047fc <vFeebCh3IrqFlagClrBufferEmpty+0x58>
802047cc:	10c00088 	cmpgei	r3,r2,2
802047d0:	1800021e 	bne	r3,zero,802047dc <vFeebCh3IrqFlagClrBufferEmpty+0x38>
802047d4:	10000626 	beq	r2,zero,802047f0 <vFeebCh3IrqFlagClrBufferEmpty+0x4c>
802047d8:	00001106 	br	80204820 <vFeebCh3IrqFlagClrBufferEmpty+0x7c>
802047dc:	10c000a0 	cmpeqi	r3,r2,2
802047e0:	1800091e 	bne	r3,zero,80204808 <vFeebCh3IrqFlagClrBufferEmpty+0x64>
802047e4:	108000e0 	cmpeqi	r2,r2,3
802047e8:	10000a1e 	bne	r2,zero,80204814 <vFeebCh3IrqFlagClrBufferEmpty+0x70>
802047ec:	00000c06 	br	80204820 <vFeebCh3IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
802047f0:	00810004 	movi	r2,1024
802047f4:	e0bffe15 	stw	r2,-8(fp)
		break;
802047f8:	00000b06 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
802047fc:	00820004 	movi	r2,2048
80204800:	e0bffe15 	stw	r2,-8(fp)
		break;
80204804:	00000806 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204808:	00804004 	movi	r2,256
8020480c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204810:	00000506 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204814:	00808004 	movi	r2,512
80204818:	e0bffe15 	stw	r2,-8(fp)
		break;
8020481c:	00000206 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204820:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204824:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80204828:	e1bffe17 	ldw	r6,-8(fp)
8020482c:	014004c4 	movi	r5,19
80204830:	01200034 	movhi	r4,32768
80204834:	21080004 	addi	r4,r4,8192
80204838:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020483c:	0001883a 	nop
80204840:	e037883a 	mov	sp,fp
80204844:	dfc00117 	ldw	ra,4(sp)
80204848:	df000017 	ldw	fp,0(sp)
8020484c:	dec00204 	addi	sp,sp,8
80204850:	f800283a 	ret

80204854 <vFeebCh4IrqFlagClrBufferEmpty>:

void vFeebCh4IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204854:	defffc04 	addi	sp,sp,-16
80204858:	dfc00315 	stw	ra,12(sp)
8020485c:	df000215 	stw	fp,8(sp)
80204860:	df000204 	addi	fp,sp,8
80204864:	2005883a 	mov	r2,r4
80204868:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020486c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204870:	e0bfff03 	ldbu	r2,-4(fp)
80204874:	10c00060 	cmpeqi	r3,r2,1
80204878:	18000c1e 	bne	r3,zero,802048ac <vFeebCh4IrqFlagClrBufferEmpty+0x58>
8020487c:	10c00088 	cmpgei	r3,r2,2
80204880:	1800021e 	bne	r3,zero,8020488c <vFeebCh4IrqFlagClrBufferEmpty+0x38>
80204884:	10000626 	beq	r2,zero,802048a0 <vFeebCh4IrqFlagClrBufferEmpty+0x4c>
80204888:	00001106 	br	802048d0 <vFeebCh4IrqFlagClrBufferEmpty+0x7c>
8020488c:	10c000a0 	cmpeqi	r3,r2,2
80204890:	1800091e 	bne	r3,zero,802048b8 <vFeebCh4IrqFlagClrBufferEmpty+0x64>
80204894:	108000e0 	cmpeqi	r2,r2,3
80204898:	10000a1e 	bne	r2,zero,802048c4 <vFeebCh4IrqFlagClrBufferEmpty+0x70>
8020489c:	00000c06 	br	802048d0 <vFeebCh4IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
802048a0:	00810004 	movi	r2,1024
802048a4:	e0bffe15 	stw	r2,-8(fp)
		break;
802048a8:	00000b06 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
802048ac:	00820004 	movi	r2,2048
802048b0:	e0bffe15 	stw	r2,-8(fp)
		break;
802048b4:	00000806 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
802048b8:	00804004 	movi	r2,256
802048bc:	e0bffe15 	stw	r2,-8(fp)
		break;
802048c0:	00000506 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
802048c4:	00808004 	movi	r2,512
802048c8:	e0bffe15 	stw	r2,-8(fp)
		break;
802048cc:	00000206 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
802048d0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
802048d4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
802048d8:	e1bffe17 	ldw	r6,-8(fp)
802048dc:	014004c4 	movi	r5,19
802048e0:	01200034 	movhi	r4,32768
802048e4:	21080004 	addi	r4,r4,8192
802048e8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
802048ec:	0001883a 	nop
802048f0:	e037883a 	mov	sp,fp
802048f4:	dfc00117 	ldw	ra,4(sp)
802048f8:	df000017 	ldw	fp,0(sp)
802048fc:	dec00204 	addi	sp,sp,8
80204900:	f800283a 	ret

80204904 <vFeebCh5IrqFlagClrBufferEmpty>:

void vFeebCh5IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204904:	defffc04 	addi	sp,sp,-16
80204908:	dfc00315 	stw	ra,12(sp)
8020490c:	df000215 	stw	fp,8(sp)
80204910:	df000204 	addi	fp,sp,8
80204914:	2005883a 	mov	r2,r4
80204918:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020491c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204920:	e0bfff03 	ldbu	r2,-4(fp)
80204924:	10c00060 	cmpeqi	r3,r2,1
80204928:	18000c1e 	bne	r3,zero,8020495c <vFeebCh5IrqFlagClrBufferEmpty+0x58>
8020492c:	10c00088 	cmpgei	r3,r2,2
80204930:	1800021e 	bne	r3,zero,8020493c <vFeebCh5IrqFlagClrBufferEmpty+0x38>
80204934:	10000626 	beq	r2,zero,80204950 <vFeebCh5IrqFlagClrBufferEmpty+0x4c>
80204938:	00001106 	br	80204980 <vFeebCh5IrqFlagClrBufferEmpty+0x7c>
8020493c:	10c000a0 	cmpeqi	r3,r2,2
80204940:	1800091e 	bne	r3,zero,80204968 <vFeebCh5IrqFlagClrBufferEmpty+0x64>
80204944:	108000e0 	cmpeqi	r2,r2,3
80204948:	10000a1e 	bne	r2,zero,80204974 <vFeebCh5IrqFlagClrBufferEmpty+0x70>
8020494c:	00000c06 	br	80204980 <vFeebCh5IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204950:	00810004 	movi	r2,1024
80204954:	e0bffe15 	stw	r2,-8(fp)
		break;
80204958:	00000b06 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020495c:	00820004 	movi	r2,2048
80204960:	e0bffe15 	stw	r2,-8(fp)
		break;
80204964:	00000806 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204968:	00804004 	movi	r2,256
8020496c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204970:	00000506 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204974:	00808004 	movi	r2,512
80204978:	e0bffe15 	stw	r2,-8(fp)
		break;
8020497c:	00000206 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204980:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204984:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80204988:	e1bffe17 	ldw	r6,-8(fp)
8020498c:	014004c4 	movi	r5,19
80204990:	01200034 	movhi	r4,32768
80204994:	21080004 	addi	r4,r4,8192
80204998:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020499c:	0001883a 	nop
802049a0:	e037883a 	mov	sp,fp
802049a4:	dfc00117 	ldw	ra,4(sp)
802049a8:	df000017 	ldw	fp,0(sp)
802049ac:	dec00204 	addi	sp,sp,8
802049b0:	f800283a 	ret

802049b4 <vFeebCh6IrqFlagClrBufferEmpty>:

void vFeebCh6IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802049b4:	defffc04 	addi	sp,sp,-16
802049b8:	dfc00315 	stw	ra,12(sp)
802049bc:	df000215 	stw	fp,8(sp)
802049c0:	df000204 	addi	fp,sp,8
802049c4:	2005883a 	mov	r2,r4
802049c8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
802049cc:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
802049d0:	e0bfff03 	ldbu	r2,-4(fp)
802049d4:	10c00060 	cmpeqi	r3,r2,1
802049d8:	18000c1e 	bne	r3,zero,80204a0c <vFeebCh6IrqFlagClrBufferEmpty+0x58>
802049dc:	10c00088 	cmpgei	r3,r2,2
802049e0:	1800021e 	bne	r3,zero,802049ec <vFeebCh6IrqFlagClrBufferEmpty+0x38>
802049e4:	10000626 	beq	r2,zero,80204a00 <vFeebCh6IrqFlagClrBufferEmpty+0x4c>
802049e8:	00001106 	br	80204a30 <vFeebCh6IrqFlagClrBufferEmpty+0x7c>
802049ec:	10c000a0 	cmpeqi	r3,r2,2
802049f0:	1800091e 	bne	r3,zero,80204a18 <vFeebCh6IrqFlagClrBufferEmpty+0x64>
802049f4:	108000e0 	cmpeqi	r2,r2,3
802049f8:	10000a1e 	bne	r2,zero,80204a24 <vFeebCh6IrqFlagClrBufferEmpty+0x70>
802049fc:	00000c06 	br	80204a30 <vFeebCh6IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204a00:	00810004 	movi	r2,1024
80204a04:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a08:	00000b06 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204a0c:	00820004 	movi	r2,2048
80204a10:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a14:	00000806 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204a18:	00804004 	movi	r2,256
80204a1c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a20:	00000506 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204a24:	00808004 	movi	r2,512
80204a28:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a2c:	00000206 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204a30:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204a34:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80204a38:	e1bffe17 	ldw	r6,-8(fp)
80204a3c:	014004c4 	movi	r5,19
80204a40:	01200034 	movhi	r4,32768
80204a44:	21080004 	addi	r4,r4,8192
80204a48:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204a4c:	0001883a 	nop
80204a50:	e037883a 	mov	sp,fp
80204a54:	dfc00117 	ldw	ra,4(sp)
80204a58:	df000017 	ldw	fp,0(sp)
80204a5c:	dec00204 	addi	sp,sp,8
80204a60:	f800283a 	ret

80204a64 <vFeebCh7IrqFlagClrBufferEmpty>:

void vFeebCh7IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204a64:	defffc04 	addi	sp,sp,-16
80204a68:	dfc00315 	stw	ra,12(sp)
80204a6c:	df000215 	stw	fp,8(sp)
80204a70:	df000204 	addi	fp,sp,8
80204a74:	2005883a 	mov	r2,r4
80204a78:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
80204a7c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204a80:	e0bfff03 	ldbu	r2,-4(fp)
80204a84:	10c00060 	cmpeqi	r3,r2,1
80204a88:	18000c1e 	bne	r3,zero,80204abc <vFeebCh7IrqFlagClrBufferEmpty+0x58>
80204a8c:	10c00088 	cmpgei	r3,r2,2
80204a90:	1800021e 	bne	r3,zero,80204a9c <vFeebCh7IrqFlagClrBufferEmpty+0x38>
80204a94:	10000626 	beq	r2,zero,80204ab0 <vFeebCh7IrqFlagClrBufferEmpty+0x4c>
80204a98:	00001106 	br	80204ae0 <vFeebCh7IrqFlagClrBufferEmpty+0x7c>
80204a9c:	10c000a0 	cmpeqi	r3,r2,2
80204aa0:	1800091e 	bne	r3,zero,80204ac8 <vFeebCh7IrqFlagClrBufferEmpty+0x64>
80204aa4:	108000e0 	cmpeqi	r2,r2,3
80204aa8:	10000a1e 	bne	r2,zero,80204ad4 <vFeebCh7IrqFlagClrBufferEmpty+0x70>
80204aac:	00000c06 	br	80204ae0 <vFeebCh7IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204ab0:	00810004 	movi	r2,1024
80204ab4:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ab8:	00000b06 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204abc:	00820004 	movi	r2,2048
80204ac0:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ac4:	00000806 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204ac8:	00804004 	movi	r2,256
80204acc:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ad0:	00000506 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204ad4:	00808004 	movi	r2,512
80204ad8:	e0bffe15 	stw	r2,-8(fp)
		break;
80204adc:	00000206 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204ae0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204ae4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80204ae8:	e1bffe17 	ldw	r6,-8(fp)
80204aec:	014004c4 	movi	r5,19
80204af0:	01200034 	movhi	r4,32768
80204af4:	21080004 	addi	r4,r4,8192
80204af8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204afc:	0001883a 	nop
80204b00:	e037883a 	mov	sp,fp
80204b04:	dfc00117 	ldw	ra,4(sp)
80204b08:	df000017 	ldw	fp,0(sp)
80204b0c:	dec00204 	addi	sp,sp,8
80204b10:	f800283a 	ret

80204b14 <vFeebCh8IrqFlagClrBufferEmpty>:

void vFeebCh8IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204b14:	defffc04 	addi	sp,sp,-16
80204b18:	dfc00315 	stw	ra,12(sp)
80204b1c:	df000215 	stw	fp,8(sp)
80204b20:	df000204 	addi	fp,sp,8
80204b24:	2005883a 	mov	r2,r4
80204b28:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
80204b2c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204b30:	e0bfff03 	ldbu	r2,-4(fp)
80204b34:	10c00060 	cmpeqi	r3,r2,1
80204b38:	18000c1e 	bne	r3,zero,80204b6c <vFeebCh8IrqFlagClrBufferEmpty+0x58>
80204b3c:	10c00088 	cmpgei	r3,r2,2
80204b40:	1800021e 	bne	r3,zero,80204b4c <vFeebCh8IrqFlagClrBufferEmpty+0x38>
80204b44:	10000626 	beq	r2,zero,80204b60 <vFeebCh8IrqFlagClrBufferEmpty+0x4c>
80204b48:	00001106 	br	80204b90 <vFeebCh8IrqFlagClrBufferEmpty+0x7c>
80204b4c:	10c000a0 	cmpeqi	r3,r2,2
80204b50:	1800091e 	bne	r3,zero,80204b78 <vFeebCh8IrqFlagClrBufferEmpty+0x64>
80204b54:	108000e0 	cmpeqi	r2,r2,3
80204b58:	10000a1e 	bne	r2,zero,80204b84 <vFeebCh8IrqFlagClrBufferEmpty+0x70>
80204b5c:	00000c06 	br	80204b90 <vFeebCh8IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204b60:	00810004 	movi	r2,1024
80204b64:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b68:	00000b06 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204b6c:	00820004 	movi	r2,2048
80204b70:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b74:	00000806 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204b78:	00804004 	movi	r2,256
80204b7c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b80:	00000506 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204b84:	00808004 	movi	r2,512
80204b88:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b8c:	00000206 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204b90:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204b94:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80204b98:	e1bffe17 	ldw	r6,-8(fp)
80204b9c:	014004c4 	movi	r5,19
80204ba0:	01200034 	movhi	r4,32768
80204ba4:	21080004 	addi	r4,r4,8192
80204ba8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204bac:	0001883a 	nop
80204bb0:	e037883a 	mov	sp,fp
80204bb4:	dfc00117 	ldw	ra,4(sp)
80204bb8:	df000017 	ldw	fp,0(sp)
80204bbc:	dec00204 	addi	sp,sp,8
80204bc0:	f800283a 	ret

80204bc4 <vFeebCh1IrqFlagBufferEmpty>:

void vFeebCh1IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204bc4:	defffc04 	addi	sp,sp,-16
80204bc8:	dfc00315 	stw	ra,12(sp)
80204bcc:	df000215 	stw	fp,8(sp)
80204bd0:	df000204 	addi	fp,sp,8
80204bd4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204bd8:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204bdc:	e0bfff17 	ldw	r2,-4(fp)
80204be0:	10002f26 	beq	r2,zero,80204ca0 <vFeebCh1IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80204be4:	01400484 	movi	r5,18
80204be8:	01200034 	movhi	r4,32768
80204bec:	21080004 	addi	r4,r4,8192
80204bf0:	02077a80 	call	802077a8 <uliFeebReadReg>
80204bf4:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204bf8:	e0bffe17 	ldw	r2,-8(fp)
80204bfc:	1081000c 	andi	r2,r2,1024
80204c00:	10000426 	beq	r2,zero,80204c14 <vFeebCh1IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204c04:	e0bfff17 	ldw	r2,-4(fp)
80204c08:	00c00044 	movi	r3,1
80204c0c:	10c00015 	stw	r3,0(r2)
80204c10:	00000206 	br	80204c1c <vFeebCh1IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204c14:	e0bfff17 	ldw	r2,-4(fp)
80204c18:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204c1c:	e0bffe17 	ldw	r2,-8(fp)
80204c20:	1082000c 	andi	r2,r2,2048
80204c24:	10000526 	beq	r2,zero,80204c3c <vFeebCh1IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204c28:	e0bfff17 	ldw	r2,-4(fp)
80204c2c:	10800104 	addi	r2,r2,4
80204c30:	00c00044 	movi	r3,1
80204c34:	10c00015 	stw	r3,0(r2)
80204c38:	00000306 	br	80204c48 <vFeebCh1IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204c3c:	e0bfff17 	ldw	r2,-4(fp)
80204c40:	10800104 	addi	r2,r2,4
80204c44:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204c48:	e0bffe17 	ldw	r2,-8(fp)
80204c4c:	1080400c 	andi	r2,r2,256
80204c50:	10000526 	beq	r2,zero,80204c68 <vFeebCh1IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204c54:	e0bfff17 	ldw	r2,-4(fp)
80204c58:	10800204 	addi	r2,r2,8
80204c5c:	00c00044 	movi	r3,1
80204c60:	10c00015 	stw	r3,0(r2)
80204c64:	00000306 	br	80204c74 <vFeebCh1IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204c68:	e0bfff17 	ldw	r2,-4(fp)
80204c6c:	10800204 	addi	r2,r2,8
80204c70:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204c74:	e0bffe17 	ldw	r2,-8(fp)
80204c78:	1080800c 	andi	r2,r2,512
80204c7c:	10000526 	beq	r2,zero,80204c94 <vFeebCh1IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204c80:	e0bfff17 	ldw	r2,-4(fp)
80204c84:	10800304 	addi	r2,r2,12
80204c88:	00c00044 	movi	r3,1
80204c8c:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204c90:	00000306 	br	80204ca0 <vFeebCh1IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204c94:	e0bfff17 	ldw	r2,-4(fp)
80204c98:	10800304 	addi	r2,r2,12
80204c9c:	10000015 	stw	zero,0(r2)
		}

	}
}
80204ca0:	0001883a 	nop
80204ca4:	e037883a 	mov	sp,fp
80204ca8:	dfc00117 	ldw	ra,4(sp)
80204cac:	df000017 	ldw	fp,0(sp)
80204cb0:	dec00204 	addi	sp,sp,8
80204cb4:	f800283a 	ret

80204cb8 <vFeebCh2IrqFlagBufferEmpty>:

void vFeebCh2IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204cb8:	defffc04 	addi	sp,sp,-16
80204cbc:	dfc00315 	stw	ra,12(sp)
80204cc0:	df000215 	stw	fp,8(sp)
80204cc4:	df000204 	addi	fp,sp,8
80204cc8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204ccc:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204cd0:	e0bfff17 	ldw	r2,-4(fp)
80204cd4:	10002f26 	beq	r2,zero,80204d94 <vFeebCh2IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80204cd8:	01400484 	movi	r5,18
80204cdc:	01200034 	movhi	r4,32768
80204ce0:	21080004 	addi	r4,r4,8192
80204ce4:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ce8:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204cec:	e0bffe17 	ldw	r2,-8(fp)
80204cf0:	1081000c 	andi	r2,r2,1024
80204cf4:	10000426 	beq	r2,zero,80204d08 <vFeebCh2IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204cf8:	e0bfff17 	ldw	r2,-4(fp)
80204cfc:	00c00044 	movi	r3,1
80204d00:	10c00015 	stw	r3,0(r2)
80204d04:	00000206 	br	80204d10 <vFeebCh2IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204d08:	e0bfff17 	ldw	r2,-4(fp)
80204d0c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204d10:	e0bffe17 	ldw	r2,-8(fp)
80204d14:	1082000c 	andi	r2,r2,2048
80204d18:	10000526 	beq	r2,zero,80204d30 <vFeebCh2IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204d1c:	e0bfff17 	ldw	r2,-4(fp)
80204d20:	10800104 	addi	r2,r2,4
80204d24:	00c00044 	movi	r3,1
80204d28:	10c00015 	stw	r3,0(r2)
80204d2c:	00000306 	br	80204d3c <vFeebCh2IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204d30:	e0bfff17 	ldw	r2,-4(fp)
80204d34:	10800104 	addi	r2,r2,4
80204d38:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204d3c:	e0bffe17 	ldw	r2,-8(fp)
80204d40:	1080400c 	andi	r2,r2,256
80204d44:	10000526 	beq	r2,zero,80204d5c <vFeebCh2IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204d48:	e0bfff17 	ldw	r2,-4(fp)
80204d4c:	10800204 	addi	r2,r2,8
80204d50:	00c00044 	movi	r3,1
80204d54:	10c00015 	stw	r3,0(r2)
80204d58:	00000306 	br	80204d68 <vFeebCh2IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204d5c:	e0bfff17 	ldw	r2,-4(fp)
80204d60:	10800204 	addi	r2,r2,8
80204d64:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204d68:	e0bffe17 	ldw	r2,-8(fp)
80204d6c:	1080800c 	andi	r2,r2,512
80204d70:	10000526 	beq	r2,zero,80204d88 <vFeebCh2IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204d74:	e0bfff17 	ldw	r2,-4(fp)
80204d78:	10800304 	addi	r2,r2,12
80204d7c:	00c00044 	movi	r3,1
80204d80:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204d84:	00000306 	br	80204d94 <vFeebCh2IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204d88:	e0bfff17 	ldw	r2,-4(fp)
80204d8c:	10800304 	addi	r2,r2,12
80204d90:	10000015 	stw	zero,0(r2)
		}

	}
}
80204d94:	0001883a 	nop
80204d98:	e037883a 	mov	sp,fp
80204d9c:	dfc00117 	ldw	ra,4(sp)
80204da0:	df000017 	ldw	fp,0(sp)
80204da4:	dec00204 	addi	sp,sp,8
80204da8:	f800283a 	ret

80204dac <vFeebCh3IrqFlagBufferEmpty>:

void vFeebCh3IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204dac:	defffc04 	addi	sp,sp,-16
80204db0:	dfc00315 	stw	ra,12(sp)
80204db4:	df000215 	stw	fp,8(sp)
80204db8:	df000204 	addi	fp,sp,8
80204dbc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204dc0:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204dc4:	e0bfff17 	ldw	r2,-4(fp)
80204dc8:	10002f26 	beq	r2,zero,80204e88 <vFeebCh3IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80204dcc:	01400484 	movi	r5,18
80204dd0:	01200034 	movhi	r4,32768
80204dd4:	21080004 	addi	r4,r4,8192
80204dd8:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ddc:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204de0:	e0bffe17 	ldw	r2,-8(fp)
80204de4:	1081000c 	andi	r2,r2,1024
80204de8:	10000426 	beq	r2,zero,80204dfc <vFeebCh3IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204dec:	e0bfff17 	ldw	r2,-4(fp)
80204df0:	00c00044 	movi	r3,1
80204df4:	10c00015 	stw	r3,0(r2)
80204df8:	00000206 	br	80204e04 <vFeebCh3IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204dfc:	e0bfff17 	ldw	r2,-4(fp)
80204e00:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204e04:	e0bffe17 	ldw	r2,-8(fp)
80204e08:	1082000c 	andi	r2,r2,2048
80204e0c:	10000526 	beq	r2,zero,80204e24 <vFeebCh3IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204e10:	e0bfff17 	ldw	r2,-4(fp)
80204e14:	10800104 	addi	r2,r2,4
80204e18:	00c00044 	movi	r3,1
80204e1c:	10c00015 	stw	r3,0(r2)
80204e20:	00000306 	br	80204e30 <vFeebCh3IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204e24:	e0bfff17 	ldw	r2,-4(fp)
80204e28:	10800104 	addi	r2,r2,4
80204e2c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204e30:	e0bffe17 	ldw	r2,-8(fp)
80204e34:	1080400c 	andi	r2,r2,256
80204e38:	10000526 	beq	r2,zero,80204e50 <vFeebCh3IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204e3c:	e0bfff17 	ldw	r2,-4(fp)
80204e40:	10800204 	addi	r2,r2,8
80204e44:	00c00044 	movi	r3,1
80204e48:	10c00015 	stw	r3,0(r2)
80204e4c:	00000306 	br	80204e5c <vFeebCh3IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204e50:	e0bfff17 	ldw	r2,-4(fp)
80204e54:	10800204 	addi	r2,r2,8
80204e58:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204e5c:	e0bffe17 	ldw	r2,-8(fp)
80204e60:	1080800c 	andi	r2,r2,512
80204e64:	10000526 	beq	r2,zero,80204e7c <vFeebCh3IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204e68:	e0bfff17 	ldw	r2,-4(fp)
80204e6c:	10800304 	addi	r2,r2,12
80204e70:	00c00044 	movi	r3,1
80204e74:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204e78:	00000306 	br	80204e88 <vFeebCh3IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204e7c:	e0bfff17 	ldw	r2,-4(fp)
80204e80:	10800304 	addi	r2,r2,12
80204e84:	10000015 	stw	zero,0(r2)
		}

	}
}
80204e88:	0001883a 	nop
80204e8c:	e037883a 	mov	sp,fp
80204e90:	dfc00117 	ldw	ra,4(sp)
80204e94:	df000017 	ldw	fp,0(sp)
80204e98:	dec00204 	addi	sp,sp,8
80204e9c:	f800283a 	ret

80204ea0 <vFeebCh4IrqFlagBufferEmpty>:

void vFeebCh4IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204ea0:	defffc04 	addi	sp,sp,-16
80204ea4:	dfc00315 	stw	ra,12(sp)
80204ea8:	df000215 	stw	fp,8(sp)
80204eac:	df000204 	addi	fp,sp,8
80204eb0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204eb4:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204eb8:	e0bfff17 	ldw	r2,-4(fp)
80204ebc:	10002f26 	beq	r2,zero,80204f7c <vFeebCh4IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80204ec0:	01400484 	movi	r5,18
80204ec4:	01200034 	movhi	r4,32768
80204ec8:	21080004 	addi	r4,r4,8192
80204ecc:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ed0:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204ed4:	e0bffe17 	ldw	r2,-8(fp)
80204ed8:	1081000c 	andi	r2,r2,1024
80204edc:	10000426 	beq	r2,zero,80204ef0 <vFeebCh4IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204ee0:	e0bfff17 	ldw	r2,-4(fp)
80204ee4:	00c00044 	movi	r3,1
80204ee8:	10c00015 	stw	r3,0(r2)
80204eec:	00000206 	br	80204ef8 <vFeebCh4IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204ef0:	e0bfff17 	ldw	r2,-4(fp)
80204ef4:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204ef8:	e0bffe17 	ldw	r2,-8(fp)
80204efc:	1082000c 	andi	r2,r2,2048
80204f00:	10000526 	beq	r2,zero,80204f18 <vFeebCh4IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204f04:	e0bfff17 	ldw	r2,-4(fp)
80204f08:	10800104 	addi	r2,r2,4
80204f0c:	00c00044 	movi	r3,1
80204f10:	10c00015 	stw	r3,0(r2)
80204f14:	00000306 	br	80204f24 <vFeebCh4IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204f18:	e0bfff17 	ldw	r2,-4(fp)
80204f1c:	10800104 	addi	r2,r2,4
80204f20:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204f24:	e0bffe17 	ldw	r2,-8(fp)
80204f28:	1080400c 	andi	r2,r2,256
80204f2c:	10000526 	beq	r2,zero,80204f44 <vFeebCh4IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204f30:	e0bfff17 	ldw	r2,-4(fp)
80204f34:	10800204 	addi	r2,r2,8
80204f38:	00c00044 	movi	r3,1
80204f3c:	10c00015 	stw	r3,0(r2)
80204f40:	00000306 	br	80204f50 <vFeebCh4IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204f44:	e0bfff17 	ldw	r2,-4(fp)
80204f48:	10800204 	addi	r2,r2,8
80204f4c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204f50:	e0bffe17 	ldw	r2,-8(fp)
80204f54:	1080800c 	andi	r2,r2,512
80204f58:	10000526 	beq	r2,zero,80204f70 <vFeebCh4IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204f5c:	e0bfff17 	ldw	r2,-4(fp)
80204f60:	10800304 	addi	r2,r2,12
80204f64:	00c00044 	movi	r3,1
80204f68:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204f6c:	00000306 	br	80204f7c <vFeebCh4IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204f70:	e0bfff17 	ldw	r2,-4(fp)
80204f74:	10800304 	addi	r2,r2,12
80204f78:	10000015 	stw	zero,0(r2)
		}

	}
}
80204f7c:	0001883a 	nop
80204f80:	e037883a 	mov	sp,fp
80204f84:	dfc00117 	ldw	ra,4(sp)
80204f88:	df000017 	ldw	fp,0(sp)
80204f8c:	dec00204 	addi	sp,sp,8
80204f90:	f800283a 	ret

80204f94 <vFeebCh5IrqFlagBufferEmpty>:

void vFeebCh5IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204f94:	defffc04 	addi	sp,sp,-16
80204f98:	dfc00315 	stw	ra,12(sp)
80204f9c:	df000215 	stw	fp,8(sp)
80204fa0:	df000204 	addi	fp,sp,8
80204fa4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204fa8:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204fac:	e0bfff17 	ldw	r2,-4(fp)
80204fb0:	10002f26 	beq	r2,zero,80205070 <vFeebCh5IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80204fb4:	01400484 	movi	r5,18
80204fb8:	01200034 	movhi	r4,32768
80204fbc:	21080004 	addi	r4,r4,8192
80204fc0:	02077a80 	call	802077a8 <uliFeebReadReg>
80204fc4:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204fc8:	e0bffe17 	ldw	r2,-8(fp)
80204fcc:	1081000c 	andi	r2,r2,1024
80204fd0:	10000426 	beq	r2,zero,80204fe4 <vFeebCh5IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204fd4:	e0bfff17 	ldw	r2,-4(fp)
80204fd8:	00c00044 	movi	r3,1
80204fdc:	10c00015 	stw	r3,0(r2)
80204fe0:	00000206 	br	80204fec <vFeebCh5IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204fe4:	e0bfff17 	ldw	r2,-4(fp)
80204fe8:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204fec:	e0bffe17 	ldw	r2,-8(fp)
80204ff0:	1082000c 	andi	r2,r2,2048
80204ff4:	10000526 	beq	r2,zero,8020500c <vFeebCh5IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204ff8:	e0bfff17 	ldw	r2,-4(fp)
80204ffc:	10800104 	addi	r2,r2,4
80205000:	00c00044 	movi	r3,1
80205004:	10c00015 	stw	r3,0(r2)
80205008:	00000306 	br	80205018 <vFeebCh5IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
8020500c:	e0bfff17 	ldw	r2,-4(fp)
80205010:	10800104 	addi	r2,r2,4
80205014:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205018:	e0bffe17 	ldw	r2,-8(fp)
8020501c:	1080400c 	andi	r2,r2,256
80205020:	10000526 	beq	r2,zero,80205038 <vFeebCh5IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205024:	e0bfff17 	ldw	r2,-4(fp)
80205028:	10800204 	addi	r2,r2,8
8020502c:	00c00044 	movi	r3,1
80205030:	10c00015 	stw	r3,0(r2)
80205034:	00000306 	br	80205044 <vFeebCh5IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205038:	e0bfff17 	ldw	r2,-4(fp)
8020503c:	10800204 	addi	r2,r2,8
80205040:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205044:	e0bffe17 	ldw	r2,-8(fp)
80205048:	1080800c 	andi	r2,r2,512
8020504c:	10000526 	beq	r2,zero,80205064 <vFeebCh5IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205050:	e0bfff17 	ldw	r2,-4(fp)
80205054:	10800304 	addi	r2,r2,12
80205058:	00c00044 	movi	r3,1
8020505c:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205060:	00000306 	br	80205070 <vFeebCh5IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205064:	e0bfff17 	ldw	r2,-4(fp)
80205068:	10800304 	addi	r2,r2,12
8020506c:	10000015 	stw	zero,0(r2)
		}

	}
}
80205070:	0001883a 	nop
80205074:	e037883a 	mov	sp,fp
80205078:	dfc00117 	ldw	ra,4(sp)
8020507c:	df000017 	ldw	fp,0(sp)
80205080:	dec00204 	addi	sp,sp,8
80205084:	f800283a 	ret

80205088 <vFeebCh6IrqFlagBufferEmpty>:

void vFeebCh6IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80205088:	defffc04 	addi	sp,sp,-16
8020508c:	dfc00315 	stw	ra,12(sp)
80205090:	df000215 	stw	fp,8(sp)
80205094:	df000204 	addi	fp,sp,8
80205098:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
8020509c:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
802050a0:	e0bfff17 	ldw	r2,-4(fp)
802050a4:	10002f26 	beq	r2,zero,80205164 <vFeebCh6IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
802050a8:	01400484 	movi	r5,18
802050ac:	01200034 	movhi	r4,32768
802050b0:	21080004 	addi	r4,r4,8192
802050b4:	02077a80 	call	802077a8 <uliFeebReadReg>
802050b8:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802050bc:	e0bffe17 	ldw	r2,-8(fp)
802050c0:	1081000c 	andi	r2,r2,1024
802050c4:	10000426 	beq	r2,zero,802050d8 <vFeebCh6IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802050c8:	e0bfff17 	ldw	r2,-4(fp)
802050cc:	00c00044 	movi	r3,1
802050d0:	10c00015 	stw	r3,0(r2)
802050d4:	00000206 	br	802050e0 <vFeebCh6IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802050d8:	e0bfff17 	ldw	r2,-4(fp)
802050dc:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802050e0:	e0bffe17 	ldw	r2,-8(fp)
802050e4:	1082000c 	andi	r2,r2,2048
802050e8:	10000526 	beq	r2,zero,80205100 <vFeebCh6IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802050ec:	e0bfff17 	ldw	r2,-4(fp)
802050f0:	10800104 	addi	r2,r2,4
802050f4:	00c00044 	movi	r3,1
802050f8:	10c00015 	stw	r3,0(r2)
802050fc:	00000306 	br	8020510c <vFeebCh6IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80205100:	e0bfff17 	ldw	r2,-4(fp)
80205104:	10800104 	addi	r2,r2,4
80205108:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
8020510c:	e0bffe17 	ldw	r2,-8(fp)
80205110:	1080400c 	andi	r2,r2,256
80205114:	10000526 	beq	r2,zero,8020512c <vFeebCh6IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205118:	e0bfff17 	ldw	r2,-4(fp)
8020511c:	10800204 	addi	r2,r2,8
80205120:	00c00044 	movi	r3,1
80205124:	10c00015 	stw	r3,0(r2)
80205128:	00000306 	br	80205138 <vFeebCh6IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
8020512c:	e0bfff17 	ldw	r2,-4(fp)
80205130:	10800204 	addi	r2,r2,8
80205134:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205138:	e0bffe17 	ldw	r2,-8(fp)
8020513c:	1080800c 	andi	r2,r2,512
80205140:	10000526 	beq	r2,zero,80205158 <vFeebCh6IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205144:	e0bfff17 	ldw	r2,-4(fp)
80205148:	10800304 	addi	r2,r2,12
8020514c:	00c00044 	movi	r3,1
80205150:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205154:	00000306 	br	80205164 <vFeebCh6IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205158:	e0bfff17 	ldw	r2,-4(fp)
8020515c:	10800304 	addi	r2,r2,12
80205160:	10000015 	stw	zero,0(r2)
		}

	}
}
80205164:	0001883a 	nop
80205168:	e037883a 	mov	sp,fp
8020516c:	dfc00117 	ldw	ra,4(sp)
80205170:	df000017 	ldw	fp,0(sp)
80205174:	dec00204 	addi	sp,sp,8
80205178:	f800283a 	ret

8020517c <vFeebCh7IrqFlagBufferEmpty>:

void vFeebCh7IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
8020517c:	defffc04 	addi	sp,sp,-16
80205180:	dfc00315 	stw	ra,12(sp)
80205184:	df000215 	stw	fp,8(sp)
80205188:	df000204 	addi	fp,sp,8
8020518c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80205190:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80205194:	e0bfff17 	ldw	r2,-4(fp)
80205198:	10002f26 	beq	r2,zero,80205258 <vFeebCh7IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
8020519c:	01400484 	movi	r5,18
802051a0:	01200034 	movhi	r4,32768
802051a4:	21080004 	addi	r4,r4,8192
802051a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802051ac:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802051b0:	e0bffe17 	ldw	r2,-8(fp)
802051b4:	1081000c 	andi	r2,r2,1024
802051b8:	10000426 	beq	r2,zero,802051cc <vFeebCh7IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802051bc:	e0bfff17 	ldw	r2,-4(fp)
802051c0:	00c00044 	movi	r3,1
802051c4:	10c00015 	stw	r3,0(r2)
802051c8:	00000206 	br	802051d4 <vFeebCh7IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802051cc:	e0bfff17 	ldw	r2,-4(fp)
802051d0:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802051d4:	e0bffe17 	ldw	r2,-8(fp)
802051d8:	1082000c 	andi	r2,r2,2048
802051dc:	10000526 	beq	r2,zero,802051f4 <vFeebCh7IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802051e0:	e0bfff17 	ldw	r2,-4(fp)
802051e4:	10800104 	addi	r2,r2,4
802051e8:	00c00044 	movi	r3,1
802051ec:	10c00015 	stw	r3,0(r2)
802051f0:	00000306 	br	80205200 <vFeebCh7IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
802051f4:	e0bfff17 	ldw	r2,-4(fp)
802051f8:	10800104 	addi	r2,r2,4
802051fc:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205200:	e0bffe17 	ldw	r2,-8(fp)
80205204:	1080400c 	andi	r2,r2,256
80205208:	10000526 	beq	r2,zero,80205220 <vFeebCh7IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
8020520c:	e0bfff17 	ldw	r2,-4(fp)
80205210:	10800204 	addi	r2,r2,8
80205214:	00c00044 	movi	r3,1
80205218:	10c00015 	stw	r3,0(r2)
8020521c:	00000306 	br	8020522c <vFeebCh7IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205220:	e0bfff17 	ldw	r2,-4(fp)
80205224:	10800204 	addi	r2,r2,8
80205228:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
8020522c:	e0bffe17 	ldw	r2,-8(fp)
80205230:	1080800c 	andi	r2,r2,512
80205234:	10000526 	beq	r2,zero,8020524c <vFeebCh7IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205238:	e0bfff17 	ldw	r2,-4(fp)
8020523c:	10800304 	addi	r2,r2,12
80205240:	00c00044 	movi	r3,1
80205244:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205248:	00000306 	br	80205258 <vFeebCh7IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
8020524c:	e0bfff17 	ldw	r2,-4(fp)
80205250:	10800304 	addi	r2,r2,12
80205254:	10000015 	stw	zero,0(r2)
		}

	}
}
80205258:	0001883a 	nop
8020525c:	e037883a 	mov	sp,fp
80205260:	dfc00117 	ldw	ra,4(sp)
80205264:	df000017 	ldw	fp,0(sp)
80205268:	dec00204 	addi	sp,sp,8
8020526c:	f800283a 	ret

80205270 <vFeebCh8IrqFlagBufferEmpty>:

void vFeebCh8IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80205270:	defffc04 	addi	sp,sp,-16
80205274:	dfc00315 	stw	ra,12(sp)
80205278:	df000215 	stw	fp,8(sp)
8020527c:	df000204 	addi	fp,sp,8
80205280:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80205284:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80205288:	e0bfff17 	ldw	r2,-4(fp)
8020528c:	10002f26 	beq	r2,zero,8020534c <vFeebCh8IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80205290:	01400484 	movi	r5,18
80205294:	01200034 	movhi	r4,32768
80205298:	21080004 	addi	r4,r4,8192
8020529c:	02077a80 	call	802077a8 <uliFeebReadReg>
802052a0:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802052a4:	e0bffe17 	ldw	r2,-8(fp)
802052a8:	1081000c 	andi	r2,r2,1024
802052ac:	10000426 	beq	r2,zero,802052c0 <vFeebCh8IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802052b0:	e0bfff17 	ldw	r2,-4(fp)
802052b4:	00c00044 	movi	r3,1
802052b8:	10c00015 	stw	r3,0(r2)
802052bc:	00000206 	br	802052c8 <vFeebCh8IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802052c0:	e0bfff17 	ldw	r2,-4(fp)
802052c4:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802052c8:	e0bffe17 	ldw	r2,-8(fp)
802052cc:	1082000c 	andi	r2,r2,2048
802052d0:	10000526 	beq	r2,zero,802052e8 <vFeebCh8IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802052d4:	e0bfff17 	ldw	r2,-4(fp)
802052d8:	10800104 	addi	r2,r2,4
802052dc:	00c00044 	movi	r3,1
802052e0:	10c00015 	stw	r3,0(r2)
802052e4:	00000306 	br	802052f4 <vFeebCh8IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
802052e8:	e0bfff17 	ldw	r2,-4(fp)
802052ec:	10800104 	addi	r2,r2,4
802052f0:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
802052f4:	e0bffe17 	ldw	r2,-8(fp)
802052f8:	1080400c 	andi	r2,r2,256
802052fc:	10000526 	beq	r2,zero,80205314 <vFeebCh8IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205300:	e0bfff17 	ldw	r2,-4(fp)
80205304:	10800204 	addi	r2,r2,8
80205308:	00c00044 	movi	r3,1
8020530c:	10c00015 	stw	r3,0(r2)
80205310:	00000306 	br	80205320 <vFeebCh8IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205314:	e0bfff17 	ldw	r2,-4(fp)
80205318:	10800204 	addi	r2,r2,8
8020531c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205320:	e0bffe17 	ldw	r2,-8(fp)
80205324:	1080800c 	andi	r2,r2,512
80205328:	10000526 	beq	r2,zero,80205340 <vFeebCh8IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
8020532c:	e0bfff17 	ldw	r2,-4(fp)
80205330:	10800304 	addi	r2,r2,12
80205334:	00c00044 	movi	r3,1
80205338:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
8020533c:	00000306 	br	8020534c <vFeebCh8IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205340:	e0bfff17 	ldw	r2,-4(fp)
80205344:	10800304 	addi	r2,r2,12
80205348:	10000015 	stw	zero,0(r2)
		}

	}
}
8020534c:	0001883a 	nop
80205350:	e037883a 	mov	sp,fp
80205354:	dfc00117 	ldw	ra,4(sp)
80205358:	df000017 	ldw	fp,0(sp)
8020535c:	dec00204 	addi	sp,sp,8
80205360:	f800283a 	ret

80205364 <bFeebCh1SetBufferSize>:

bool bFeebCh1SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205364:	defffa04 	addi	sp,sp,-24
80205368:	dfc00515 	stw	ra,20(sp)
8020536c:	df000415 	stw	fp,16(sp)
80205370:	df000404 	addi	fp,sp,16
80205374:	2007883a 	mov	r3,r4
80205378:	2805883a 	mov	r2,r5
8020537c:	e0fffe05 	stb	r3,-8(fp)
80205380:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205384:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205388:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020538c:	e0bffe03 	ldbu	r2,-8(fp)
80205390:	10002426 	beq	r2,zero,80205424 <bFeebCh1SetBufferSize+0xc0>
80205394:	e0bffe03 	ldbu	r2,-8(fp)
80205398:	10800468 	cmpgeui	r2,r2,17
8020539c:	1000211e 	bne	r2,zero,80205424 <bFeebCh1SetBufferSize+0xc0>
		switch (ucBufferSide) {
802053a0:	e0bfff03 	ldbu	r2,-4(fp)
802053a4:	10000326 	beq	r2,zero,802053b4 <bFeebCh1SetBufferSize+0x50>
802053a8:	10800060 	cmpeqi	r2,r2,1
802053ac:	10000e1e 	bne	r2,zero,802053e8 <bFeebCh1SetBufferSize+0x84>
802053b0:	00001a06 	br	8020541c <bFeebCh1SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802053b4:	e0bffe03 	ldbu	r2,-8(fp)
802053b8:	10bfffc4 	addi	r2,r2,-1
802053bc:	108003cc 	andi	r2,r2,15
802053c0:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802053c4:	e0bffd17 	ldw	r2,-12(fp)
802053c8:	100d883a 	mov	r6,r2
802053cc:	01400544 	movi	r5,21
802053d0:	01200034 	movhi	r4,32768
802053d4:	21080004 	addi	r4,r4,8192
802053d8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802053dc:	00800044 	movi	r2,1
802053e0:	e0bffc15 	stw	r2,-16(fp)
			break;
802053e4:	00000f06 	br	80205424 <bFeebCh1SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802053e8:	e0bffe03 	ldbu	r2,-8(fp)
802053ec:	10bfffc4 	addi	r2,r2,-1
802053f0:	108003cc 	andi	r2,r2,15
802053f4:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802053f8:	e0bffd17 	ldw	r2,-12(fp)
802053fc:	100d883a 	mov	r6,r2
80205400:	01400504 	movi	r5,20
80205404:	01200034 	movhi	r4,32768
80205408:	21080004 	addi	r4,r4,8192
8020540c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205410:	00800044 	movi	r2,1
80205414:	e0bffc15 	stw	r2,-16(fp)
			break;
80205418:	00000206 	br	80205424 <bFeebCh1SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020541c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205420:	0001883a 	nop
		}
	}

	return bStatus;
80205424:	e0bffc17 	ldw	r2,-16(fp)
}
80205428:	e037883a 	mov	sp,fp
8020542c:	dfc00117 	ldw	ra,4(sp)
80205430:	df000017 	ldw	fp,0(sp)
80205434:	dec00204 	addi	sp,sp,8
80205438:	f800283a 	ret

8020543c <bFeebCh2SetBufferSize>:

bool bFeebCh2SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020543c:	defffa04 	addi	sp,sp,-24
80205440:	dfc00515 	stw	ra,20(sp)
80205444:	df000415 	stw	fp,16(sp)
80205448:	df000404 	addi	fp,sp,16
8020544c:	2007883a 	mov	r3,r4
80205450:	2805883a 	mov	r2,r5
80205454:	e0fffe05 	stb	r3,-8(fp)
80205458:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020545c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205460:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205464:	e0bffe03 	ldbu	r2,-8(fp)
80205468:	10002426 	beq	r2,zero,802054fc <bFeebCh2SetBufferSize+0xc0>
8020546c:	e0bffe03 	ldbu	r2,-8(fp)
80205470:	10800468 	cmpgeui	r2,r2,17
80205474:	1000211e 	bne	r2,zero,802054fc <bFeebCh2SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205478:	e0bfff03 	ldbu	r2,-4(fp)
8020547c:	10000326 	beq	r2,zero,8020548c <bFeebCh2SetBufferSize+0x50>
80205480:	10800060 	cmpeqi	r2,r2,1
80205484:	10000e1e 	bne	r2,zero,802054c0 <bFeebCh2SetBufferSize+0x84>
80205488:	00001a06 	br	802054f4 <bFeebCh2SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020548c:	e0bffe03 	ldbu	r2,-8(fp)
80205490:	10bfffc4 	addi	r2,r2,-1
80205494:	108003cc 	andi	r2,r2,15
80205498:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
8020549c:	e0bffd17 	ldw	r2,-12(fp)
802054a0:	100d883a 	mov	r6,r2
802054a4:	01400544 	movi	r5,21
802054a8:	01200034 	movhi	r4,32768
802054ac:	21080004 	addi	r4,r4,8192
802054b0:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802054b4:	00800044 	movi	r2,1
802054b8:	e0bffc15 	stw	r2,-16(fp)
			break;
802054bc:	00000f06 	br	802054fc <bFeebCh2SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802054c0:	e0bffe03 	ldbu	r2,-8(fp)
802054c4:	10bfffc4 	addi	r2,r2,-1
802054c8:	108003cc 	andi	r2,r2,15
802054cc:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
802054d0:	e0bffd17 	ldw	r2,-12(fp)
802054d4:	100d883a 	mov	r6,r2
802054d8:	01400504 	movi	r5,20
802054dc:	01200034 	movhi	r4,32768
802054e0:	21080004 	addi	r4,r4,8192
802054e4:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802054e8:	00800044 	movi	r2,1
802054ec:	e0bffc15 	stw	r2,-16(fp)
			break;
802054f0:	00000206 	br	802054fc <bFeebCh2SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802054f4:	e03ffc15 	stw	zero,-16(fp)
			break;
802054f8:	0001883a 	nop
		}
	}

	return bStatus;
802054fc:	e0bffc17 	ldw	r2,-16(fp)
}
80205500:	e037883a 	mov	sp,fp
80205504:	dfc00117 	ldw	ra,4(sp)
80205508:	df000017 	ldw	fp,0(sp)
8020550c:	dec00204 	addi	sp,sp,8
80205510:	f800283a 	ret

80205514 <bFeebCh3SetBufferSize>:

bool bFeebCh3SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205514:	defffa04 	addi	sp,sp,-24
80205518:	dfc00515 	stw	ra,20(sp)
8020551c:	df000415 	stw	fp,16(sp)
80205520:	df000404 	addi	fp,sp,16
80205524:	2007883a 	mov	r3,r4
80205528:	2805883a 	mov	r2,r5
8020552c:	e0fffe05 	stb	r3,-8(fp)
80205530:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205534:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205538:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020553c:	e0bffe03 	ldbu	r2,-8(fp)
80205540:	10002426 	beq	r2,zero,802055d4 <bFeebCh3SetBufferSize+0xc0>
80205544:	e0bffe03 	ldbu	r2,-8(fp)
80205548:	10800468 	cmpgeui	r2,r2,17
8020554c:	1000211e 	bne	r2,zero,802055d4 <bFeebCh3SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205550:	e0bfff03 	ldbu	r2,-4(fp)
80205554:	10000326 	beq	r2,zero,80205564 <bFeebCh3SetBufferSize+0x50>
80205558:	10800060 	cmpeqi	r2,r2,1
8020555c:	10000e1e 	bne	r2,zero,80205598 <bFeebCh3SetBufferSize+0x84>
80205560:	00001a06 	br	802055cc <bFeebCh3SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205564:	e0bffe03 	ldbu	r2,-8(fp)
80205568:	10bfffc4 	addi	r2,r2,-1
8020556c:	108003cc 	andi	r2,r2,15
80205570:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80205574:	e0bffd17 	ldw	r2,-12(fp)
80205578:	100d883a 	mov	r6,r2
8020557c:	01400544 	movi	r5,21
80205580:	01200034 	movhi	r4,32768
80205584:	21080004 	addi	r4,r4,8192
80205588:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
8020558c:	00800044 	movi	r2,1
80205590:	e0bffc15 	stw	r2,-16(fp)
			break;
80205594:	00000f06 	br	802055d4 <bFeebCh3SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205598:	e0bffe03 	ldbu	r2,-8(fp)
8020559c:	10bfffc4 	addi	r2,r2,-1
802055a0:	108003cc 	andi	r2,r2,15
802055a4:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
802055a8:	e0bffd17 	ldw	r2,-12(fp)
802055ac:	100d883a 	mov	r6,r2
802055b0:	01400504 	movi	r5,20
802055b4:	01200034 	movhi	r4,32768
802055b8:	21080004 	addi	r4,r4,8192
802055bc:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802055c0:	00800044 	movi	r2,1
802055c4:	e0bffc15 	stw	r2,-16(fp)
			break;
802055c8:	00000206 	br	802055d4 <bFeebCh3SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802055cc:	e03ffc15 	stw	zero,-16(fp)
			break;
802055d0:	0001883a 	nop
		}
	}

	return bStatus;
802055d4:	e0bffc17 	ldw	r2,-16(fp)
}
802055d8:	e037883a 	mov	sp,fp
802055dc:	dfc00117 	ldw	ra,4(sp)
802055e0:	df000017 	ldw	fp,0(sp)
802055e4:	dec00204 	addi	sp,sp,8
802055e8:	f800283a 	ret

802055ec <bFeebCh4SetBufferSize>:

bool bFeebCh4SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
802055ec:	defffa04 	addi	sp,sp,-24
802055f0:	dfc00515 	stw	ra,20(sp)
802055f4:	df000415 	stw	fp,16(sp)
802055f8:	df000404 	addi	fp,sp,16
802055fc:	2007883a 	mov	r3,r4
80205600:	2805883a 	mov	r2,r5
80205604:	e0fffe05 	stb	r3,-8(fp)
80205608:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020560c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205610:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205614:	e0bffe03 	ldbu	r2,-8(fp)
80205618:	10002426 	beq	r2,zero,802056ac <bFeebCh4SetBufferSize+0xc0>
8020561c:	e0bffe03 	ldbu	r2,-8(fp)
80205620:	10800468 	cmpgeui	r2,r2,17
80205624:	1000211e 	bne	r2,zero,802056ac <bFeebCh4SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205628:	e0bfff03 	ldbu	r2,-4(fp)
8020562c:	10000326 	beq	r2,zero,8020563c <bFeebCh4SetBufferSize+0x50>
80205630:	10800060 	cmpeqi	r2,r2,1
80205634:	10000e1e 	bne	r2,zero,80205670 <bFeebCh4SetBufferSize+0x84>
80205638:	00001a06 	br	802056a4 <bFeebCh4SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020563c:	e0bffe03 	ldbu	r2,-8(fp)
80205640:	10bfffc4 	addi	r2,r2,-1
80205644:	108003cc 	andi	r2,r2,15
80205648:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
8020564c:	e0bffd17 	ldw	r2,-12(fp)
80205650:	100d883a 	mov	r6,r2
80205654:	01400544 	movi	r5,21
80205658:	01200034 	movhi	r4,32768
8020565c:	21080004 	addi	r4,r4,8192
80205660:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205664:	00800044 	movi	r2,1
80205668:	e0bffc15 	stw	r2,-16(fp)
			break;
8020566c:	00000f06 	br	802056ac <bFeebCh4SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205670:	e0bffe03 	ldbu	r2,-8(fp)
80205674:	10bfffc4 	addi	r2,r2,-1
80205678:	108003cc 	andi	r2,r2,15
8020567c:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80205680:	e0bffd17 	ldw	r2,-12(fp)
80205684:	100d883a 	mov	r6,r2
80205688:	01400504 	movi	r5,20
8020568c:	01200034 	movhi	r4,32768
80205690:	21080004 	addi	r4,r4,8192
80205694:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205698:	00800044 	movi	r2,1
8020569c:	e0bffc15 	stw	r2,-16(fp)
			break;
802056a0:	00000206 	br	802056ac <bFeebCh4SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802056a4:	e03ffc15 	stw	zero,-16(fp)
			break;
802056a8:	0001883a 	nop
		}
	}

	return bStatus;
802056ac:	e0bffc17 	ldw	r2,-16(fp)
}
802056b0:	e037883a 	mov	sp,fp
802056b4:	dfc00117 	ldw	ra,4(sp)
802056b8:	df000017 	ldw	fp,0(sp)
802056bc:	dec00204 	addi	sp,sp,8
802056c0:	f800283a 	ret

802056c4 <bFeebCh5SetBufferSize>:

bool bFeebCh5SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
802056c4:	defffa04 	addi	sp,sp,-24
802056c8:	dfc00515 	stw	ra,20(sp)
802056cc:	df000415 	stw	fp,16(sp)
802056d0:	df000404 	addi	fp,sp,16
802056d4:	2007883a 	mov	r3,r4
802056d8:	2805883a 	mov	r2,r5
802056dc:	e0fffe05 	stb	r3,-8(fp)
802056e0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802056e4:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
802056e8:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
802056ec:	e0bffe03 	ldbu	r2,-8(fp)
802056f0:	10002426 	beq	r2,zero,80205784 <bFeebCh5SetBufferSize+0xc0>
802056f4:	e0bffe03 	ldbu	r2,-8(fp)
802056f8:	10800468 	cmpgeui	r2,r2,17
802056fc:	1000211e 	bne	r2,zero,80205784 <bFeebCh5SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205700:	e0bfff03 	ldbu	r2,-4(fp)
80205704:	10000326 	beq	r2,zero,80205714 <bFeebCh5SetBufferSize+0x50>
80205708:	10800060 	cmpeqi	r2,r2,1
8020570c:	10000e1e 	bne	r2,zero,80205748 <bFeebCh5SetBufferSize+0x84>
80205710:	00001a06 	br	8020577c <bFeebCh5SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205714:	e0bffe03 	ldbu	r2,-8(fp)
80205718:	10bfffc4 	addi	r2,r2,-1
8020571c:	108003cc 	andi	r2,r2,15
80205720:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80205724:	e0bffd17 	ldw	r2,-12(fp)
80205728:	100d883a 	mov	r6,r2
8020572c:	01400544 	movi	r5,21
80205730:	01200034 	movhi	r4,32768
80205734:	21080004 	addi	r4,r4,8192
80205738:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
8020573c:	00800044 	movi	r2,1
80205740:	e0bffc15 	stw	r2,-16(fp)
			break;
80205744:	00000f06 	br	80205784 <bFeebCh5SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205748:	e0bffe03 	ldbu	r2,-8(fp)
8020574c:	10bfffc4 	addi	r2,r2,-1
80205750:	108003cc 	andi	r2,r2,15
80205754:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80205758:	e0bffd17 	ldw	r2,-12(fp)
8020575c:	100d883a 	mov	r6,r2
80205760:	01400504 	movi	r5,20
80205764:	01200034 	movhi	r4,32768
80205768:	21080004 	addi	r4,r4,8192
8020576c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205770:	00800044 	movi	r2,1
80205774:	e0bffc15 	stw	r2,-16(fp)
			break;
80205778:	00000206 	br	80205784 <bFeebCh5SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020577c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205780:	0001883a 	nop
		}
	}

	return bStatus;
80205784:	e0bffc17 	ldw	r2,-16(fp)
}
80205788:	e037883a 	mov	sp,fp
8020578c:	dfc00117 	ldw	ra,4(sp)
80205790:	df000017 	ldw	fp,0(sp)
80205794:	dec00204 	addi	sp,sp,8
80205798:	f800283a 	ret

8020579c <bFeebCh6SetBufferSize>:

bool bFeebCh6SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020579c:	defffa04 	addi	sp,sp,-24
802057a0:	dfc00515 	stw	ra,20(sp)
802057a4:	df000415 	stw	fp,16(sp)
802057a8:	df000404 	addi	fp,sp,16
802057ac:	2007883a 	mov	r3,r4
802057b0:	2805883a 	mov	r2,r5
802057b4:	e0fffe05 	stb	r3,-8(fp)
802057b8:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802057bc:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
802057c0:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
802057c4:	e0bffe03 	ldbu	r2,-8(fp)
802057c8:	10002426 	beq	r2,zero,8020585c <bFeebCh6SetBufferSize+0xc0>
802057cc:	e0bffe03 	ldbu	r2,-8(fp)
802057d0:	10800468 	cmpgeui	r2,r2,17
802057d4:	1000211e 	bne	r2,zero,8020585c <bFeebCh6SetBufferSize+0xc0>
		switch (ucBufferSide) {
802057d8:	e0bfff03 	ldbu	r2,-4(fp)
802057dc:	10000326 	beq	r2,zero,802057ec <bFeebCh6SetBufferSize+0x50>
802057e0:	10800060 	cmpeqi	r2,r2,1
802057e4:	10000e1e 	bne	r2,zero,80205820 <bFeebCh6SetBufferSize+0x84>
802057e8:	00001a06 	br	80205854 <bFeebCh6SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802057ec:	e0bffe03 	ldbu	r2,-8(fp)
802057f0:	10bfffc4 	addi	r2,r2,-1
802057f4:	108003cc 	andi	r2,r2,15
802057f8:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
802057fc:	e0bffd17 	ldw	r2,-12(fp)
80205800:	100d883a 	mov	r6,r2
80205804:	01400544 	movi	r5,21
80205808:	01200034 	movhi	r4,32768
8020580c:	21080004 	addi	r4,r4,8192
80205810:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205814:	00800044 	movi	r2,1
80205818:	e0bffc15 	stw	r2,-16(fp)
			break;
8020581c:	00000f06 	br	8020585c <bFeebCh6SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205820:	e0bffe03 	ldbu	r2,-8(fp)
80205824:	10bfffc4 	addi	r2,r2,-1
80205828:	108003cc 	andi	r2,r2,15
8020582c:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80205830:	e0bffd17 	ldw	r2,-12(fp)
80205834:	100d883a 	mov	r6,r2
80205838:	01400504 	movi	r5,20
8020583c:	01200034 	movhi	r4,32768
80205840:	21080004 	addi	r4,r4,8192
80205844:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205848:	00800044 	movi	r2,1
8020584c:	e0bffc15 	stw	r2,-16(fp)
			break;
80205850:	00000206 	br	8020585c <bFeebCh6SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
80205854:	e03ffc15 	stw	zero,-16(fp)
			break;
80205858:	0001883a 	nop
		}
	}

	return bStatus;
8020585c:	e0bffc17 	ldw	r2,-16(fp)
}
80205860:	e037883a 	mov	sp,fp
80205864:	dfc00117 	ldw	ra,4(sp)
80205868:	df000017 	ldw	fp,0(sp)
8020586c:	dec00204 	addi	sp,sp,8
80205870:	f800283a 	ret

80205874 <bFeebCh7SetBufferSize>:

bool bFeebCh7SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205874:	defffa04 	addi	sp,sp,-24
80205878:	dfc00515 	stw	ra,20(sp)
8020587c:	df000415 	stw	fp,16(sp)
80205880:	df000404 	addi	fp,sp,16
80205884:	2007883a 	mov	r3,r4
80205888:	2805883a 	mov	r2,r5
8020588c:	e0fffe05 	stb	r3,-8(fp)
80205890:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205894:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205898:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020589c:	e0bffe03 	ldbu	r2,-8(fp)
802058a0:	10002426 	beq	r2,zero,80205934 <bFeebCh7SetBufferSize+0xc0>
802058a4:	e0bffe03 	ldbu	r2,-8(fp)
802058a8:	10800468 	cmpgeui	r2,r2,17
802058ac:	1000211e 	bne	r2,zero,80205934 <bFeebCh7SetBufferSize+0xc0>
		switch (ucBufferSide) {
802058b0:	e0bfff03 	ldbu	r2,-4(fp)
802058b4:	10000326 	beq	r2,zero,802058c4 <bFeebCh7SetBufferSize+0x50>
802058b8:	10800060 	cmpeqi	r2,r2,1
802058bc:	10000e1e 	bne	r2,zero,802058f8 <bFeebCh7SetBufferSize+0x84>
802058c0:	00001a06 	br	8020592c <bFeebCh7SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802058c4:	e0bffe03 	ldbu	r2,-8(fp)
802058c8:	10bfffc4 	addi	r2,r2,-1
802058cc:	108003cc 	andi	r2,r2,15
802058d0:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
802058d4:	e0bffd17 	ldw	r2,-12(fp)
802058d8:	100d883a 	mov	r6,r2
802058dc:	01400544 	movi	r5,21
802058e0:	01200034 	movhi	r4,32768
802058e4:	21080004 	addi	r4,r4,8192
802058e8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802058ec:	00800044 	movi	r2,1
802058f0:	e0bffc15 	stw	r2,-16(fp)
			break;
802058f4:	00000f06 	br	80205934 <bFeebCh7SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802058f8:	e0bffe03 	ldbu	r2,-8(fp)
802058fc:	10bfffc4 	addi	r2,r2,-1
80205900:	108003cc 	andi	r2,r2,15
80205904:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80205908:	e0bffd17 	ldw	r2,-12(fp)
8020590c:	100d883a 	mov	r6,r2
80205910:	01400504 	movi	r5,20
80205914:	01200034 	movhi	r4,32768
80205918:	21080004 	addi	r4,r4,8192
8020591c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205920:	00800044 	movi	r2,1
80205924:	e0bffc15 	stw	r2,-16(fp)
			break;
80205928:	00000206 	br	80205934 <bFeebCh7SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020592c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205930:	0001883a 	nop
		}
	}

	return bStatus;
80205934:	e0bffc17 	ldw	r2,-16(fp)
}
80205938:	e037883a 	mov	sp,fp
8020593c:	dfc00117 	ldw	ra,4(sp)
80205940:	df000017 	ldw	fp,0(sp)
80205944:	dec00204 	addi	sp,sp,8
80205948:	f800283a 	ret

8020594c <bFeebCh8SetBufferSize>:

bool bFeebCh8SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020594c:	defffa04 	addi	sp,sp,-24
80205950:	dfc00515 	stw	ra,20(sp)
80205954:	df000415 	stw	fp,16(sp)
80205958:	df000404 	addi	fp,sp,16
8020595c:	2007883a 	mov	r3,r4
80205960:	2805883a 	mov	r2,r5
80205964:	e0fffe05 	stb	r3,-8(fp)
80205968:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020596c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205970:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205974:	e0bffe03 	ldbu	r2,-8(fp)
80205978:	10002426 	beq	r2,zero,80205a0c <bFeebCh8SetBufferSize+0xc0>
8020597c:	e0bffe03 	ldbu	r2,-8(fp)
80205980:	10800468 	cmpgeui	r2,r2,17
80205984:	1000211e 	bne	r2,zero,80205a0c <bFeebCh8SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205988:	e0bfff03 	ldbu	r2,-4(fp)
8020598c:	10000326 	beq	r2,zero,8020599c <bFeebCh8SetBufferSize+0x50>
80205990:	10800060 	cmpeqi	r2,r2,1
80205994:	10000e1e 	bne	r2,zero,802059d0 <bFeebCh8SetBufferSize+0x84>
80205998:	00001a06 	br	80205a04 <bFeebCh8SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020599c:	e0bffe03 	ldbu	r2,-8(fp)
802059a0:	10bfffc4 	addi	r2,r2,-1
802059a4:	108003cc 	andi	r2,r2,15
802059a8:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
802059ac:	e0bffd17 	ldw	r2,-12(fp)
802059b0:	100d883a 	mov	r6,r2
802059b4:	01400544 	movi	r5,21
802059b8:	01200034 	movhi	r4,32768
802059bc:	21080004 	addi	r4,r4,8192
802059c0:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802059c4:	00800044 	movi	r2,1
802059c8:	e0bffc15 	stw	r2,-16(fp)
			break;
802059cc:	00000f06 	br	80205a0c <bFeebCh8SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802059d0:	e0bffe03 	ldbu	r2,-8(fp)
802059d4:	10bfffc4 	addi	r2,r2,-1
802059d8:	108003cc 	andi	r2,r2,15
802059dc:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
802059e0:	e0bffd17 	ldw	r2,-12(fp)
802059e4:	100d883a 	mov	r6,r2
802059e8:	01400504 	movi	r5,20
802059ec:	01200034 	movhi	r4,32768
802059f0:	21080004 	addi	r4,r4,8192
802059f4:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802059f8:	00800044 	movi	r2,1
802059fc:	e0bffc15 	stw	r2,-16(fp)
			break;
80205a00:	00000206 	br	80205a0c <bFeebCh8SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
80205a04:	e03ffc15 	stw	zero,-16(fp)
			break;
80205a08:	0001883a 	nop
		}
	}

	return bStatus;
80205a0c:	e0bffc17 	ldw	r2,-16(fp)
}
80205a10:	e037883a 	mov	sp,fp
80205a14:	dfc00117 	ldw	ra,4(sp)
80205a18:	df000017 	ldw	fp,0(sp)
80205a1c:	dec00204 	addi	sp,sp,8
80205a20:	f800283a 	ret

80205a24 <vFeebInitIrq>:

bool vFeebInitIrq(alt_u8 ucCommCh) {
80205a24:	defffb04 	addi	sp,sp,-20
80205a28:	dfc00415 	stw	ra,16(sp)
80205a2c:	df000315 	stw	fp,12(sp)
80205a30:	df000304 	addi	fp,sp,12
80205a34:	2005883a 	mov	r2,r4
80205a38:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205a3c:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
80205a40:	e0bfff03 	ldbu	r2,-4(fp)
80205a44:	10c00228 	cmpgeui	r3,r2,8
80205a48:	18005e1e 	bne	r3,zero,80205bc4 <vFeebInitIrq+0x1a0>
80205a4c:	100690ba 	slli	r3,r2,2
80205a50:	00a00834 	movhi	r2,32800
80205a54:	10969904 	addi	r2,r2,23140
80205a58:	1885883a 	add	r2,r3,r2
80205a5c:	10800017 	ldw	r2,0(r2)
80205a60:	1000683a 	jmp	r2
80205a64:	80205a84 	addi	zero,r16,-32406
80205a68:	80205aac 	andhi	zero,r16,33130
80205a6c:	80205ad4 	ori	zero,r16,33131
80205a70:	80205afc 	xorhi	zero,r16,33131
80205a74:	80205b24 	muli	zero,r16,-32404
80205a78:	80205b4c 	andi	zero,r16,33133
80205a7c:	80205b74 	orhi	zero,r16,33133
80205a80:	80205b9c 	xori	zero,r16,33134
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80205a84:	d0a01d04 	addi	r2,gp,-32652
80205a88:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_BUFFERS_IRQ, pvHoldContext,
80205a8c:	01a00834 	movhi	r6,32800
80205a90:	318fb304 	addi	r6,r6,16076
80205a94:	e17ffe17 	ldw	r5,-8(fp)
80205a98:	01000044 	movi	r4,1
80205a9c:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh1HandleIrq);

		bStatus = TRUE;
80205aa0:	00800044 	movi	r2,1
80205aa4:	e0bffd15 	stw	r2,-12(fp)
		break;
80205aa8:	00004806 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
80205aac:	d0a01e04 	addi	r2,gp,-32648
80205ab0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_BUFFERS_IRQ, pvHoldContext,
80205ab4:	01a00834 	movhi	r6,32800
80205ab8:	31900804 	addi	r6,r6,16416
80205abc:	e17ffe17 	ldw	r5,-8(fp)
80205ac0:	0009883a 	mov	r4,zero
80205ac4:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh2HandleIrq);
		bStatus = TRUE;
80205ac8:	00800044 	movi	r2,1
80205acc:	e0bffd15 	stw	r2,-12(fp)
		break;
80205ad0:	00003e06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
80205ad4:	d0a01f04 	addi	r2,gp,-32644
80205ad8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_BUFFERS_IRQ, pvHoldContext,
80205adc:	01a00834 	movhi	r6,32800
80205ae0:	31905304 	addi	r6,r6,16716
80205ae4:	e17ffe17 	ldw	r5,-8(fp)
80205ae8:	01000084 	movi	r4,2
80205aec:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh3HandleIrq);
		bStatus = TRUE;
80205af0:	00800044 	movi	r2,1
80205af4:	e0bffd15 	stw	r2,-12(fp)
		break;
80205af8:	00003406 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80205afc:	d0a02004 	addi	r2,gp,-32640
80205b00:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_BUFFERS_IRQ, pvHoldContext,
80205b04:	01a00834 	movhi	r6,32800
80205b08:	31909e04 	addi	r6,r6,17016
80205b0c:	e17ffe17 	ldw	r5,-8(fp)
80205b10:	010000c4 	movi	r4,3
80205b14:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh4HandleIrq);
		bStatus = TRUE;
80205b18:	00800044 	movi	r2,1
80205b1c:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b20:	00002a06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
80205b24:	d0a02104 	addi	r2,gp,-32636
80205b28:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_BUFFERS_IRQ, pvHoldContext,
80205b2c:	01a00834 	movhi	r6,32800
80205b30:	3190e904 	addi	r6,r6,17316
80205b34:	e17ffe17 	ldw	r5,-8(fp)
80205b38:	01000444 	movi	r4,17
80205b3c:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh5HandleIrq);
		bStatus = TRUE;
80205b40:	00800044 	movi	r2,1
80205b44:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b48:	00002006 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80205b4c:	d0a02204 	addi	r2,gp,-32632
80205b50:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_BUFFERS_IRQ, pvHoldContext,
80205b54:	01a00834 	movhi	r6,32800
80205b58:	31913404 	addi	r6,r6,17616
80205b5c:	e17ffe17 	ldw	r5,-8(fp)
80205b60:	010004c4 	movi	r4,19
80205b64:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh6HandleIrq);
		bStatus = TRUE;
80205b68:	00800044 	movi	r2,1
80205b6c:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b70:	00001606 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
80205b74:	d0a02304 	addi	r2,gp,-32628
80205b78:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_BUFFERS_IRQ, pvHoldContext,
80205b7c:	01a00834 	movhi	r6,32800
80205b80:	31917f04 	addi	r6,r6,17916
80205b84:	e17ffe17 	ldw	r5,-8(fp)
80205b88:	013fffc4 	movi	r4,-1
80205b8c:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh7HandleIrq);
		bStatus = TRUE;
80205b90:	00800044 	movi	r2,1
80205b94:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b98:	00000c06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
80205b9c:	d0a02404 	addi	r2,gp,-32624
80205ba0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_BUFFERS_IRQ, pvHoldContext,
80205ba4:	01a00834 	movhi	r6,32800
80205ba8:	31918804 	addi	r6,r6,17952
80205bac:	e17ffe17 	ldw	r5,-8(fp)
80205bb0:	013fffc4 	movi	r4,-1
80205bb4:	021e9e40 	call	8021e9e4 <alt_irq_register>
				vFeebCh8HandleIrq);
		bStatus = TRUE;
80205bb8:	00800044 	movi	r2,1
80205bbc:	e0bffd15 	stw	r2,-12(fp)
		break;
80205bc0:	00000206 	br	80205bcc <vFeebInitIrq+0x1a8>
	default:
		bStatus = FALSE;
80205bc4:	e03ffd15 	stw	zero,-12(fp)
		break;
80205bc8:	0001883a 	nop
	}

	return bStatus;
80205bcc:	e0bffd17 	ldw	r2,-12(fp)
}
80205bd0:	e037883a 	mov	sp,fp
80205bd4:	dfc00117 	ldw	ra,4(sp)
80205bd8:	df000017 	ldw	fp,0(sp)
80205bdc:	dec00204 	addi	sp,sp,8
80205be0:	f800283a 	ret

80205be4 <bFeebSetIrqControl>:

bool bFeebSetIrqControl(TFeebChannel *pxFeebCh) {
80205be4:	defffb04 	addi	sp,sp,-20
80205be8:	dfc00415 	stw	ra,16(sp)
80205bec:	df000315 	stw	fp,12(sp)
80205bf0:	df000304 	addi	fp,sp,12
80205bf4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205bf8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205bfc:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205c00:	e0bfff17 	ldw	r2,-4(fp)
80205c04:	10002526 	beq	r2,zero,80205c9c <bFeebSetIrqControl+0xb8>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205c08:	e0bfff17 	ldw	r2,-4(fp)
80205c0c:	10800017 	ldw	r2,0(r2)
80205c10:	01400444 	movi	r5,17
80205c14:	1009883a 	mov	r4,r2
80205c18:	02077a80 	call	802077a8 <uliFeebReadReg>
80205c1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxFeebCh->xIrqControl.bLeftBufferEmptyEn) {
80205c20:	e0bfff17 	ldw	r2,-4(fp)
80205c24:	10800217 	ldw	r2,8(r2)
80205c28:	10000426 	beq	r2,zero,80205c3c <bFeebSetIrqControl+0x58>
			uliReg |= COMM_IRQ_LEFT_BUFF_EPY_EN_MSK;
80205c2c:	e0bffe17 	ldw	r2,-8(fp)
80205c30:	10808014 	ori	r2,r2,512
80205c34:	e0bffe15 	stw	r2,-8(fp)
80205c38:	00000406 	br	80205c4c <bFeebSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_LEFT_BUFF_EPY_EN_MSK);
80205c3c:	e0fffe17 	ldw	r3,-8(fp)
80205c40:	00bf7fc4 	movi	r2,-513
80205c44:	1884703a 	and	r2,r3,r2
80205c48:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxFeebCh->xIrqControl.bRightBufferEmptyEn) {
80205c4c:	e0bfff17 	ldw	r2,-4(fp)
80205c50:	10800317 	ldw	r2,12(r2)
80205c54:	10000426 	beq	r2,zero,80205c68 <bFeebSetIrqControl+0x84>
			uliReg |= COMM_IRQ_RIGH_BUFF_EPY_EN_MSK;
80205c58:	e0bffe17 	ldw	r2,-8(fp)
80205c5c:	10804014 	ori	r2,r2,256
80205c60:	e0bffe15 	stw	r2,-8(fp)
80205c64:	00000406 	br	80205c78 <bFeebSetIrqControl+0x94>
		} else {
			uliReg &= (~COMM_IRQ_RIGH_BUFF_EPY_EN_MSK);
80205c68:	e0fffe17 	ldw	r3,-8(fp)
80205c6c:	00bfbfc4 	movi	r2,-257
80205c70:	1884703a 	and	r2,r3,r2
80205c74:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_IRQ_CONTROL_REG_OFST,
80205c78:	e0bfff17 	ldw	r2,-4(fp)
80205c7c:	10800017 	ldw	r2,0(r2)
80205c80:	e0fffe17 	ldw	r3,-8(fp)
80205c84:	180d883a 	mov	r6,r3
80205c88:	01400444 	movi	r5,17
80205c8c:	1009883a 	mov	r4,r2
80205c90:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);
		bStatus = TRUE;
80205c94:	00800044 	movi	r2,1
80205c98:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205c9c:	e0bffd17 	ldw	r2,-12(fp)
}
80205ca0:	e037883a 	mov	sp,fp
80205ca4:	dfc00117 	ldw	ra,4(sp)
80205ca8:	df000017 	ldw	fp,0(sp)
80205cac:	dec00204 	addi	sp,sp,8
80205cb0:	f800283a 	ret

80205cb4 <bFeebGetIrqControl>:

bool bFeebGetIrqControl(TFeebChannel *pxFeebCh) {
80205cb4:	defffb04 	addi	sp,sp,-20
80205cb8:	dfc00415 	stw	ra,16(sp)
80205cbc:	df000315 	stw	fp,12(sp)
80205cc0:	df000304 	addi	fp,sp,12
80205cc4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205cc8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205ccc:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205cd0:	e0bfff17 	ldw	r2,-4(fp)
80205cd4:	10001a26 	beq	r2,zero,80205d40 <bFeebGetIrqControl+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205cd8:	e0bfff17 	ldw	r2,-4(fp)
80205cdc:	10800017 	ldw	r2,0(r2)
80205ce0:	01400444 	movi	r5,17
80205ce4:	1009883a 	mov	r4,r2
80205ce8:	02077a80 	call	802077a8 <uliFeebReadReg>
80205cec:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_LEFT_BUFF_EPY_EN_MSK) {
80205cf0:	e0bffe17 	ldw	r2,-8(fp)
80205cf4:	1080800c 	andi	r2,r2,512
80205cf8:	10000426 	beq	r2,zero,80205d0c <bFeebGetIrqControl+0x58>
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = TRUE;
80205cfc:	e0bfff17 	ldw	r2,-4(fp)
80205d00:	00c00044 	movi	r3,1
80205d04:	10c00215 	stw	r3,8(r2)
80205d08:	00000206 	br	80205d14 <bFeebGetIrqControl+0x60>
		} else {
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = FALSE;
80205d0c:	e0bfff17 	ldw	r2,-4(fp)
80205d10:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_IRQ_RIGH_BUFF_EPY_EN_MSK) {
80205d14:	e0bffe17 	ldw	r2,-8(fp)
80205d18:	1080400c 	andi	r2,r2,256
80205d1c:	10000426 	beq	r2,zero,80205d30 <bFeebGetIrqControl+0x7c>
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = TRUE;
80205d20:	e0bfff17 	ldw	r2,-4(fp)
80205d24:	00c00044 	movi	r3,1
80205d28:	10c00315 	stw	r3,12(r2)
80205d2c:	00000206 	br	80205d38 <bFeebGetIrqControl+0x84>
		} else {
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = FALSE;
80205d30:	e0bfff17 	ldw	r2,-4(fp)
80205d34:	10000315 	stw	zero,12(r2)
		}

		bStatus = TRUE;
80205d38:	00800044 	movi	r2,1
80205d3c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205d40:	e0bffd17 	ldw	r2,-12(fp)
}
80205d44:	e037883a 	mov	sp,fp
80205d48:	dfc00117 	ldw	ra,4(sp)
80205d4c:	df000017 	ldw	fp,0(sp)
80205d50:	dec00204 	addi	sp,sp,8
80205d54:	f800283a 	ret

80205d58 <bFeebGetIrqFlags>:

bool bFeebGetIrqFlags(TFeebChannel *pxFeebCh) {
80205d58:	defffb04 	addi	sp,sp,-20
80205d5c:	dfc00415 	stw	ra,16(sp)
80205d60:	df000315 	stw	fp,12(sp)
80205d64:	df000304 	addi	fp,sp,12
80205d68:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205d6c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205d70:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205d74:	e0bfff17 	ldw	r2,-4(fp)
80205d78:	10002c26 	beq	r2,zero,80205e2c <bFeebGetIrqFlags+0xd4>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205d7c:	e0bfff17 	ldw	r2,-4(fp)
80205d80:	10800017 	ldw	r2,0(r2)
80205d84:	01400484 	movi	r5,18
80205d88:	1009883a 	mov	r4,r2
80205d8c:	02077a80 	call	802077a8 <uliFeebReadReg>
80205d90:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80205d94:	e0bffe17 	ldw	r2,-8(fp)
80205d98:	1081000c 	andi	r2,r2,1024
80205d9c:	10000426 	beq	r2,zero,80205db0 <bFeebGetIrqFlags+0x58>
			pxFeebCh->xIrqFlag.bLeftBufferEmpty0Flag = TRUE;
80205da0:	e0bfff17 	ldw	r2,-4(fp)
80205da4:	00c00044 	movi	r3,1
80205da8:	10c00415 	stw	r3,16(r2)
80205dac:	00000206 	br	80205db8 <bFeebGetIrqFlags+0x60>
		} else {
			pxFeebCh->xIrqFlag.bLeftBufferEmpty0Flag = FALSE;
80205db0:	e0bfff17 	ldw	r2,-4(fp)
80205db4:	10000415 	stw	zero,16(r2)
		}

		if (uliReg & COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80205db8:	e0bffe17 	ldw	r2,-8(fp)
80205dbc:	1082000c 	andi	r2,r2,2048
80205dc0:	10000426 	beq	r2,zero,80205dd4 <bFeebGetIrqFlags+0x7c>
			pxFeebCh->xIrqFlag.bLeftBufferEmpty1Flag = TRUE;
80205dc4:	e0bfff17 	ldw	r2,-4(fp)
80205dc8:	00c00044 	movi	r3,1
80205dcc:	10c00515 	stw	r3,20(r2)
80205dd0:	00000206 	br	80205ddc <bFeebGetIrqFlags+0x84>
		} else {
			pxFeebCh->xIrqFlag.bLeftBufferEmpty1Flag = FALSE;
80205dd4:	e0bfff17 	ldw	r2,-4(fp)
80205dd8:	10000515 	stw	zero,20(r2)
		}

		if (uliReg & COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205ddc:	e0bffe17 	ldw	r2,-8(fp)
80205de0:	1080400c 	andi	r2,r2,256
80205de4:	10000426 	beq	r2,zero,80205df8 <bFeebGetIrqFlags+0xa0>
			pxFeebCh->xIrqFlag.bRightBufferEmpty0Flag = TRUE;
80205de8:	e0bfff17 	ldw	r2,-4(fp)
80205dec:	00c00044 	movi	r3,1
80205df0:	10c00615 	stw	r3,24(r2)
80205df4:	00000206 	br	80205e00 <bFeebGetIrqFlags+0xa8>
		} else {
			pxFeebCh->xIrqFlag.bRightBufferEmpty0Flag = FALSE;
80205df8:	e0bfff17 	ldw	r2,-4(fp)
80205dfc:	10000615 	stw	zero,24(r2)
		}

		if (uliReg & COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205e00:	e0bffe17 	ldw	r2,-8(fp)
80205e04:	1080800c 	andi	r2,r2,512
80205e08:	10000426 	beq	r2,zero,80205e1c <bFeebGetIrqFlags+0xc4>
			pxFeebCh->xIrqFlag.bRightBufferEmpty1Flag = TRUE;
80205e0c:	e0bfff17 	ldw	r2,-4(fp)
80205e10:	00c00044 	movi	r3,1
80205e14:	10c00715 	stw	r3,28(r2)
80205e18:	00000206 	br	80205e24 <bFeebGetIrqFlags+0xcc>
		} else {
			pxFeebCh->xIrqFlag.bRightBufferEmpty1Flag = FALSE;
80205e1c:	e0bfff17 	ldw	r2,-4(fp)
80205e20:	10000715 	stw	zero,28(r2)
		}

		bStatus = TRUE;
80205e24:	00800044 	movi	r2,1
80205e28:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205e2c:	e0bffd17 	ldw	r2,-12(fp)
}
80205e30:	e037883a 	mov	sp,fp
80205e34:	dfc00117 	ldw	ra,4(sp)
80205e38:	df000017 	ldw	fp,0(sp)
80205e3c:	dec00204 	addi	sp,sp,8
80205e40:	f800283a 	ret

80205e44 <bFeebGetBuffersStatus>:

bool bFeebGetBuffersStatus(TFeebChannel *pxFeebCh) {
80205e44:	defffb04 	addi	sp,sp,-20
80205e48:	dfc00415 	stw	ra,16(sp)
80205e4c:	df000315 	stw	fp,12(sp)
80205e50:	df000304 	addi	fp,sp,12
80205e54:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205e58:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205e5c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205e60:	e0bfff17 	ldw	r2,-4(fp)
80205e64:	10004426 	beq	r2,zero,80205f78 <bFeebGetBuffersStatus+0x134>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205e68:	e0bfff17 	ldw	r2,-4(fp)
80205e6c:	10800017 	ldw	r2,0(r2)
80205e70:	014000c4 	movi	r5,3
80205e74:	1009883a 	mov	r4,r2
80205e78:	02077a80 	call	802077a8 <uliFeebReadReg>
80205e7c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_LEFT_BUFF_EMPTY_MSK) {
80205e80:	e0bffe17 	ldw	r2,-8(fp)
80205e84:	1080008c 	andi	r2,r2,2
80205e88:	10000426 	beq	r2,zero,80205e9c <bFeebGetBuffersStatus+0x58>
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = TRUE;
80205e8c:	e0bfff17 	ldw	r2,-4(fp)
80205e90:	00c00044 	movi	r3,1
80205e94:	10c00815 	stw	r3,32(r2)
80205e98:	00000206 	br	80205ea4 <bFeebGetBuffersStatus+0x60>
		} else {
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = FALSE;
80205e9c:	e0bfff17 	ldw	r2,-4(fp)
80205ea0:	10000815 	stw	zero,32(r2)
		}
		if (uliReg & COMM_WIND_RIGH_BUFF_EMPTY_MSK) {
80205ea4:	e0bffe17 	ldw	r2,-8(fp)
80205ea8:	1080004c 	andi	r2,r2,1
80205eac:	10000426 	beq	r2,zero,80205ec0 <bFeebGetBuffersStatus+0x7c>
			pxFeebCh->xBufferStatus.bRightBufferEmpty = TRUE;
80205eb0:	e0bfff17 	ldw	r2,-4(fp)
80205eb4:	00c00044 	movi	r3,1
80205eb8:	10c00915 	stw	r3,36(r2)
80205ebc:	00000206 	br	80205ec8 <bFeebGetBuffersStatus+0x84>
		} else {
			pxFeebCh->xBufferStatus.bRightBufferEmpty = FALSE;
80205ec0:	e0bfff17 	ldw	r2,-4(fp)
80205ec4:	10000915 	stw	zero,36(r2)
		}

		if (uliReg & COMM_WIND_RIGH_FEE_BUSY_MSK) {
80205ec8:	e0bffe17 	ldw	r2,-8(fp)
80205ecc:	1080400c 	andi	r2,r2,256
80205ed0:	10000426 	beq	r2,zero,80205ee4 <bFeebGetBuffersStatus+0xa0>
			pxFeebCh->xBufferStatus.bRightFeeBusy = TRUE;
80205ed4:	e0bfff17 	ldw	r2,-4(fp)
80205ed8:	00c00044 	movi	r3,1
80205edc:	10c00b15 	stw	r3,44(r2)
80205ee0:	00000206 	br	80205eec <bFeebGetBuffersStatus+0xa8>
		} else {
			pxFeebCh->xBufferStatus.bRightFeeBusy = FALSE;
80205ee4:	e0bfff17 	ldw	r2,-4(fp)
80205ee8:	10000b15 	stw	zero,44(r2)
		}
		if (uliReg & COMM_WIND_LEFT_FEE_BUSY_MSK) {
80205eec:	e0bffe17 	ldw	r2,-8(fp)
80205ef0:	1080800c 	andi	r2,r2,512
80205ef4:	10000426 	beq	r2,zero,80205f08 <bFeebGetBuffersStatus+0xc4>
			pxFeebCh->xBufferStatus.bLeftFeeBusy = TRUE;
80205ef8:	e0bfff17 	ldw	r2,-4(fp)
80205efc:	00c00044 	movi	r3,1
80205f00:	10c00a15 	stw	r3,40(r2)
80205f04:	00000206 	br	80205f10 <bFeebGetBuffersStatus+0xcc>
		} else {
			pxFeebCh->xBufferStatus.bLeftFeeBusy = FALSE;
80205f08:	e0bfff17 	ldw	r2,-4(fp)
80205f0c:	10000a15 	stw	zero,40(r2)
		}

		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205f10:	e0bfff17 	ldw	r2,-4(fp)
80205f14:	10800017 	ldw	r2,0(r2)
80205f18:	01400504 	movi	r5,20
80205f1c:	1009883a 	mov	r4,r2
80205f20:	02077a80 	call	802077a8 <uliFeebReadReg>
80205f24:	e0bffe15 	stw	r2,-8(fp)
		COMM_RIGT_FEEBUFF_SIZE_REG_OFST);
		pxFeebCh->xBufferStatus.ucRightBufferSize = (alt_u8) (uliReg
80205f28:	e0bffe17 	ldw	r2,-8(fp)
80205f2c:	108003cc 	andi	r2,r2,15
80205f30:	10800044 	addi	r2,r2,1
80205f34:	1007883a 	mov	r3,r2
80205f38:	e0bfff17 	ldw	r2,-4(fp)
80205f3c:	10c00c45 	stb	r3,49(r2)
				& COMM_RIGT_FEEBUFF_SIZE_MSK) + 1;

		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205f40:	e0bfff17 	ldw	r2,-4(fp)
80205f44:	10800017 	ldw	r2,0(r2)
80205f48:	01400544 	movi	r5,21
80205f4c:	1009883a 	mov	r4,r2
80205f50:	02077a80 	call	802077a8 <uliFeebReadReg>
80205f54:	e0bffe15 	stw	r2,-8(fp)
		COMM_LEFT_FEEBUFF_SIZE_REG_OFST);
		pxFeebCh->xBufferStatus.ucRightBufferSize = (alt_u8) (uliReg
80205f58:	e0bffe17 	ldw	r2,-8(fp)
80205f5c:	108003cc 	andi	r2,r2,15
80205f60:	10800044 	addi	r2,r2,1
80205f64:	1007883a 	mov	r3,r2
80205f68:	e0bfff17 	ldw	r2,-4(fp)
80205f6c:	10c00c45 	stb	r3,49(r2)
				& COMM_LEFT_FEEBUFF_SIZE_MSK) + 1;

		bStatus = TRUE;
80205f70:	00800044 	movi	r2,1
80205f74:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205f78:	e0bffd17 	ldw	r2,-12(fp)
}
80205f7c:	e037883a 	mov	sp,fp
80205f80:	dfc00117 	ldw	ra,4(sp)
80205f84:	df000017 	ldw	fp,0(sp)
80205f88:	dec00204 	addi	sp,sp,8
80205f8c:	f800283a 	ret

80205f90 <bFeebGetLeftBufferEmpty>:

bool bFeebGetLeftBufferEmpty(TFeebChannel *pxFeebCh) {
80205f90:	defffb04 	addi	sp,sp,-20
80205f94:	dfc00415 	stw	ra,16(sp)
80205f98:	df000315 	stw	fp,12(sp)
80205f9c:	df000304 	addi	fp,sp,12
80205fa0:	e13fff15 	stw	r4,-4(fp)
	bool bFlag = FALSE;
80205fa4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205fa8:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205fac:	e0bfff17 	ldw	r2,-4(fp)
80205fb0:	10000d26 	beq	r2,zero,80205fe8 <bFeebGetLeftBufferEmpty+0x58>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205fb4:	e0bfff17 	ldw	r2,-4(fp)
80205fb8:	10800017 	ldw	r2,0(r2)
80205fbc:	014000c4 	movi	r5,3
80205fc0:	1009883a 	mov	r4,r2
80205fc4:	02077a80 	call	802077a8 <uliFeebReadReg>
80205fc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_LEFT_BUFF_EMPTY_MSK) {
80205fcc:	e0bffe17 	ldw	r2,-8(fp)
80205fd0:	1080008c 	andi	r2,r2,2
80205fd4:	10000326 	beq	r2,zero,80205fe4 <bFeebGetLeftBufferEmpty+0x54>
			bFlag = TRUE;
80205fd8:	00800044 	movi	r2,1
80205fdc:	e0bffd15 	stw	r2,-12(fp)
80205fe0:	00000106 	br	80205fe8 <bFeebGetLeftBufferEmpty+0x58>
		} else {
			bFlag = FALSE;
80205fe4:	e03ffd15 	stw	zero,-12(fp)
		}

	}

	return bFlag;
80205fe8:	e0bffd17 	ldw	r2,-12(fp)
}
80205fec:	e037883a 	mov	sp,fp
80205ff0:	dfc00117 	ldw	ra,4(sp)
80205ff4:	df000017 	ldw	fp,0(sp)
80205ff8:	dec00204 	addi	sp,sp,8
80205ffc:	f800283a 	ret

80206000 <bFeebGetRightBufferEmpty>:

bool bFeebGetRightBufferEmpty(TFeebChannel *pxFeebCh) {
80206000:	defffb04 	addi	sp,sp,-20
80206004:	dfc00415 	stw	ra,16(sp)
80206008:	df000315 	stw	fp,12(sp)
8020600c:	df000304 	addi	fp,sp,12
80206010:	e13fff15 	stw	r4,-4(fp)
	bool bFlag = FALSE;
80206014:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80206018:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
8020601c:	e0bfff17 	ldw	r2,-4(fp)
80206020:	10000d26 	beq	r2,zero,80206058 <bFeebGetRightBufferEmpty+0x58>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80206024:	e0bfff17 	ldw	r2,-4(fp)
80206028:	10800017 	ldw	r2,0(r2)
8020602c:	014000c4 	movi	r5,3
80206030:	1009883a 	mov	r4,r2
80206034:	02077a80 	call	802077a8 <uliFeebReadReg>
80206038:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_RIGH_BUFF_EMPTY_MSK) {
8020603c:	e0bffe17 	ldw	r2,-8(fp)
80206040:	1080004c 	andi	r2,r2,1
80206044:	10000326 	beq	r2,zero,80206054 <bFeebGetRightBufferEmpty+0x54>
			bFlag = TRUE;
80206048:	00800044 	movi	r2,1
8020604c:	e0bffd15 	stw	r2,-12(fp)
80206050:	00000106 	br	80206058 <bFeebGetRightBufferEmpty+0x58>
		} else {
			bFlag = FALSE;
80206054:	e03ffd15 	stw	zero,-12(fp)
		}

	}

	return bFlag;
80206058:	e0bffd17 	ldw	r2,-12(fp)
}
8020605c:	e037883a 	mov	sp,fp
80206060:	dfc00117 	ldw	ra,4(sp)
80206064:	df000017 	ldw	fp,0(sp)
80206068:	dec00204 	addi	sp,sp,8
8020606c:	f800283a 	ret

80206070 <bFeebGetCh1LeftBufferEmpty>:

bool bFeebGetCh1LeftBufferEmpty(void) {
80206070:	defff804 	addi	sp,sp,-32
80206074:	dfc00715 	stw	ra,28(sp)
80206078:	df000615 	stw	fp,24(sp)
8020607c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206080:	e03ffa15 	stw	zero,-24(fp)
80206084:	00a00034 	movhi	r2,32768
80206088:	10880004 	addi	r2,r2,8192
8020608c:	e0bffb15 	stw	r2,-20(fp)
80206090:	008000c4 	movi	r2,3
80206094:	e0bffc15 	stw	r2,-16(fp)
80206098:	00800084 	movi	r2,2
8020609c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802060a0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802060a4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802060a8:	e0bffb17 	ldw	r2,-20(fp)
802060ac:	e17ffc17 	ldw	r5,-16(fp)
802060b0:	1009883a 	mov	r4,r2
802060b4:	02077a80 	call	802077a8 <uliFeebReadReg>
802060b8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802060bc:	e0ffff17 	ldw	r3,-4(fp)
802060c0:	e0bffd17 	ldw	r2,-12(fp)
802060c4:	1884703a 	and	r2,r3,r2
802060c8:	10000326 	beq	r2,zero,802060d8 <bFeebGetCh1LeftBufferEmpty+0x68>
		bFlag = TRUE;
802060cc:	00800044 	movi	r2,1
802060d0:	e0bffe15 	stw	r2,-8(fp)
802060d4:	00000106 	br	802060dc <bFeebGetCh1LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802060d8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802060dc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
802060e0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802060e4:	e0bffa17 	ldw	r2,-24(fp)
}
802060e8:	e037883a 	mov	sp,fp
802060ec:	dfc00117 	ldw	ra,4(sp)
802060f0:	df000017 	ldw	fp,0(sp)
802060f4:	dec00204 	addi	sp,sp,8
802060f8:	f800283a 	ret

802060fc <bFeebGetCh1RightBufferEmpty>:

bool bFeebGetCh1RightBufferEmpty(void) {
802060fc:	defff804 	addi	sp,sp,-32
80206100:	dfc00715 	stw	ra,28(sp)
80206104:	df000615 	stw	fp,24(sp)
80206108:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020610c:	e03ffa15 	stw	zero,-24(fp)
80206110:	00a00034 	movhi	r2,32768
80206114:	10880004 	addi	r2,r2,8192
80206118:	e0bffb15 	stw	r2,-20(fp)
8020611c:	008000c4 	movi	r2,3
80206120:	e0bffc15 	stw	r2,-16(fp)
80206124:	00800044 	movi	r2,1
80206128:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020612c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206130:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206134:	e0bffb17 	ldw	r2,-20(fp)
80206138:	e17ffc17 	ldw	r5,-16(fp)
8020613c:	1009883a 	mov	r4,r2
80206140:	02077a80 	call	802077a8 <uliFeebReadReg>
80206144:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206148:	e0ffff17 	ldw	r3,-4(fp)
8020614c:	e0bffd17 	ldw	r2,-12(fp)
80206150:	1884703a 	and	r2,r3,r2
80206154:	10000326 	beq	r2,zero,80206164 <bFeebGetCh1RightBufferEmpty+0x68>
		bFlag = TRUE;
80206158:	00800044 	movi	r2,1
8020615c:	e0bffe15 	stw	r2,-8(fp)
80206160:	00000106 	br	80206168 <bFeebGetCh1RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206164:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206168:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
8020616c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206170:	e0bffa17 	ldw	r2,-24(fp)
}
80206174:	e037883a 	mov	sp,fp
80206178:	dfc00117 	ldw	ra,4(sp)
8020617c:	df000017 	ldw	fp,0(sp)
80206180:	dec00204 	addi	sp,sp,8
80206184:	f800283a 	ret

80206188 <bFeebGetCh2LeftBufferEmpty>:

bool bFeebGetCh2LeftBufferEmpty(void) {
80206188:	defff804 	addi	sp,sp,-32
8020618c:	dfc00715 	stw	ra,28(sp)
80206190:	df000615 	stw	fp,24(sp)
80206194:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206198:	e03ffa15 	stw	zero,-24(fp)
8020619c:	00a00034 	movhi	r2,32768
802061a0:	10880004 	addi	r2,r2,8192
802061a4:	e0bffb15 	stw	r2,-20(fp)
802061a8:	008000c4 	movi	r2,3
802061ac:	e0bffc15 	stw	r2,-16(fp)
802061b0:	00800084 	movi	r2,2
802061b4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802061b8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802061bc:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802061c0:	e0bffb17 	ldw	r2,-20(fp)
802061c4:	e17ffc17 	ldw	r5,-16(fp)
802061c8:	1009883a 	mov	r4,r2
802061cc:	02077a80 	call	802077a8 <uliFeebReadReg>
802061d0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802061d4:	e0ffff17 	ldw	r3,-4(fp)
802061d8:	e0bffd17 	ldw	r2,-12(fp)
802061dc:	1884703a 	and	r2,r3,r2
802061e0:	10000326 	beq	r2,zero,802061f0 <bFeebGetCh2LeftBufferEmpty+0x68>
		bFlag = TRUE;
802061e4:	00800044 	movi	r2,1
802061e8:	e0bffe15 	stw	r2,-8(fp)
802061ec:	00000106 	br	802061f4 <bFeebGetCh2LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802061f0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802061f4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
802061f8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802061fc:	e0bffa17 	ldw	r2,-24(fp)
}
80206200:	e037883a 	mov	sp,fp
80206204:	dfc00117 	ldw	ra,4(sp)
80206208:	df000017 	ldw	fp,0(sp)
8020620c:	dec00204 	addi	sp,sp,8
80206210:	f800283a 	ret

80206214 <bFeebGetCh2RightBufferEmpty>:

bool bFeebGetCh2RightBufferEmpty(void) {
80206214:	defff804 	addi	sp,sp,-32
80206218:	dfc00715 	stw	ra,28(sp)
8020621c:	df000615 	stw	fp,24(sp)
80206220:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206224:	e03ffa15 	stw	zero,-24(fp)
80206228:	00a00034 	movhi	r2,32768
8020622c:	10880004 	addi	r2,r2,8192
80206230:	e0bffb15 	stw	r2,-20(fp)
80206234:	008000c4 	movi	r2,3
80206238:	e0bffc15 	stw	r2,-16(fp)
8020623c:	00800044 	movi	r2,1
80206240:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206244:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206248:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020624c:	e0bffb17 	ldw	r2,-20(fp)
80206250:	e17ffc17 	ldw	r5,-16(fp)
80206254:	1009883a 	mov	r4,r2
80206258:	02077a80 	call	802077a8 <uliFeebReadReg>
8020625c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206260:	e0ffff17 	ldw	r3,-4(fp)
80206264:	e0bffd17 	ldw	r2,-12(fp)
80206268:	1884703a 	and	r2,r3,r2
8020626c:	10000326 	beq	r2,zero,8020627c <bFeebGetCh2RightBufferEmpty+0x68>
		bFlag = TRUE;
80206270:	00800044 	movi	r2,1
80206274:	e0bffe15 	stw	r2,-8(fp)
80206278:	00000106 	br	80206280 <bFeebGetCh2RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
8020627c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206280:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
80206284:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206288:	e0bffa17 	ldw	r2,-24(fp)
}
8020628c:	e037883a 	mov	sp,fp
80206290:	dfc00117 	ldw	ra,4(sp)
80206294:	df000017 	ldw	fp,0(sp)
80206298:	dec00204 	addi	sp,sp,8
8020629c:	f800283a 	ret

802062a0 <bFeebGetCh3LeftBufferEmpty>:

bool bFeebGetCh3LeftBufferEmpty(void) {
802062a0:	defff804 	addi	sp,sp,-32
802062a4:	dfc00715 	stw	ra,28(sp)
802062a8:	df000615 	stw	fp,24(sp)
802062ac:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802062b0:	e03ffa15 	stw	zero,-24(fp)
802062b4:	00a00034 	movhi	r2,32768
802062b8:	10880004 	addi	r2,r2,8192
802062bc:	e0bffb15 	stw	r2,-20(fp)
802062c0:	008000c4 	movi	r2,3
802062c4:	e0bffc15 	stw	r2,-16(fp)
802062c8:	00800084 	movi	r2,2
802062cc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802062d0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802062d4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802062d8:	e0bffb17 	ldw	r2,-20(fp)
802062dc:	e17ffc17 	ldw	r5,-16(fp)
802062e0:	1009883a 	mov	r4,r2
802062e4:	02077a80 	call	802077a8 <uliFeebReadReg>
802062e8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802062ec:	e0ffff17 	ldw	r3,-4(fp)
802062f0:	e0bffd17 	ldw	r2,-12(fp)
802062f4:	1884703a 	and	r2,r3,r2
802062f8:	10000326 	beq	r2,zero,80206308 <bFeebGetCh3LeftBufferEmpty+0x68>
		bFlag = TRUE;
802062fc:	00800044 	movi	r2,1
80206300:	e0bffe15 	stw	r2,-8(fp)
80206304:	00000106 	br	8020630c <bFeebGetCh3LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206308:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020630c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206310:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206314:	e0bffa17 	ldw	r2,-24(fp)
}
80206318:	e037883a 	mov	sp,fp
8020631c:	dfc00117 	ldw	ra,4(sp)
80206320:	df000017 	ldw	fp,0(sp)
80206324:	dec00204 	addi	sp,sp,8
80206328:	f800283a 	ret

8020632c <bFeebGetCh3RightBufferEmpty>:

bool bFeebGetCh3RightBufferEmpty(void) {
8020632c:	defff804 	addi	sp,sp,-32
80206330:	dfc00715 	stw	ra,28(sp)
80206334:	df000615 	stw	fp,24(sp)
80206338:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020633c:	e03ffa15 	stw	zero,-24(fp)
80206340:	00a00034 	movhi	r2,32768
80206344:	10880004 	addi	r2,r2,8192
80206348:	e0bffb15 	stw	r2,-20(fp)
8020634c:	008000c4 	movi	r2,3
80206350:	e0bffc15 	stw	r2,-16(fp)
80206354:	00800044 	movi	r2,1
80206358:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020635c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206360:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206364:	e0bffb17 	ldw	r2,-20(fp)
80206368:	e17ffc17 	ldw	r5,-16(fp)
8020636c:	1009883a 	mov	r4,r2
80206370:	02077a80 	call	802077a8 <uliFeebReadReg>
80206374:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206378:	e0ffff17 	ldw	r3,-4(fp)
8020637c:	e0bffd17 	ldw	r2,-12(fp)
80206380:	1884703a 	and	r2,r3,r2
80206384:	10000326 	beq	r2,zero,80206394 <bFeebGetCh3RightBufferEmpty+0x68>
		bFlag = TRUE;
80206388:	00800044 	movi	r2,1
8020638c:	e0bffe15 	stw	r2,-8(fp)
80206390:	00000106 	br	80206398 <bFeebGetCh3RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206394:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206398:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
8020639c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802063a0:	e0bffa17 	ldw	r2,-24(fp)
}
802063a4:	e037883a 	mov	sp,fp
802063a8:	dfc00117 	ldw	ra,4(sp)
802063ac:	df000017 	ldw	fp,0(sp)
802063b0:	dec00204 	addi	sp,sp,8
802063b4:	f800283a 	ret

802063b8 <bFeebGetCh4LeftBufferEmpty>:

bool bFeebGetCh4LeftBufferEmpty(void) {
802063b8:	defff804 	addi	sp,sp,-32
802063bc:	dfc00715 	stw	ra,28(sp)
802063c0:	df000615 	stw	fp,24(sp)
802063c4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802063c8:	e03ffa15 	stw	zero,-24(fp)
802063cc:	00a00034 	movhi	r2,32768
802063d0:	10880004 	addi	r2,r2,8192
802063d4:	e0bffb15 	stw	r2,-20(fp)
802063d8:	008000c4 	movi	r2,3
802063dc:	e0bffc15 	stw	r2,-16(fp)
802063e0:	00800084 	movi	r2,2
802063e4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802063e8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802063ec:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802063f0:	e0bffb17 	ldw	r2,-20(fp)
802063f4:	e17ffc17 	ldw	r5,-16(fp)
802063f8:	1009883a 	mov	r4,r2
802063fc:	02077a80 	call	802077a8 <uliFeebReadReg>
80206400:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206404:	e0ffff17 	ldw	r3,-4(fp)
80206408:	e0bffd17 	ldw	r2,-12(fp)
8020640c:	1884703a 	and	r2,r3,r2
80206410:	10000326 	beq	r2,zero,80206420 <bFeebGetCh4LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206414:	00800044 	movi	r2,1
80206418:	e0bffe15 	stw	r2,-8(fp)
8020641c:	00000106 	br	80206424 <bFeebGetCh4LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206420:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206424:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206428:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020642c:	e0bffa17 	ldw	r2,-24(fp)
}
80206430:	e037883a 	mov	sp,fp
80206434:	dfc00117 	ldw	ra,4(sp)
80206438:	df000017 	ldw	fp,0(sp)
8020643c:	dec00204 	addi	sp,sp,8
80206440:	f800283a 	ret

80206444 <bFeebGetCh4RightBufferEmpty>:

bool bFeebGetCh4RightBufferEmpty(void) {
80206444:	defff804 	addi	sp,sp,-32
80206448:	dfc00715 	stw	ra,28(sp)
8020644c:	df000615 	stw	fp,24(sp)
80206450:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206454:	e03ffa15 	stw	zero,-24(fp)
80206458:	00a00034 	movhi	r2,32768
8020645c:	10880004 	addi	r2,r2,8192
80206460:	e0bffb15 	stw	r2,-20(fp)
80206464:	008000c4 	movi	r2,3
80206468:	e0bffc15 	stw	r2,-16(fp)
8020646c:	00800044 	movi	r2,1
80206470:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206474:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206478:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020647c:	e0bffb17 	ldw	r2,-20(fp)
80206480:	e17ffc17 	ldw	r5,-16(fp)
80206484:	1009883a 	mov	r4,r2
80206488:	02077a80 	call	802077a8 <uliFeebReadReg>
8020648c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206490:	e0ffff17 	ldw	r3,-4(fp)
80206494:	e0bffd17 	ldw	r2,-12(fp)
80206498:	1884703a 	and	r2,r3,r2
8020649c:	10000326 	beq	r2,zero,802064ac <bFeebGetCh4RightBufferEmpty+0x68>
		bFlag = TRUE;
802064a0:	00800044 	movi	r2,1
802064a4:	e0bffe15 	stw	r2,-8(fp)
802064a8:	00000106 	br	802064b0 <bFeebGetCh4RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802064ac:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802064b0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802064b4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802064b8:	e0bffa17 	ldw	r2,-24(fp)
}
802064bc:	e037883a 	mov	sp,fp
802064c0:	dfc00117 	ldw	ra,4(sp)
802064c4:	df000017 	ldw	fp,0(sp)
802064c8:	dec00204 	addi	sp,sp,8
802064cc:	f800283a 	ret

802064d0 <bFeebGetCh5LeftBufferEmpty>:

bool bFeebGetCh5LeftBufferEmpty(void) {
802064d0:	defff804 	addi	sp,sp,-32
802064d4:	dfc00715 	stw	ra,28(sp)
802064d8:	df000615 	stw	fp,24(sp)
802064dc:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802064e0:	e03ffa15 	stw	zero,-24(fp)
802064e4:	00a00034 	movhi	r2,32768
802064e8:	10880004 	addi	r2,r2,8192
802064ec:	e0bffb15 	stw	r2,-20(fp)
802064f0:	008000c4 	movi	r2,3
802064f4:	e0bffc15 	stw	r2,-16(fp)
802064f8:	00800084 	movi	r2,2
802064fc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206500:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206504:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206508:	e0bffb17 	ldw	r2,-20(fp)
8020650c:	e17ffc17 	ldw	r5,-16(fp)
80206510:	1009883a 	mov	r4,r2
80206514:	02077a80 	call	802077a8 <uliFeebReadReg>
80206518:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020651c:	e0ffff17 	ldw	r3,-4(fp)
80206520:	e0bffd17 	ldw	r2,-12(fp)
80206524:	1884703a 	and	r2,r3,r2
80206528:	10000326 	beq	r2,zero,80206538 <bFeebGetCh5LeftBufferEmpty+0x68>
		bFlag = TRUE;
8020652c:	00800044 	movi	r2,1
80206530:	e0bffe15 	stw	r2,-8(fp)
80206534:	00000106 	br	8020653c <bFeebGetCh5LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206538:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020653c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206540:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206544:	e0bffa17 	ldw	r2,-24(fp)
}
80206548:	e037883a 	mov	sp,fp
8020654c:	dfc00117 	ldw	ra,4(sp)
80206550:	df000017 	ldw	fp,0(sp)
80206554:	dec00204 	addi	sp,sp,8
80206558:	f800283a 	ret

8020655c <bFeebGetCh5RightBufferEmpty>:

bool bFeebGetCh5RightBufferEmpty(void) {
8020655c:	defff804 	addi	sp,sp,-32
80206560:	dfc00715 	stw	ra,28(sp)
80206564:	df000615 	stw	fp,24(sp)
80206568:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020656c:	e03ffa15 	stw	zero,-24(fp)
80206570:	00a00034 	movhi	r2,32768
80206574:	10880004 	addi	r2,r2,8192
80206578:	e0bffb15 	stw	r2,-20(fp)
8020657c:	008000c4 	movi	r2,3
80206580:	e0bffc15 	stw	r2,-16(fp)
80206584:	00800044 	movi	r2,1
80206588:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020658c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206590:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206594:	e0bffb17 	ldw	r2,-20(fp)
80206598:	e17ffc17 	ldw	r5,-16(fp)
8020659c:	1009883a 	mov	r4,r2
802065a0:	02077a80 	call	802077a8 <uliFeebReadReg>
802065a4:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802065a8:	e0ffff17 	ldw	r3,-4(fp)
802065ac:	e0bffd17 	ldw	r2,-12(fp)
802065b0:	1884703a 	and	r2,r3,r2
802065b4:	10000326 	beq	r2,zero,802065c4 <bFeebGetCh5RightBufferEmpty+0x68>
		bFlag = TRUE;
802065b8:	00800044 	movi	r2,1
802065bc:	e0bffe15 	stw	r2,-8(fp)
802065c0:	00000106 	br	802065c8 <bFeebGetCh5RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802065c4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802065c8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802065cc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802065d0:	e0bffa17 	ldw	r2,-24(fp)
}
802065d4:	e037883a 	mov	sp,fp
802065d8:	dfc00117 	ldw	ra,4(sp)
802065dc:	df000017 	ldw	fp,0(sp)
802065e0:	dec00204 	addi	sp,sp,8
802065e4:	f800283a 	ret

802065e8 <bFeebGetCh6LeftBufferEmpty>:

bool bFeebGetCh6LeftBufferEmpty(void) {
802065e8:	defff804 	addi	sp,sp,-32
802065ec:	dfc00715 	stw	ra,28(sp)
802065f0:	df000615 	stw	fp,24(sp)
802065f4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802065f8:	e03ffa15 	stw	zero,-24(fp)
802065fc:	00a00034 	movhi	r2,32768
80206600:	10880004 	addi	r2,r2,8192
80206604:	e0bffb15 	stw	r2,-20(fp)
80206608:	008000c4 	movi	r2,3
8020660c:	e0bffc15 	stw	r2,-16(fp)
80206610:	00800084 	movi	r2,2
80206614:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206618:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020661c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206620:	e0bffb17 	ldw	r2,-20(fp)
80206624:	e17ffc17 	ldw	r5,-16(fp)
80206628:	1009883a 	mov	r4,r2
8020662c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206630:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206634:	e0ffff17 	ldw	r3,-4(fp)
80206638:	e0bffd17 	ldw	r2,-12(fp)
8020663c:	1884703a 	and	r2,r3,r2
80206640:	10000326 	beq	r2,zero,80206650 <bFeebGetCh6LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206644:	00800044 	movi	r2,1
80206648:	e0bffe15 	stw	r2,-8(fp)
8020664c:	00000106 	br	80206654 <bFeebGetCh6LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206650:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206654:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206658:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020665c:	e0bffa17 	ldw	r2,-24(fp)
}
80206660:	e037883a 	mov	sp,fp
80206664:	dfc00117 	ldw	ra,4(sp)
80206668:	df000017 	ldw	fp,0(sp)
8020666c:	dec00204 	addi	sp,sp,8
80206670:	f800283a 	ret

80206674 <bFeebGetCh6RightBufferEmpty>:

bool bFeebGetCh6RightBufferEmpty(void) {
80206674:	defff804 	addi	sp,sp,-32
80206678:	dfc00715 	stw	ra,28(sp)
8020667c:	df000615 	stw	fp,24(sp)
80206680:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206684:	e03ffa15 	stw	zero,-24(fp)
80206688:	00a00034 	movhi	r2,32768
8020668c:	10880004 	addi	r2,r2,8192
80206690:	e0bffb15 	stw	r2,-20(fp)
80206694:	008000c4 	movi	r2,3
80206698:	e0bffc15 	stw	r2,-16(fp)
8020669c:	00800044 	movi	r2,1
802066a0:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802066a4:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802066a8:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802066ac:	e0bffb17 	ldw	r2,-20(fp)
802066b0:	e17ffc17 	ldw	r5,-16(fp)
802066b4:	1009883a 	mov	r4,r2
802066b8:	02077a80 	call	802077a8 <uliFeebReadReg>
802066bc:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802066c0:	e0ffff17 	ldw	r3,-4(fp)
802066c4:	e0bffd17 	ldw	r2,-12(fp)
802066c8:	1884703a 	and	r2,r3,r2
802066cc:	10000326 	beq	r2,zero,802066dc <bFeebGetCh6RightBufferEmpty+0x68>
		bFlag = TRUE;
802066d0:	00800044 	movi	r2,1
802066d4:	e0bffe15 	stw	r2,-8(fp)
802066d8:	00000106 	br	802066e0 <bFeebGetCh6RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802066dc:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802066e0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802066e4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802066e8:	e0bffa17 	ldw	r2,-24(fp)
}
802066ec:	e037883a 	mov	sp,fp
802066f0:	dfc00117 	ldw	ra,4(sp)
802066f4:	df000017 	ldw	fp,0(sp)
802066f8:	dec00204 	addi	sp,sp,8
802066fc:	f800283a 	ret

80206700 <bFeebGetCh7LeftBufferEmpty>:

bool bFeebGetCh7LeftBufferEmpty(void) {
80206700:	defff804 	addi	sp,sp,-32
80206704:	dfc00715 	stw	ra,28(sp)
80206708:	df000615 	stw	fp,24(sp)
8020670c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206710:	e03ffa15 	stw	zero,-24(fp)
80206714:	00a00034 	movhi	r2,32768
80206718:	10880004 	addi	r2,r2,8192
8020671c:	e0bffb15 	stw	r2,-20(fp)
80206720:	008000c4 	movi	r2,3
80206724:	e0bffc15 	stw	r2,-16(fp)
80206728:	00800084 	movi	r2,2
8020672c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206730:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206734:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206738:	e0bffb17 	ldw	r2,-20(fp)
8020673c:	e17ffc17 	ldw	r5,-16(fp)
80206740:	1009883a 	mov	r4,r2
80206744:	02077a80 	call	802077a8 <uliFeebReadReg>
80206748:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020674c:	e0ffff17 	ldw	r3,-4(fp)
80206750:	e0bffd17 	ldw	r2,-12(fp)
80206754:	1884703a 	and	r2,r3,r2
80206758:	10000326 	beq	r2,zero,80206768 <bFeebGetCh7LeftBufferEmpty+0x68>
		bFlag = TRUE;
8020675c:	00800044 	movi	r2,1
80206760:	e0bffe15 	stw	r2,-8(fp)
80206764:	00000106 	br	8020676c <bFeebGetCh7LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206768:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020676c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206770:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206774:	e0bffa17 	ldw	r2,-24(fp)
}
80206778:	e037883a 	mov	sp,fp
8020677c:	dfc00117 	ldw	ra,4(sp)
80206780:	df000017 	ldw	fp,0(sp)
80206784:	dec00204 	addi	sp,sp,8
80206788:	f800283a 	ret

8020678c <bFeebGetCh7RightBufferEmpty>:

bool bFeebGetCh7RightBufferEmpty(void) {
8020678c:	defff804 	addi	sp,sp,-32
80206790:	dfc00715 	stw	ra,28(sp)
80206794:	df000615 	stw	fp,24(sp)
80206798:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020679c:	e03ffa15 	stw	zero,-24(fp)
802067a0:	00a00034 	movhi	r2,32768
802067a4:	10880004 	addi	r2,r2,8192
802067a8:	e0bffb15 	stw	r2,-20(fp)
802067ac:	008000c4 	movi	r2,3
802067b0:	e0bffc15 	stw	r2,-16(fp)
802067b4:	00800044 	movi	r2,1
802067b8:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802067bc:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802067c0:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802067c4:	e0bffb17 	ldw	r2,-20(fp)
802067c8:	e17ffc17 	ldw	r5,-16(fp)
802067cc:	1009883a 	mov	r4,r2
802067d0:	02077a80 	call	802077a8 <uliFeebReadReg>
802067d4:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802067d8:	e0ffff17 	ldw	r3,-4(fp)
802067dc:	e0bffd17 	ldw	r2,-12(fp)
802067e0:	1884703a 	and	r2,r3,r2
802067e4:	10000326 	beq	r2,zero,802067f4 <bFeebGetCh7RightBufferEmpty+0x68>
		bFlag = TRUE;
802067e8:	00800044 	movi	r2,1
802067ec:	e0bffe15 	stw	r2,-8(fp)
802067f0:	00000106 	br	802067f8 <bFeebGetCh7RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802067f4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802067f8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802067fc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206800:	e0bffa17 	ldw	r2,-24(fp)
}
80206804:	e037883a 	mov	sp,fp
80206808:	dfc00117 	ldw	ra,4(sp)
8020680c:	df000017 	ldw	fp,0(sp)
80206810:	dec00204 	addi	sp,sp,8
80206814:	f800283a 	ret

80206818 <bFeebGetCh8LeftBufferEmpty>:

bool bFeebGetCh8LeftBufferEmpty(void) {
80206818:	defff804 	addi	sp,sp,-32
8020681c:	dfc00715 	stw	ra,28(sp)
80206820:	df000615 	stw	fp,24(sp)
80206824:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206828:	e03ffa15 	stw	zero,-24(fp)
8020682c:	00a00034 	movhi	r2,32768
80206830:	10880004 	addi	r2,r2,8192
80206834:	e0bffb15 	stw	r2,-20(fp)
80206838:	008000c4 	movi	r2,3
8020683c:	e0bffc15 	stw	r2,-16(fp)
80206840:	00800084 	movi	r2,2
80206844:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206848:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020684c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206850:	e0bffb17 	ldw	r2,-20(fp)
80206854:	e17ffc17 	ldw	r5,-16(fp)
80206858:	1009883a 	mov	r4,r2
8020685c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206860:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206864:	e0ffff17 	ldw	r3,-4(fp)
80206868:	e0bffd17 	ldw	r2,-12(fp)
8020686c:	1884703a 	and	r2,r3,r2
80206870:	10000326 	beq	r2,zero,80206880 <bFeebGetCh8LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206874:	00800044 	movi	r2,1
80206878:	e0bffe15 	stw	r2,-8(fp)
8020687c:	00000106 	br	80206884 <bFeebGetCh8LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206880:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206884:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206888:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020688c:	e0bffa17 	ldw	r2,-24(fp)
}
80206890:	e037883a 	mov	sp,fp
80206894:	dfc00117 	ldw	ra,4(sp)
80206898:	df000017 	ldw	fp,0(sp)
8020689c:	dec00204 	addi	sp,sp,8
802068a0:	f800283a 	ret

802068a4 <bFeebGetCh8RightBufferEmpty>:

bool bFeebGetCh8RightBufferEmpty(void) {
802068a4:	defff804 	addi	sp,sp,-32
802068a8:	dfc00715 	stw	ra,28(sp)
802068ac:	df000615 	stw	fp,24(sp)
802068b0:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802068b4:	e03ffa15 	stw	zero,-24(fp)
802068b8:	00a00034 	movhi	r2,32768
802068bc:	10880004 	addi	r2,r2,8192
802068c0:	e0bffb15 	stw	r2,-20(fp)
802068c4:	008000c4 	movi	r2,3
802068c8:	e0bffc15 	stw	r2,-16(fp)
802068cc:	00800044 	movi	r2,1
802068d0:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802068d4:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802068d8:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802068dc:	e0bffb17 	ldw	r2,-20(fp)
802068e0:	e17ffc17 	ldw	r5,-16(fp)
802068e4:	1009883a 	mov	r4,r2
802068e8:	02077a80 	call	802077a8 <uliFeebReadReg>
802068ec:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802068f0:	e0ffff17 	ldw	r3,-4(fp)
802068f4:	e0bffd17 	ldw	r2,-12(fp)
802068f8:	1884703a 	and	r2,r3,r2
802068fc:	10000326 	beq	r2,zero,8020690c <bFeebGetCh8RightBufferEmpty+0x68>
		bFlag = TRUE;
80206900:	00800044 	movi	r2,1
80206904:	e0bffe15 	stw	r2,-8(fp)
80206908:	00000106 	br	80206910 <bFeebGetCh8RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
8020690c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206910:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
80206914:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206918:	e0bffa17 	ldw	r2,-24(fp)
}
8020691c:	e037883a 	mov	sp,fp
80206920:	dfc00117 	ldw	ra,4(sp)
80206924:	df000017 	ldw	fp,0(sp)
80206928:	dec00204 	addi	sp,sp,8
8020692c:	f800283a 	ret

80206930 <bFeebGetCh1LeftFeeBusy>:


bool bFeebGetCh1LeftFeeBusy(void) {
80206930:	defff804 	addi	sp,sp,-32
80206934:	dfc00715 	stw	ra,28(sp)
80206938:	df000615 	stw	fp,24(sp)
8020693c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206940:	e03ffa15 	stw	zero,-24(fp)
80206944:	00a00034 	movhi	r2,32768
80206948:	10880004 	addi	r2,r2,8192
8020694c:	e0bffb15 	stw	r2,-20(fp)
80206950:	008000c4 	movi	r2,3
80206954:	e0bffc15 	stw	r2,-16(fp)
80206958:	00808004 	movi	r2,512
8020695c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206960:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206964:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206968:	e0bffb17 	ldw	r2,-20(fp)
8020696c:	e17ffc17 	ldw	r5,-16(fp)
80206970:	1009883a 	mov	r4,r2
80206974:	02077a80 	call	802077a8 <uliFeebReadReg>
80206978:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020697c:	e0ffff17 	ldw	r3,-4(fp)
80206980:	e0bffd17 	ldw	r2,-12(fp)
80206984:	1884703a 	and	r2,r3,r2
80206988:	10000326 	beq	r2,zero,80206998 <bFeebGetCh1LeftFeeBusy+0x68>
		bFlag = TRUE;
8020698c:	00800044 	movi	r2,1
80206990:	e0bffe15 	stw	r2,-8(fp)
80206994:	00000106 	br	8020699c <bFeebGetCh1LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206998:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020699c:	e0bffe17 	ldw	r2,-8(fp)
}


bool bFeebGetCh1LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
802069a0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802069a4:	e0bffa17 	ldw	r2,-24(fp)
}
802069a8:	e037883a 	mov	sp,fp
802069ac:	dfc00117 	ldw	ra,4(sp)
802069b0:	df000017 	ldw	fp,0(sp)
802069b4:	dec00204 	addi	sp,sp,8
802069b8:	f800283a 	ret

802069bc <bFeebGetCh1RightFeeBusy>:

bool bFeebGetCh1RightFeeBusy(void) {
802069bc:	defff804 	addi	sp,sp,-32
802069c0:	dfc00715 	stw	ra,28(sp)
802069c4:	df000615 	stw	fp,24(sp)
802069c8:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802069cc:	e03ffa15 	stw	zero,-24(fp)
802069d0:	00a00034 	movhi	r2,32768
802069d4:	10880004 	addi	r2,r2,8192
802069d8:	e0bffb15 	stw	r2,-20(fp)
802069dc:	008000c4 	movi	r2,3
802069e0:	e0bffc15 	stw	r2,-16(fp)
802069e4:	00804004 	movi	r2,256
802069e8:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802069ec:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802069f0:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802069f4:	e0bffb17 	ldw	r2,-20(fp)
802069f8:	e17ffc17 	ldw	r5,-16(fp)
802069fc:	1009883a 	mov	r4,r2
80206a00:	02077a80 	call	802077a8 <uliFeebReadReg>
80206a04:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206a08:	e0ffff17 	ldw	r3,-4(fp)
80206a0c:	e0bffd17 	ldw	r2,-12(fp)
80206a10:	1884703a 	and	r2,r3,r2
80206a14:	10000326 	beq	r2,zero,80206a24 <bFeebGetCh1RightFeeBusy+0x68>
		bFlag = TRUE;
80206a18:	00800044 	movi	r2,1
80206a1c:	e0bffe15 	stw	r2,-8(fp)
80206a20:	00000106 	br	80206a28 <bFeebGetCh1RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206a24:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206a28:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206a2c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206a30:	e0bffa17 	ldw	r2,-24(fp)
}
80206a34:	e037883a 	mov	sp,fp
80206a38:	dfc00117 	ldw	ra,4(sp)
80206a3c:	df000017 	ldw	fp,0(sp)
80206a40:	dec00204 	addi	sp,sp,8
80206a44:	f800283a 	ret

80206a48 <bFeebGetCh2LeftFeeBusy>:

bool bFeebGetCh2LeftFeeBusy(void) {
80206a48:	defff804 	addi	sp,sp,-32
80206a4c:	dfc00715 	stw	ra,28(sp)
80206a50:	df000615 	stw	fp,24(sp)
80206a54:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206a58:	e03ffa15 	stw	zero,-24(fp)
80206a5c:	00a00034 	movhi	r2,32768
80206a60:	10880004 	addi	r2,r2,8192
80206a64:	e0bffb15 	stw	r2,-20(fp)
80206a68:	008000c4 	movi	r2,3
80206a6c:	e0bffc15 	stw	r2,-16(fp)
80206a70:	00808004 	movi	r2,512
80206a74:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206a78:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206a7c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206a80:	e0bffb17 	ldw	r2,-20(fp)
80206a84:	e17ffc17 	ldw	r5,-16(fp)
80206a88:	1009883a 	mov	r4,r2
80206a8c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206a90:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206a94:	e0ffff17 	ldw	r3,-4(fp)
80206a98:	e0bffd17 	ldw	r2,-12(fp)
80206a9c:	1884703a 	and	r2,r3,r2
80206aa0:	10000326 	beq	r2,zero,80206ab0 <bFeebGetCh2LeftFeeBusy+0x68>
		bFlag = TRUE;
80206aa4:	00800044 	movi	r2,1
80206aa8:	e0bffe15 	stw	r2,-8(fp)
80206aac:	00000106 	br	80206ab4 <bFeebGetCh2LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206ab0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206ab4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206ab8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206abc:	e0bffa17 	ldw	r2,-24(fp)
}
80206ac0:	e037883a 	mov	sp,fp
80206ac4:	dfc00117 	ldw	ra,4(sp)
80206ac8:	df000017 	ldw	fp,0(sp)
80206acc:	dec00204 	addi	sp,sp,8
80206ad0:	f800283a 	ret

80206ad4 <bFeebGetCh2RightFeeBusy>:

bool bFeebGetCh2RightFeeBusy(void) {
80206ad4:	defff804 	addi	sp,sp,-32
80206ad8:	dfc00715 	stw	ra,28(sp)
80206adc:	df000615 	stw	fp,24(sp)
80206ae0:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206ae4:	e03ffa15 	stw	zero,-24(fp)
80206ae8:	00a00034 	movhi	r2,32768
80206aec:	10880004 	addi	r2,r2,8192
80206af0:	e0bffb15 	stw	r2,-20(fp)
80206af4:	008000c4 	movi	r2,3
80206af8:	e0bffc15 	stw	r2,-16(fp)
80206afc:	00804004 	movi	r2,256
80206b00:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206b04:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206b08:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206b0c:	e0bffb17 	ldw	r2,-20(fp)
80206b10:	e17ffc17 	ldw	r5,-16(fp)
80206b14:	1009883a 	mov	r4,r2
80206b18:	02077a80 	call	802077a8 <uliFeebReadReg>
80206b1c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206b20:	e0ffff17 	ldw	r3,-4(fp)
80206b24:	e0bffd17 	ldw	r2,-12(fp)
80206b28:	1884703a 	and	r2,r3,r2
80206b2c:	10000326 	beq	r2,zero,80206b3c <bFeebGetCh2RightFeeBusy+0x68>
		bFlag = TRUE;
80206b30:	00800044 	movi	r2,1
80206b34:	e0bffe15 	stw	r2,-8(fp)
80206b38:	00000106 	br	80206b40 <bFeebGetCh2RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206b3c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206b40:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206b44:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206b48:	e0bffa17 	ldw	r2,-24(fp)
}
80206b4c:	e037883a 	mov	sp,fp
80206b50:	dfc00117 	ldw	ra,4(sp)
80206b54:	df000017 	ldw	fp,0(sp)
80206b58:	dec00204 	addi	sp,sp,8
80206b5c:	f800283a 	ret

80206b60 <bFeebGetCh3LeftFeeBusy>:

bool bFeebGetCh3LeftFeeBusy(void) {
80206b60:	defff804 	addi	sp,sp,-32
80206b64:	dfc00715 	stw	ra,28(sp)
80206b68:	df000615 	stw	fp,24(sp)
80206b6c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206b70:	e03ffa15 	stw	zero,-24(fp)
80206b74:	00a00034 	movhi	r2,32768
80206b78:	10880004 	addi	r2,r2,8192
80206b7c:	e0bffb15 	stw	r2,-20(fp)
80206b80:	008000c4 	movi	r2,3
80206b84:	e0bffc15 	stw	r2,-16(fp)
80206b88:	00808004 	movi	r2,512
80206b8c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206b90:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206b94:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206b98:	e0bffb17 	ldw	r2,-20(fp)
80206b9c:	e17ffc17 	ldw	r5,-16(fp)
80206ba0:	1009883a 	mov	r4,r2
80206ba4:	02077a80 	call	802077a8 <uliFeebReadReg>
80206ba8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206bac:	e0ffff17 	ldw	r3,-4(fp)
80206bb0:	e0bffd17 	ldw	r2,-12(fp)
80206bb4:	1884703a 	and	r2,r3,r2
80206bb8:	10000326 	beq	r2,zero,80206bc8 <bFeebGetCh3LeftFeeBusy+0x68>
		bFlag = TRUE;
80206bbc:	00800044 	movi	r2,1
80206bc0:	e0bffe15 	stw	r2,-8(fp)
80206bc4:	00000106 	br	80206bcc <bFeebGetCh3LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206bc8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206bcc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206bd0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206bd4:	e0bffa17 	ldw	r2,-24(fp)
}
80206bd8:	e037883a 	mov	sp,fp
80206bdc:	dfc00117 	ldw	ra,4(sp)
80206be0:	df000017 	ldw	fp,0(sp)
80206be4:	dec00204 	addi	sp,sp,8
80206be8:	f800283a 	ret

80206bec <bFeebGetCh3RightFeeBusy>:

bool bFeebGetCh3RightFeeBusy(void) {
80206bec:	defff804 	addi	sp,sp,-32
80206bf0:	dfc00715 	stw	ra,28(sp)
80206bf4:	df000615 	stw	fp,24(sp)
80206bf8:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206bfc:	e03ffa15 	stw	zero,-24(fp)
80206c00:	00a00034 	movhi	r2,32768
80206c04:	10880004 	addi	r2,r2,8192
80206c08:	e0bffb15 	stw	r2,-20(fp)
80206c0c:	008000c4 	movi	r2,3
80206c10:	e0bffc15 	stw	r2,-16(fp)
80206c14:	00804004 	movi	r2,256
80206c18:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206c1c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206c20:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206c24:	e0bffb17 	ldw	r2,-20(fp)
80206c28:	e17ffc17 	ldw	r5,-16(fp)
80206c2c:	1009883a 	mov	r4,r2
80206c30:	02077a80 	call	802077a8 <uliFeebReadReg>
80206c34:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206c38:	e0ffff17 	ldw	r3,-4(fp)
80206c3c:	e0bffd17 	ldw	r2,-12(fp)
80206c40:	1884703a 	and	r2,r3,r2
80206c44:	10000326 	beq	r2,zero,80206c54 <bFeebGetCh3RightFeeBusy+0x68>
		bFlag = TRUE;
80206c48:	00800044 	movi	r2,1
80206c4c:	e0bffe15 	stw	r2,-8(fp)
80206c50:	00000106 	br	80206c58 <bFeebGetCh3RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206c54:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206c58:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206c5c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206c60:	e0bffa17 	ldw	r2,-24(fp)
}
80206c64:	e037883a 	mov	sp,fp
80206c68:	dfc00117 	ldw	ra,4(sp)
80206c6c:	df000017 	ldw	fp,0(sp)
80206c70:	dec00204 	addi	sp,sp,8
80206c74:	f800283a 	ret

80206c78 <bFeebGetCh4LeftFeeBusy>:

bool bFeebGetCh4LeftFeeBusy(void) {
80206c78:	defff804 	addi	sp,sp,-32
80206c7c:	dfc00715 	stw	ra,28(sp)
80206c80:	df000615 	stw	fp,24(sp)
80206c84:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206c88:	e03ffa15 	stw	zero,-24(fp)
80206c8c:	00a00034 	movhi	r2,32768
80206c90:	10880004 	addi	r2,r2,8192
80206c94:	e0bffb15 	stw	r2,-20(fp)
80206c98:	008000c4 	movi	r2,3
80206c9c:	e0bffc15 	stw	r2,-16(fp)
80206ca0:	00808004 	movi	r2,512
80206ca4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ca8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206cac:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206cb0:	e0bffb17 	ldw	r2,-20(fp)
80206cb4:	e17ffc17 	ldw	r5,-16(fp)
80206cb8:	1009883a 	mov	r4,r2
80206cbc:	02077a80 	call	802077a8 <uliFeebReadReg>
80206cc0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206cc4:	e0ffff17 	ldw	r3,-4(fp)
80206cc8:	e0bffd17 	ldw	r2,-12(fp)
80206ccc:	1884703a 	and	r2,r3,r2
80206cd0:	10000326 	beq	r2,zero,80206ce0 <bFeebGetCh4LeftFeeBusy+0x68>
		bFlag = TRUE;
80206cd4:	00800044 	movi	r2,1
80206cd8:	e0bffe15 	stw	r2,-8(fp)
80206cdc:	00000106 	br	80206ce4 <bFeebGetCh4LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206ce0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206ce4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206ce8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206cec:	e0bffa17 	ldw	r2,-24(fp)
}
80206cf0:	e037883a 	mov	sp,fp
80206cf4:	dfc00117 	ldw	ra,4(sp)
80206cf8:	df000017 	ldw	fp,0(sp)
80206cfc:	dec00204 	addi	sp,sp,8
80206d00:	f800283a 	ret

80206d04 <bFeebGetCh4RightFeeBusy>:

bool bFeebGetCh4RightFeeBusy(void) {
80206d04:	defff804 	addi	sp,sp,-32
80206d08:	dfc00715 	stw	ra,28(sp)
80206d0c:	df000615 	stw	fp,24(sp)
80206d10:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206d14:	e03ffa15 	stw	zero,-24(fp)
80206d18:	00a00034 	movhi	r2,32768
80206d1c:	10880004 	addi	r2,r2,8192
80206d20:	e0bffb15 	stw	r2,-20(fp)
80206d24:	008000c4 	movi	r2,3
80206d28:	e0bffc15 	stw	r2,-16(fp)
80206d2c:	00804004 	movi	r2,256
80206d30:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206d34:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206d38:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206d3c:	e0bffb17 	ldw	r2,-20(fp)
80206d40:	e17ffc17 	ldw	r5,-16(fp)
80206d44:	1009883a 	mov	r4,r2
80206d48:	02077a80 	call	802077a8 <uliFeebReadReg>
80206d4c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206d50:	e0ffff17 	ldw	r3,-4(fp)
80206d54:	e0bffd17 	ldw	r2,-12(fp)
80206d58:	1884703a 	and	r2,r3,r2
80206d5c:	10000326 	beq	r2,zero,80206d6c <bFeebGetCh4RightFeeBusy+0x68>
		bFlag = TRUE;
80206d60:	00800044 	movi	r2,1
80206d64:	e0bffe15 	stw	r2,-8(fp)
80206d68:	00000106 	br	80206d70 <bFeebGetCh4RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206d6c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206d70:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206d74:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206d78:	e0bffa17 	ldw	r2,-24(fp)
}
80206d7c:	e037883a 	mov	sp,fp
80206d80:	dfc00117 	ldw	ra,4(sp)
80206d84:	df000017 	ldw	fp,0(sp)
80206d88:	dec00204 	addi	sp,sp,8
80206d8c:	f800283a 	ret

80206d90 <bFeebGetCh5LeftFeeBusy>:

bool bFeebGetCh5LeftFeeBusy(void) {
80206d90:	defff804 	addi	sp,sp,-32
80206d94:	dfc00715 	stw	ra,28(sp)
80206d98:	df000615 	stw	fp,24(sp)
80206d9c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206da0:	e03ffa15 	stw	zero,-24(fp)
80206da4:	00a00034 	movhi	r2,32768
80206da8:	10880004 	addi	r2,r2,8192
80206dac:	e0bffb15 	stw	r2,-20(fp)
80206db0:	008000c4 	movi	r2,3
80206db4:	e0bffc15 	stw	r2,-16(fp)
80206db8:	00808004 	movi	r2,512
80206dbc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206dc0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206dc4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206dc8:	e0bffb17 	ldw	r2,-20(fp)
80206dcc:	e17ffc17 	ldw	r5,-16(fp)
80206dd0:	1009883a 	mov	r4,r2
80206dd4:	02077a80 	call	802077a8 <uliFeebReadReg>
80206dd8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206ddc:	e0ffff17 	ldw	r3,-4(fp)
80206de0:	e0bffd17 	ldw	r2,-12(fp)
80206de4:	1884703a 	and	r2,r3,r2
80206de8:	10000326 	beq	r2,zero,80206df8 <bFeebGetCh5LeftFeeBusy+0x68>
		bFlag = TRUE;
80206dec:	00800044 	movi	r2,1
80206df0:	e0bffe15 	stw	r2,-8(fp)
80206df4:	00000106 	br	80206dfc <bFeebGetCh5LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206df8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206dfc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206e00:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206e04:	e0bffa17 	ldw	r2,-24(fp)
}
80206e08:	e037883a 	mov	sp,fp
80206e0c:	dfc00117 	ldw	ra,4(sp)
80206e10:	df000017 	ldw	fp,0(sp)
80206e14:	dec00204 	addi	sp,sp,8
80206e18:	f800283a 	ret

80206e1c <bFeebGetCh5RightFeeBusy>:

bool bFeebGetCh5RightFeeBusy(void) {
80206e1c:	defff804 	addi	sp,sp,-32
80206e20:	dfc00715 	stw	ra,28(sp)
80206e24:	df000615 	stw	fp,24(sp)
80206e28:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206e2c:	e03ffa15 	stw	zero,-24(fp)
80206e30:	00a00034 	movhi	r2,32768
80206e34:	10880004 	addi	r2,r2,8192
80206e38:	e0bffb15 	stw	r2,-20(fp)
80206e3c:	008000c4 	movi	r2,3
80206e40:	e0bffc15 	stw	r2,-16(fp)
80206e44:	00804004 	movi	r2,256
80206e48:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206e4c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206e50:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206e54:	e0bffb17 	ldw	r2,-20(fp)
80206e58:	e17ffc17 	ldw	r5,-16(fp)
80206e5c:	1009883a 	mov	r4,r2
80206e60:	02077a80 	call	802077a8 <uliFeebReadReg>
80206e64:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206e68:	e0ffff17 	ldw	r3,-4(fp)
80206e6c:	e0bffd17 	ldw	r2,-12(fp)
80206e70:	1884703a 	and	r2,r3,r2
80206e74:	10000326 	beq	r2,zero,80206e84 <bFeebGetCh5RightFeeBusy+0x68>
		bFlag = TRUE;
80206e78:	00800044 	movi	r2,1
80206e7c:	e0bffe15 	stw	r2,-8(fp)
80206e80:	00000106 	br	80206e88 <bFeebGetCh5RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206e84:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206e88:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206e8c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206e90:	e0bffa17 	ldw	r2,-24(fp)
}
80206e94:	e037883a 	mov	sp,fp
80206e98:	dfc00117 	ldw	ra,4(sp)
80206e9c:	df000017 	ldw	fp,0(sp)
80206ea0:	dec00204 	addi	sp,sp,8
80206ea4:	f800283a 	ret

80206ea8 <bFeebGetCh6LeftFeeBusy>:

bool bFeebGetCh6LeftFeeBusy(void) {
80206ea8:	defff804 	addi	sp,sp,-32
80206eac:	dfc00715 	stw	ra,28(sp)
80206eb0:	df000615 	stw	fp,24(sp)
80206eb4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206eb8:	e03ffa15 	stw	zero,-24(fp)
80206ebc:	00a00034 	movhi	r2,32768
80206ec0:	10880004 	addi	r2,r2,8192
80206ec4:	e0bffb15 	stw	r2,-20(fp)
80206ec8:	008000c4 	movi	r2,3
80206ecc:	e0bffc15 	stw	r2,-16(fp)
80206ed0:	00808004 	movi	r2,512
80206ed4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ed8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206edc:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206ee0:	e0bffb17 	ldw	r2,-20(fp)
80206ee4:	e17ffc17 	ldw	r5,-16(fp)
80206ee8:	1009883a 	mov	r4,r2
80206eec:	02077a80 	call	802077a8 <uliFeebReadReg>
80206ef0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206ef4:	e0ffff17 	ldw	r3,-4(fp)
80206ef8:	e0bffd17 	ldw	r2,-12(fp)
80206efc:	1884703a 	and	r2,r3,r2
80206f00:	10000326 	beq	r2,zero,80206f10 <bFeebGetCh6LeftFeeBusy+0x68>
		bFlag = TRUE;
80206f04:	00800044 	movi	r2,1
80206f08:	e0bffe15 	stw	r2,-8(fp)
80206f0c:	00000106 	br	80206f14 <bFeebGetCh6LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206f10:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206f14:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206f18:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206f1c:	e0bffa17 	ldw	r2,-24(fp)
}
80206f20:	e037883a 	mov	sp,fp
80206f24:	dfc00117 	ldw	ra,4(sp)
80206f28:	df000017 	ldw	fp,0(sp)
80206f2c:	dec00204 	addi	sp,sp,8
80206f30:	f800283a 	ret

80206f34 <bFeebGetCh6RightFeeBusy>:

bool bFeebGetCh6RightFeeBusy(void) {
80206f34:	defff804 	addi	sp,sp,-32
80206f38:	dfc00715 	stw	ra,28(sp)
80206f3c:	df000615 	stw	fp,24(sp)
80206f40:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206f44:	e03ffa15 	stw	zero,-24(fp)
80206f48:	00a00034 	movhi	r2,32768
80206f4c:	10880004 	addi	r2,r2,8192
80206f50:	e0bffb15 	stw	r2,-20(fp)
80206f54:	008000c4 	movi	r2,3
80206f58:	e0bffc15 	stw	r2,-16(fp)
80206f5c:	00804004 	movi	r2,256
80206f60:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206f64:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206f68:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206f6c:	e0bffb17 	ldw	r2,-20(fp)
80206f70:	e17ffc17 	ldw	r5,-16(fp)
80206f74:	1009883a 	mov	r4,r2
80206f78:	02077a80 	call	802077a8 <uliFeebReadReg>
80206f7c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206f80:	e0ffff17 	ldw	r3,-4(fp)
80206f84:	e0bffd17 	ldw	r2,-12(fp)
80206f88:	1884703a 	and	r2,r3,r2
80206f8c:	10000326 	beq	r2,zero,80206f9c <bFeebGetCh6RightFeeBusy+0x68>
		bFlag = TRUE;
80206f90:	00800044 	movi	r2,1
80206f94:	e0bffe15 	stw	r2,-8(fp)
80206f98:	00000106 	br	80206fa0 <bFeebGetCh6RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206f9c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206fa0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206fa4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206fa8:	e0bffa17 	ldw	r2,-24(fp)
}
80206fac:	e037883a 	mov	sp,fp
80206fb0:	dfc00117 	ldw	ra,4(sp)
80206fb4:	df000017 	ldw	fp,0(sp)
80206fb8:	dec00204 	addi	sp,sp,8
80206fbc:	f800283a 	ret

80206fc0 <bFeebGetCh7LeftFeeBusy>:

bool bFeebGetCh7LeftFeeBusy(void) {
80206fc0:	defff804 	addi	sp,sp,-32
80206fc4:	dfc00715 	stw	ra,28(sp)
80206fc8:	df000615 	stw	fp,24(sp)
80206fcc:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206fd0:	e03ffa15 	stw	zero,-24(fp)
80206fd4:	00a00034 	movhi	r2,32768
80206fd8:	10880004 	addi	r2,r2,8192
80206fdc:	e0bffb15 	stw	r2,-20(fp)
80206fe0:	008000c4 	movi	r2,3
80206fe4:	e0bffc15 	stw	r2,-16(fp)
80206fe8:	00808004 	movi	r2,512
80206fec:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ff0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206ff4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206ff8:	e0bffb17 	ldw	r2,-20(fp)
80206ffc:	e17ffc17 	ldw	r5,-16(fp)
80207000:	1009883a 	mov	r4,r2
80207004:	02077a80 	call	802077a8 <uliFeebReadReg>
80207008:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020700c:	e0ffff17 	ldw	r3,-4(fp)
80207010:	e0bffd17 	ldw	r2,-12(fp)
80207014:	1884703a 	and	r2,r3,r2
80207018:	10000326 	beq	r2,zero,80207028 <bFeebGetCh7LeftFeeBusy+0x68>
		bFlag = TRUE;
8020701c:	00800044 	movi	r2,1
80207020:	e0bffe15 	stw	r2,-8(fp)
80207024:	00000106 	br	8020702c <bFeebGetCh7LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80207028:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020702c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80207030:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80207034:	e0bffa17 	ldw	r2,-24(fp)
}
80207038:	e037883a 	mov	sp,fp
8020703c:	dfc00117 	ldw	ra,4(sp)
80207040:	df000017 	ldw	fp,0(sp)
80207044:	dec00204 	addi	sp,sp,8
80207048:	f800283a 	ret

8020704c <bFeebGetCh7RightFeeBusy>:

bool bFeebGetCh7RightFeeBusy(void) {
8020704c:	defff804 	addi	sp,sp,-32
80207050:	dfc00715 	stw	ra,28(sp)
80207054:	df000615 	stw	fp,24(sp)
80207058:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020705c:	e03ffa15 	stw	zero,-24(fp)
80207060:	00a00034 	movhi	r2,32768
80207064:	10880004 	addi	r2,r2,8192
80207068:	e0bffb15 	stw	r2,-20(fp)
8020706c:	008000c4 	movi	r2,3
80207070:	e0bffc15 	stw	r2,-16(fp)
80207074:	00804004 	movi	r2,256
80207078:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020707c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80207080:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80207084:	e0bffb17 	ldw	r2,-20(fp)
80207088:	e17ffc17 	ldw	r5,-16(fp)
8020708c:	1009883a 	mov	r4,r2
80207090:	02077a80 	call	802077a8 <uliFeebReadReg>
80207094:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80207098:	e0ffff17 	ldw	r3,-4(fp)
8020709c:	e0bffd17 	ldw	r2,-12(fp)
802070a0:	1884703a 	and	r2,r3,r2
802070a4:	10000326 	beq	r2,zero,802070b4 <bFeebGetCh7RightFeeBusy+0x68>
		bFlag = TRUE;
802070a8:	00800044 	movi	r2,1
802070ac:	e0bffe15 	stw	r2,-8(fp)
802070b0:	00000106 	br	802070b8 <bFeebGetCh7RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
802070b4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802070b8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
802070bc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802070c0:	e0bffa17 	ldw	r2,-24(fp)
}
802070c4:	e037883a 	mov	sp,fp
802070c8:	dfc00117 	ldw	ra,4(sp)
802070cc:	df000017 	ldw	fp,0(sp)
802070d0:	dec00204 	addi	sp,sp,8
802070d4:	f800283a 	ret

802070d8 <bFeebGetCh8LeftFeeBusy>:

bool bFeebGetCh8LeftFeeBusy(void) {
802070d8:	defff804 	addi	sp,sp,-32
802070dc:	dfc00715 	stw	ra,28(sp)
802070e0:	df000615 	stw	fp,24(sp)
802070e4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802070e8:	e03ffa15 	stw	zero,-24(fp)
802070ec:	00a00034 	movhi	r2,32768
802070f0:	10880004 	addi	r2,r2,8192
802070f4:	e0bffb15 	stw	r2,-20(fp)
802070f8:	008000c4 	movi	r2,3
802070fc:	e0bffc15 	stw	r2,-16(fp)
80207100:	00808004 	movi	r2,512
80207104:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80207108:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020710c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80207110:	e0bffb17 	ldw	r2,-20(fp)
80207114:	e17ffc17 	ldw	r5,-16(fp)
80207118:	1009883a 	mov	r4,r2
8020711c:	02077a80 	call	802077a8 <uliFeebReadReg>
80207120:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80207124:	e0ffff17 	ldw	r3,-4(fp)
80207128:	e0bffd17 	ldw	r2,-12(fp)
8020712c:	1884703a 	and	r2,r3,r2
80207130:	10000326 	beq	r2,zero,80207140 <bFeebGetCh8LeftFeeBusy+0x68>
		bFlag = TRUE;
80207134:	00800044 	movi	r2,1
80207138:	e0bffe15 	stw	r2,-8(fp)
8020713c:	00000106 	br	80207144 <bFeebGetCh8LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80207140:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80207144:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80207148:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020714c:	e0bffa17 	ldw	r2,-24(fp)
}
80207150:	e037883a 	mov	sp,fp
80207154:	dfc00117 	ldw	ra,4(sp)
80207158:	df000017 	ldw	fp,0(sp)
8020715c:	dec00204 	addi	sp,sp,8
80207160:	f800283a 	ret

80207164 <bFeebGetCh8RightFeeBusy>:

bool bFeebGetCh8RightFeeBusy(void) {
80207164:	defff804 	addi	sp,sp,-32
80207168:	dfc00715 	stw	ra,28(sp)
8020716c:	df000615 	stw	fp,24(sp)
80207170:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80207174:	e03ffa15 	stw	zero,-24(fp)
80207178:	00a00034 	movhi	r2,32768
8020717c:	10880004 	addi	r2,r2,8192
80207180:	e0bffb15 	stw	r2,-20(fp)
80207184:	008000c4 	movi	r2,3
80207188:	e0bffc15 	stw	r2,-16(fp)
8020718c:	00804004 	movi	r2,256
80207190:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80207194:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80207198:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020719c:	e0bffb17 	ldw	r2,-20(fp)
802071a0:	e17ffc17 	ldw	r5,-16(fp)
802071a4:	1009883a 	mov	r4,r2
802071a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802071ac:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802071b0:	e0ffff17 	ldw	r3,-4(fp)
802071b4:	e0bffd17 	ldw	r2,-12(fp)
802071b8:	1884703a 	and	r2,r3,r2
802071bc:	10000326 	beq	r2,zero,802071cc <bFeebGetCh8RightFeeBusy+0x68>
		bFlag = TRUE;
802071c0:	00800044 	movi	r2,1
802071c4:	e0bffe15 	stw	r2,-8(fp)
802071c8:	00000106 	br	802071d0 <bFeebGetCh8RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
802071cc:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802071d0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
802071d4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802071d8:	e0bffa17 	ldw	r2,-24(fp)
}
802071dc:	e037883a 	mov	sp,fp
802071e0:	dfc00117 	ldw	ra,4(sp)
802071e4:	df000017 	ldw	fp,0(sp)
802071e8:	dec00204 	addi	sp,sp,8
802071ec:	f800283a 	ret

802071f0 <bFeebSetBufferSize>:

bool bFeebSetBufferSize(TFeebChannel *pxFeebCh, alt_u8 ucBufferSizeInBlocks,
		alt_u8 ucBufferSide) {
802071f0:	defff904 	addi	sp,sp,-28
802071f4:	dfc00615 	stw	ra,24(sp)
802071f8:	df000515 	stw	fp,20(sp)
802071fc:	df000504 	addi	fp,sp,20
80207200:	e13ffd15 	stw	r4,-12(fp)
80207204:	2807883a 	mov	r3,r5
80207208:	3005883a 	mov	r2,r6
8020720c:	e0fffe05 	stb	r3,-8(fp)
80207210:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = TRUE;
80207214:	00800044 	movi	r2,1
80207218:	e0bffb15 	stw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;
8020721c:	e03ffc15 	stw	zero,-16(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80207220:	e0bffe03 	ldbu	r2,-8(fp)
80207224:	10002326 	beq	r2,zero,802072b4 <bFeebSetBufferSize+0xc4>
80207228:	e0bffe03 	ldbu	r2,-8(fp)
8020722c:	10800468 	cmpgeui	r2,r2,17
80207230:	1000201e 	bne	r2,zero,802072b4 <bFeebSetBufferSize+0xc4>
		switch (ucBufferSide) {
80207234:	e0bfff03 	ldbu	r2,-4(fp)
80207238:	10000326 	beq	r2,zero,80207248 <bFeebSetBufferSize+0x58>
8020723c:	10800060 	cmpeqi	r2,r2,1
80207240:	10000d1e 	bne	r2,zero,80207278 <bFeebSetBufferSize+0x88>
80207244:	00001806 	br	802072a8 <bFeebSetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80207248:	e0bffe03 	ldbu	r2,-8(fp)
8020724c:	10bfffc4 	addi	r2,r2,-1
80207250:	108003cc 	andi	r2,r2,15
80207254:	e0bffc15 	stw	r2,-16(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg(pxFeebCh->puliFeebChAddr,
80207258:	e0bffd17 	ldw	r2,-12(fp)
8020725c:	10800017 	ldw	r2,0(r2)
80207260:	e0fffc17 	ldw	r3,-16(fp)
80207264:	180d883a 	mov	r6,r3
80207268:	01400544 	movi	r5,21
8020726c:	1009883a 	mov	r4,r2
80207270:	020775c0 	call	8020775c <vFeebWriteReg>
					COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			break;
80207274:	00000e06 	br	802072b0 <bFeebSetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80207278:	e0bffe03 	ldbu	r2,-8(fp)
8020727c:	10bfffc4 	addi	r2,r2,-1
80207280:	108003cc 	andi	r2,r2,15
80207284:	e0bffc15 	stw	r2,-16(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg(pxFeebCh->puliFeebChAddr,
80207288:	e0bffd17 	ldw	r2,-12(fp)
8020728c:	10800017 	ldw	r2,0(r2)
80207290:	e0fffc17 	ldw	r3,-16(fp)
80207294:	180d883a 	mov	r6,r3
80207298:	01400504 	movi	r5,20
8020729c:	1009883a 	mov	r4,r2
802072a0:	020775c0 	call	8020775c <vFeebWriteReg>
					COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			break;
802072a4:	00000206 	br	802072b0 <bFeebSetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802072a8:	e03ffb15 	stw	zero,-20(fp)
			break;
802072ac:	0001883a 	nop
		}
	} else {
802072b0:	00000106 	br	802072b8 <bFeebSetBufferSize+0xc8>
		bStatus = FALSE;
802072b4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bStatus;
802072b8:	e0bffb17 	ldw	r2,-20(fp)
}
802072bc:	e037883a 	mov	sp,fp
802072c0:	dfc00117 	ldw	ra,4(sp)
802072c4:	df000017 	ldw	fp,0(sp)
802072c8:	dec00204 	addi	sp,sp,8
802072cc:	f800283a 	ret

802072d0 <bFeebSetWindowing>:

bool bFeebSetWindowing(TFeebChannel *pxFeebCh) {
802072d0:	defffb04 	addi	sp,sp,-20
802072d4:	dfc00415 	stw	ra,16(sp)
802072d8:	df000315 	stw	fp,12(sp)
802072dc:	df000304 	addi	fp,sp,12
802072e0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802072e4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802072e8:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
802072ec:	e0bfff17 	ldw	r2,-4(fp)
802072f0:	10001a26 	beq	r2,zero,8020735c <bFeebSetWindowing+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
802072f4:	e0bfff17 	ldw	r2,-4(fp)
802072f8:	10800017 	ldw	r2,0(r2)
802072fc:	01400084 	movi	r5,2
80207300:	1009883a 	mov	r4,r2
80207304:	02077a80 	call	802077a8 <uliFeebReadReg>
80207308:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (pxFeebCh->xWindowingConfig.bMasking) {
8020730c:	e0bfff17 	ldw	r2,-4(fp)
80207310:	10800117 	ldw	r2,4(r2)
80207314:	10000426 	beq	r2,zero,80207328 <bFeebSetWindowing+0x58>
			uliReg |= COMM_FEE_MASKING_EN_MSK;
80207318:	e0bffe17 	ldw	r2,-8(fp)
8020731c:	10800214 	ori	r2,r2,8
80207320:	e0bffe15 	stw	r2,-8(fp)
80207324:	00000406 	br	80207338 <bFeebSetWindowing+0x68>
		} else {
			uliReg &= (~COMM_FEE_MASKING_EN_MSK);
80207328:	e0fffe17 	ldw	r3,-8(fp)
8020732c:	00bffdc4 	movi	r2,-9
80207330:	1884703a 	and	r2,r3,r2
80207334:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
80207338:	e0bfff17 	ldw	r2,-4(fp)
8020733c:	10800017 	ldw	r2,0(r2)
80207340:	e0fffe17 	ldw	r3,-8(fp)
80207344:	180d883a 	mov	r6,r3
80207348:	01400084 	movi	r5,2
8020734c:	1009883a 	mov	r4,r2
80207350:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207354:	00800044 	movi	r2,1
80207358:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020735c:	e0bffd17 	ldw	r2,-12(fp)
}
80207360:	e037883a 	mov	sp,fp
80207364:	dfc00117 	ldw	ra,4(sp)
80207368:	df000017 	ldw	fp,0(sp)
8020736c:	dec00204 	addi	sp,sp,8
80207370:	f800283a 	ret

80207374 <bFeebGetWindowing>:

bool bFeebGetWindowing(TFeebChannel *pxFeebCh) {
80207374:	defffb04 	addi	sp,sp,-20
80207378:	dfc00415 	stw	ra,16(sp)
8020737c:	df000315 	stw	fp,12(sp)
80207380:	df000304 	addi	fp,sp,12
80207384:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207388:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020738c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207390:	e0bfff17 	ldw	r2,-4(fp)
80207394:	10001126 	beq	r2,zero,802073dc <bFeebGetWindowing+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207398:	e0bfff17 	ldw	r2,-4(fp)
8020739c:	10800017 	ldw	r2,0(r2)
802073a0:	01400084 	movi	r5,2
802073a4:	1009883a 	mov	r4,r2
802073a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802073ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (uliReg & COMM_FEE_MASKING_EN_MSK) {
802073b0:	e0bffe17 	ldw	r2,-8(fp)
802073b4:	1080020c 	andi	r2,r2,8
802073b8:	10000426 	beq	r2,zero,802073cc <bFeebGetWindowing+0x58>
			pxFeebCh->xWindowingConfig.bMasking = TRUE;
802073bc:	e0bfff17 	ldw	r2,-4(fp)
802073c0:	00c00044 	movi	r3,1
802073c4:	10c00115 	stw	r3,4(r2)
802073c8:	00000206 	br	802073d4 <bFeebGetWindowing+0x60>
		} else {
			pxFeebCh->xWindowingConfig.bMasking = FALSE;
802073cc:	e0bfff17 	ldw	r2,-4(fp)
802073d0:	10000115 	stw	zero,4(r2)
		}

		bStatus = TRUE;
802073d4:	00800044 	movi	r2,1
802073d8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802073dc:	e0bffd17 	ldw	r2,-12(fp)
}
802073e0:	e037883a 	mov	sp,fp
802073e4:	dfc00117 	ldw	ra,4(sp)
802073e8:	df000017 	ldw	fp,0(sp)
802073ec:	dec00204 	addi	sp,sp,8
802073f0:	f800283a 	ret

802073f4 <bFeebStartCh>:

bool bFeebStartCh(TFeebChannel *pxFeebCh) {
802073f4:	defffb04 	addi	sp,sp,-20
802073f8:	dfc00415 	stw	ra,16(sp)
802073fc:	df000315 	stw	fp,12(sp)
80207400:	df000304 	addi	fp,sp,12
80207404:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207408:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020740c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207410:	e0bfff17 	ldw	r2,-4(fp)
80207414:	10001226 	beq	r2,zero,80207460 <bFeebStartCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207418:	e0bfff17 	ldw	r2,-4(fp)
8020741c:	10800017 	ldw	r2,0(r2)
80207420:	01400084 	movi	r5,2
80207424:	1009883a 	mov	r4,r2
80207428:	02077a80 	call	802077a8 <uliFeebReadReg>
8020742c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_START_MSK;
80207430:	e0bffe17 	ldw	r2,-8(fp)
80207434:	10800114 	ori	r2,r2,4
80207438:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
8020743c:	e0bfff17 	ldw	r2,-4(fp)
80207440:	10800017 	ldw	r2,0(r2)
80207444:	e0fffe17 	ldw	r3,-8(fp)
80207448:	180d883a 	mov	r6,r3
8020744c:	01400084 	movi	r5,2
80207450:	1009883a 	mov	r4,r2
80207454:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207458:	00800044 	movi	r2,1
8020745c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80207460:	e0bffd17 	ldw	r2,-12(fp)
}
80207464:	e037883a 	mov	sp,fp
80207468:	dfc00117 	ldw	ra,4(sp)
8020746c:	df000017 	ldw	fp,0(sp)
80207470:	dec00204 	addi	sp,sp,8
80207474:	f800283a 	ret

80207478 <bFeebStopCh>:

bool bFeebStopCh(TFeebChannel *pxFeebCh) {
80207478:	defffb04 	addi	sp,sp,-20
8020747c:	dfc00415 	stw	ra,16(sp)
80207480:	df000315 	stw	fp,12(sp)
80207484:	df000304 	addi	fp,sp,12
80207488:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020748c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80207490:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207494:	e0bfff17 	ldw	r2,-4(fp)
80207498:	10001226 	beq	r2,zero,802074e4 <bFeebStopCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
8020749c:	e0bfff17 	ldw	r2,-4(fp)
802074a0:	10800017 	ldw	r2,0(r2)
802074a4:	01400084 	movi	r5,2
802074a8:	1009883a 	mov	r4,r2
802074ac:	02077a80 	call	802077a8 <uliFeebReadReg>
802074b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_STOP_MSK;
802074b4:	e0bffe17 	ldw	r2,-8(fp)
802074b8:	10800094 	ori	r2,r2,2
802074bc:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
802074c0:	e0bfff17 	ldw	r2,-4(fp)
802074c4:	10800017 	ldw	r2,0(r2)
802074c8:	e0fffe17 	ldw	r3,-8(fp)
802074cc:	180d883a 	mov	r6,r3
802074d0:	01400084 	movi	r5,2
802074d4:	1009883a 	mov	r4,r2
802074d8:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
802074dc:	00800044 	movi	r2,1
802074e0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802074e4:	e0bffd17 	ldw	r2,-12(fp)
}
802074e8:	e037883a 	mov	sp,fp
802074ec:	dfc00117 	ldw	ra,4(sp)
802074f0:	df000017 	ldw	fp,0(sp)
802074f4:	dec00204 	addi	sp,sp,8
802074f8:	f800283a 	ret

802074fc <bFeebClrCh>:

bool bFeebClrCh(TFeebChannel *pxFeebCh) {
802074fc:	defffb04 	addi	sp,sp,-20
80207500:	dfc00415 	stw	ra,16(sp)
80207504:	df000315 	stw	fp,12(sp)
80207508:	df000304 	addi	fp,sp,12
8020750c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207510:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80207514:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207518:	e0bfff17 	ldw	r2,-4(fp)
8020751c:	10001226 	beq	r2,zero,80207568 <bFeebClrCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207520:	e0bfff17 	ldw	r2,-4(fp)
80207524:	10800017 	ldw	r2,0(r2)
80207528:	01400084 	movi	r5,2
8020752c:	1009883a 	mov	r4,r2
80207530:	02077a80 	call	802077a8 <uliFeebReadReg>
80207534:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_CLR_MSK;
80207538:	e0bffe17 	ldw	r2,-8(fp)
8020753c:	10800054 	ori	r2,r2,1
80207540:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
80207544:	e0bfff17 	ldw	r2,-4(fp)
80207548:	10800017 	ldw	r2,0(r2)
8020754c:	e0fffe17 	ldw	r3,-8(fp)
80207550:	180d883a 	mov	r6,r3
80207554:	01400084 	movi	r5,2
80207558:	1009883a 	mov	r4,r2
8020755c:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207560:	00800044 	movi	r2,1
80207564:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80207568:	e0bffd17 	ldw	r2,-12(fp)
}
8020756c:	e037883a 	mov	sp,fp
80207570:	dfc00117 	ldw	ra,4(sp)
80207574:	df000017 	ldw	fp,0(sp)
80207578:	dec00204 	addi	sp,sp,8
8020757c:	f800283a 	ret

80207580 <bFeebInitCh>:

bool bFeebInitCh(TFeebChannel *pxFeebCh, alt_u8 ucCommCh) {
80207580:	defff904 	addi	sp,sp,-28
80207584:	dfc00615 	stw	ra,24(sp)
80207588:	df000515 	stw	fp,20(sp)
8020758c:	df000504 	addi	fp,sp,20
80207590:	e13ffe15 	stw	r4,-8(fp)
80207594:	2805883a 	mov	r2,r5
80207598:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020759c:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802075a0:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802075a4:	e03ffd15 	stw	zero,-12(fp)

	if (pxFeebCh != NULL) {
802075a8:	e0bffe17 	ldw	r2,-8(fp)
802075ac:	10006526 	beq	r2,zero,80207744 <bFeebInitCh+0x1c4>

		switch (ucCommCh) {
802075b0:	e0bfff03 	ldbu	r2,-4(fp)
802075b4:	10c00228 	cmpgeui	r3,r2,8
802075b8:	1800461e 	bne	r3,zero,802076d4 <bFeebInitCh+0x154>
802075bc:	100690ba 	slli	r3,r2,2
802075c0:	00a00834 	movhi	r2,32800
802075c4:	109d7504 	addi	r2,r2,30164
802075c8:	1885883a 	add	r2,r3,r2
802075cc:	10800017 	ldw	r2,0(r2)
802075d0:	1000683a 	jmp	r2
802075d4:	802075f4 	orhi	zero,r16,33239
802075d8:	80207610 	cmplti	zero,r16,-32296
802075dc:	8020762c 	andhi	zero,r16,33240
802075e0:	80207648 	cmpgei	zero,r16,-32295
802075e4:	80207664 	muli	zero,r16,-32295
802075e8:	80207680 	call	88020768 <__reset+0x2000768>
802075ec:	8020769c 	xori	zero,r16,33242
802075f0:	802076b8 	rdprs	zero,r16,-32294
		case eCommSpwCh1:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
802075f4:	e0fffe17 	ldw	r3,-8(fp)
802075f8:	00a00034 	movhi	r2,32768
802075fc:	10880004 	addi	r2,r2,8192
80207600:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207604:	00800044 	movi	r2,1
80207608:	e0bffc15 	stw	r2,-16(fp)
			break;
8020760c:	00003306 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh2:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
80207610:	e0fffe17 	ldw	r3,-8(fp)
80207614:	00a00034 	movhi	r2,32768
80207618:	10880004 	addi	r2,r2,8192
8020761c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207620:	00800044 	movi	r2,1
80207624:	e0bffc15 	stw	r2,-16(fp)
			break;
80207628:	00002c06 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh3:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020762c:	e0fffe17 	ldw	r3,-8(fp)
80207630:	00a00034 	movhi	r2,32768
80207634:	10880004 	addi	r2,r2,8192
80207638:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020763c:	00800044 	movi	r2,1
80207640:	e0bffc15 	stw	r2,-16(fp)
			break;
80207644:	00002506 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh4:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80207648:	e0fffe17 	ldw	r3,-8(fp)
8020764c:	00a00034 	movhi	r2,32768
80207650:	10880004 	addi	r2,r2,8192
80207654:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207658:	00800044 	movi	r2,1
8020765c:	e0bffc15 	stw	r2,-16(fp)
			break;
80207660:	00001e06 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh5:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80207664:	e0fffe17 	ldw	r3,-8(fp)
80207668:	00a00034 	movhi	r2,32768
8020766c:	10880004 	addi	r2,r2,8192
80207670:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207674:	00800044 	movi	r2,1
80207678:	e0bffc15 	stw	r2,-16(fp)
			break;
8020767c:	00001706 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh6:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80207680:	e0fffe17 	ldw	r3,-8(fp)
80207684:	00a00034 	movhi	r2,32768
80207688:	10880004 	addi	r2,r2,8192
8020768c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207690:	00800044 	movi	r2,1
80207694:	e0bffc15 	stw	r2,-16(fp)
			break;
80207698:	00001006 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh7:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020769c:	e0fffe17 	ldw	r3,-8(fp)
802076a0:	00a00034 	movhi	r2,32768
802076a4:	10880004 	addi	r2,r2,8192
802076a8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802076ac:	00800044 	movi	r2,1
802076b0:	e0bffc15 	stw	r2,-16(fp)
			break;
802076b4:	00000906 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh8:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
802076b8:	e0fffe17 	ldw	r3,-8(fp)
802076bc:	00a00034 	movhi	r2,32768
802076c0:	10880004 	addi	r2,r2,8192
802076c4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802076c8:	00800044 	movi	r2,1
802076cc:	e0bffc15 	stw	r2,-16(fp)
			break;
802076d0:	00000206 	br	802076dc <bFeebInitCh+0x15c>
		default:
			bValidCh = FALSE;
802076d4:	e03ffc15 	stw	zero,-16(fp)
			break;
802076d8:	0001883a 	nop
		}

		if (bValidCh) {
802076dc:	e0bffc17 	ldw	r2,-16(fp)
802076e0:	10001826 	beq	r2,zero,80207744 <bFeebInitCh+0x1c4>
			if (!bFeebGetIrqControl(pxFeebCh)) {
802076e4:	e13ffe17 	ldw	r4,-8(fp)
802076e8:	0205cb40 	call	80205cb4 <bFeebGetIrqControl>
802076ec:	1000021e 	bne	r2,zero,802076f8 <bFeebInitCh+0x178>
				bInitFail = TRUE;
802076f0:	00800044 	movi	r2,1
802076f4:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetIrqFlags(pxFeebCh)) {
802076f8:	e13ffe17 	ldw	r4,-8(fp)
802076fc:	0205d580 	call	80205d58 <bFeebGetIrqFlags>
80207700:	1000021e 	bne	r2,zero,8020770c <bFeebInitCh+0x18c>
				bInitFail = TRUE;
80207704:	00800044 	movi	r2,1
80207708:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetBuffersStatus(pxFeebCh)) {
8020770c:	e13ffe17 	ldw	r4,-8(fp)
80207710:	0205e440 	call	80205e44 <bFeebGetBuffersStatus>
80207714:	1000021e 	bne	r2,zero,80207720 <bFeebInitCh+0x1a0>
				bInitFail = TRUE;
80207718:	00800044 	movi	r2,1
8020771c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetWindowing(pxFeebCh)) {
80207720:	e13ffe17 	ldw	r4,-8(fp)
80207724:	02073740 	call	80207374 <bFeebGetWindowing>
80207728:	1000021e 	bne	r2,zero,80207734 <bFeebInitCh+0x1b4>
				bInitFail = TRUE;
8020772c:	00800044 	movi	r2,1
80207730:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80207734:	e0bffd17 	ldw	r2,-12(fp)
80207738:	1000021e 	bne	r2,zero,80207744 <bFeebInitCh+0x1c4>
				bStatus = TRUE;
8020773c:	00800044 	movi	r2,1
80207740:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80207744:	e0bffb17 	ldw	r2,-20(fp)
}
80207748:	e037883a 	mov	sp,fp
8020774c:	dfc00117 	ldw	ra,4(sp)
80207750:	df000017 	ldw	fp,0(sp)
80207754:	dec00204 	addi	sp,sp,8
80207758:	f800283a 	ret

8020775c <vFeebWriteReg>:

	return bFlag;
}

static void vFeebWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020775c:	defffc04 	addi	sp,sp,-16
80207760:	df000315 	stw	fp,12(sp)
80207764:	df000304 	addi	fp,sp,12
80207768:	e13ffd15 	stw	r4,-12(fp)
8020776c:	e17ffe15 	stw	r5,-8(fp)
80207770:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80207774:	e0bffe17 	ldw	r2,-8(fp)
80207778:	1085883a 	add	r2,r2,r2
8020777c:	1085883a 	add	r2,r2,r2
80207780:	1007883a 	mov	r3,r2
80207784:	e0bffd17 	ldw	r2,-12(fp)
80207788:	10c5883a 	add	r2,r2,r3
8020778c:	e0ffff17 	ldw	r3,-4(fp)
80207790:	10c00015 	stw	r3,0(r2)
}
80207794:	0001883a 	nop
80207798:	e037883a 	mov	sp,fp
8020779c:	df000017 	ldw	fp,0(sp)
802077a0:	dec00104 	addi	sp,sp,4
802077a4:	f800283a 	ret

802077a8 <uliFeebReadReg>:

static alt_u32 uliFeebReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
802077a8:	defffc04 	addi	sp,sp,-16
802077ac:	df000315 	stw	fp,12(sp)
802077b0:	df000304 	addi	fp,sp,12
802077b4:	e13ffe15 	stw	r4,-8(fp)
802077b8:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
802077bc:	e0bfff17 	ldw	r2,-4(fp)
802077c0:	1085883a 	add	r2,r2,r2
802077c4:	1085883a 	add	r2,r2,r2
802077c8:	1007883a 	mov	r3,r2
802077cc:	e0bffe17 	ldw	r2,-8(fp)
802077d0:	10c5883a 	add	r2,r2,r3
802077d4:	10800017 	ldw	r2,0(r2)
802077d8:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
802077dc:	e0bffd17 	ldw	r2,-12(fp)
}
802077e0:	e037883a 	mov	sp,fp
802077e4:	df000017 	ldw	fp,0(sp)
802077e8:	dec00104 	addi	sp,sp,4
802077ec:	f800283a 	ret

802077f0 <vRmapCh1HandleIrq>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
/* todo:Trigger not working right */
void vRmapCh1HandleIrq(void* pvContext) {
802077f0:	defffd04 	addi	sp,sp,-12
802077f4:	dfc00215 	stw	ra,8(sp)
802077f8:	df000115 	stw	fp,4(sp)
802077fc:	df000104 	addi	fp,sp,4
80207800:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	vRmapCh1IrqFlagClrWriteCmd();
80207804:	02079700 	call	80207970 <vRmapCh1IrqFlagClrWriteCmd>
}
80207808:	0001883a 	nop
8020780c:	e037883a 	mov	sp,fp
80207810:	dfc00117 	ldw	ra,4(sp)
80207814:	df000017 	ldw	fp,0(sp)
80207818:	dec00204 	addi	sp,sp,8
8020781c:	f800283a 	ret

80207820 <vRmapCh2HandleIrq>:

void vRmapCh2HandleIrq(void* pvContext) {
80207820:	defffd04 	addi	sp,sp,-12
80207824:	dfc00215 	stw	ra,8(sp)
80207828:	df000115 	stw	fp,4(sp)
8020782c:	df000104 	addi	fp,sp,4
80207830:	e13fff15 	stw	r4,-4(fp)

	vRmapCh2IrqFlagClrWriteCmd();
80207834:	02079ac0 	call	802079ac <vRmapCh2IrqFlagClrWriteCmd>
}
80207838:	0001883a 	nop
8020783c:	e037883a 	mov	sp,fp
80207840:	dfc00117 	ldw	ra,4(sp)
80207844:	df000017 	ldw	fp,0(sp)
80207848:	dec00204 	addi	sp,sp,8
8020784c:	f800283a 	ret

80207850 <vRmapCh3HandleIrq>:

void vRmapCh3HandleIrq(void* pvContext) {
80207850:	defffd04 	addi	sp,sp,-12
80207854:	dfc00215 	stw	ra,8(sp)
80207858:	df000115 	stw	fp,4(sp)
8020785c:	df000104 	addi	fp,sp,4
80207860:	e13fff15 	stw	r4,-4(fp)

	vRmapCh3IrqFlagClrWriteCmd();
80207864:	02079e80 	call	802079e8 <vRmapCh3IrqFlagClrWriteCmd>
}
80207868:	0001883a 	nop
8020786c:	e037883a 	mov	sp,fp
80207870:	dfc00117 	ldw	ra,4(sp)
80207874:	df000017 	ldw	fp,0(sp)
80207878:	dec00204 	addi	sp,sp,8
8020787c:	f800283a 	ret

80207880 <vRmapCh4HandleIrq>:

void vRmapCh4HandleIrq(void* pvContext) {
80207880:	defffd04 	addi	sp,sp,-12
80207884:	dfc00215 	stw	ra,8(sp)
80207888:	df000115 	stw	fp,4(sp)
8020788c:	df000104 	addi	fp,sp,4
80207890:	e13fff15 	stw	r4,-4(fp)

	vRmapCh4IrqFlagClrWriteCmd();
80207894:	0207a240 	call	80207a24 <vRmapCh4IrqFlagClrWriteCmd>
}
80207898:	0001883a 	nop
8020789c:	e037883a 	mov	sp,fp
802078a0:	dfc00117 	ldw	ra,4(sp)
802078a4:	df000017 	ldw	fp,0(sp)
802078a8:	dec00204 	addi	sp,sp,8
802078ac:	f800283a 	ret

802078b0 <vRmapCh5HandleIrq>:

void vRmapCh5HandleIrq(void* pvContext) {
802078b0:	defffd04 	addi	sp,sp,-12
802078b4:	dfc00215 	stw	ra,8(sp)
802078b8:	df000115 	stw	fp,4(sp)
802078bc:	df000104 	addi	fp,sp,4
802078c0:	e13fff15 	stw	r4,-4(fp)

	vRmapCh5IrqFlagClrWriteCmd();
802078c4:	0207a600 	call	80207a60 <vRmapCh5IrqFlagClrWriteCmd>
}
802078c8:	0001883a 	nop
802078cc:	e037883a 	mov	sp,fp
802078d0:	dfc00117 	ldw	ra,4(sp)
802078d4:	df000017 	ldw	fp,0(sp)
802078d8:	dec00204 	addi	sp,sp,8
802078dc:	f800283a 	ret

802078e0 <vRmapCh6HandleIrq>:

void vRmapCh6HandleIrq(void* pvContext) {
802078e0:	defffd04 	addi	sp,sp,-12
802078e4:	dfc00215 	stw	ra,8(sp)
802078e8:	df000115 	stw	fp,4(sp)
802078ec:	df000104 	addi	fp,sp,4
802078f0:	e13fff15 	stw	r4,-4(fp)

	vRmapCh6IrqFlagClrWriteCmd();
802078f4:	0207a9c0 	call	80207a9c <vRmapCh6IrqFlagClrWriteCmd>
}
802078f8:	0001883a 	nop
802078fc:	e037883a 	mov	sp,fp
80207900:	dfc00117 	ldw	ra,4(sp)
80207904:	df000017 	ldw	fp,0(sp)
80207908:	dec00204 	addi	sp,sp,8
8020790c:	f800283a 	ret

80207910 <vRmapCh7HandleIrq>:

void vRmapCh7HandleIrq(void* pvContext) {
80207910:	defffd04 	addi	sp,sp,-12
80207914:	dfc00215 	stw	ra,8(sp)
80207918:	df000115 	stw	fp,4(sp)
8020791c:	df000104 	addi	fp,sp,4
80207920:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh7IrqFlagClrWriteCmd();
80207924:	0207ad80 	call	80207ad8 <vRmapCh7IrqFlagClrWriteCmd>
}
80207928:	0001883a 	nop
8020792c:	e037883a 	mov	sp,fp
80207930:	dfc00117 	ldw	ra,4(sp)
80207934:	df000017 	ldw	fp,0(sp)
80207938:	dec00204 	addi	sp,sp,8
8020793c:	f800283a 	ret

80207940 <vRmapCh8HandleIrq>:

void vRmapCh8HandleIrq(void* pvContext) {
80207940:	defffd04 	addi	sp,sp,-12
80207944:	dfc00215 	stw	ra,8(sp)
80207948:	df000115 	stw	fp,4(sp)
8020794c:	df000104 	addi	fp,sp,4
80207950:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh8IrqFlagClrWriteCmd();
80207954:	0207b140 	call	80207b14 <vRmapCh8IrqFlagClrWriteCmd>
}
80207958:	0001883a 	nop
8020795c:	e037883a 	mov	sp,fp
80207960:	dfc00117 	ldw	ra,4(sp)
80207964:	df000017 	ldw	fp,0(sp)
80207968:	dec00204 	addi	sp,sp,8
8020796c:	f800283a 	ret

80207970 <vRmapCh1IrqFlagClrWriteCmd>:

void vRmapCh1IrqFlagClrWriteCmd(void) {
80207970:	defffe04 	addi	sp,sp,-8
80207974:	dfc00115 	stw	ra,4(sp)
80207978:	df000015 	stw	fp,0(sp)
8020797c:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207980:	01800044 	movi	r6,1
80207984:	014004c4 	movi	r5,19
80207988:	01200034 	movhi	r4,32768
8020798c:	21080004 	addi	r4,r4,8192
80207990:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207994:	0001883a 	nop
80207998:	e037883a 	mov	sp,fp
8020799c:	dfc00117 	ldw	ra,4(sp)
802079a0:	df000017 	ldw	fp,0(sp)
802079a4:	dec00204 	addi	sp,sp,8
802079a8:	f800283a 	ret

802079ac <vRmapCh2IrqFlagClrWriteCmd>:

void vRmapCh2IrqFlagClrWriteCmd(void) {
802079ac:	defffe04 	addi	sp,sp,-8
802079b0:	dfc00115 	stw	ra,4(sp)
802079b4:	df000015 	stw	fp,0(sp)
802079b8:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
802079bc:	01800044 	movi	r6,1
802079c0:	014004c4 	movi	r5,19
802079c4:	01200034 	movhi	r4,32768
802079c8:	21080004 	addi	r4,r4,8192
802079cc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
802079d0:	0001883a 	nop
802079d4:	e037883a 	mov	sp,fp
802079d8:	dfc00117 	ldw	ra,4(sp)
802079dc:	df000017 	ldw	fp,0(sp)
802079e0:	dec00204 	addi	sp,sp,8
802079e4:	f800283a 	ret

802079e8 <vRmapCh3IrqFlagClrWriteCmd>:

void vRmapCh3IrqFlagClrWriteCmd(void) {
802079e8:	defffe04 	addi	sp,sp,-8
802079ec:	dfc00115 	stw	ra,4(sp)
802079f0:	df000015 	stw	fp,0(sp)
802079f4:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
802079f8:	01800044 	movi	r6,1
802079fc:	014004c4 	movi	r5,19
80207a00:	01200034 	movhi	r4,32768
80207a04:	21080004 	addi	r4,r4,8192
80207a08:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a0c:	0001883a 	nop
80207a10:	e037883a 	mov	sp,fp
80207a14:	dfc00117 	ldw	ra,4(sp)
80207a18:	df000017 	ldw	fp,0(sp)
80207a1c:	dec00204 	addi	sp,sp,8
80207a20:	f800283a 	ret

80207a24 <vRmapCh4IrqFlagClrWriteCmd>:

void vRmapCh4IrqFlagClrWriteCmd(void) {
80207a24:	defffe04 	addi	sp,sp,-8
80207a28:	dfc00115 	stw	ra,4(sp)
80207a2c:	df000015 	stw	fp,0(sp)
80207a30:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207a34:	01800044 	movi	r6,1
80207a38:	014004c4 	movi	r5,19
80207a3c:	01200034 	movhi	r4,32768
80207a40:	21080004 	addi	r4,r4,8192
80207a44:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a48:	0001883a 	nop
80207a4c:	e037883a 	mov	sp,fp
80207a50:	dfc00117 	ldw	ra,4(sp)
80207a54:	df000017 	ldw	fp,0(sp)
80207a58:	dec00204 	addi	sp,sp,8
80207a5c:	f800283a 	ret

80207a60 <vRmapCh5IrqFlagClrWriteCmd>:

void vRmapCh5IrqFlagClrWriteCmd(void) {
80207a60:	defffe04 	addi	sp,sp,-8
80207a64:	dfc00115 	stw	ra,4(sp)
80207a68:	df000015 	stw	fp,0(sp)
80207a6c:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207a70:	01800044 	movi	r6,1
80207a74:	014004c4 	movi	r5,19
80207a78:	01200034 	movhi	r4,32768
80207a7c:	21080004 	addi	r4,r4,8192
80207a80:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a84:	0001883a 	nop
80207a88:	e037883a 	mov	sp,fp
80207a8c:	dfc00117 	ldw	ra,4(sp)
80207a90:	df000017 	ldw	fp,0(sp)
80207a94:	dec00204 	addi	sp,sp,8
80207a98:	f800283a 	ret

80207a9c <vRmapCh6IrqFlagClrWriteCmd>:

void vRmapCh6IrqFlagClrWriteCmd(void) {
80207a9c:	defffe04 	addi	sp,sp,-8
80207aa0:	dfc00115 	stw	ra,4(sp)
80207aa4:	df000015 	stw	fp,0(sp)
80207aa8:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207aac:	01800044 	movi	r6,1
80207ab0:	014004c4 	movi	r5,19
80207ab4:	01200034 	movhi	r4,32768
80207ab8:	21080004 	addi	r4,r4,8192
80207abc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207ac0:	0001883a 	nop
80207ac4:	e037883a 	mov	sp,fp
80207ac8:	dfc00117 	ldw	ra,4(sp)
80207acc:	df000017 	ldw	fp,0(sp)
80207ad0:	dec00204 	addi	sp,sp,8
80207ad4:	f800283a 	ret

80207ad8 <vRmapCh7IrqFlagClrWriteCmd>:

void vRmapCh7IrqFlagClrWriteCmd(void) {
80207ad8:	defffe04 	addi	sp,sp,-8
80207adc:	dfc00115 	stw	ra,4(sp)
80207ae0:	df000015 	stw	fp,0(sp)
80207ae4:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207ae8:	01800044 	movi	r6,1
80207aec:	014004c4 	movi	r5,19
80207af0:	01200034 	movhi	r4,32768
80207af4:	21080004 	addi	r4,r4,8192
80207af8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207afc:	0001883a 	nop
80207b00:	e037883a 	mov	sp,fp
80207b04:	dfc00117 	ldw	ra,4(sp)
80207b08:	df000017 	ldw	fp,0(sp)
80207b0c:	dec00204 	addi	sp,sp,8
80207b10:	f800283a 	ret

80207b14 <vRmapCh8IrqFlagClrWriteCmd>:

void vRmapCh8IrqFlagClrWriteCmd(void) {
80207b14:	defffe04 	addi	sp,sp,-8
80207b18:	dfc00115 	stw	ra,4(sp)
80207b1c:	df000015 	stw	fp,0(sp)
80207b20:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207b24:	01800044 	movi	r6,1
80207b28:	014004c4 	movi	r5,19
80207b2c:	01200034 	movhi	r4,32768
80207b30:	21080004 	addi	r4,r4,8192
80207b34:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207b38:	0001883a 	nop
80207b3c:	e037883a 	mov	sp,fp
80207b40:	dfc00117 	ldw	ra,4(sp)
80207b44:	df000017 	ldw	fp,0(sp)
80207b48:	dec00204 	addi	sp,sp,8
80207b4c:	f800283a 	ret

80207b50 <bRmapCh1IrqFlagWriteCmd>:

bool bRmapCh1IrqFlagWriteCmd(void) {
80207b50:	defffd04 	addi	sp,sp,-12
80207b54:	dfc00215 	stw	ra,8(sp)
80207b58:	df000115 	stw	fp,4(sp)
80207b5c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207b60:	01400484 	movi	r5,18
80207b64:	01200034 	movhi	r4,32768
80207b68:	21080004 	addi	r4,r4,8192
80207b6c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207b70:	1080004c 	andi	r2,r2,1
}

bool bRmapCh1IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207b74:	10000326 	beq	r2,zero,80207b84 <bRmapCh1IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207b78:	00800044 	movi	r2,1
80207b7c:	e0bfff15 	stw	r2,-4(fp)
80207b80:	00000106 	br	80207b88 <bRmapCh1IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207b84:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207b88:	e0bfff17 	ldw	r2,-4(fp)
}
80207b8c:	e037883a 	mov	sp,fp
80207b90:	dfc00117 	ldw	ra,4(sp)
80207b94:	df000017 	ldw	fp,0(sp)
80207b98:	dec00204 	addi	sp,sp,8
80207b9c:	f800283a 	ret

80207ba0 <bRmapCh2IrqFlagWriteCmd>:

bool bRmapCh2IrqFlagWriteCmd(void) {
80207ba0:	defffd04 	addi	sp,sp,-12
80207ba4:	dfc00215 	stw	ra,8(sp)
80207ba8:	df000115 	stw	fp,4(sp)
80207bac:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80207bb0:	01400484 	movi	r5,18
80207bb4:	01200034 	movhi	r4,32768
80207bb8:	21080004 	addi	r4,r4,8192
80207bbc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207bc0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh2IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80207bc4:	10000326 	beq	r2,zero,80207bd4 <bRmapCh2IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207bc8:	00800044 	movi	r2,1
80207bcc:	e0bfff15 	stw	r2,-4(fp)
80207bd0:	00000106 	br	80207bd8 <bRmapCh2IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207bd4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207bd8:	e0bfff17 	ldw	r2,-4(fp)
}
80207bdc:	e037883a 	mov	sp,fp
80207be0:	dfc00117 	ldw	ra,4(sp)
80207be4:	df000017 	ldw	fp,0(sp)
80207be8:	dec00204 	addi	sp,sp,8
80207bec:	f800283a 	ret

80207bf0 <bRmapCh3IrqFlagWriteCmd>:

bool bRmapCh3IrqFlagWriteCmd(void) {
80207bf0:	defffd04 	addi	sp,sp,-12
80207bf4:	dfc00215 	stw	ra,8(sp)
80207bf8:	df000115 	stw	fp,4(sp)
80207bfc:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80207c00:	01400484 	movi	r5,18
80207c04:	01200034 	movhi	r4,32768
80207c08:	21080004 	addi	r4,r4,8192
80207c0c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207c10:	1080004c 	andi	r2,r2,1
}

bool bRmapCh3IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80207c14:	10000326 	beq	r2,zero,80207c24 <bRmapCh3IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207c18:	00800044 	movi	r2,1
80207c1c:	e0bfff15 	stw	r2,-4(fp)
80207c20:	00000106 	br	80207c28 <bRmapCh3IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207c24:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207c28:	e0bfff17 	ldw	r2,-4(fp)
}
80207c2c:	e037883a 	mov	sp,fp
80207c30:	dfc00117 	ldw	ra,4(sp)
80207c34:	df000017 	ldw	fp,0(sp)
80207c38:	dec00204 	addi	sp,sp,8
80207c3c:	f800283a 	ret

80207c40 <bRmapCh4IrqFlagWriteCmd>:

bool bRmapCh4IrqFlagWriteCmd(void) {
80207c40:	defffd04 	addi	sp,sp,-12
80207c44:	dfc00215 	stw	ra,8(sp)
80207c48:	df000115 	stw	fp,4(sp)
80207c4c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207c50:	01400484 	movi	r5,18
80207c54:	01200034 	movhi	r4,32768
80207c58:	21080004 	addi	r4,r4,8192
80207c5c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207c60:	1080004c 	andi	r2,r2,1
}

bool bRmapCh4IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207c64:	10000326 	beq	r2,zero,80207c74 <bRmapCh4IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207c68:	00800044 	movi	r2,1
80207c6c:	e0bfff15 	stw	r2,-4(fp)
80207c70:	00000106 	br	80207c78 <bRmapCh4IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207c74:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207c78:	e0bfff17 	ldw	r2,-4(fp)
}
80207c7c:	e037883a 	mov	sp,fp
80207c80:	dfc00117 	ldw	ra,4(sp)
80207c84:	df000017 	ldw	fp,0(sp)
80207c88:	dec00204 	addi	sp,sp,8
80207c8c:	f800283a 	ret

80207c90 <bRmapCh5IrqFlagWriteCmd>:

bool bRmapCh5IrqFlagWriteCmd(void) {
80207c90:	defffd04 	addi	sp,sp,-12
80207c94:	dfc00215 	stw	ra,8(sp)
80207c98:	df000115 	stw	fp,4(sp)
80207c9c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207ca0:	01400484 	movi	r5,18
80207ca4:	01200034 	movhi	r4,32768
80207ca8:	21080004 	addi	r4,r4,8192
80207cac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207cb0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh5IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207cb4:	10000326 	beq	r2,zero,80207cc4 <bRmapCh5IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207cb8:	00800044 	movi	r2,1
80207cbc:	e0bfff15 	stw	r2,-4(fp)
80207cc0:	00000106 	br	80207cc8 <bRmapCh5IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207cc4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207cc8:	e0bfff17 	ldw	r2,-4(fp)
}
80207ccc:	e037883a 	mov	sp,fp
80207cd0:	dfc00117 	ldw	ra,4(sp)
80207cd4:	df000017 	ldw	fp,0(sp)
80207cd8:	dec00204 	addi	sp,sp,8
80207cdc:	f800283a 	ret

80207ce0 <bRmapCh6IrqFlagWriteCmd>:

bool bRmapCh6IrqFlagWriteCmd(void) {
80207ce0:	defffd04 	addi	sp,sp,-12
80207ce4:	dfc00215 	stw	ra,8(sp)
80207ce8:	df000115 	stw	fp,4(sp)
80207cec:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207cf0:	01400484 	movi	r5,18
80207cf4:	01200034 	movhi	r4,32768
80207cf8:	21080004 	addi	r4,r4,8192
80207cfc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207d00:	1080004c 	andi	r2,r2,1
}

bool bRmapCh6IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207d04:	10000326 	beq	r2,zero,80207d14 <bRmapCh6IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207d08:	00800044 	movi	r2,1
80207d0c:	e0bfff15 	stw	r2,-4(fp)
80207d10:	00000106 	br	80207d18 <bRmapCh6IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207d14:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207d18:	e0bfff17 	ldw	r2,-4(fp)
}
80207d1c:	e037883a 	mov	sp,fp
80207d20:	dfc00117 	ldw	ra,4(sp)
80207d24:	df000017 	ldw	fp,0(sp)
80207d28:	dec00204 	addi	sp,sp,8
80207d2c:	f800283a 	ret

80207d30 <bRmapCh7IrqFlagWriteCmd>:

bool bRmapCh7IrqFlagWriteCmd(void) {
80207d30:	defffd04 	addi	sp,sp,-12
80207d34:	dfc00215 	stw	ra,8(sp)
80207d38:	df000115 	stw	fp,4(sp)
80207d3c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207d40:	01400484 	movi	r5,18
80207d44:	01200034 	movhi	r4,32768
80207d48:	21080004 	addi	r4,r4,8192
80207d4c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207d50:	1080004c 	andi	r2,r2,1
}

bool bRmapCh7IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207d54:	10000326 	beq	r2,zero,80207d64 <bRmapCh7IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207d58:	00800044 	movi	r2,1
80207d5c:	e0bfff15 	stw	r2,-4(fp)
80207d60:	00000106 	br	80207d68 <bRmapCh7IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207d64:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207d68:	e0bfff17 	ldw	r2,-4(fp)
}
80207d6c:	e037883a 	mov	sp,fp
80207d70:	dfc00117 	ldw	ra,4(sp)
80207d74:	df000017 	ldw	fp,0(sp)
80207d78:	dec00204 	addi	sp,sp,8
80207d7c:	f800283a 	ret

80207d80 <bRmapCh8IrqFlagWriteCmd>:

bool bRmapCh8IrqFlagWriteCmd(void) {
80207d80:	defffd04 	addi	sp,sp,-12
80207d84:	dfc00215 	stw	ra,8(sp)
80207d88:	df000115 	stw	fp,4(sp)
80207d8c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207d90:	01400484 	movi	r5,18
80207d94:	01200034 	movhi	r4,32768
80207d98:	21080004 	addi	r4,r4,8192
80207d9c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207da0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh8IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207da4:	10000326 	beq	r2,zero,80207db4 <bRmapCh8IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207da8:	00800044 	movi	r2,1
80207dac:	e0bfff15 	stw	r2,-4(fp)
80207db0:	00000106 	br	80207db8 <bRmapCh8IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207db4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207db8:	e0bfff17 	ldw	r2,-4(fp)
}
80207dbc:	e037883a 	mov	sp,fp
80207dc0:	dfc00117 	ldw	ra,4(sp)
80207dc4:	df000017 	ldw	fp,0(sp)
80207dc8:	dec00204 	addi	sp,sp,8
80207dcc:	f800283a 	ret

80207dd0 <uliRmapCh1WriteCmdAddress>:

alt_u32 uliRmapCh1WriteCmdAddress(void) {
80207dd0:	defffd04 	addi	sp,sp,-12
80207dd4:	dfc00215 	stw	ra,8(sp)
80207dd8:	df000115 	stw	fp,4(sp)
80207ddc:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207de0:	01400184 	movi	r5,6
80207de4:	01200034 	movhi	r4,32768
80207de8:	21080004 	addi	r4,r4,8192
80207dec:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207df0:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_1_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);


	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207df4:	e0bfff17 	ldw	r2,-4(fp)
80207df8:	1009883a 	mov	r4,r2
80207dfc:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e00:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e04:	e0bfff17 	ldw	r2,-4(fp)
}
80207e08:	e037883a 	mov	sp,fp
80207e0c:	dfc00117 	ldw	ra,4(sp)
80207e10:	df000017 	ldw	fp,0(sp)
80207e14:	dec00204 	addi	sp,sp,8
80207e18:	f800283a 	ret

80207e1c <uliRmapCh2WriteCmdAddress>:

alt_u32 uliRmapCh2WriteCmdAddress(void) {
80207e1c:	defffd04 	addi	sp,sp,-12
80207e20:	dfc00215 	stw	ra,8(sp)
80207e24:	df000115 	stw	fp,4(sp)
80207e28:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207e2c:	01400184 	movi	r5,6
80207e30:	01200034 	movhi	r4,32768
80207e34:	21080004 	addi	r4,r4,8192
80207e38:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207e3c:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_2_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207e40:	e0bfff17 	ldw	r2,-4(fp)
80207e44:	1009883a 	mov	r4,r2
80207e48:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e4c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e50:	e0bfff17 	ldw	r2,-4(fp)
}
80207e54:	e037883a 	mov	sp,fp
80207e58:	dfc00117 	ldw	ra,4(sp)
80207e5c:	df000017 	ldw	fp,0(sp)
80207e60:	dec00204 	addi	sp,sp,8
80207e64:	f800283a 	ret

80207e68 <uliRmapCh3WriteCmdAddress>:

alt_u32 uliRmapCh3WriteCmdAddress(void) {
80207e68:	defffd04 	addi	sp,sp,-12
80207e6c:	dfc00215 	stw	ra,8(sp)
80207e70:	df000115 	stw	fp,4(sp)
80207e74:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207e78:	01400184 	movi	r5,6
80207e7c:	01200034 	movhi	r4,32768
80207e80:	21080004 	addi	r4,r4,8192
80207e84:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207e88:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_3_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207e8c:	e0bfff17 	ldw	r2,-4(fp)
80207e90:	1009883a 	mov	r4,r2
80207e94:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e98:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e9c:	e0bfff17 	ldw	r2,-4(fp)
}
80207ea0:	e037883a 	mov	sp,fp
80207ea4:	dfc00117 	ldw	ra,4(sp)
80207ea8:	df000017 	ldw	fp,0(sp)
80207eac:	dec00204 	addi	sp,sp,8
80207eb0:	f800283a 	ret

80207eb4 <uliRmapCh4WriteCmdAddress>:

alt_u32 uliRmapCh4WriteCmdAddress(void) {
80207eb4:	defffd04 	addi	sp,sp,-12
80207eb8:	dfc00215 	stw	ra,8(sp)
80207ebc:	df000115 	stw	fp,4(sp)
80207ec0:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207ec4:	01400184 	movi	r5,6
80207ec8:	01200034 	movhi	r4,32768
80207ecc:	21080004 	addi	r4,r4,8192
80207ed0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207ed4:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_4_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207ed8:	e0bfff17 	ldw	r2,-4(fp)
80207edc:	1009883a 	mov	r4,r2
80207ee0:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207ee4:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207ee8:	e0bfff17 	ldw	r2,-4(fp)
}
80207eec:	e037883a 	mov	sp,fp
80207ef0:	dfc00117 	ldw	ra,4(sp)
80207ef4:	df000017 	ldw	fp,0(sp)
80207ef8:	dec00204 	addi	sp,sp,8
80207efc:	f800283a 	ret

80207f00 <uliRmapCh5WriteCmdAddress>:

alt_u32 uliRmapCh5WriteCmdAddress(void) {
80207f00:	defffd04 	addi	sp,sp,-12
80207f04:	dfc00215 	stw	ra,8(sp)
80207f08:	df000115 	stw	fp,4(sp)
80207f0c:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207f10:	01400184 	movi	r5,6
80207f14:	01200034 	movhi	r4,32768
80207f18:	21080004 	addi	r4,r4,8192
80207f1c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207f20:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_5_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207f24:	e0bfff17 	ldw	r2,-4(fp)
80207f28:	1009883a 	mov	r4,r2
80207f2c:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207f30:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207f34:	e0bfff17 	ldw	r2,-4(fp)
}
80207f38:	e037883a 	mov	sp,fp
80207f3c:	dfc00117 	ldw	ra,4(sp)
80207f40:	df000017 	ldw	fp,0(sp)
80207f44:	dec00204 	addi	sp,sp,8
80207f48:	f800283a 	ret

80207f4c <uliRmapCh6WriteCmdAddress>:

alt_u32 uliRmapCh6WriteCmdAddress(void) {
80207f4c:	defffd04 	addi	sp,sp,-12
80207f50:	dfc00215 	stw	ra,8(sp)
80207f54:	df000115 	stw	fp,4(sp)
80207f58:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207f5c:	01400184 	movi	r5,6
80207f60:	01200034 	movhi	r4,32768
80207f64:	21080004 	addi	r4,r4,8192
80207f68:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207f6c:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_6_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207f70:	e0bfff17 	ldw	r2,-4(fp)
80207f74:	1009883a 	mov	r4,r2
80207f78:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207f7c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207f80:	e0bfff17 	ldw	r2,-4(fp)
}
80207f84:	e037883a 	mov	sp,fp
80207f88:	dfc00117 	ldw	ra,4(sp)
80207f8c:	df000017 	ldw	fp,0(sp)
80207f90:	dec00204 	addi	sp,sp,8
80207f94:	f800283a 	ret

80207f98 <uliRmapCh7WriteCmdAddress>:

alt_u32 uliRmapCh7WriteCmdAddress(void) {
80207f98:	defffd04 	addi	sp,sp,-12
80207f9c:	dfc00215 	stw	ra,8(sp)
80207fa0:	df000115 	stw	fp,4(sp)
80207fa4:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207fa8:	01400184 	movi	r5,6
80207fac:	01200034 	movhi	r4,32768
80207fb0:	21080004 	addi	r4,r4,8192
80207fb4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207fb8:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_7_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207fbc:	e0bfff17 	ldw	r2,-4(fp)
80207fc0:	1009883a 	mov	r4,r2
80207fc4:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207fc8:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207fcc:	e0bfff17 	ldw	r2,-4(fp)
}
80207fd0:	e037883a 	mov	sp,fp
80207fd4:	dfc00117 	ldw	ra,4(sp)
80207fd8:	df000017 	ldw	fp,0(sp)
80207fdc:	dec00204 	addi	sp,sp,8
80207fe0:	f800283a 	ret

80207fe4 <uliRmapCh8WriteCmdAddress>:

alt_u32 uliRmapCh8WriteCmdAddress(void) {
80207fe4:	defffd04 	addi	sp,sp,-12
80207fe8:	dfc00215 	stw	ra,8(sp)
80207fec:	df000115 	stw	fp,4(sp)
80207ff0:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207ff4:	01400184 	movi	r5,6
80207ff8:	01200034 	movhi	r4,32768
80207ffc:	21080004 	addi	r4,r4,8192
80208000:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208004:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_8_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80208008:	e0bfff17 	ldw	r2,-4(fp)
8020800c:	1009883a 	mov	r4,r2
80208010:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80208014:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80208018:	e0bfff17 	ldw	r2,-4(fp)
}
8020801c:	e037883a 	mov	sp,fp
80208020:	dfc00117 	ldw	ra,4(sp)
80208024:	df000017 	ldw	fp,0(sp)
80208028:	dec00204 	addi	sp,sp,8
8020802c:	f800283a 	ret

80208030 <vRmapInitIrq>:

bool vRmapInitIrq(alt_u8 ucCommCh) {
80208030:	defffb04 	addi	sp,sp,-20
80208034:	dfc00415 	stw	ra,16(sp)
80208038:	df000315 	stw	fp,12(sp)
8020803c:	df000304 	addi	fp,sp,12
80208040:	2005883a 	mov	r2,r4
80208044:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80208048:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
8020804c:	e0bfff03 	ldbu	r2,-4(fp)
80208050:	10c00228 	cmpgeui	r3,r2,8
80208054:	18005e1e 	bne	r3,zero,802081d0 <vRmapInitIrq+0x1a0>
80208058:	100690ba 	slli	r3,r2,2
8020805c:	00a00874 	movhi	r2,32801
80208060:	10a01c04 	addi	r2,r2,-32656
80208064:	1885883a 	add	r2,r3,r2
80208068:	10800017 	ldw	r2,0(r2)
8020806c:	1000683a 	jmp	r2
80208070:	80208090 	cmplti	zero,r16,-32254
80208074:	802080b8 	rdprs	zero,r16,-32254
80208078:	802080e0 	cmpeqi	zero,r16,-32253
8020807c:	80208108 	cmpgei	zero,r16,-32252
80208080:	80208130 	cmpltui	zero,r16,33284
80208084:	80208158 	cmpnei	zero,r16,-32251
80208088:	80208180 	call	88020818 <__reset+0x2000818>
8020808c:	802081a8 	cmpgeui	zero,r16,33286
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80208090:	d0a02504 	addi	r2,gp,-32620
80208094:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_RMAP_IRQ, pvHoldContext, vRmapCh1HandleIrq);
80208098:	01a00834 	movhi	r6,32800
8020809c:	319dfc04 	addi	r6,r6,30704
802080a0:	e17ffe17 	ldw	r5,-8(fp)
802080a4:	01000344 	movi	r4,13
802080a8:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
802080ac:	00800044 	movi	r2,1
802080b0:	e0bffd15 	stw	r2,-12(fp)
		break;
802080b4:	00004806 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
802080b8:	d0a02604 	addi	r2,gp,-32616
802080bc:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_RMAP_IRQ, pvHoldContext, vRmapCh2HandleIrq);
802080c0:	01a00834 	movhi	r6,32800
802080c4:	319e0804 	addi	r6,r6,30752
802080c8:	e17ffe17 	ldw	r5,-8(fp)
802080cc:	01000304 	movi	r4,12
802080d0:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
802080d4:	00800044 	movi	r2,1
802080d8:	e0bffd15 	stw	r2,-12(fp)
		break;
802080dc:	00003e06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
802080e0:	d0a02704 	addi	r2,gp,-32612
802080e4:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_RMAP_IRQ, pvHoldContext, vRmapCh3HandleIrq);
802080e8:	01a00834 	movhi	r6,32800
802080ec:	319e1404 	addi	r6,r6,30800
802080f0:	e17ffe17 	ldw	r5,-8(fp)
802080f4:	01000384 	movi	r4,14
802080f8:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
802080fc:	00800044 	movi	r2,1
80208100:	e0bffd15 	stw	r2,-12(fp)
		break;
80208104:	00003406 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80208108:	d0a02804 	addi	r2,gp,-32608
8020810c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_RMAP_IRQ, pvHoldContext, vRmapCh4HandleIrq);
80208110:	01a00834 	movhi	r6,32800
80208114:	319e2004 	addi	r6,r6,30848
80208118:	e17ffe17 	ldw	r5,-8(fp)
8020811c:	010003c4 	movi	r4,15
80208120:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
80208124:	00800044 	movi	r2,1
80208128:	e0bffd15 	stw	r2,-12(fp)
		break;
8020812c:	00002a06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
80208130:	d0a02904 	addi	r2,gp,-32604
80208134:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_RMAP_IRQ, pvHoldContext, vRmapCh5HandleIrq);
80208138:	01a00834 	movhi	r6,32800
8020813c:	319e2c04 	addi	r6,r6,30896
80208140:	e17ffe17 	ldw	r5,-8(fp)
80208144:	01000404 	movi	r4,16
80208148:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
8020814c:	00800044 	movi	r2,1
80208150:	e0bffd15 	stw	r2,-12(fp)
		break;
80208154:	00002006 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80208158:	d0a02a04 	addi	r2,gp,-32600
8020815c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_RMAP_IRQ, pvHoldContext, vRmapCh6HandleIrq);
80208160:	01a00834 	movhi	r6,32800
80208164:	319e3804 	addi	r6,r6,30944
80208168:	e17ffe17 	ldw	r5,-8(fp)
8020816c:	01000484 	movi	r4,18
80208170:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
80208174:	00800044 	movi	r2,1
80208178:	e0bffd15 	stw	r2,-12(fp)
		break;
8020817c:	00001606 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
80208180:	d0a02b04 	addi	r2,gp,-32596
80208184:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_RMAP_IRQ, pvHoldContext, vRmapCh7HandleIrq);
80208188:	01a00834 	movhi	r6,32800
8020818c:	319e4404 	addi	r6,r6,30992
80208190:	e17ffe17 	ldw	r5,-8(fp)
80208194:	013fffc4 	movi	r4,-1
80208198:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
8020819c:	00800044 	movi	r2,1
802081a0:	e0bffd15 	stw	r2,-12(fp)
		break;
802081a4:	00000c06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
802081a8:	d0a02c04 	addi	r2,gp,-32592
802081ac:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_RMAP_IRQ, pvHoldContext, vRmapCh8HandleIrq);
802081b0:	01a00834 	movhi	r6,32800
802081b4:	319e5004 	addi	r6,r6,31040
802081b8:	e17ffe17 	ldw	r5,-8(fp)
802081bc:	013fffc4 	movi	r4,-1
802081c0:	021e9e40 	call	8021e9e4 <alt_irq_register>
		bStatus = TRUE;
802081c4:	00800044 	movi	r2,1
802081c8:	e0bffd15 	stw	r2,-12(fp)
		break;
802081cc:	00000206 	br	802081d8 <vRmapInitIrq+0x1a8>
	default:
		bStatus = FALSE;
802081d0:	e03ffd15 	stw	zero,-12(fp)
		break;
802081d4:	0001883a 	nop
	}

	return bStatus;
802081d8:	e0bffd17 	ldw	r2,-12(fp)
}
802081dc:	e037883a 	mov	sp,fp
802081e0:	dfc00117 	ldw	ra,4(sp)
802081e4:	df000017 	ldw	fp,0(sp)
802081e8:	dec00204 	addi	sp,sp,8
802081ec:	f800283a 	ret

802081f0 <bRmapSetIrqControl>:

bool bRmapSetIrqControl(TRmapChannel *pxRmapCh) {
802081f0:	defffb04 	addi	sp,sp,-20
802081f4:	dfc00415 	stw	ra,16(sp)
802081f8:	df000315 	stw	fp,12(sp)
802081fc:	df000304 	addi	fp,sp,12
80208200:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208204:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208208:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
8020820c:	e0bfff17 	ldw	r2,-4(fp)
80208210:	10001a26 	beq	r2,zero,8020827c <bRmapSetIrqControl+0x8c>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208214:	e0bfff17 	ldw	r2,-4(fp)
80208218:	10800017 	ldw	r2,0(r2)
8020821c:	01400444 	movi	r5,17
80208220:	1009883a 	mov	r4,r2
80208224:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208228:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxRmapCh->xRmapIrqControl.bWriteCmdEn) {
8020822c:	e0bfff17 	ldw	r2,-4(fp)
80208230:	10801017 	ldw	r2,64(r2)
80208234:	10000426 	beq	r2,zero,80208248 <bRmapSetIrqControl+0x58>
			uliReg |= COMM_IRQ_RMAP_WRCMD_EN_MSK;
80208238:	e0bffe17 	ldw	r2,-8(fp)
8020823c:	10800054 	ori	r2,r2,1
80208240:	e0bffe15 	stw	r2,-8(fp)
80208244:	00000406 	br	80208258 <bRmapSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_RMAP_WRCMD_EN_MSK);
80208248:	e0fffe17 	ldw	r3,-8(fp)
8020824c:	00bfff84 	movi	r2,-2
80208250:	1884703a 	and	r2,r3,r2
80208254:	e0bffe15 	stw	r2,-8(fp)
		}

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_IRQ_CONTROL_REG_OFST,
80208258:	e0bfff17 	ldw	r2,-4(fp)
8020825c:	10800017 	ldw	r2,0(r2)
80208260:	e0fffe17 	ldw	r3,-8(fp)
80208264:	180d883a 	mov	r6,r3
80208268:	01400444 	movi	r5,17
8020826c:	1009883a 	mov	r4,r2
80208270:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);
		bStatus = TRUE;
80208274:	00800044 	movi	r2,1
80208278:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020827c:	e0bffd17 	ldw	r2,-12(fp)
}
80208280:	e037883a 	mov	sp,fp
80208284:	dfc00117 	ldw	ra,4(sp)
80208288:	df000017 	ldw	fp,0(sp)
8020828c:	dec00204 	addi	sp,sp,8
80208290:	f800283a 	ret

80208294 <bRmapGetIrqControl>:

bool bRmapGetIrqControl(TRmapChannel *pxRmapCh) {
80208294:	defffb04 	addi	sp,sp,-20
80208298:	dfc00415 	stw	ra,16(sp)
8020829c:	df000315 	stw	fp,12(sp)
802082a0:	df000304 	addi	fp,sp,12
802082a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802082a8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802082ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802082b0:	e0bfff17 	ldw	r2,-4(fp)
802082b4:	10001126 	beq	r2,zero,802082fc <bRmapGetIrqControl+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802082b8:	e0bfff17 	ldw	r2,-4(fp)
802082bc:	10800017 	ldw	r2,0(r2)
802082c0:	01400444 	movi	r5,17
802082c4:	1009883a 	mov	r4,r2
802082c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802082cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_EN_MSK) {
802082d0:	e0bffe17 	ldw	r2,-8(fp)
802082d4:	1080004c 	andi	r2,r2,1
802082d8:	10000426 	beq	r2,zero,802082ec <bRmapGetIrqControl+0x58>
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = TRUE;
802082dc:	e0bfff17 	ldw	r2,-4(fp)
802082e0:	00c00044 	movi	r3,1
802082e4:	10c01015 	stw	r3,64(r2)
802082e8:	00000206 	br	802082f4 <bRmapGetIrqControl+0x60>
		} else {
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = FALSE;
802082ec:	e0bfff17 	ldw	r2,-4(fp)
802082f0:	10001015 	stw	zero,64(r2)
		}

		bStatus = TRUE;
802082f4:	00800044 	movi	r2,1
802082f8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802082fc:	e0bffd17 	ldw	r2,-12(fp)
}
80208300:	e037883a 	mov	sp,fp
80208304:	dfc00117 	ldw	ra,4(sp)
80208308:	df000017 	ldw	fp,0(sp)
8020830c:	dec00204 	addi	sp,sp,8
80208310:	f800283a 	ret

80208314 <bRmapGetIrqFlags>:

bool bRmapGetIrqFlags(TRmapChannel *pxRmapCh) {
80208314:	defffb04 	addi	sp,sp,-20
80208318:	dfc00415 	stw	ra,16(sp)
8020831c:	df000315 	stw	fp,12(sp)
80208320:	df000304 	addi	fp,sp,12
80208324:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208328:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020832c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208330:	e0bfff17 	ldw	r2,-4(fp)
80208334:	10001126 	beq	r2,zero,8020837c <bRmapGetIrqFlags+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208338:	e0bfff17 	ldw	r2,-4(fp)
8020833c:	10800017 	ldw	r2,0(r2)
80208340:	01400484 	movi	r5,18
80208344:	1009883a 	mov	r4,r2
80208348:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020834c:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80208350:	e0bffe17 	ldw	r2,-8(fp)
80208354:	1080004c 	andi	r2,r2,1
80208358:	10000426 	beq	r2,zero,8020836c <bRmapGetIrqFlags+0x58>
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = TRUE;
8020835c:	e0bfff17 	ldw	r2,-4(fp)
80208360:	00c00044 	movi	r3,1
80208364:	10c01115 	stw	r3,68(r2)
80208368:	00000206 	br	80208374 <bRmapGetIrqFlags+0x60>
		} else {
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = FALSE;
8020836c:	e0bfff17 	ldw	r2,-4(fp)
80208370:	10001115 	stw	zero,68(r2)
		}

		bStatus = TRUE;
80208374:	00800044 	movi	r2,1
80208378:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020837c:	e0bffd17 	ldw	r2,-12(fp)
}
80208380:	e037883a 	mov	sp,fp
80208384:	dfc00117 	ldw	ra,4(sp)
80208388:	df000017 	ldw	fp,0(sp)
8020838c:	dec00204 	addi	sp,sp,8
80208390:	f800283a 	ret

80208394 <bRmapSetCodecConfig>:

bool bRmapSetCodecConfig(TRmapChannel *pxRmapCh) {
80208394:	defffb04 	addi	sp,sp,-20
80208398:	dfc00415 	stw	ra,16(sp)
8020839c:	df000315 	stw	fp,12(sp)
802083a0:	df000304 	addi	fp,sp,12
802083a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802083a8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802083ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802083b0:	e0bfff17 	ldw	r2,-4(fp)
802083b4:	10002626 	beq	r2,zero,80208450 <bRmapSetCodecConfig+0xbc>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802083b8:	e0bfff17 	ldw	r2,-4(fp)
802083bc:	10800017 	ldw	r2,0(r2)
802083c0:	01400104 	movi	r5,4
802083c4:	1009883a 	mov	r4,r2
802083c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802083cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
802083d0:	e0fffe17 	ldw	r3,-8(fp)
802083d4:	00bfc004 	movi	r2,-256
802083d8:	1884703a 	and	r2,r3,r2
802083dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
802083e0:	e0bfff17 	ldw	r2,-4(fp)
802083e4:	10800143 	ldbu	r2,5(r2)
802083e8:	10c03fcc 	andi	r3,r2,255

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
802083ec:	e0bffe17 	ldw	r2,-8(fp)
802083f0:	1884b03a 	or	r2,r3,r2
802083f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
802083f8:	e0fffe17 	ldw	r3,-8(fp)
802083fc:	00bffff4 	movhi	r2,65535
80208400:	10803fc4 	addi	r2,r2,255
80208404:	1884703a 	and	r2,r3,r2
80208408:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));
8020840c:	e0bfff17 	ldw	r2,-4(fp)
80208410:	10800103 	ldbu	r2,4(r2)
80208414:	10803fcc 	andi	r2,r2,255
80208418:	1004923a 	slli	r2,r2,8
8020841c:	10ffffcc 	andi	r3,r2,65535

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
80208420:	e0bffe17 	ldw	r2,-8(fp)
80208424:	1884b03a 	or	r2,r3,r2
80208428:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CODEC_CFG_REG_OFST,
8020842c:	e0bfff17 	ldw	r2,-4(fp)
80208430:	10800017 	ldw	r2,0(r2)
80208434:	e0fffe17 	ldw	r3,-8(fp)
80208438:	180d883a 	mov	r6,r3
8020843c:	01400104 	movi	r5,4
80208440:	1009883a 	mov	r4,r2
80208444:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80208448:	00800044 	movi	r2,1
8020844c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208450:	e0bffd17 	ldw	r2,-12(fp)
}
80208454:	e037883a 	mov	sp,fp
80208458:	dfc00117 	ldw	ra,4(sp)
8020845c:	df000017 	ldw	fp,0(sp)
80208460:	dec00204 	addi	sp,sp,8
80208464:	f800283a 	ret

80208468 <bRmapGetCodecConfig>:

bool bRmapGetCodecConfig(TRmapChannel *pxRmapCh) {
80208468:	defffb04 	addi	sp,sp,-20
8020846c:	dfc00415 	stw	ra,16(sp)
80208470:	df000315 	stw	fp,12(sp)
80208474:	df000304 	addi	fp,sp,12
80208478:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020847c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208480:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208484:	e0bfff17 	ldw	r2,-4(fp)
80208488:	10001226 	beq	r2,zero,802084d4 <bRmapGetCodecConfig+0x6c>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020848c:	e0bfff17 	ldw	r2,-4(fp)
80208490:	10800017 	ldw	r2,0(r2)
80208494:	01400104 	movi	r5,4
80208498:	1009883a 	mov	r4,r2
8020849c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802084a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
802084a4:	e0bffe17 	ldw	r2,-8(fp)
802084a8:	1007883a 	mov	r3,r2
802084ac:	e0bfff17 	ldw	r2,-4(fp)
802084b0:	10c00145 	stb	r3,5(r2)
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);
802084b4:	e0bffe17 	ldw	r2,-8(fp)
802084b8:	10bfc00c 	andi	r2,r2,65280
802084bc:	1004d23a 	srli	r2,r2,8
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
802084c0:	1007883a 	mov	r3,r2
802084c4:	e0bfff17 	ldw	r2,-4(fp)
802084c8:	10c00105 	stb	r3,4(r2)
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);

		bStatus = TRUE;
802084cc:	00800044 	movi	r2,1
802084d0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802084d4:	e0bffd17 	ldw	r2,-12(fp)
}
802084d8:	e037883a 	mov	sp,fp
802084dc:	dfc00117 	ldw	ra,4(sp)
802084e0:	df000017 	ldw	fp,0(sp)
802084e4:	dec00204 	addi	sp,sp,8
802084e8:	f800283a 	ret

802084ec <bRmapGetCodecStatus>:

bool bRmapGetCodecStatus(TRmapChannel *pxRmapCh) {
802084ec:	defffb04 	addi	sp,sp,-20
802084f0:	dfc00415 	stw	ra,16(sp)
802084f4:	df000315 	stw	fp,12(sp)
802084f8:	df000304 	addi	fp,sp,12
802084fc:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208500:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208504:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208508:	e0bfff17 	ldw	r2,-4(fp)
8020850c:	10004726 	beq	r2,zero,8020862c <bRmapGetCodecStatus+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208510:	e0bfff17 	ldw	r2,-4(fp)
80208514:	10800017 	ldw	r2,0(r2)
80208518:	01400144 	movi	r5,5
8020851c:	1009883a 	mov	r4,r2
80208520:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208524:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_STAT_CMD_RECEIVED_MSK) {
80208528:	e0bffe17 	ldw	r2,-8(fp)
8020852c:	1080004c 	andi	r2,r2,1
80208530:	10000426 	beq	r2,zero,80208544 <bRmapGetCodecStatus+0x58>
			pxRmapCh->xRmapCodecStatus.bCommandReceived = TRUE;
80208534:	e0bfff17 	ldw	r2,-4(fp)
80208538:	00c00044 	movi	r3,1
8020853c:	10c00215 	stw	r3,8(r2)
80208540:	00000206 	br	8020854c <bRmapGetCodecStatus+0x60>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
80208544:	e0bfff17 	ldw	r2,-4(fp)
80208548:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_REQ_MSK) {
8020854c:	e0bffe17 	ldw	r2,-8(fp)
80208550:	1080008c 	andi	r2,r2,2
80208554:	10000426 	beq	r2,zero,80208568 <bRmapGetCodecStatus+0x7c>
			pxRmapCh->xRmapCodecStatus.bWriteRequested = TRUE;
80208558:	e0bfff17 	ldw	r2,-4(fp)
8020855c:	00c00044 	movi	r3,1
80208560:	10c00315 	stw	r3,12(r2)
80208564:	00000206 	br	80208570 <bRmapGetCodecStatus+0x84>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteRequested = FALSE;
80208568:	e0bfff17 	ldw	r2,-4(fp)
8020856c:	10000315 	stw	zero,12(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_AUTH_MSK) {
80208570:	e0bffe17 	ldw	r2,-8(fp)
80208574:	1080010c 	andi	r2,r2,4
80208578:	10000426 	beq	r2,zero,8020858c <bRmapGetCodecStatus+0xa0>
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = TRUE;
8020857c:	e0bfff17 	ldw	r2,-4(fp)
80208580:	00c00044 	movi	r3,1
80208584:	10c00415 	stw	r3,16(r2)
80208588:	00000206 	br	80208594 <bRmapGetCodecStatus+0xa8>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = FALSE;
8020858c:	e0bfff17 	ldw	r2,-4(fp)
80208590:	10000415 	stw	zero,16(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_REQ_MSK) {
80208594:	e0bffe17 	ldw	r2,-8(fp)
80208598:	1080020c 	andi	r2,r2,8
8020859c:	10000426 	beq	r2,zero,802085b0 <bRmapGetCodecStatus+0xc4>
			pxRmapCh->xRmapCodecStatus.bReadRequested = TRUE;
802085a0:	e0bfff17 	ldw	r2,-4(fp)
802085a4:	00c00044 	movi	r3,1
802085a8:	10c00515 	stw	r3,20(r2)
802085ac:	00000206 	br	802085b8 <bRmapGetCodecStatus+0xcc>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadRequested = FALSE;
802085b0:	e0bfff17 	ldw	r2,-4(fp)
802085b4:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_AUTH_MSK) {
802085b8:	e0bffe17 	ldw	r2,-8(fp)
802085bc:	1080040c 	andi	r2,r2,16
802085c0:	10000426 	beq	r2,zero,802085d4 <bRmapGetCodecStatus+0xe8>
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = TRUE;
802085c4:	e0bfff17 	ldw	r2,-4(fp)
802085c8:	00c00044 	movi	r3,1
802085cc:	10c00615 	stw	r3,24(r2)
802085d0:	00000206 	br	802085dc <bRmapGetCodecStatus+0xf0>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = FALSE;
802085d4:	e0bfff17 	ldw	r2,-4(fp)
802085d8:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_RMAP_STAT_REPLY_SEND_MSK) {
802085dc:	e0bffe17 	ldw	r2,-8(fp)
802085e0:	1080080c 	andi	r2,r2,32
802085e4:	10000426 	beq	r2,zero,802085f8 <bRmapGetCodecStatus+0x10c>
			pxRmapCh->xRmapCodecStatus.bReplySended = TRUE;
802085e8:	e0bfff17 	ldw	r2,-4(fp)
802085ec:	00c00044 	movi	r3,1
802085f0:	10c00715 	stw	r3,28(r2)
802085f4:	00000206 	br	80208600 <bRmapGetCodecStatus+0x114>
		} else {
			pxRmapCh->xRmapCodecStatus.bReplySended = FALSE;
802085f8:	e0bfff17 	ldw	r2,-4(fp)
802085fc:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_RMAP_STAT_DISCARD_PKG_MSK) {
80208600:	e0bffe17 	ldw	r2,-8(fp)
80208604:	1080100c 	andi	r2,r2,64
80208608:	10000426 	beq	r2,zero,8020861c <bRmapGetCodecStatus+0x130>
			pxRmapCh->xRmapCodecStatus.bDiscardedPackage = TRUE;
8020860c:	e0bfff17 	ldw	r2,-4(fp)
80208610:	00c00044 	movi	r3,1
80208614:	10c00815 	stw	r3,32(r2)
80208618:	00000206 	br	80208624 <bRmapGetCodecStatus+0x138>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
8020861c:	e0bfff17 	ldw	r2,-4(fp)
80208620:	10000215 	stw	zero,8(r2)
		}

		bStatus = TRUE;
80208624:	00800044 	movi	r2,1
80208628:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020862c:	e0bffd17 	ldw	r2,-12(fp)
}
80208630:	e037883a 	mov	sp,fp
80208634:	dfc00117 	ldw	ra,4(sp)
80208638:	df000017 	ldw	fp,0(sp)
8020863c:	dec00204 	addi	sp,sp,8
80208640:	f800283a 	ret

80208644 <bRmapGetCodecError>:

bool bRmapGetCodecError(TRmapChannel *pxRmapCh) {
80208644:	defffb04 	addi	sp,sp,-20
80208648:	dfc00415 	stw	ra,16(sp)
8020864c:	df000315 	stw	fp,12(sp)
80208650:	df000304 	addi	fp,sp,12
80208654:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208658:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020865c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208660:	e0bfff17 	ldw	r2,-4(fp)
80208664:	10004726 	beq	r2,zero,80208784 <bRmapGetCodecError+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208668:	e0bfff17 	ldw	r2,-4(fp)
8020866c:	10800017 	ldw	r2,0(r2)
80208670:	01400144 	movi	r5,5
80208674:	1009883a 	mov	r4,r2
80208678:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020867c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_ERR_EARLY_EOP_MSK) {
80208680:	e0bffe17 	ldw	r2,-8(fp)
80208684:	1080006c 	andhi	r2,r2,1
80208688:	10000426 	beq	r2,zero,8020869c <bRmapGetCodecError+0x58>
			pxRmapCh->xRmapCodecError.bEarlyEop = TRUE;
8020868c:	e0bfff17 	ldw	r2,-4(fp)
80208690:	00c00044 	movi	r3,1
80208694:	10c00915 	stw	r3,36(r2)
80208698:	00000206 	br	802086a4 <bRmapGetCodecError+0x60>
		} else {
			pxRmapCh->xRmapCodecError.bEarlyEop = FALSE;
8020869c:	e0bfff17 	ldw	r2,-4(fp)
802086a0:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_RMAP_ERR_EEP_MSK) {
802086a4:	e0bffe17 	ldw	r2,-8(fp)
802086a8:	108000ac 	andhi	r2,r2,2
802086ac:	10000426 	beq	r2,zero,802086c0 <bRmapGetCodecError+0x7c>
			pxRmapCh->xRmapCodecError.bEep = TRUE;
802086b0:	e0bfff17 	ldw	r2,-4(fp)
802086b4:	00c00044 	movi	r3,1
802086b8:	10c00a15 	stw	r3,40(r2)
802086bc:	00000206 	br	802086c8 <bRmapGetCodecError+0x84>
		} else {
			pxRmapCh->xRmapCodecError.bEep = FALSE;
802086c0:	e0bfff17 	ldw	r2,-4(fp)
802086c4:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_RMAP_ERR_HEADER_CRC_MSK) {
802086c8:	e0bffe17 	ldw	r2,-8(fp)
802086cc:	1080012c 	andhi	r2,r2,4
802086d0:	10000426 	beq	r2,zero,802086e4 <bRmapGetCodecError+0xa0>
			pxRmapCh->xRmapCodecError.bHeaderCRC = TRUE;
802086d4:	e0bfff17 	ldw	r2,-4(fp)
802086d8:	00c00044 	movi	r3,1
802086dc:	10c00b15 	stw	r3,44(r2)
802086e0:	00000206 	br	802086ec <bRmapGetCodecError+0xa8>
		} else {
			pxRmapCh->xRmapCodecError.bHeaderCRC = FALSE;
802086e4:	e0bfff17 	ldw	r2,-4(fp)
802086e8:	10000b15 	stw	zero,44(r2)
		}
		if (uliReg & COMM_RMAP_ERR_UNUSED_PKT_MSK) {
802086ec:	e0bffe17 	ldw	r2,-8(fp)
802086f0:	1080022c 	andhi	r2,r2,8
802086f4:	10000426 	beq	r2,zero,80208708 <bRmapGetCodecError+0xc4>
			pxRmapCh->xRmapCodecError.bUnusedPacketType = TRUE;
802086f8:	e0bfff17 	ldw	r2,-4(fp)
802086fc:	00c00044 	movi	r3,1
80208700:	10c00c15 	stw	r3,48(r2)
80208704:	00000206 	br	80208710 <bRmapGetCodecError+0xcc>
		} else {
			pxRmapCh->xRmapCodecError.bUnusedPacketType = FALSE;
80208708:	e0bfff17 	ldw	r2,-4(fp)
8020870c:	10000c15 	stw	zero,48(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_CMD_MSK) {
80208710:	e0bffe17 	ldw	r2,-8(fp)
80208714:	1080042c 	andhi	r2,r2,16
80208718:	10000426 	beq	r2,zero,8020872c <bRmapGetCodecError+0xe8>
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = TRUE;
8020871c:	e0bfff17 	ldw	r2,-4(fp)
80208720:	00c00044 	movi	r3,1
80208724:	10c00d15 	stw	r3,52(r2)
80208728:	00000206 	br	80208734 <bRmapGetCodecError+0xf0>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = FALSE;
8020872c:	e0bfff17 	ldw	r2,-4(fp)
80208730:	10000d15 	stw	zero,52(r2)
		}
		if (uliReg & COMM_RMAP_ERR_TOO_MUCH_DATA_MSK) {
80208734:	e0bffe17 	ldw	r2,-8(fp)
80208738:	1080082c 	andhi	r2,r2,32
8020873c:	10000426 	beq	r2,zero,80208750 <bRmapGetCodecError+0x10c>
			pxRmapCh->xRmapCodecError.bTooMuchData = TRUE;
80208740:	e0bfff17 	ldw	r2,-4(fp)
80208744:	00c00044 	movi	r3,1
80208748:	10c00e15 	stw	r3,56(r2)
8020874c:	00000206 	br	80208758 <bRmapGetCodecError+0x114>
		} else {
			pxRmapCh->xRmapCodecError.bTooMuchData = FALSE;
80208750:	e0bfff17 	ldw	r2,-4(fp)
80208754:	10000e15 	stw	zero,56(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_DCRC_MSK) {
80208758:	e0bffe17 	ldw	r2,-8(fp)
8020875c:	1080102c 	andhi	r2,r2,64
80208760:	10000426 	beq	r2,zero,80208774 <bRmapGetCodecError+0x130>
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = TRUE;
80208764:	e0bfff17 	ldw	r2,-4(fp)
80208768:	00c00044 	movi	r3,1
8020876c:	10c00f15 	stw	r3,60(r2)
80208770:	00000206 	br	8020877c <bRmapGetCodecError+0x138>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = FALSE;
80208774:	e0bfff17 	ldw	r2,-4(fp)
80208778:	10000f15 	stw	zero,60(r2)
		}

		bStatus = TRUE;
8020877c:	00800044 	movi	r2,1
80208780:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208784:	e0bffd17 	ldw	r2,-12(fp)
}
80208788:	e037883a 	mov	sp,fp
8020878c:	dfc00117 	ldw	ra,4(sp)
80208790:	df000017 	ldw	fp,0(sp)
80208794:	dec00204 	addi	sp,sp,8
80208798:	f800283a 	ret

8020879c <bRmapSetMemConfigArea>:

bool bRmapSetMemConfigArea(TRmapChannel *pxRmapCh) {
8020879c:	defffb04 	addi	sp,sp,-20
802087a0:	dfc00415 	stw	ra,16(sp)
802087a4:	df000315 	stw	fp,12(sp)
802087a8:	df000304 	addi	fp,sp,12
802087ac:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802087b0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802087b4:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802087b8:	e0bfff17 	ldw	r2,-4(fp)
802087bc:	1000bc26 	beq	r2,zero,80208ab0 <bRmapSetMemConfigArea+0x314>

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config;
802087c0:	e0bfff17 	ldw	r2,-4(fp)
802087c4:	10801217 	ldw	r2,72(r2)
802087c8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_REGCLK_DIR_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 3));
//			uliReg &= (~COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 4));
//			uliReg &= (~COMM_RMAP_REGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_REGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 20));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802087cc:	e0bfff17 	ldw	r2,-4(fp)
802087d0:	10800017 	ldw	r2,0(r2)
802087d4:	e0fffe17 	ldw	r3,-8(fp)
802087d8:	180d883a 	mov	r6,r3
802087dc:	01401004 	movi	r5,64
802087e0:	1009883a 	mov	r4,r2
802087e4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config;
802087e8:	e0bfff17 	ldw	r2,-4(fp)
802087ec:	10801317 	ldw	r2,76(r2)
802087f0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK);
//			uliReg |= (COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802087f4:	e0bfff17 	ldw	r2,-4(fp)
802087f8:	10800017 	ldw	r2,0(r2)
802087fc:	e0fffe17 	ldw	r3,-8(fp)
80208800:	180d883a 	mov	r6,r3
80208804:	01401044 	movi	r5,65
80208808:	1009883a 	mov	r4,r2
8020880c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config;
80208810:	e0bfff17 	ldw	r2,-4(fp)
80208814:	10801417 	ldw	r2,80(r2)
80208818:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_DIGITISE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_PACKET_SIZE_CTRL_MSK);
//			uliReg |= (COMM_RMAP_PACKET_SIZE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020881c:	e0bfff17 	ldw	r2,-4(fp)
80208820:	10800017 	ldw	r2,0(r2)
80208824:	e0fffe17 	ldw	r3,-8(fp)
80208828:	180d883a 	mov	r6,r3
8020882c:	01401084 	movi	r5,66
80208830:	1009883a 	mov	r4,r2
80208834:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config;
80208838:	e0bfff17 	ldw	r2,-4(fp)
8020883c:	10801517 	ldw	r2,84(r2)
80208840:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208844:	e0bfff17 	ldw	r2,-4(fp)
80208848:	10800017 	ldw	r2,0(r2)
8020884c:	e0fffe17 	ldw	r3,-8(fp)
80208850:	180d883a 	mov	r6,r3
80208854:	014010c4 	movi	r5,67
80208858:	1009883a 	mov	r4,r2
8020885c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208860:	e0bfff17 	ldw	r2,-4(fp)
80208864:	10802217 	ldw	r2,136(r2)
80208868:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020886c:	e0bfff17 	ldw	r2,-4(fp)
80208870:	10800017 	ldw	r2,0(r2)
80208874:	e0fffe17 	ldw	r3,-8(fp)
80208878:	180d883a 	mov	r6,r3
8020887c:	01401104 	movi	r5,68
80208880:	1009883a 	mov	r4,r2
80208884:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config;
80208888:	e0bfff17 	ldw	r2,-4(fp)
8020888c:	10801717 	ldw	r2,92(r2)
80208890:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208894:	e0bfff17 	ldw	r2,-4(fp)
80208898:	10800017 	ldw	r2,0(r2)
8020889c:	e0fffe17 	ldw	r3,-8(fp)
802088a0:	180d883a 	mov	r6,r3
802088a4:	01401144 	movi	r5,69
802088a8:	1009883a 	mov	r4,r2
802088ac:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config;
802088b0:	e0bfff17 	ldw	r2,-4(fp)
802088b4:	10801817 	ldw	r2,96(r2)
802088b8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802088bc:	e0bfff17 	ldw	r2,-4(fp)
802088c0:	10800017 	ldw	r2,0(r2)
802088c4:	e0fffe17 	ldw	r3,-8(fp)
802088c8:	180d883a 	mov	r6,r3
802088cc:	01401184 	movi	r5,70
802088d0:	1009883a 	mov	r4,r2
802088d4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config;
802088d8:	e0bfff17 	ldw	r2,-4(fp)
802088dc:	10801917 	ldw	r2,100(r2)
802088e0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802088e4:	e0bfff17 	ldw	r2,-4(fp)
802088e8:	10800017 	ldw	r2,0(r2)
802088ec:	e0fffe17 	ldw	r3,-8(fp)
802088f0:	180d883a 	mov	r6,r3
802088f4:	014011c4 	movi	r5,71
802088f8:	1009883a 	mov	r4,r2
802088fc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config;
80208900:	e0bfff17 	ldw	r2,-4(fp)
80208904:	10801a17 	ldw	r2,104(r2)
80208908:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020890c:	e0bfff17 	ldw	r2,-4(fp)
80208910:	10800017 	ldw	r2,0(r2)
80208914:	e0fffe17 	ldw	r3,-8(fp)
80208918:	180d883a 	mov	r6,r3
8020891c:	01401204 	movi	r5,72
80208920:	1009883a 	mov	r4,r2
80208924:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config;
80208928:	e0bfff17 	ldw	r2,-4(fp)
8020892c:	10801b17 	ldw	r2,108(r2)
80208930:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208934:	e0bfff17 	ldw	r2,-4(fp)
80208938:	10800017 	ldw	r2,0(r2)
8020893c:	e0fffe17 	ldw	r3,-8(fp)
80208940:	180d883a 	mov	r6,r3
80208944:	01401244 	movi	r5,73
80208948:	1009883a 	mov	r4,r2
8020894c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST, uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208950:	e0bfff17 	ldw	r2,-4(fp)
80208954:	10800017 	ldw	r2,0(r2)
80208958:	01401284 	movi	r5,74
8020895c:	1009883a 	mov	r4,r2
80208960:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208964:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config;
80208968:	e0bfff17 	ldw	r2,-4(fp)
8020896c:	10801c17 	ldw	r2,112(r2)
80208970:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208974:	e0bfff17 	ldw	r2,-4(fp)
80208978:	10800017 	ldw	r2,0(r2)
8020897c:	e0fffe17 	ldw	r3,-8(fp)
80208980:	180d883a 	mov	r6,r3
80208984:	01401284 	movi	r5,74
80208988:	1009883a 	mov	r4,r2
8020898c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config;
80208990:	e0bfff17 	ldw	r2,-4(fp)
80208994:	10801d17 	ldw	r2,116(r2)
80208998:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020899c:	e0bfff17 	ldw	r2,-4(fp)
802089a0:	10800017 	ldw	r2,0(r2)
802089a4:	e0fffe17 	ldw	r3,-8(fp)
802089a8:	180d883a 	mov	r6,r3
802089ac:	014012c4 	movi	r5,75
802089b0:	1009883a 	mov	r4,r2
802089b4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig;
802089b8:	e0bfff17 	ldw	r2,-4(fp)
802089bc:	10801e17 	ldw	r2,120(r2)
802089c0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_MODE_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_MODE_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST,
802089c4:	e0bfff17 	ldw	r2,-4(fp)
802089c8:	10800017 	ldw	r2,0(r2)
802089cc:	e0fffe17 	ldw	r3,-8(fp)
802089d0:	180d883a 	mov	r6,r3
802089d4:	01401304 	movi	r5,76
802089d8:	1009883a 	mov	r4,r2
802089dc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSyncConfig;
802089e0:	e0bfff17 	ldw	r2,-4(fp)
802089e4:	10801f17 	ldw	r2,124(r2)
802089e8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SYNC_CFG_MSK);
//			uliReg |= (COMM_RMAP_SYNC_CFG_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
//			uliReg &= (~COMM_RMAP_SELF_TRIGGER_CTRL_MSK);
//			uliReg |= (COMM_RMAP_SELF_TRIGGER_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST,
802089ec:	e0bfff17 	ldw	r2,-4(fp)
802089f0:	10800017 	ldw	r2,0(r2)
802089f4:	e0fffe17 	ldw	r3,-8(fp)
802089f8:	180d883a 	mov	r6,r3
802089fc:	01401344 	movi	r5,77
80208a00:	1009883a 	mov	r4,r2
80208a04:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliDacControl;
80208a08:	e0bfff17 	ldw	r2,-4(fp)
80208a0c:	10802017 	ldw	r2,128(r2)
80208a10:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST,
80208a14:	e0bfff17 	ldw	r2,-4(fp)
80208a18:	10800017 	ldw	r2,0(r2)
80208a1c:	e0fffe17 	ldw	r3,-8(fp)
80208a20:	180d883a 	mov	r6,r3
80208a24:	01401384 	movi	r5,78
80208a28:	1009883a 	mov	r4,r2
80208a2c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208a30:	e0bfff17 	ldw	r2,-4(fp)
80208a34:	10802217 	ldw	r2,136(r2)
80208a38:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208a3c:	e0bfff17 	ldw	r2,-4(fp)
80208a40:	10800017 	ldw	r2,0(r2)
80208a44:	e0fffe17 	ldw	r3,-8(fp)
80208a48:	180d883a 	mov	r6,r3
80208a4c:	014013c4 	movi	r5,79
80208a50:	1009883a 	mov	r4,r2
80208a54:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208a58:	e0bfff17 	ldw	r2,-4(fp)
80208a5c:	10802217 	ldw	r2,136(r2)
80208a60:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_FRAME_NUMBER_MSK);
//			uliReg |= (COMM_RMAP_FRAME_NUMBER_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliFrameNumber. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST,
80208a64:	e0bfff17 	ldw	r2,-4(fp)
80208a68:	10800017 	ldw	r2,0(r2)
80208a6c:	e0fffe17 	ldw	r3,-8(fp)
80208a70:	180d883a 	mov	r6,r3
80208a74:	01401404 	movi	r5,80
80208a78:	1009883a 	mov	r4,r2
80208a7c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCurrentMode;
80208a80:	e0bfff17 	ldw	r2,-4(fp)
80208a84:	10802317 	ldw	r2,140(r2)
80208a88:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_CURRENT_MODE_MSK);
//			uliReg |= (COMM_RMAP_CURRENT_MODE_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCurrentMode. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST,
80208a8c:	e0bfff17 	ldw	r2,-4(fp)
80208a90:	10800017 	ldw	r2,0(r2)
80208a94:	e0fffe17 	ldw	r3,-8(fp)
80208a98:	180d883a 	mov	r6,r3
80208a9c:	01401444 	movi	r5,81
80208aa0:	1009883a 	mov	r4,r2
80208aa4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80208aa8:	00800044 	movi	r2,1
80208aac:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208ab0:	e0bffd17 	ldw	r2,-12(fp)
}
80208ab4:	e037883a 	mov	sp,fp
80208ab8:	dfc00117 	ldw	ra,4(sp)
80208abc:	df000017 	ldw	fp,0(sp)
80208ac0:	dec00204 	addi	sp,sp,8
80208ac4:	f800283a 	ret

80208ac8 <bRmapGetMemConfigArea>:

bool bRmapGetMemConfigArea(TRmapChannel *pxRmapCh) {
80208ac8:	defffb04 	addi	sp,sp,-20
80208acc:	dfc00415 	stw	ra,16(sp)
80208ad0:	df000315 	stw	fp,12(sp)
80208ad4:	df000304 	addi	fp,sp,12
80208ad8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208adc:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208ae0:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208ae4:	e0bfff17 	ldw	r2,-4(fp)
80208ae8:	1000a426 	beq	r2,zero,80208d7c <bRmapGetMemConfigArea+0x2b4>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208aec:	e0bfff17 	ldw	r2,-4(fp)
80208af0:	10800017 	ldw	r2,0(r2)
80208af4:	01401004 	movi	r5,64
80208af8:	1009883a 	mov	r4,r2
80208afc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b00:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config = uliReg;
80208b04:	e0fffe17 	ldw	r3,-8(fp)
80208b08:	e0bfff17 	ldw	r2,-4(fp)
80208b0c:	10c01215 	stw	r3,72(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b10:	e0bfff17 	ldw	r2,-4(fp)
80208b14:	10800017 	ldw	r2,0(r2)
80208b18:	01401044 	movi	r5,65
80208b1c:	1009883a 	mov	r4,r2
80208b20:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b24:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config = uliReg;
80208b28:	e0fffe17 	ldw	r3,-8(fp)
80208b2c:	e0bfff17 	ldw	r2,-4(fp)
80208b30:	10c01315 	stw	r3,76(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b34:	e0bfff17 	ldw	r2,-4(fp)
80208b38:	10800017 	ldw	r2,0(r2)
80208b3c:	01401084 	movi	r5,66
80208b40:	1009883a 	mov	r4,r2
80208b44:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b48:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config = uliReg;
80208b4c:	e0fffe17 	ldw	r3,-8(fp)
80208b50:	e0bfff17 	ldw	r2,-4(fp)
80208b54:	10c01415 	stw	r3,80(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b58:	e0bfff17 	ldw	r2,-4(fp)
80208b5c:	10800017 	ldw	r2,0(r2)
80208b60:	014010c4 	movi	r5,67
80208b64:	1009883a 	mov	r4,r2
80208b68:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b6c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config = uliReg;
80208b70:	e0fffe17 	ldw	r3,-8(fp)
80208b74:	e0bfff17 	ldw	r2,-4(fp)
80208b78:	10c01515 	stw	r3,84(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b7c:	e0bfff17 	ldw	r2,-4(fp)
80208b80:	10800017 	ldw	r2,0(r2)
80208b84:	01401104 	movi	r5,68
80208b88:	1009883a 	mov	r4,r2
80208b8c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b90:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208b94:	e0fffe17 	ldw	r3,-8(fp)
80208b98:	e0bfff17 	ldw	r2,-4(fp)
80208b9c:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ba0:	e0bfff17 	ldw	r2,-4(fp)
80208ba4:	10800017 	ldw	r2,0(r2)
80208ba8:	01401144 	movi	r5,69
80208bac:	1009883a 	mov	r4,r2
80208bb0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bb4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config = uliReg;
80208bb8:	e0fffe17 	ldw	r3,-8(fp)
80208bbc:	e0bfff17 	ldw	r2,-4(fp)
80208bc0:	10c01715 	stw	r3,92(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208bc4:	e0bfff17 	ldw	r2,-4(fp)
80208bc8:	10800017 	ldw	r2,0(r2)
80208bcc:	01401184 	movi	r5,70
80208bd0:	1009883a 	mov	r4,r2
80208bd4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config = uliReg;
80208bdc:	e0fffe17 	ldw	r3,-8(fp)
80208be0:	e0bfff17 	ldw	r2,-4(fp)
80208be4:	10c01815 	stw	r3,96(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208be8:	e0bfff17 	ldw	r2,-4(fp)
80208bec:	10800017 	ldw	r2,0(r2)
80208bf0:	014011c4 	movi	r5,71
80208bf4:	1009883a 	mov	r4,r2
80208bf8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bfc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config = uliReg;
80208c00:	e0fffe17 	ldw	r3,-8(fp)
80208c04:	e0bfff17 	ldw	r2,-4(fp)
80208c08:	10c01915 	stw	r3,100(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c0c:	e0bfff17 	ldw	r2,-4(fp)
80208c10:	10800017 	ldw	r2,0(r2)
80208c14:	01401204 	movi	r5,72
80208c18:	1009883a 	mov	r4,r2
80208c1c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c20:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config = uliReg;
80208c24:	e0fffe17 	ldw	r3,-8(fp)
80208c28:	e0bfff17 	ldw	r2,-4(fp)
80208c2c:	10c01a15 	stw	r3,104(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c30:	e0bfff17 	ldw	r2,-4(fp)
80208c34:	10800017 	ldw	r2,0(r2)
80208c38:	01401244 	movi	r5,73
80208c3c:	1009883a 	mov	r4,r2
80208c40:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c44:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config = uliReg;
80208c48:	e0fffe17 	ldw	r3,-8(fp)
80208c4c:	e0bfff17 	ldw	r2,-4(fp)
80208c50:	10c01b15 	stw	r3,108(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c54:	e0bfff17 	ldw	r2,-4(fp)
80208c58:	10800017 	ldw	r2,0(r2)
80208c5c:	01401284 	movi	r5,74
80208c60:	1009883a 	mov	r4,r2
80208c64:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c68:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config = uliReg;
80208c6c:	e0fffe17 	ldw	r3,-8(fp)
80208c70:	e0bfff17 	ldw	r2,-4(fp)
80208c74:	10c01c15 	stw	r3,112(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c78:	e0bfff17 	ldw	r2,-4(fp)
80208c7c:	10800017 	ldw	r2,0(r2)
80208c80:	014012c4 	movi	r5,75
80208c84:	1009883a 	mov	r4,r2
80208c88:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c8c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config = uliReg;
80208c90:	e0fffe17 	ldw	r3,-8(fp)
80208c94:	e0bfff17 	ldw	r2,-4(fp)
80208c98:	10c01d15 	stw	r3,116(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c9c:	e0bfff17 	ldw	r2,-4(fp)
80208ca0:	10800017 	ldw	r2,0(r2)
80208ca4:	01401304 	movi	r5,76
80208ca8:	1009883a 	mov	r4,r2
80208cac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cb0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_OP_MODE_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig = uliReg;
80208cb4:	e0fffe17 	ldw	r3,-8(fp)
80208cb8:	e0bfff17 	ldw	r2,-4(fp)
80208cbc:	10c01e15 	stw	r3,120(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208cc0:	e0bfff17 	ldw	r2,-4(fp)
80208cc4:	10800017 	ldw	r2,0(r2)
80208cc8:	01401344 	movi	r5,77
80208ccc:	1009883a 	mov	r4,r2
80208cd0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cd4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SYNC_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSyncConfig = uliReg;
80208cd8:	e0fffe17 	ldw	r3,-8(fp)
80208cdc:	e0bfff17 	ldw	r2,-4(fp)
80208ce0:	10c01f15 	stw	r3,124(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ce4:	e0bfff17 	ldw	r2,-4(fp)
80208ce8:	10800017 	ldw	r2,0(r2)
80208cec:	01401384 	movi	r5,78
80208cf0:	1009883a 	mov	r4,r2
80208cf4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cf8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_DAC_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliDacControl = uliReg;
80208cfc:	e0fffe17 	ldw	r3,-8(fp)
80208d00:	e0bfff17 	ldw	r2,-4(fp)
80208d04:	10c02015 	stw	r3,128(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d08:	e0bfff17 	ldw	r2,-4(fp)
80208d0c:	10800017 	ldw	r2,0(r2)
80208d10:	014013c4 	movi	r5,79
80208d14:	1009883a 	mov	r4,r2
80208d18:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208d20:	e0fffe17 	ldw	r3,-8(fp)
80208d24:	e0bfff17 	ldw	r2,-4(fp)
80208d28:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d2c:	e0bfff17 	ldw	r2,-4(fp)
80208d30:	10800017 	ldw	r2,0(r2)
80208d34:	01401404 	movi	r5,80
80208d38:	1009883a 	mov	r4,r2
80208d3c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d40:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_FRAME_NUMBER_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208d44:	e0fffe17 	ldw	r3,-8(fp)
80208d48:	e0bfff17 	ldw	r2,-4(fp)
80208d4c:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d50:	e0bfff17 	ldw	r2,-4(fp)
80208d54:	10800017 	ldw	r2,0(r2)
80208d58:	01401444 	movi	r5,81
80208d5c:	1009883a 	mov	r4,r2
80208d60:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d64:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CURRENT_MODE_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCurrentMode = uliReg;
80208d68:	e0fffe17 	ldw	r3,-8(fp)
80208d6c:	e0bfff17 	ldw	r2,-4(fp)
80208d70:	10c02315 	stw	r3,140(r2)

		bStatus = TRUE;
80208d74:	00800044 	movi	r2,1
80208d78:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208d7c:	e0bffd17 	ldw	r2,-12(fp)
}
80208d80:	e037883a 	mov	sp,fp
80208d84:	dfc00117 	ldw	ra,4(sp)
80208d88:	df000017 	ldw	fp,0(sp)
80208d8c:	dec00204 	addi	sp,sp,8
80208d90:	f800283a 	ret

80208d94 <bRmapGetMemConfigStat>:

bool bRmapGetMemConfigStat(TRmapChannel *pxRmapCh) {
80208d94:	defffb04 	addi	sp,sp,-20
80208d98:	dfc00415 	stw	ra,16(sp)
80208d9c:	df000315 	stw	fp,12(sp)
80208da0:	df000304 	addi	fp,sp,12
80208da4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208da8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208dac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208db0:	e0bfff17 	ldw	r2,-4(fp)
80208db4:	10001426 	beq	r2,zero,80208e08 <bRmapGetMemConfigStat+0x74>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208db8:	e0bfff17 	ldw	r2,-4(fp)
80208dbc:	10800017 	ldw	r2,0(r2)
80208dc0:	014001c4 	movi	r5,7
80208dc4:	1009883a 	mov	r4,r2
80208dc8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208dcc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_RD_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastReadAddress = (alt_u32) ((uliReg
80208dd0:	e0fffe17 	ldw	r3,-8(fp)
80208dd4:	e0bfff17 	ldw	r2,-4(fp)
80208dd8:	10c02515 	stw	r3,148(r2)
				& COMM_RMAP_LST_RD_ADDR_MSK) >> 0);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ddc:	e0bfff17 	ldw	r2,-4(fp)
80208de0:	10800017 	ldw	r2,0(r2)
80208de4:	01400184 	movi	r5,6
80208de8:	1009883a 	mov	r4,r2
80208dec:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208df0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_WR_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastWriteAddress = (alt_u32) ((uliReg
80208df4:	e0fffe17 	ldw	r3,-8(fp)
80208df8:	e0bfff17 	ldw	r2,-4(fp)
80208dfc:	10c02415 	stw	r3,144(r2)
				& COMM_RMAP_LST_WR_ADDR_MSK) >> 0);

		bStatus = TRUE;
80208e00:	00800044 	movi	r2,1
80208e04:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208e08:	e0bffd17 	ldw	r2,-12(fp)
}
80208e0c:	e037883a 	mov	sp,fp
80208e10:	dfc00117 	ldw	ra,4(sp)
80208e14:	df000017 	ldw	fp,0(sp)
80208e18:	dec00204 	addi	sp,sp,8
80208e1c:	f800283a 	ret

80208e20 <bRmapSetRmapMemHKArea>:

bool bRmapSetRmapMemHKArea(TRmapChannel *pxRmapCh) {
80208e20:	defffb04 	addi	sp,sp,-20
80208e24:	dfc00415 	stw	ra,16(sp)
80208e28:	df000315 	stw	fp,12(sp)
80208e2c:	df000304 	addi	fp,sp,12
80208e30:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208e34:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208e38:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208e3c:	e0bfff17 	ldw	r2,-4(fp)
80208e40:	10042226 	beq	r2,zero,80209ecc <bRmapSetRmapMemHKArea+0x10ac>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208e44:	e0bfff17 	ldw	r2,-4(fp)
80208e48:	10800017 	ldw	r2,0(r2)
80208e4c:	01402804 	movi	r5,160
80208e50:	1009883a 	mov	r4,r2
80208e54:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208e58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
80208e5c:	e0bffe17 	ldw	r2,-8(fp)
80208e60:	10bfffec 	andhi	r2,r2,65535
80208e64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
80208e68:	e0bfff17 	ldw	r2,-4(fp)
80208e6c:	1080260b 	ldhu	r2,152(r2)
80208e70:	10ffffcc 	andi	r3,r2,65535
	if (pxRmapCh != NULL) {

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
80208e74:	e0bffe17 	ldw	r2,-8(fp)
80208e78:	1884b03a 	or	r2,r3,r2
80208e7c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_F_MSK);
80208e80:	e0bffe17 	ldw	r2,-8(fp)
80208e84:	10bfffcc 	andi	r2,r2,65535
80208e88:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF << 16));
80208e8c:	e0bfff17 	ldw	r2,-4(fp)
80208e90:	1080268b 	ldhu	r2,154(r2)
80208e94:	10bfffcc 	andi	r2,r2,65535
80208e98:	1004943a 	slli	r2,r2,16
80208e9c:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_F_MSK
80208ea0:	e0bffe17 	ldw	r2,-8(fp)
80208ea4:	1884b03a 	or	r2,r3,r2
80208ea8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_0_REG_OFST,
80208eac:	e0bfff17 	ldw	r2,-4(fp)
80208eb0:	10800017 	ldw	r2,0(r2)
80208eb4:	e0fffe17 	ldw	r3,-8(fp)
80208eb8:	180d883a 	mov	r6,r3
80208ebc:	01402804 	movi	r5,160
80208ec0:	1009883a 	mov	r4,r2
80208ec4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ec8:	e0bfff17 	ldw	r2,-4(fp)
80208ecc:	10800017 	ldw	r2,0(r2)
80208ed0:	01402844 	movi	r5,161
80208ed4:	1009883a 	mov	r4,r2
80208ed8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208edc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
80208ee0:	e0bffe17 	ldw	r2,-8(fp)
80208ee4:	10bfffec 	andhi	r2,r2,65535
80208ee8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
80208eec:	e0bfff17 	ldw	r2,-4(fp)
80208ef0:	1080270b 	ldhu	r2,156(r2)
80208ef4:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
80208ef8:	e0bffe17 	ldw	r2,-8(fp)
80208efc:	1884b03a 	or	r2,r3,r2
80208f00:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_E_MSK);
80208f04:	e0bffe17 	ldw	r2,-8(fp)
80208f08:	10bfffcc 	andi	r2,r2,65535
80208f0c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE << 16));
80208f10:	e0bfff17 	ldw	r2,-4(fp)
80208f14:	1080278b 	ldhu	r2,158(r2)
80208f18:	10bfffcc 	andi	r2,r2,65535
80208f1c:	1004943a 	slli	r2,r2,16
80208f20:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_E_MSK
80208f24:	e0bffe17 	ldw	r2,-8(fp)
80208f28:	1884b03a 	or	r2,r3,r2
80208f2c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_1_REG_OFST,
80208f30:	e0bfff17 	ldw	r2,-4(fp)
80208f34:	10800017 	ldw	r2,0(r2)
80208f38:	e0fffe17 	ldw	r3,-8(fp)
80208f3c:	180d883a 	mov	r6,r3
80208f40:	01402844 	movi	r5,161
80208f44:	1009883a 	mov	r4,r2
80208f48:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208f4c:	e0bfff17 	ldw	r2,-4(fp)
80208f50:	10800017 	ldw	r2,0(r2)
80208f54:	01402884 	movi	r5,162
80208f58:	1009883a 	mov	r4,r2
80208f5c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208f60:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
80208f64:	e0bffe17 	ldw	r2,-8(fp)
80208f68:	10bfffec 	andhi	r2,r2,65535
80208f6c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
80208f70:	e0bfff17 	ldw	r2,-4(fp)
80208f74:	1080280b 	ldhu	r2,160(r2)
80208f78:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
80208f7c:	e0bffe17 	ldw	r2,-8(fp)
80208f80:	1884b03a 	or	r2,r3,r2
80208f84:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VRD_MON_MSK);
80208f88:	e0bffe17 	ldw	r2,-8(fp)
80208f8c:	10bfffcc 	andi	r2,r2,65535
80208f90:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon << 16));
80208f94:	e0bfff17 	ldw	r2,-4(fp)
80208f98:	1080288b 	ldhu	r2,162(r2)
80208f9c:	10bfffcc 	andi	r2,r2,65535
80208fa0:	1004943a 	slli	r2,r2,16
80208fa4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VRD_MON_MSK
80208fa8:	e0bffe17 	ldw	r2,-8(fp)
80208fac:	1884b03a 	or	r2,r3,r2
80208fb0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_2_REG_OFST,
80208fb4:	e0bfff17 	ldw	r2,-4(fp)
80208fb8:	10800017 	ldw	r2,0(r2)
80208fbc:	e0fffe17 	ldw	r3,-8(fp)
80208fc0:	180d883a 	mov	r6,r3
80208fc4:	01402884 	movi	r5,162
80208fc8:	1009883a 	mov	r4,r2
80208fcc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208fd0:	e0bfff17 	ldw	r2,-4(fp)
80208fd4:	10800017 	ldw	r2,0(r2)
80208fd8:	014028c4 	movi	r5,163
80208fdc:	1009883a 	mov	r4,r2
80208fe0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208fe4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
80208fe8:	e0bffe17 	ldw	r2,-8(fp)
80208fec:	10bfffec 	andhi	r2,r2,65535
80208ff0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
80208ff4:	e0bfff17 	ldw	r2,-4(fp)
80208ff8:	1080290b 	ldhu	r2,164(r2)
80208ffc:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
80209000:	e0bffe17 	ldw	r2,-8(fp)
80209004:	1884b03a 	or	r2,r3,r2
80209008:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_F_MSK);
8020900c:	e0bffe17 	ldw	r2,-8(fp)
80209010:	10bfffcc 	andi	r2,r2,65535
80209014:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF << 16));
80209018:	e0bfff17 	ldw	r2,-4(fp)
8020901c:	1080298b 	ldhu	r2,166(r2)
80209020:	10bfffcc 	andi	r2,r2,65535
80209024:	1004943a 	slli	r2,r2,16
80209028:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_F_MSK
8020902c:	e0bffe17 	ldw	r2,-8(fp)
80209030:	1884b03a 	or	r2,r3,r2
80209034:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_3_REG_OFST,
80209038:	e0bfff17 	ldw	r2,-4(fp)
8020903c:	10800017 	ldw	r2,0(r2)
80209040:	e0fffe17 	ldw	r3,-8(fp)
80209044:	180d883a 	mov	r6,r3
80209048:	014028c4 	movi	r5,163
8020904c:	1009883a 	mov	r4,r2
80209050:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209054:	e0bfff17 	ldw	r2,-4(fp)
80209058:	10800017 	ldw	r2,0(r2)
8020905c:	01402904 	movi	r5,164
80209060:	1009883a 	mov	r4,r2
80209064:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209068:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
8020906c:	e0bffe17 	ldw	r2,-8(fp)
80209070:	10bfffec 	andhi	r2,r2,65535
80209074:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
80209078:	e0bfff17 	ldw	r2,-4(fp)
8020907c:	10802a0b 	ldhu	r2,168(r2)
80209080:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
80209084:	e0bffe17 	ldw	r2,-8(fp)
80209088:	1884b03a 	or	r2,r3,r2
8020908c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_E_MSK);
80209090:	e0bffe17 	ldw	r2,-8(fp)
80209094:	10bfffcc 	andi	r2,r2,65535
80209098:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE << 16));
8020909c:	e0bfff17 	ldw	r2,-4(fp)
802090a0:	10802a8b 	ldhu	r2,170(r2)
802090a4:	10bfffcc 	andi	r2,r2,65535
802090a8:	1004943a 	slli	r2,r2,16
802090ac:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_E_MSK
802090b0:	e0bffe17 	ldw	r2,-8(fp)
802090b4:	1884b03a 	or	r2,r3,r2
802090b8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_4_REG_OFST,
802090bc:	e0bfff17 	ldw	r2,-4(fp)
802090c0:	10800017 	ldw	r2,0(r2)
802090c4:	e0fffe17 	ldw	r3,-8(fp)
802090c8:	180d883a 	mov	r6,r3
802090cc:	01402904 	movi	r5,164
802090d0:	1009883a 	mov	r4,r2
802090d4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802090d8:	e0bfff17 	ldw	r2,-4(fp)
802090dc:	10800017 	ldw	r2,0(r2)
802090e0:	01402944 	movi	r5,165
802090e4:	1009883a 	mov	r4,r2
802090e8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802090ec:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
802090f0:	e0bffe17 	ldw	r2,-8(fp)
802090f4:	10bfffec 	andhi	r2,r2,65535
802090f8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
802090fc:	e0bfff17 	ldw	r2,-4(fp)
80209100:	10802b0b 	ldhu	r2,172(r2)
80209104:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
80209108:	e0bffe17 	ldw	r2,-8(fp)
8020910c:	1884b03a 	or	r2,r3,r2
80209110:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VRD_MON_MSK);
80209114:	e0bffe17 	ldw	r2,-8(fp)
80209118:	10bfffcc 	andi	r2,r2,65535
8020911c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon << 16));
80209120:	e0bfff17 	ldw	r2,-4(fp)
80209124:	10802b8b 	ldhu	r2,174(r2)
80209128:	10bfffcc 	andi	r2,r2,65535
8020912c:	1004943a 	slli	r2,r2,16
80209130:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VRD_MON_MSK
80209134:	e0bffe17 	ldw	r2,-8(fp)
80209138:	1884b03a 	or	r2,r3,r2
8020913c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_5_REG_OFST,
80209140:	e0bfff17 	ldw	r2,-4(fp)
80209144:	10800017 	ldw	r2,0(r2)
80209148:	e0fffe17 	ldw	r3,-8(fp)
8020914c:	180d883a 	mov	r6,r3
80209150:	01402944 	movi	r5,165
80209154:	1009883a 	mov	r4,r2
80209158:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020915c:	e0bfff17 	ldw	r2,-4(fp)
80209160:	10800017 	ldw	r2,0(r2)
80209164:	01402984 	movi	r5,166
80209168:	1009883a 	mov	r4,r2
8020916c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209170:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
80209174:	e0bffe17 	ldw	r2,-8(fp)
80209178:	10bfffec 	andhi	r2,r2,65535
8020917c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
80209180:	e0bfff17 	ldw	r2,-4(fp)
80209184:	10802c0b 	ldhu	r2,176(r2)
80209188:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
8020918c:	e0bffe17 	ldw	r2,-8(fp)
80209190:	1884b03a 	or	r2,r3,r2
80209194:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_MSK);
80209198:	e0bffe17 	ldw	r2,-8(fp)
8020919c:	10bfffcc 	andi	r2,r2,65535
802091a0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclk << 16));
802091a4:	e0bfff17 	ldw	r2,-4(fp)
802091a8:	10802c8b 	ldhu	r2,178(r2)
802091ac:	10bfffcc 	andi	r2,r2,65535
802091b0:	1004943a 	slli	r2,r2,16
802091b4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_MSK);
		uliReg |= (COMM_RMAP_HK_VRCLK_MSK
802091b8:	e0bffe17 	ldw	r2,-8(fp)
802091bc:	1884b03a 	or	r2,r3,r2
802091c0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclk << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_6_REG_OFST,
802091c4:	e0bfff17 	ldw	r2,-4(fp)
802091c8:	10800017 	ldw	r2,0(r2)
802091cc:	e0fffe17 	ldw	r3,-8(fp)
802091d0:	180d883a 	mov	r6,r3
802091d4:	01402984 	movi	r5,166
802091d8:	1009883a 	mov	r4,r2
802091dc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802091e0:	e0bfff17 	ldw	r2,-4(fp)
802091e4:	10800017 	ldw	r2,0(r2)
802091e8:	014029c4 	movi	r5,167
802091ec:	1009883a 	mov	r4,r2
802091f0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802091f4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
802091f8:	e0bffe17 	ldw	r2,-8(fp)
802091fc:	10bfffec 	andhi	r2,r2,65535
80209200:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
80209204:	e0bfff17 	ldw	r2,-4(fp)
80209208:	10802d0b 	ldhu	r2,180(r2)
8020920c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
80209210:	e0bffe17 	ldw	r2,-8(fp)
80209214:	1884b03a 	or	r2,r3,r2
80209218:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_LOW_MSK);
8020921c:	e0bffe17 	ldw	r2,-8(fp)
80209220:	10bfffcc 	andi	r2,r2,65535
80209224:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclkLow << 16));
80209228:	e0bfff17 	ldw	r2,-4(fp)
8020922c:	10802d8b 	ldhu	r2,182(r2)
80209230:	10bfffcc 	andi	r2,r2,65535
80209234:	1004943a 	slli	r2,r2,16
80209238:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_LOW_MSK);
		uliReg |= (COMM_RMAP_HK_VRCLK_LOW_MSK
8020923c:	e0bffe17 	ldw	r2,-8(fp)
80209240:	1884b03a 	or	r2,r3,r2
80209244:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclkLow << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_7_REG_OFST,
80209248:	e0bfff17 	ldw	r2,-4(fp)
8020924c:	10800017 	ldw	r2,0(r2)
80209250:	e0fffe17 	ldw	r3,-8(fp)
80209254:	180d883a 	mov	r6,r3
80209258:	014029c4 	movi	r5,167
8020925c:	1009883a 	mov	r4,r2
80209260:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209264:	e0bfff17 	ldw	r2,-4(fp)
80209268:	10800017 	ldw	r2,0(r2)
8020926c:	01402a04 	movi	r5,168
80209270:	1009883a 	mov	r4,r2
80209274:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209278:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
8020927c:	e0bffe17 	ldw	r2,-8(fp)
80209280:	10bfffec 	andhi	r2,r2,65535
80209284:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
80209288:	e0bfff17 	ldw	r2,-4(fp)
8020928c:	10802e0b 	ldhu	r2,184(r2)
80209290:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
80209294:	e0bffe17 	ldw	r2,-8(fp)
80209298:	1884b03a 	or	r2,r3,r2
8020929c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VB_NEG_MSK);
802092a0:	e0bffe17 	ldw	r2,-8(fp)
802092a4:	10bfffcc 	andi	r2,r2,65535
802092a8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_NEG_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbNeg << 16));
802092ac:	e0bfff17 	ldw	r2,-4(fp)
802092b0:	10802e8b 	ldhu	r2,186(r2)
802092b4:	10bfffcc 	andi	r2,r2,65535
802092b8:	1004943a 	slli	r2,r2,16
802092bc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VB_NEG_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_NEG_MSK
802092c0:	e0bffe17 	ldw	r2,-8(fp)
802092c4:	1884b03a 	or	r2,r3,r2
802092c8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbNeg << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_8_REG_OFST,
802092cc:	e0bfff17 	ldw	r2,-4(fp)
802092d0:	10800017 	ldw	r2,0(r2)
802092d4:	e0fffe17 	ldw	r3,-8(fp)
802092d8:	180d883a 	mov	r6,r3
802092dc:	01402a04 	movi	r5,168
802092e0:	1009883a 	mov	r4,r2
802092e4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802092e8:	e0bfff17 	ldw	r2,-4(fp)
802092ec:	10800017 	ldw	r2,0(r2)
802092f0:	01402a44 	movi	r5,169
802092f4:	1009883a 	mov	r4,r2
802092f8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802092fc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
80209300:	e0bffe17 	ldw	r2,-8(fp)
80209304:	10bfffec 	andhi	r2,r2,65535
80209308:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
8020930c:	e0bfff17 	ldw	r2,-4(fp)
80209310:	10802f0b 	ldhu	r2,188(r2)
80209314:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
80209318:	e0bffe17 	ldw	r2,-8(fp)
8020931c:	1884b03a 	or	r2,r3,r2
80209320:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VA_POS_MSK);
80209324:	e0bffe17 	ldw	r2,-8(fp)
80209328:	10bfffcc 	andi	r2,r2,65535
8020932c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VA_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vaPos << 16));
80209330:	e0bfff17 	ldw	r2,-4(fp)
80209334:	10802f8b 	ldhu	r2,190(r2)
80209338:	10bfffcc 	andi	r2,r2,65535
8020933c:	1004943a 	slli	r2,r2,16
80209340:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VA_POS_MSK);
		uliReg |= (COMM_RMAP_HK_2_5VA_POS_MSK
80209344:	e0bffe17 	ldw	r2,-8(fp)
80209348:	1884b03a 	or	r2,r3,r2
8020934c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vaPos << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_9_REG_OFST,
80209350:	e0bfff17 	ldw	r2,-4(fp)
80209354:	10800017 	ldw	r2,0(r2)
80209358:	e0fffe17 	ldw	r3,-8(fp)
8020935c:	180d883a 	mov	r6,r3
80209360:	01402a44 	movi	r5,169
80209364:	1009883a 	mov	r4,r2
80209368:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020936c:	e0bfff17 	ldw	r2,-4(fp)
80209370:	10800017 	ldw	r2,0(r2)
80209374:	01402a84 	movi	r5,170
80209378:	1009883a 	mov	r4,r2
8020937c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209380:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
80209384:	e0bffe17 	ldw	r2,-8(fp)
80209388:	10bfffec 	andhi	r2,r2,65535
8020938c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
80209390:	e0bfff17 	ldw	r2,-4(fp)
80209394:	1080300b 	ldhu	r2,192(r2)
80209398:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
8020939c:	e0bffe17 	ldw	r2,-8(fp)
802093a0:	1884b03a 	or	r2,r3,r2
802093a4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VD_POS_MSK);
802093a8:	e0bffe17 	ldw	r2,-8(fp)
802093ac:	10bfffcc 	andi	r2,r2,65535
802093b0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vdPos << 16));
802093b4:	e0bfff17 	ldw	r2,-4(fp)
802093b8:	1080308b 	ldhu	r2,194(r2)
802093bc:	10bfffcc 	andi	r2,r2,65535
802093c0:	1004943a 	slli	r2,r2,16
802093c4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_2_5VD_POS_MSK
802093c8:	e0bffe17 	ldw	r2,-8(fp)
802093cc:	1884b03a 	or	r2,r3,r2
802093d0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vdPos << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_10_REG_OFST,
802093d4:	e0bfff17 	ldw	r2,-4(fp)
802093d8:	10800017 	ldw	r2,0(r2)
802093dc:	e0fffe17 	ldw	r3,-8(fp)
802093e0:	180d883a 	mov	r6,r3
802093e4:	01402a84 	movi	r5,170
802093e8:	1009883a 	mov	r4,r2
802093ec:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802093f0:	e0bfff17 	ldw	r2,-4(fp)
802093f4:	10800017 	ldw	r2,0(r2)
802093f8:	01402ac4 	movi	r5,171
802093fc:	1009883a 	mov	r4,r2
80209400:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209404:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
80209408:	e0bffe17 	ldw	r2,-8(fp)
8020940c:	10bfffec 	andhi	r2,r2,65535
80209410:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
80209414:	e0bfff17 	ldw	r2,-4(fp)
80209418:	1080310b 	ldhu	r2,196(r2)
8020941c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
80209420:	e0bffe17 	ldw	r2,-8(fp)
80209424:	1884b03a 	or	r2,r3,r2
80209428:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VREF_MSK);
8020942c:	e0bffe17 	ldw	r2,-8(fp)
80209430:	10bfffcc 	andi	r2,r2,65535
80209434:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VREF_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vref << 16));
80209438:	e0bfff17 	ldw	r2,-4(fp)
8020943c:	1080318b 	ldhu	r2,198(r2)
80209440:	10bfffcc 	andi	r2,r2,65535
80209444:	1004943a 	slli	r2,r2,16
80209448:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VREF_MSK);
		uliReg |= (COMM_RMAP_HK_5VREF_MSK
8020944c:	e0bffe17 	ldw	r2,-8(fp)
80209450:	1884b03a 	or	r2,r3,r2
80209454:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vref << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_11_REG_OFST,
80209458:	e0bfff17 	ldw	r2,-4(fp)
8020945c:	10800017 	ldw	r2,0(r2)
80209460:	e0fffe17 	ldw	r3,-8(fp)
80209464:	180d883a 	mov	r6,r3
80209468:	01402ac4 	movi	r5,171
8020946c:	1009883a 	mov	r4,r2
80209470:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209474:	e0bfff17 	ldw	r2,-4(fp)
80209478:	10800017 	ldw	r2,0(r2)
8020947c:	01402b04 	movi	r5,172
80209480:	1009883a 	mov	r4,r2
80209484:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209488:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
8020948c:	e0bffe17 	ldw	r2,-8(fp)
80209490:	10bfffec 	andhi	r2,r2,65535
80209494:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
80209498:	e0bfff17 	ldw	r2,-4(fp)
8020949c:	1080320b 	ldhu	r2,200(r2)
802094a0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
802094a4:	e0bffe17 	ldw	r2,-8(fp)
802094a8:	1884b03a 	or	r2,r3,r2
802094ac:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VCLK_POS_RAW_MSK);
802094b0:	e0bffe17 	ldw	r2,-8(fp)
802094b4:	10bfffcc 	andi	r2,r2,65535
802094b8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCLK_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw << 16));
802094bc:	e0bfff17 	ldw	r2,-4(fp)
802094c0:	1080328b 	ldhu	r2,202(r2)
802094c4:	10bfffcc 	andi	r2,r2,65535
802094c8:	1004943a 	slli	r2,r2,16
802094cc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VCLK_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCLK_POS_RAW_MSK
802094d0:	e0bffe17 	ldw	r2,-8(fp)
802094d4:	1884b03a 	or	r2,r3,r2
802094d8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_12_REG_OFST,
802094dc:	e0bfff17 	ldw	r2,-4(fp)
802094e0:	10800017 	ldw	r2,0(r2)
802094e4:	e0fffe17 	ldw	r3,-8(fp)
802094e8:	180d883a 	mov	r6,r3
802094ec:	01402b04 	movi	r5,172
802094f0:	1009883a 	mov	r4,r2
802094f4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802094f8:	e0bfff17 	ldw	r2,-4(fp)
802094fc:	10800017 	ldw	r2,0(r2)
80209500:	01402b44 	movi	r5,173
80209504:	1009883a 	mov	r4,r2
80209508:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020950c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
80209510:	e0bffe17 	ldw	r2,-8(fp)
80209514:	10bfffec 	andhi	r2,r2,65535
80209518:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
8020951c:	e0bfff17 	ldw	r2,-4(fp)
80209520:	1080330b 	ldhu	r2,204(r2)
80209524:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
80209528:	e0bffe17 	ldw	r2,-8(fp)
8020952c:	1884b03a 	or	r2,r3,r2
80209530:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VAN3_NEG_RAW_MSK);
80209534:	e0bffe17 	ldw	r2,-8(fp)
80209538:	10bfffcc 	andi	r2,r2,65535
8020953c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN3_NEG_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw << 16));
80209540:	e0bfff17 	ldw	r2,-4(fp)
80209544:	1080338b 	ldhu	r2,206(r2)
80209548:	10bfffcc 	andi	r2,r2,65535
8020954c:	1004943a 	slli	r2,r2,16
80209550:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VAN3_NEG_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN3_NEG_RAW_MSK
80209554:	e0bffe17 	ldw	r2,-8(fp)
80209558:	1884b03a 	or	r2,r3,r2
8020955c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_13_REG_OFST,
80209560:	e0bfff17 	ldw	r2,-4(fp)
80209564:	10800017 	ldw	r2,0(r2)
80209568:	e0fffe17 	ldw	r3,-8(fp)
8020956c:	180d883a 	mov	r6,r3
80209570:	01402b44 	movi	r5,173
80209574:	1009883a 	mov	r4,r2
80209578:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020957c:	e0bfff17 	ldw	r2,-4(fp)
80209580:	10800017 	ldw	r2,0(r2)
80209584:	01402b84 	movi	r5,174
80209588:	1009883a 	mov	r4,r2
8020958c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209590:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
80209594:	e0bffe17 	ldw	r2,-8(fp)
80209598:	10bfffec 	andhi	r2,r2,65535
8020959c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
802095a0:	e0bfff17 	ldw	r2,-4(fp)
802095a4:	1080340b 	ldhu	r2,208(r2)
802095a8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
802095ac:	e0bffe17 	ldw	r2,-8(fp)
802095b0:	1884b03a 	or	r2,r3,r2
802095b4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VDIG_FPGA_RAW_MSK);
802095b8:	e0bffe17 	ldw	r2,-8(fp)
802095bc:	10bfffcc 	andi	r2,r2,65535
802095c0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_FPGA_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw << 16));
802095c4:	e0bfff17 	ldw	r2,-4(fp)
802095c8:	1080348b 	ldhu	r2,210(r2)
802095cc:	10bfffcc 	andi	r2,r2,65535
802095d0:	1004943a 	slli	r2,r2,16
802095d4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VDIG_FPGA_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_FPGA_RAW_MSK
802095d8:	e0bffe17 	ldw	r2,-8(fp)
802095dc:	1884b03a 	or	r2,r3,r2
802095e0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_14_REG_OFST,
802095e4:	e0bfff17 	ldw	r2,-4(fp)
802095e8:	10800017 	ldw	r2,0(r2)
802095ec:	e0fffe17 	ldw	r3,-8(fp)
802095f0:	180d883a 	mov	r6,r3
802095f4:	01402b84 	movi	r5,174
802095f8:	1009883a 	mov	r4,r2
802095fc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209600:	e0bfff17 	ldw	r2,-4(fp)
80209604:	10800017 	ldw	r2,0(r2)
80209608:	01402bc4 	movi	r5,175
8020960c:	1009883a 	mov	r4,r2
80209610:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209614:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
80209618:	e0bffe17 	ldw	r2,-8(fp)
8020961c:	10bfffec 	andhi	r2,r2,65535
80209620:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
80209624:	e0bfff17 	ldw	r2,-4(fp)
80209628:	1080350b 	ldhu	r2,212(r2)
8020962c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
80209630:	e0bffe17 	ldw	r2,-8(fp)
80209634:	1884b03a 	or	r2,r3,r2
80209638:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VICLK_LOW_MSK);
8020963c:	e0bffe17 	ldw	r2,-8(fp)
80209640:	10bfffcc 	andi	r2,r2,65535
80209644:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclkLow << 16));
80209648:	e0bfff17 	ldw	r2,-4(fp)
8020964c:	1080358b 	ldhu	r2,214(r2)
80209650:	10bfffcc 	andi	r2,r2,65535
80209654:	1004943a 	slli	r2,r2,16
80209658:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VICLK_LOW_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_LOW_MSK
8020965c:	e0bffe17 	ldw	r2,-8(fp)
80209660:	1884b03a 	or	r2,r3,r2
80209664:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclkLow << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_15_REG_OFST,
80209668:	e0bfff17 	ldw	r2,-4(fp)
8020966c:	10800017 	ldw	r2,0(r2)
80209670:	e0fffe17 	ldw	r3,-8(fp)
80209674:	180d883a 	mov	r6,r3
80209678:	01402bc4 	movi	r5,175
8020967c:	1009883a 	mov	r4,r2
80209680:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209684:	e0bfff17 	ldw	r2,-4(fp)
80209688:	10800017 	ldw	r2,0(r2)
8020968c:	01402c04 	movi	r5,176
80209690:	1009883a 	mov	r4,r2
80209694:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209698:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
8020969c:	e0bffe17 	ldw	r2,-8(fp)
802096a0:	10bfffec 	andhi	r2,r2,65535
802096a4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
802096a8:	e0bfff17 	ldw	r2,-4(fp)
802096ac:	1080360b 	ldhu	r2,216(r2)
802096b0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
802096b4:	e0bffe17 	ldw	r2,-8(fp)
802096b8:	1884b03a 	or	r2,r3,r2
802096bc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_F_MSK);
802096c0:	e0bffe17 	ldw	r2,-8(fp)
802096c4:	10bfffcc 	andi	r2,r2,65535
802096c8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF << 16));
802096cc:	e0bfff17 	ldw	r2,-4(fp)
802096d0:	1080368b 	ldhu	r2,218(r2)
802096d4:	10bfffcc 	andi	r2,r2,65535
802096d8:	1004943a 	slli	r2,r2,16
802096dc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_F_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_F_MSK
802096e0:	e0bffe17 	ldw	r2,-8(fp)
802096e4:	1884b03a 	or	r2,r3,r2
802096e8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_16_REG_OFST,
802096ec:	e0bfff17 	ldw	r2,-4(fp)
802096f0:	10800017 	ldw	r2,0(r2)
802096f4:	e0fffe17 	ldw	r3,-8(fp)
802096f8:	180d883a 	mov	r6,r3
802096fc:	01402c04 	movi	r5,176
80209700:	1009883a 	mov	r4,r2
80209704:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209708:	e0bfff17 	ldw	r2,-4(fp)
8020970c:	10800017 	ldw	r2,0(r2)
80209710:	01402c44 	movi	r5,177
80209714:	1009883a 	mov	r4,r2
80209718:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020971c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
80209720:	e0bffe17 	ldw	r2,-8(fp)
80209724:	10bfffec 	andhi	r2,r2,65535
80209728:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
8020972c:	e0bfff17 	ldw	r2,-4(fp)
80209730:	1080370b 	ldhu	r2,220(r2)
80209734:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
80209738:	e0bffe17 	ldw	r2,-8(fp)
8020973c:	1884b03a 	or	r2,r3,r2
80209740:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_TEMP_MSK);
80209744:	e0bffe17 	ldw	r2,-8(fp)
80209748:	10bfffcc 	andi	r2,r2,65535
8020974c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp << 16));
80209750:	e0bfff17 	ldw	r2,-4(fp)
80209754:	1080378b 	ldhu	r2,222(r2)
80209758:	10bfffcc 	andi	r2,r2,65535
8020975c:	1004943a 	slli	r2,r2,16
80209760:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_TEMP_MSK
80209764:	e0bffe17 	ldw	r2,-8(fp)
80209768:	1884b03a 	or	r2,r3,r2
8020976c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_17_REG_OFST,
80209770:	e0bfff17 	ldw	r2,-4(fp)
80209774:	10800017 	ldw	r2,0(r2)
80209778:	e0fffe17 	ldw	r3,-8(fp)
8020977c:	180d883a 	mov	r6,r3
80209780:	01402c44 	movi	r5,177
80209784:	1009883a 	mov	r4,r2
80209788:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020978c:	e0bfff17 	ldw	r2,-4(fp)
80209790:	10800017 	ldw	r2,0(r2)
80209794:	01402c84 	movi	r5,178
80209798:	1009883a 	mov	r4,r2
8020979c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802097a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
802097a4:	e0bffe17 	ldw	r2,-8(fp)
802097a8:	10bfffec 	andhi	r2,r2,65535
802097ac:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
802097b0:	e0bfff17 	ldw	r2,-4(fp)
802097b4:	1080380b 	ldhu	r2,224(r2)
802097b8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
802097bc:	e0bffe17 	ldw	r2,-8(fp)
802097c0:	1884b03a 	or	r2,r3,r2
802097c4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_TEMP_MSK);
802097c8:	e0bffe17 	ldw	r2,-8(fp)
802097cc:	10bfffcc 	andi	r2,r2,65535
802097d0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp << 16));
802097d4:	e0bfff17 	ldw	r2,-4(fp)
802097d8:	1080388b 	ldhu	r2,226(r2)
802097dc:	10bfffcc 	andi	r2,r2,65535
802097e0:	1004943a 	slli	r2,r2,16
802097e4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_TEMP_MSK
802097e8:	e0bffe17 	ldw	r2,-8(fp)
802097ec:	1884b03a 	or	r2,r3,r2
802097f0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_18_REG_OFST,
802097f4:	e0bfff17 	ldw	r2,-4(fp)
802097f8:	10800017 	ldw	r2,0(r2)
802097fc:	e0fffe17 	ldw	r3,-8(fp)
80209800:	180d883a 	mov	r6,r3
80209804:	01402c84 	movi	r5,178
80209808:	1009883a 	mov	r4,r2
8020980c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209810:	e0bfff17 	ldw	r2,-4(fp)
80209814:	10800017 	ldw	r2,0(r2)
80209818:	01402cc4 	movi	r5,179
8020981c:	1009883a 	mov	r4,r2
80209820:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209824:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
80209828:	e0bffe17 	ldw	r2,-8(fp)
8020982c:	10bfffec 	andhi	r2,r2,65535
80209830:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
80209834:	e0bfff17 	ldw	r2,-4(fp)
80209838:	1080390b 	ldhu	r2,228(r2)
8020983c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
80209840:	e0bffe17 	ldw	r2,-8(fp)
80209844:	1884b03a 	or	r2,r3,r2
80209848:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_0_MSK);
8020984c:	e0bffe17 	ldw	r2,-8(fp)
80209850:	10bfffcc 	andi	r2,r2,65535
80209854:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 << 16));
80209858:	e0bfff17 	ldw	r2,-4(fp)
8020985c:	1080398b 	ldhu	r2,230(r2)
80209860:	10bfffcc 	andi	r2,r2,65535
80209864:	1004943a 	slli	r2,r2,16
80209868:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_0_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_0_MSK
8020986c:	e0bffe17 	ldw	r2,-8(fp)
80209870:	1884b03a 	or	r2,r3,r2
80209874:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_19_REG_OFST,
80209878:	e0bfff17 	ldw	r2,-4(fp)
8020987c:	10800017 	ldw	r2,0(r2)
80209880:	e0fffe17 	ldw	r3,-8(fp)
80209884:	180d883a 	mov	r6,r3
80209888:	01402cc4 	movi	r5,179
8020988c:	1009883a 	mov	r4,r2
80209890:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209894:	e0bfff17 	ldw	r2,-4(fp)
80209898:	10800017 	ldw	r2,0(r2)
8020989c:	01402d04 	movi	r5,180
802098a0:	1009883a 	mov	r4,r2
802098a4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802098a8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
802098ac:	e0bffe17 	ldw	r2,-8(fp)
802098b0:	10bfffec 	andhi	r2,r2,65535
802098b4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
802098b8:	e0bfff17 	ldw	r2,-4(fp)
802098bc:	10803a0b 	ldhu	r2,232(r2)
802098c0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
802098c4:	e0bffe17 	ldw	r2,-8(fp)
802098c8:	1884b03a 	or	r2,r3,r2
802098cc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_2_MSK);
802098d0:	e0bffe17 	ldw	r2,-8(fp)
802098d4:	10bfffcc 	andi	r2,r2,65535
802098d8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 << 16));
802098dc:	e0bfff17 	ldw	r2,-4(fp)
802098e0:	10803a8b 	ldhu	r2,234(r2)
802098e4:	10bfffcc 	andi	r2,r2,65535
802098e8:	1004943a 	slli	r2,r2,16
802098ec:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_2_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_2_MSK
802098f0:	e0bffe17 	ldw	r2,-8(fp)
802098f4:	1884b03a 	or	r2,r3,r2
802098f8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_20_REG_OFST,
802098fc:	e0bfff17 	ldw	r2,-4(fp)
80209900:	10800017 	ldw	r2,0(r2)
80209904:	e0fffe17 	ldw	r3,-8(fp)
80209908:	180d883a 	mov	r6,r3
8020990c:	01402d04 	movi	r5,180
80209910:	1009883a 	mov	r4,r2
80209914:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209918:	e0bfff17 	ldw	r2,-4(fp)
8020991c:	10800017 	ldw	r2,0(r2)
80209920:	01402d44 	movi	r5,181
80209924:	1009883a 	mov	r4,r2
80209928:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020992c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
80209930:	e0bffe17 	ldw	r2,-8(fp)
80209934:	10bfffec 	andhi	r2,r2,65535
80209938:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
8020993c:	e0bfff17 	ldw	r2,-4(fp)
80209940:	10803b0b 	ldhu	r2,236(r2)
80209944:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
80209948:	e0bffe17 	ldw	r2,-8(fp)
8020994c:	1884b03a 	or	r2,r3,r2
80209950:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_4_MSK);
80209954:	e0bffe17 	ldw	r2,-8(fp)
80209958:	10bfffcc 	andi	r2,r2,65535
8020995c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 << 16));
80209960:	e0bfff17 	ldw	r2,-4(fp)
80209964:	10803b8b 	ldhu	r2,238(r2)
80209968:	10bfffcc 	andi	r2,r2,65535
8020996c:	1004943a 	slli	r2,r2,16
80209970:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_4_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_4_MSK
80209974:	e0bffe17 	ldw	r2,-8(fp)
80209978:	1884b03a 	or	r2,r3,r2
8020997c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_21_REG_OFST,
80209980:	e0bfff17 	ldw	r2,-4(fp)
80209984:	10800017 	ldw	r2,0(r2)
80209988:	e0fffe17 	ldw	r3,-8(fp)
8020998c:	180d883a 	mov	r6,r3
80209990:	01402d44 	movi	r5,181
80209994:	1009883a 	mov	r4,r2
80209998:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020999c:	e0bfff17 	ldw	r2,-4(fp)
802099a0:	10800017 	ldw	r2,0(r2)
802099a4:	01402d84 	movi	r5,182
802099a8:	1009883a 	mov	r4,r2
802099ac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802099b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
802099b4:	e0bffe17 	ldw	r2,-8(fp)
802099b8:	10bfffec 	andhi	r2,r2,65535
802099bc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
802099c0:	e0bfff17 	ldw	r2,-4(fp)
802099c4:	10803c0b 	ldhu	r2,240(r2)
802099c8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
802099cc:	e0bffe17 	ldw	r2,-8(fp)
802099d0:	1884b03a 	or	r2,r3,r2
802099d4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_6_MSK);
802099d8:	e0bffe17 	ldw	r2,-8(fp)
802099dc:	10bfffcc 	andi	r2,r2,65535
802099e0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 << 16));
802099e4:	e0bfff17 	ldw	r2,-4(fp)
802099e8:	10803c8b 	ldhu	r2,242(r2)
802099ec:	10bfffcc 	andi	r2,r2,65535
802099f0:	1004943a 	slli	r2,r2,16
802099f4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_6_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_6_MSK
802099f8:	e0bffe17 	ldw	r2,-8(fp)
802099fc:	1884b03a 	or	r2,r3,r2
80209a00:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_22_REG_OFST,
80209a04:	e0bfff17 	ldw	r2,-4(fp)
80209a08:	10800017 	ldw	r2,0(r2)
80209a0c:	e0fffe17 	ldw	r3,-8(fp)
80209a10:	180d883a 	mov	r6,r3
80209a14:	01402d84 	movi	r5,182
80209a18:	1009883a 	mov	r4,r2
80209a1c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209a20:	e0bfff17 	ldw	r2,-4(fp)
80209a24:	10800017 	ldw	r2,0(r2)
80209a28:	01402dc4 	movi	r5,183
80209a2c:	1009883a 	mov	r4,r2
80209a30:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209a34:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
80209a38:	e0bffe17 	ldw	r2,-8(fp)
80209a3c:	10bfffec 	andhi	r2,r2,65535
80209a40:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
80209a44:	e0bfff17 	ldw	r2,-4(fp)
80209a48:	10803d0b 	ldhu	r2,244(r2)
80209a4c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
80209a50:	e0bffe17 	ldw	r2,-8(fp)
80209a54:	1884b03a 	or	r2,r3,r2
80209a58:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_8_MSK);
80209a5c:	e0bffe17 	ldw	r2,-8(fp)
80209a60:	10bfffcc 	andi	r2,r2,65535
80209a64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_8_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 << 16));
80209a68:	e0bfff17 	ldw	r2,-4(fp)
80209a6c:	10803d8b 	ldhu	r2,246(r2)
80209a70:	10bfffcc 	andi	r2,r2,65535
80209a74:	1004943a 	slli	r2,r2,16
80209a78:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_8_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_8_MSK
80209a7c:	e0bffe17 	ldw	r2,-8(fp)
80209a80:	1884b03a 	or	r2,r3,r2
80209a84:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_23_REG_OFST,
80209a88:	e0bfff17 	ldw	r2,-4(fp)
80209a8c:	10800017 	ldw	r2,0(r2)
80209a90:	e0fffe17 	ldw	r3,-8(fp)
80209a94:	180d883a 	mov	r6,r3
80209a98:	01402dc4 	movi	r5,183
80209a9c:	1009883a 	mov	r4,r2
80209aa0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209aa4:	e0bfff17 	ldw	r2,-4(fp)
80209aa8:	10800017 	ldw	r2,0(r2)
80209aac:	01402e04 	movi	r5,184
80209ab0:	1009883a 	mov	r4,r2
80209ab4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209ab8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
80209abc:	e0bffe17 	ldw	r2,-8(fp)
80209ac0:	10bfffec 	andhi	r2,r2,65535
80209ac4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
80209ac8:	e0bfff17 	ldw	r2,-4(fp)
80209acc:	10803e0b 	ldhu	r2,248(r2)
80209ad0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
80209ad4:	e0bffe17 	ldw	r2,-8(fp)
80209ad8:	1884b03a 	or	r2,r3,r2
80209adc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_10_MSK);
80209ae0:	e0bffe17 	ldw	r2,-8(fp)
80209ae4:	10bfffcc 	andi	r2,r2,65535
80209ae8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_10_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 << 16));
80209aec:	e0bfff17 	ldw	r2,-4(fp)
80209af0:	10803e8b 	ldhu	r2,250(r2)
80209af4:	10bfffcc 	andi	r2,r2,65535
80209af8:	1004943a 	slli	r2,r2,16
80209afc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_10_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_10_MSK
80209b00:	e0bffe17 	ldw	r2,-8(fp)
80209b04:	1884b03a 	or	r2,r3,r2
80209b08:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_24_REG_OFST,
80209b0c:	e0bfff17 	ldw	r2,-4(fp)
80209b10:	10800017 	ldw	r2,0(r2)
80209b14:	e0fffe17 	ldw	r3,-8(fp)
80209b18:	180d883a 	mov	r6,r3
80209b1c:	01402e04 	movi	r5,184
80209b20:	1009883a 	mov	r4,r2
80209b24:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209b28:	e0bfff17 	ldw	r2,-4(fp)
80209b2c:	10800017 	ldw	r2,0(r2)
80209b30:	01402e44 	movi	r5,185
80209b34:	1009883a 	mov	r4,r2
80209b38:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209b3c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
80209b40:	e0bffe17 	ldw	r2,-8(fp)
80209b44:	10bfffec 	andhi	r2,r2,65535
80209b48:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
80209b4c:	e0bfff17 	ldw	r2,-4(fp)
80209b50:	10803f0b 	ldhu	r2,252(r2)
80209b54:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
80209b58:	e0bffe17 	ldw	r2,-8(fp)
80209b5c:	1884b03a 	or	r2,r3,r2
80209b60:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_12_MSK);
80209b64:	e0bffe17 	ldw	r2,-8(fp)
80209b68:	10bfffcc 	andi	r2,r2,65535
80209b6c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_12_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 << 16));
80209b70:	e0bfff17 	ldw	r2,-4(fp)
80209b74:	10803f8b 	ldhu	r2,254(r2)
80209b78:	10bfffcc 	andi	r2,r2,65535
80209b7c:	1004943a 	slli	r2,r2,16
80209b80:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_12_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_12_MSK
80209b84:	e0bffe17 	ldw	r2,-8(fp)
80209b88:	1884b03a 	or	r2,r3,r2
80209b8c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_25_REG_OFST,
80209b90:	e0bfff17 	ldw	r2,-4(fp)
80209b94:	10800017 	ldw	r2,0(r2)
80209b98:	e0fffe17 	ldw	r3,-8(fp)
80209b9c:	180d883a 	mov	r6,r3
80209ba0:	01402e44 	movi	r5,185
80209ba4:	1009883a 	mov	r4,r2
80209ba8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209bac:	e0bfff17 	ldw	r2,-4(fp)
80209bb0:	10800017 	ldw	r2,0(r2)
80209bb4:	01402e84 	movi	r5,186
80209bb8:	1009883a 	mov	r4,r2
80209bbc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209bc0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
80209bc4:	e0bffe17 	ldw	r2,-8(fp)
80209bc8:	10bfffec 	andhi	r2,r2,65535
80209bcc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
80209bd0:	e0bfff17 	ldw	r2,-4(fp)
80209bd4:	1080400b 	ldhu	r2,256(r2)
80209bd8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
80209bdc:	e0bffe17 	ldw	r2,-8(fp)
80209be0:	1884b03a 	or	r2,r3,r2
80209be4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_14_MSK);
80209be8:	e0bffe17 	ldw	r2,-8(fp)
80209bec:	10bfffcc 	andi	r2,r2,65535
80209bf0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_14_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 << 16));
80209bf4:	e0bfff17 	ldw	r2,-4(fp)
80209bf8:	1080408b 	ldhu	r2,258(r2)
80209bfc:	10bfffcc 	andi	r2,r2,65535
80209c00:	1004943a 	slli	r2,r2,16
80209c04:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_14_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_14_MSK
80209c08:	e0bffe17 	ldw	r2,-8(fp)
80209c0c:	1884b03a 	or	r2,r3,r2
80209c10:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_26_REG_OFST,
80209c14:	e0bfff17 	ldw	r2,-4(fp)
80209c18:	10800017 	ldw	r2,0(r2)
80209c1c:	e0fffe17 	ldw	r3,-8(fp)
80209c20:	180d883a 	mov	r6,r3
80209c24:	01402e84 	movi	r5,186
80209c28:	1009883a 	mov	r4,r2
80209c2c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209c30:	e0bfff17 	ldw	r2,-4(fp)
80209c34:	10800017 	ldw	r2,0(r2)
80209c38:	01402ec4 	movi	r5,187
80209c3c:	1009883a 	mov	r4,r2
80209c40:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209c44:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
80209c48:	e0bffe17 	ldw	r2,-8(fp)
80209c4c:	10bfffec 	andhi	r2,r2,65535
80209c50:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
80209c54:	e0bfff17 	ldw	r2,-4(fp)
80209c58:	1080410b 	ldhu	r2,260(r2)
80209c5c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
80209c60:	e0bffe17 	ldw	r2,-8(fp)
80209c64:	1884b03a 	or	r2,r3,r2
80209c68:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT0_MSK);
80209c6c:	e0bffe17 	ldw	r2,-8(fp)
80209c70:	10bfffcc 	andi	r2,r2,65535
80209c74:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 << 16));
80209c78:	e0bfff17 	ldw	r2,-4(fp)
80209c7c:	1080418b 	ldhu	r2,262(r2)
80209c80:	10bfffcc 	andi	r2,r2,65535
80209c84:	1004943a 	slli	r2,r2,16
80209c88:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT0_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT0_MSK
80209c8c:	e0bffe17 	ldw	r2,-8(fp)
80209c90:	1884b03a 	or	r2,r3,r2
80209c94:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_27_REG_OFST,
80209c98:	e0bfff17 	ldw	r2,-4(fp)
80209c9c:	10800017 	ldw	r2,0(r2)
80209ca0:	e0fffe17 	ldw	r3,-8(fp)
80209ca4:	180d883a 	mov	r6,r3
80209ca8:	01402ec4 	movi	r5,187
80209cac:	1009883a 	mov	r4,r2
80209cb0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209cb4:	e0bfff17 	ldw	r2,-4(fp)
80209cb8:	10800017 	ldw	r2,0(r2)
80209cbc:	01402f04 	movi	r5,188
80209cc0:	1009883a 	mov	r4,r2
80209cc4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209cc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
80209ccc:	e0bffe17 	ldw	r2,-8(fp)
80209cd0:	10bfffec 	andhi	r2,r2,65535
80209cd4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
80209cd8:	e0bfff17 	ldw	r2,-4(fp)
80209cdc:	1080420b 	ldhu	r2,264(r2)
80209ce0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
80209ce4:	e0bffe17 	ldw	r2,-8(fp)
80209ce8:	1884b03a 	or	r2,r3,r2
80209cec:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT2_MSK);
80209cf0:	e0bffe17 	ldw	r2,-8(fp)
80209cf4:	10bfffcc 	andi	r2,r2,65535
80209cf8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 << 16));
80209cfc:	e0bfff17 	ldw	r2,-4(fp)
80209d00:	1080428b 	ldhu	r2,266(r2)
80209d04:	10bfffcc 	andi	r2,r2,65535
80209d08:	1004943a 	slli	r2,r2,16
80209d0c:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT2_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT2_MSK
80209d10:	e0bffe17 	ldw	r2,-8(fp)
80209d14:	1884b03a 	or	r2,r3,r2
80209d18:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_28_REG_OFST,
80209d1c:	e0bfff17 	ldw	r2,-4(fp)
80209d20:	10800017 	ldw	r2,0(r2)
80209d24:	e0fffe17 	ldw	r3,-8(fp)
80209d28:	180d883a 	mov	r6,r3
80209d2c:	01402f04 	movi	r5,188
80209d30:	1009883a 	mov	r4,r2
80209d34:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209d38:	e0bfff17 	ldw	r2,-4(fp)
80209d3c:	10800017 	ldw	r2,0(r2)
80209d40:	01402f44 	movi	r5,189
80209d44:	1009883a 	mov	r4,r2
80209d48:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209d4c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
80209d50:	e0bffe17 	ldw	r2,-8(fp)
80209d54:	10bfffec 	andhi	r2,r2,65535
80209d58:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
80209d5c:	e0bfff17 	ldw	r2,-4(fp)
80209d60:	1080430b 	ldhu	r2,268(r2)
80209d64:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
80209d68:	e0bffe17 	ldw	r2,-8(fp)
80209d6c:	1884b03a 	or	r2,r3,r2
80209d70:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT4_MSK);
80209d74:	e0bffe17 	ldw	r2,-8(fp)
80209d78:	10bfffcc 	andi	r2,r2,65535
80209d7c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 << 16));
80209d80:	e0bfff17 	ldw	r2,-4(fp)
80209d84:	1080438b 	ldhu	r2,270(r2)
80209d88:	10bfffcc 	andi	r2,r2,65535
80209d8c:	1004943a 	slli	r2,r2,16
80209d90:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT4_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT4_MSK
80209d94:	e0bffe17 	ldw	r2,-8(fp)
80209d98:	1884b03a 	or	r2,r3,r2
80209d9c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_29_REG_OFST,
80209da0:	e0bfff17 	ldw	r2,-4(fp)
80209da4:	10800017 	ldw	r2,0(r2)
80209da8:	e0fffe17 	ldw	r3,-8(fp)
80209dac:	180d883a 	mov	r6,r3
80209db0:	01402f44 	movi	r5,189
80209db4:	1009883a 	mov	r4,r2
80209db8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209dbc:	e0bfff17 	ldw	r2,-4(fp)
80209dc0:	10800017 	ldw	r2,0(r2)
80209dc4:	01402f84 	movi	r5,190
80209dc8:	1009883a 	mov	r4,r2
80209dcc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209dd0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
80209dd4:	e0bffe17 	ldw	r2,-8(fp)
80209dd8:	10bfffec 	andhi	r2,r2,65535
80209ddc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
80209de0:	e0bfff17 	ldw	r2,-4(fp)
80209de4:	1080440b 	ldhu	r2,272(r2)
80209de8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
80209dec:	e0bffe17 	ldw	r2,-8(fp)
80209df0:	1884b03a 	or	r2,r3,r2
80209df4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT6_MSK);
80209df8:	e0bffe17 	ldw	r2,-8(fp)
80209dfc:	10bfffcc 	andi	r2,r2,65535
80209e00:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 << 16));
80209e04:	e0bfff17 	ldw	r2,-4(fp)
80209e08:	1080448b 	ldhu	r2,274(r2)
80209e0c:	10bfffcc 	andi	r2,r2,65535
80209e10:	1004943a 	slli	r2,r2,16
80209e14:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT6_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT6_MSK
80209e18:	e0bffe17 	ldw	r2,-8(fp)
80209e1c:	1884b03a 	or	r2,r3,r2
80209e20:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_30_REG_OFST,
80209e24:	e0bfff17 	ldw	r2,-4(fp)
80209e28:	10800017 	ldw	r2,0(r2)
80209e2c:	e0fffe17 	ldw	r3,-8(fp)
80209e30:	180d883a 	mov	r6,r3
80209e34:	01402f84 	movi	r5,190
80209e38:	1009883a 	mov	r4,r2
80209e3c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209e40:	e0bfff17 	ldw	r2,-4(fp)
80209e44:	10800017 	ldw	r2,0(r2)
80209e48:	01402fc4 	movi	r5,191
80209e4c:	1009883a 	mov	r4,r2
80209e50:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209e54:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
80209e58:	e0bffe17 	ldw	r2,-8(fp)
80209e5c:	10bfffec 	andhi	r2,r2,65535
80209e60:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
80209e64:	e0bfff17 	ldw	r2,-4(fp)
80209e68:	1080450b 	ldhu	r2,276(r2)
80209e6c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
80209e70:	e0bffe17 	ldw	r2,-8(fp)
80209e74:	1884b03a 	or	r2,r3,r2
80209e78:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
		uliReg &= (~COMM_RMAP_ZERO_HIRES_AMP_MSK);
80209e7c:	e0bffe17 	ldw	r2,-8(fp)
80209e80:	10bfffcc 	andi	r2,r2,65535
80209e84:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_ZERO_HIRES_AMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp << 16));
80209e88:	e0bfff17 	ldw	r2,-4(fp)
80209e8c:	1080458b 	ldhu	r2,278(r2)
80209e90:	10bfffcc 	andi	r2,r2,65535
80209e94:	1004943a 	slli	r2,r2,16
80209e98:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
		uliReg &= (~COMM_RMAP_ZERO_HIRES_AMP_MSK);
		uliReg |= (COMM_RMAP_ZERO_HIRES_AMP_MSK
80209e9c:	e0bffe17 	ldw	r2,-8(fp)
80209ea0:	1884b03a 	or	r2,r3,r2
80209ea4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_31_REG_OFST,
80209ea8:	e0bfff17 	ldw	r2,-4(fp)
80209eac:	10800017 	ldw	r2,0(r2)
80209eb0:	e0fffe17 	ldw	r3,-8(fp)
80209eb4:	180d883a 	mov	r6,r3
80209eb8:	01402fc4 	movi	r5,191
80209ebc:	1009883a 	mov	r4,r2
80209ec0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80209ec4:	00800044 	movi	r2,1
80209ec8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80209ecc:	e0bffd17 	ldw	r2,-12(fp)
}
80209ed0:	e037883a 	mov	sp,fp
80209ed4:	dfc00117 	ldw	ra,4(sp)
80209ed8:	df000017 	ldw	fp,0(sp)
80209edc:	dec00204 	addi	sp,sp,8
80209ee0:	f800283a 	ret

80209ee4 <bRmapGetRmapMemHKArea>:

bool bRmapGetRmapMemHKArea(TRmapChannel *pxRmapCh) {
80209ee4:	defffb04 	addi	sp,sp,-20
80209ee8:	dfc00415 	stw	ra,16(sp)
80209eec:	df000315 	stw	fp,12(sp)
80209ef0:	df000304 	addi	fp,sp,12
80209ef4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80209ef8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80209efc:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80209f00:	e0bfff17 	ldw	r2,-4(fp)
80209f04:	1001e226 	beq	r2,zero,8020a690 <bRmapGetRmapMemHKArea+0x7ac>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f08:	e0bfff17 	ldw	r2,-4(fp)
80209f0c:	10800017 	ldw	r2,0(r2)
80209f10:	01402804 	movi	r5,160
80209f14:	1009883a 	mov	r4,r2
80209f18:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
80209f20:	e0bffe17 	ldw	r2,-8(fp)
80209f24:	1007883a 	mov	r3,r2
80209f28:	e0bfff17 	ldw	r2,-4(fp)
80209f2c:	10c0260d 	sth	r3,152(r2)
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);
80209f30:	e0bffe17 	ldw	r2,-8(fp)
80209f34:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
80209f38:	1007883a 	mov	r3,r2
80209f3c:	e0bfff17 	ldw	r2,-4(fp)
80209f40:	10c0268d 	sth	r3,154(r2)
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f44:	e0bfff17 	ldw	r2,-4(fp)
80209f48:	10800017 	ldw	r2,0(r2)
80209f4c:	01402844 	movi	r5,161
80209f50:	1009883a 	mov	r4,r2
80209f54:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
80209f5c:	e0bffe17 	ldw	r2,-8(fp)
80209f60:	1007883a 	mov	r3,r2
80209f64:	e0bfff17 	ldw	r2,-4(fp)
80209f68:	10c0270d 	sth	r3,156(r2)
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);
80209f6c:	e0bffe17 	ldw	r2,-8(fp)
80209f70:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
80209f74:	1007883a 	mov	r3,r2
80209f78:	e0bfff17 	ldw	r2,-4(fp)
80209f7c:	10c0278d 	sth	r3,158(r2)
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f80:	e0bfff17 	ldw	r2,-4(fp)
80209f84:	10800017 	ldw	r2,0(r2)
80209f88:	01402884 	movi	r5,162
80209f8c:	1009883a 	mov	r4,r2
80209f90:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f94:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
80209f98:	e0bffe17 	ldw	r2,-8(fp)
80209f9c:	1007883a 	mov	r3,r2
80209fa0:	e0bfff17 	ldw	r2,-4(fp)
80209fa4:	10c0280d 	sth	r3,160(r2)
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);
80209fa8:	e0bffe17 	ldw	r2,-8(fp)
80209fac:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
80209fb0:	1007883a 	mov	r3,r2
80209fb4:	e0bfff17 	ldw	r2,-4(fp)
80209fb8:	10c0288d 	sth	r3,162(r2)
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209fbc:	e0bfff17 	ldw	r2,-4(fp)
80209fc0:	10800017 	ldw	r2,0(r2)
80209fc4:	014028c4 	movi	r5,163
80209fc8:	1009883a 	mov	r4,r2
80209fcc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209fd0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
80209fd4:	e0bffe17 	ldw	r2,-8(fp)
80209fd8:	1007883a 	mov	r3,r2
80209fdc:	e0bfff17 	ldw	r2,-4(fp)
80209fe0:	10c0290d 	sth	r3,164(r2)
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);
80209fe4:	e0bffe17 	ldw	r2,-8(fp)
80209fe8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
80209fec:	1007883a 	mov	r3,r2
80209ff0:	e0bfff17 	ldw	r2,-4(fp)
80209ff4:	10c0298d 	sth	r3,166(r2)
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209ff8:	e0bfff17 	ldw	r2,-4(fp)
80209ffc:	10800017 	ldw	r2,0(r2)
8020a000:	01402904 	movi	r5,164
8020a004:	1009883a 	mov	r4,r2
8020a008:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a00c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
8020a010:	e0bffe17 	ldw	r2,-8(fp)
8020a014:	1007883a 	mov	r3,r2
8020a018:	e0bfff17 	ldw	r2,-4(fp)
8020a01c:	10c02a0d 	sth	r3,168(r2)
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);
8020a020:	e0bffe17 	ldw	r2,-8(fp)
8020a024:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
8020a028:	1007883a 	mov	r3,r2
8020a02c:	e0bfff17 	ldw	r2,-4(fp)
8020a030:	10c02a8d 	sth	r3,170(r2)
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a034:	e0bfff17 	ldw	r2,-4(fp)
8020a038:	10800017 	ldw	r2,0(r2)
8020a03c:	01402944 	movi	r5,165
8020a040:	1009883a 	mov	r4,r2
8020a044:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a048:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
8020a04c:	e0bffe17 	ldw	r2,-8(fp)
8020a050:	1007883a 	mov	r3,r2
8020a054:	e0bfff17 	ldw	r2,-4(fp)
8020a058:	10c02b0d 	sth	r3,172(r2)
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);
8020a05c:	e0bffe17 	ldw	r2,-8(fp)
8020a060:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
8020a064:	1007883a 	mov	r3,r2
8020a068:	e0bfff17 	ldw	r2,-4(fp)
8020a06c:	10c02b8d 	sth	r3,174(r2)
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a070:	e0bfff17 	ldw	r2,-4(fp)
8020a074:	10800017 	ldw	r2,0(r2)
8020a078:	01402984 	movi	r5,166
8020a07c:	1009883a 	mov	r4,r2
8020a080:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a084:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
8020a088:	e0bffe17 	ldw	r2,-8(fp)
8020a08c:	1007883a 	mov	r3,r2
8020a090:	e0bfff17 	ldw	r2,-4(fp)
8020a094:	10c02c0d 	sth	r3,176(r2)
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);
8020a098:	e0bffe17 	ldw	r2,-8(fp)
8020a09c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
8020a0a0:	1007883a 	mov	r3,r2
8020a0a4:	e0bfff17 	ldw	r2,-4(fp)
8020a0a8:	10c02c8d 	sth	r3,178(r2)
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a0ac:	e0bfff17 	ldw	r2,-4(fp)
8020a0b0:	10800017 	ldw	r2,0(r2)
8020a0b4:	014029c4 	movi	r5,167
8020a0b8:	1009883a 	mov	r4,r2
8020a0bc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a0c0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
8020a0c4:	e0bffe17 	ldw	r2,-8(fp)
8020a0c8:	1007883a 	mov	r3,r2
8020a0cc:	e0bfff17 	ldw	r2,-4(fp)
8020a0d0:	10c02d0d 	sth	r3,180(r2)
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);
8020a0d4:	e0bffe17 	ldw	r2,-8(fp)
8020a0d8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
8020a0dc:	1007883a 	mov	r3,r2
8020a0e0:	e0bfff17 	ldw	r2,-4(fp)
8020a0e4:	10c02d8d 	sth	r3,182(r2)
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a0e8:	e0bfff17 	ldw	r2,-4(fp)
8020a0ec:	10800017 	ldw	r2,0(r2)
8020a0f0:	01402a04 	movi	r5,168
8020a0f4:	1009883a 	mov	r4,r2
8020a0f8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a0fc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
8020a100:	e0bffe17 	ldw	r2,-8(fp)
8020a104:	1007883a 	mov	r3,r2
8020a108:	e0bfff17 	ldw	r2,-4(fp)
8020a10c:	10c02e0d 	sth	r3,184(r2)
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);
8020a110:	e0bffe17 	ldw	r2,-8(fp)
8020a114:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
8020a118:	1007883a 	mov	r3,r2
8020a11c:	e0bfff17 	ldw	r2,-4(fp)
8020a120:	10c02e8d 	sth	r3,186(r2)
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a124:	e0bfff17 	ldw	r2,-4(fp)
8020a128:	10800017 	ldw	r2,0(r2)
8020a12c:	01402a44 	movi	r5,169
8020a130:	1009883a 	mov	r4,r2
8020a134:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a138:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
8020a13c:	e0bffe17 	ldw	r2,-8(fp)
8020a140:	1007883a 	mov	r3,r2
8020a144:	e0bfff17 	ldw	r2,-4(fp)
8020a148:	10c02f0d 	sth	r3,188(r2)
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);
8020a14c:	e0bffe17 	ldw	r2,-8(fp)
8020a150:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
8020a154:	1007883a 	mov	r3,r2
8020a158:	e0bfff17 	ldw	r2,-4(fp)
8020a15c:	10c02f8d 	sth	r3,190(r2)
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a160:	e0bfff17 	ldw	r2,-4(fp)
8020a164:	10800017 	ldw	r2,0(r2)
8020a168:	01402a84 	movi	r5,170
8020a16c:	1009883a 	mov	r4,r2
8020a170:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a174:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
8020a178:	e0bffe17 	ldw	r2,-8(fp)
8020a17c:	1007883a 	mov	r3,r2
8020a180:	e0bfff17 	ldw	r2,-4(fp)
8020a184:	10c0300d 	sth	r3,192(r2)
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);
8020a188:	e0bffe17 	ldw	r2,-8(fp)
8020a18c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
8020a190:	1007883a 	mov	r3,r2
8020a194:	e0bfff17 	ldw	r2,-4(fp)
8020a198:	10c0308d 	sth	r3,194(r2)
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a19c:	e0bfff17 	ldw	r2,-4(fp)
8020a1a0:	10800017 	ldw	r2,0(r2)
8020a1a4:	01402ac4 	movi	r5,171
8020a1a8:	1009883a 	mov	r4,r2
8020a1ac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a1b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
8020a1b4:	e0bffe17 	ldw	r2,-8(fp)
8020a1b8:	1007883a 	mov	r3,r2
8020a1bc:	e0bfff17 	ldw	r2,-4(fp)
8020a1c0:	10c0310d 	sth	r3,196(r2)
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VREF_MSK) >> 16);
8020a1c4:	e0bffe17 	ldw	r2,-8(fp)
8020a1c8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
8020a1cc:	1007883a 	mov	r3,r2
8020a1d0:	e0bfff17 	ldw	r2,-4(fp)
8020a1d4:	10c0318d 	sth	r3,198(r2)
				& COMM_RMAP_HK_5VREF_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a1d8:	e0bfff17 	ldw	r2,-4(fp)
8020a1dc:	10800017 	ldw	r2,0(r2)
8020a1e0:	01402b04 	movi	r5,172
8020a1e4:	1009883a 	mov	r4,r2
8020a1e8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a1ec:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
8020a1f0:	e0bffe17 	ldw	r2,-8(fp)
8020a1f4:	1007883a 	mov	r3,r2
8020a1f8:	e0bfff17 	ldw	r2,-4(fp)
8020a1fc:	10c0320d 	sth	r3,200(r2)
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);
8020a200:	e0bffe17 	ldw	r2,-8(fp)
8020a204:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
8020a208:	1007883a 	mov	r3,r2
8020a20c:	e0bfff17 	ldw	r2,-4(fp)
8020a210:	10c0328d 	sth	r3,202(r2)
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a214:	e0bfff17 	ldw	r2,-4(fp)
8020a218:	10800017 	ldw	r2,0(r2)
8020a21c:	01402b44 	movi	r5,173
8020a220:	1009883a 	mov	r4,r2
8020a224:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a228:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
8020a22c:	e0bffe17 	ldw	r2,-8(fp)
8020a230:	1007883a 	mov	r3,r2
8020a234:	e0bfff17 	ldw	r2,-4(fp)
8020a238:	10c0330d 	sth	r3,204(r2)
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);
8020a23c:	e0bffe17 	ldw	r2,-8(fp)
8020a240:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
8020a244:	1007883a 	mov	r3,r2
8020a248:	e0bfff17 	ldw	r2,-4(fp)
8020a24c:	10c0338d 	sth	r3,206(r2)
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a250:	e0bfff17 	ldw	r2,-4(fp)
8020a254:	10800017 	ldw	r2,0(r2)
8020a258:	01402b84 	movi	r5,174
8020a25c:	1009883a 	mov	r4,r2
8020a260:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a264:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
8020a268:	e0bffe17 	ldw	r2,-8(fp)
8020a26c:	1007883a 	mov	r3,r2
8020a270:	e0bfff17 	ldw	r2,-4(fp)
8020a274:	10c0340d 	sth	r3,208(r2)
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);
8020a278:	e0bffe17 	ldw	r2,-8(fp)
8020a27c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
8020a280:	1007883a 	mov	r3,r2
8020a284:	e0bfff17 	ldw	r2,-4(fp)
8020a288:	10c0348d 	sth	r3,210(r2)
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a28c:	e0bfff17 	ldw	r2,-4(fp)
8020a290:	10800017 	ldw	r2,0(r2)
8020a294:	01402bc4 	movi	r5,175
8020a298:	1009883a 	mov	r4,r2
8020a29c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a2a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
8020a2a4:	e0bffe17 	ldw	r2,-8(fp)
8020a2a8:	1007883a 	mov	r3,r2
8020a2ac:	e0bfff17 	ldw	r2,-4(fp)
8020a2b0:	10c0350d 	sth	r3,212(r2)
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);
8020a2b4:	e0bffe17 	ldw	r2,-8(fp)
8020a2b8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
8020a2bc:	1007883a 	mov	r3,r2
8020a2c0:	e0bfff17 	ldw	r2,-4(fp)
8020a2c4:	10c0358d 	sth	r3,214(r2)
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a2c8:	e0bfff17 	ldw	r2,-4(fp)
8020a2cc:	10800017 	ldw	r2,0(r2)
8020a2d0:	01402c04 	movi	r5,176
8020a2d4:	1009883a 	mov	r4,r2
8020a2d8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a2dc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
8020a2e0:	e0bffe17 	ldw	r2,-8(fp)
8020a2e4:	1007883a 	mov	r3,r2
8020a2e8:	e0bfff17 	ldw	r2,-4(fp)
8020a2ec:	10c0360d 	sth	r3,216(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);
8020a2f0:	e0bffe17 	ldw	r2,-8(fp)
8020a2f4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
8020a2f8:	1007883a 	mov	r3,r2
8020a2fc:	e0bfff17 	ldw	r2,-4(fp)
8020a300:	10c0368d 	sth	r3,218(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a304:	e0bfff17 	ldw	r2,-4(fp)
8020a308:	10800017 	ldw	r2,0(r2)
8020a30c:	01402c44 	movi	r5,177
8020a310:	1009883a 	mov	r4,r2
8020a314:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a318:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
8020a31c:	e0bffe17 	ldw	r2,-8(fp)
8020a320:	1007883a 	mov	r3,r2
8020a324:	e0bfff17 	ldw	r2,-4(fp)
8020a328:	10c0370d 	sth	r3,220(r2)
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);
8020a32c:	e0bffe17 	ldw	r2,-8(fp)
8020a330:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
8020a334:	1007883a 	mov	r3,r2
8020a338:	e0bfff17 	ldw	r2,-4(fp)
8020a33c:	10c0378d 	sth	r3,222(r2)
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a340:	e0bfff17 	ldw	r2,-4(fp)
8020a344:	10800017 	ldw	r2,0(r2)
8020a348:	01402c84 	movi	r5,178
8020a34c:	1009883a 	mov	r4,r2
8020a350:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a354:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
8020a358:	e0bffe17 	ldw	r2,-8(fp)
8020a35c:	1007883a 	mov	r3,r2
8020a360:	e0bfff17 	ldw	r2,-4(fp)
8020a364:	10c0380d 	sth	r3,224(r2)
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);
8020a368:	e0bffe17 	ldw	r2,-8(fp)
8020a36c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
8020a370:	1007883a 	mov	r3,r2
8020a374:	e0bfff17 	ldw	r2,-4(fp)
8020a378:	10c0388d 	sth	r3,226(r2)
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a37c:	e0bfff17 	ldw	r2,-4(fp)
8020a380:	10800017 	ldw	r2,0(r2)
8020a384:	01402cc4 	movi	r5,179
8020a388:	1009883a 	mov	r4,r2
8020a38c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a390:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
8020a394:	e0bffe17 	ldw	r2,-8(fp)
8020a398:	1007883a 	mov	r3,r2
8020a39c:	e0bfff17 	ldw	r2,-4(fp)
8020a3a0:	10c0390d 	sth	r3,228(r2)
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);
8020a3a4:	e0bffe17 	ldw	r2,-8(fp)
8020a3a8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
8020a3ac:	1007883a 	mov	r3,r2
8020a3b0:	e0bfff17 	ldw	r2,-4(fp)
8020a3b4:	10c0398d 	sth	r3,230(r2)
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a3b8:	e0bfff17 	ldw	r2,-4(fp)
8020a3bc:	10800017 	ldw	r2,0(r2)
8020a3c0:	01402d04 	movi	r5,180
8020a3c4:	1009883a 	mov	r4,r2
8020a3c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a3cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
8020a3d0:	e0bffe17 	ldw	r2,-8(fp)
8020a3d4:	1007883a 	mov	r3,r2
8020a3d8:	e0bfff17 	ldw	r2,-4(fp)
8020a3dc:	10c03a0d 	sth	r3,232(r2)
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);
8020a3e0:	e0bffe17 	ldw	r2,-8(fp)
8020a3e4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
8020a3e8:	1007883a 	mov	r3,r2
8020a3ec:	e0bfff17 	ldw	r2,-4(fp)
8020a3f0:	10c03a8d 	sth	r3,234(r2)
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a3f4:	e0bfff17 	ldw	r2,-4(fp)
8020a3f8:	10800017 	ldw	r2,0(r2)
8020a3fc:	01402d44 	movi	r5,181
8020a400:	1009883a 	mov	r4,r2
8020a404:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a408:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
8020a40c:	e0bffe17 	ldw	r2,-8(fp)
8020a410:	1007883a 	mov	r3,r2
8020a414:	e0bfff17 	ldw	r2,-4(fp)
8020a418:	10c03b0d 	sth	r3,236(r2)
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);
8020a41c:	e0bffe17 	ldw	r2,-8(fp)
8020a420:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
8020a424:	1007883a 	mov	r3,r2
8020a428:	e0bfff17 	ldw	r2,-4(fp)
8020a42c:	10c03b8d 	sth	r3,238(r2)
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a430:	e0bfff17 	ldw	r2,-4(fp)
8020a434:	10800017 	ldw	r2,0(r2)
8020a438:	01402d84 	movi	r5,182
8020a43c:	1009883a 	mov	r4,r2
8020a440:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a444:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
8020a448:	e0bffe17 	ldw	r2,-8(fp)
8020a44c:	1007883a 	mov	r3,r2
8020a450:	e0bfff17 	ldw	r2,-4(fp)
8020a454:	10c03c0d 	sth	r3,240(r2)
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);
8020a458:	e0bffe17 	ldw	r2,-8(fp)
8020a45c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
8020a460:	1007883a 	mov	r3,r2
8020a464:	e0bfff17 	ldw	r2,-4(fp)
8020a468:	10c03c8d 	sth	r3,242(r2)
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a46c:	e0bfff17 	ldw	r2,-4(fp)
8020a470:	10800017 	ldw	r2,0(r2)
8020a474:	01402dc4 	movi	r5,183
8020a478:	1009883a 	mov	r4,r2
8020a47c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a480:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
8020a484:	e0bffe17 	ldw	r2,-8(fp)
8020a488:	1007883a 	mov	r3,r2
8020a48c:	e0bfff17 	ldw	r2,-4(fp)
8020a490:	10c03d0d 	sth	r3,244(r2)
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);
8020a494:	e0bffe17 	ldw	r2,-8(fp)
8020a498:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
8020a49c:	1007883a 	mov	r3,r2
8020a4a0:	e0bfff17 	ldw	r2,-4(fp)
8020a4a4:	10c03d8d 	sth	r3,246(r2)
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a4a8:	e0bfff17 	ldw	r2,-4(fp)
8020a4ac:	10800017 	ldw	r2,0(r2)
8020a4b0:	01402e04 	movi	r5,184
8020a4b4:	1009883a 	mov	r4,r2
8020a4b8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a4bc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
8020a4c0:	e0bffe17 	ldw	r2,-8(fp)
8020a4c4:	1007883a 	mov	r3,r2
8020a4c8:	e0bfff17 	ldw	r2,-4(fp)
8020a4cc:	10c03e0d 	sth	r3,248(r2)
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);
8020a4d0:	e0bffe17 	ldw	r2,-8(fp)
8020a4d4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
8020a4d8:	1007883a 	mov	r3,r2
8020a4dc:	e0bfff17 	ldw	r2,-4(fp)
8020a4e0:	10c03e8d 	sth	r3,250(r2)
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a4e4:	e0bfff17 	ldw	r2,-4(fp)
8020a4e8:	10800017 	ldw	r2,0(r2)
8020a4ec:	01402e44 	movi	r5,185
8020a4f0:	1009883a 	mov	r4,r2
8020a4f4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a4f8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
8020a4fc:	e0bffe17 	ldw	r2,-8(fp)
8020a500:	1007883a 	mov	r3,r2
8020a504:	e0bfff17 	ldw	r2,-4(fp)
8020a508:	10c03f0d 	sth	r3,252(r2)
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);
8020a50c:	e0bffe17 	ldw	r2,-8(fp)
8020a510:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
8020a514:	1007883a 	mov	r3,r2
8020a518:	e0bfff17 	ldw	r2,-4(fp)
8020a51c:	10c03f8d 	sth	r3,254(r2)
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a520:	e0bfff17 	ldw	r2,-4(fp)
8020a524:	10800017 	ldw	r2,0(r2)
8020a528:	01402e84 	movi	r5,186
8020a52c:	1009883a 	mov	r4,r2
8020a530:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a534:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
8020a538:	e0bffe17 	ldw	r2,-8(fp)
8020a53c:	1007883a 	mov	r3,r2
8020a540:	e0bfff17 	ldw	r2,-4(fp)
8020a544:	10c0400d 	sth	r3,256(r2)
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);
8020a548:	e0bffe17 	ldw	r2,-8(fp)
8020a54c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
8020a550:	1007883a 	mov	r3,r2
8020a554:	e0bfff17 	ldw	r2,-4(fp)
8020a558:	10c0408d 	sth	r3,258(r2)
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a55c:	e0bfff17 	ldw	r2,-4(fp)
8020a560:	10800017 	ldw	r2,0(r2)
8020a564:	01402ec4 	movi	r5,187
8020a568:	1009883a 	mov	r4,r2
8020a56c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a570:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
8020a574:	e0bffe17 	ldw	r2,-8(fp)
8020a578:	1007883a 	mov	r3,r2
8020a57c:	e0bfff17 	ldw	r2,-4(fp)
8020a580:	10c0410d 	sth	r3,260(r2)
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);
8020a584:	e0bffe17 	ldw	r2,-8(fp)
8020a588:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
8020a58c:	1007883a 	mov	r3,r2
8020a590:	e0bfff17 	ldw	r2,-4(fp)
8020a594:	10c0418d 	sth	r3,262(r2)
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a598:	e0bfff17 	ldw	r2,-4(fp)
8020a59c:	10800017 	ldw	r2,0(r2)
8020a5a0:	01402f04 	movi	r5,188
8020a5a4:	1009883a 	mov	r4,r2
8020a5a8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a5ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
8020a5b0:	e0bffe17 	ldw	r2,-8(fp)
8020a5b4:	1007883a 	mov	r3,r2
8020a5b8:	e0bfff17 	ldw	r2,-4(fp)
8020a5bc:	10c0420d 	sth	r3,264(r2)
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);
8020a5c0:	e0bffe17 	ldw	r2,-8(fp)
8020a5c4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
8020a5c8:	1007883a 	mov	r3,r2
8020a5cc:	e0bfff17 	ldw	r2,-4(fp)
8020a5d0:	10c0428d 	sth	r3,266(r2)
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a5d4:	e0bfff17 	ldw	r2,-4(fp)
8020a5d8:	10800017 	ldw	r2,0(r2)
8020a5dc:	01402f44 	movi	r5,189
8020a5e0:	1009883a 	mov	r4,r2
8020a5e4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a5e8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
8020a5ec:	e0bffe17 	ldw	r2,-8(fp)
8020a5f0:	1007883a 	mov	r3,r2
8020a5f4:	e0bfff17 	ldw	r2,-4(fp)
8020a5f8:	10c0430d 	sth	r3,268(r2)
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);
8020a5fc:	e0bffe17 	ldw	r2,-8(fp)
8020a600:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
8020a604:	1007883a 	mov	r3,r2
8020a608:	e0bfff17 	ldw	r2,-4(fp)
8020a60c:	10c0438d 	sth	r3,270(r2)
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a610:	e0bfff17 	ldw	r2,-4(fp)
8020a614:	10800017 	ldw	r2,0(r2)
8020a618:	01402f84 	movi	r5,190
8020a61c:	1009883a 	mov	r4,r2
8020a620:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a624:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
8020a628:	e0bffe17 	ldw	r2,-8(fp)
8020a62c:	1007883a 	mov	r3,r2
8020a630:	e0bfff17 	ldw	r2,-4(fp)
8020a634:	10c0440d 	sth	r3,272(r2)
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);
8020a638:	e0bffe17 	ldw	r2,-8(fp)
8020a63c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
8020a640:	1007883a 	mov	r3,r2
8020a644:	e0bfff17 	ldw	r2,-4(fp)
8020a648:	10c0448d 	sth	r3,274(r2)
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a64c:	e0bfff17 	ldw	r2,-4(fp)
8020a650:	10800017 	ldw	r2,0(r2)
8020a654:	01402fc4 	movi	r5,191
8020a658:	1009883a 	mov	r4,r2
8020a65c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a660:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
8020a664:	e0bffe17 	ldw	r2,-8(fp)
8020a668:	1007883a 	mov	r3,r2
8020a66c:	e0bfff17 	ldw	r2,-4(fp)
8020a670:	10c0450d 	sth	r3,276(r2)
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);
8020a674:	e0bffe17 	ldw	r2,-8(fp)
8020a678:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
8020a67c:	1007883a 	mov	r3,r2
8020a680:	e0bfff17 	ldw	r2,-4(fp)
8020a684:	10c0458d 	sth	r3,278(r2)
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);

		bStatus = TRUE;
8020a688:	00800044 	movi	r2,1
8020a68c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020a690:	e0bffd17 	ldw	r2,-12(fp)
}
8020a694:	e037883a 	mov	sp,fp
8020a698:	dfc00117 	ldw	ra,4(sp)
8020a69c:	df000017 	ldw	fp,0(sp)
8020a6a0:	dec00204 	addi	sp,sp,8
8020a6a4:	f800283a 	ret

8020a6a8 <bRmapInitCh>:

bool bRmapInitCh(TRmapChannel *pxRmapCh, alt_u8 ucCommCh) {
8020a6a8:	defff904 	addi	sp,sp,-28
8020a6ac:	dfc00615 	stw	ra,24(sp)
8020a6b0:	df000515 	stw	fp,20(sp)
8020a6b4:	df000504 	addi	fp,sp,20
8020a6b8:	e13ffe15 	stw	r4,-8(fp)
8020a6bc:	2805883a 	mov	r2,r5
8020a6c0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020a6c4:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020a6c8:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
8020a6cc:	e03ffd15 	stw	zero,-12(fp)

	if (pxRmapCh != NULL) {
8020a6d0:	e0bffe17 	ldw	r2,-8(fp)
8020a6d4:	10006f26 	beq	r2,zero,8020a894 <bRmapInitCh+0x1ec>

		switch (ucCommCh) {
8020a6d8:	e0bfff03 	ldbu	r2,-4(fp)
8020a6dc:	10c00228 	cmpgeui	r3,r2,8
8020a6e0:	1800461e 	bne	r3,zero,8020a7fc <bRmapInitCh+0x154>
8020a6e4:	100690ba 	slli	r3,r2,2
8020a6e8:	00a00874 	movhi	r2,32801
8020a6ec:	10a9bf04 	addi	r2,r2,-22788
8020a6f0:	1885883a 	add	r2,r3,r2
8020a6f4:	10800017 	ldw	r2,0(r2)
8020a6f8:	1000683a 	jmp	r2
8020a6fc:	8020a71c 	xori	zero,r16,33436
8020a700:	8020a738 	rdprs	zero,r16,-32100
8020a704:	8020a754 	ori	zero,r16,33437
8020a708:	8020a770 	cmpltui	zero,r16,33437
8020a70c:	8020a78c 	andi	zero,r16,33438
8020a710:	8020a7a8 	cmpgeui	zero,r16,33438
8020a714:	8020a7c4 	addi	zero,r16,-32097
8020a718:	8020a7e0 	cmpeqi	zero,r16,-32097
		case eCommSpwCh1:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8020a71c:	e0fffe17 	ldw	r3,-8(fp)
8020a720:	00a00034 	movhi	r2,32768
8020a724:	10880004 	addi	r2,r2,8192
8020a728:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a72c:	00800044 	movi	r2,1
8020a730:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a734:	00003306 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh2:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
8020a738:	e0fffe17 	ldw	r3,-8(fp)
8020a73c:	00a00034 	movhi	r2,32768
8020a740:	10880004 	addi	r2,r2,8192
8020a744:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a748:	00800044 	movi	r2,1
8020a74c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a750:	00002c06 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh3:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020a754:	e0fffe17 	ldw	r3,-8(fp)
8020a758:	00a00034 	movhi	r2,32768
8020a75c:	10880004 	addi	r2,r2,8192
8020a760:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a764:	00800044 	movi	r2,1
8020a768:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a76c:	00002506 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh4:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
8020a770:	e0fffe17 	ldw	r3,-8(fp)
8020a774:	00a00034 	movhi	r2,32768
8020a778:	10880004 	addi	r2,r2,8192
8020a77c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a780:	00800044 	movi	r2,1
8020a784:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a788:	00001e06 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh5:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8020a78c:	e0fffe17 	ldw	r3,-8(fp)
8020a790:	00a00034 	movhi	r2,32768
8020a794:	10880004 	addi	r2,r2,8192
8020a798:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a79c:	00800044 	movi	r2,1
8020a7a0:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7a4:	00001706 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh6:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
8020a7a8:	e0fffe17 	ldw	r3,-8(fp)
8020a7ac:	00a00034 	movhi	r2,32768
8020a7b0:	10880004 	addi	r2,r2,8192
8020a7b4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7b8:	00800044 	movi	r2,1
8020a7bc:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7c0:	00001006 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh7:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020a7c4:	e0fffe17 	ldw	r3,-8(fp)
8020a7c8:	00a00034 	movhi	r2,32768
8020a7cc:	10880004 	addi	r2,r2,8192
8020a7d0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7d4:	00800044 	movi	r2,1
8020a7d8:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7dc:	00000906 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh8:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
8020a7e0:	e0fffe17 	ldw	r3,-8(fp)
8020a7e4:	00a00034 	movhi	r2,32768
8020a7e8:	10880004 	addi	r2,r2,8192
8020a7ec:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7f0:	00800044 	movi	r2,1
8020a7f4:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7f8:	00000206 	br	8020a804 <bRmapInitCh+0x15c>
		default:
			bValidCh = FALSE;
8020a7fc:	e03ffc15 	stw	zero,-16(fp)
			break;
8020a800:	0001883a 	nop
		}

		if (bValidCh) {
8020a804:	e0bffc17 	ldw	r2,-16(fp)
8020a808:	10002226 	beq	r2,zero,8020a894 <bRmapInitCh+0x1ec>
			if (!bRmapGetIrqControl(pxRmapCh)) {
8020a80c:	e13ffe17 	ldw	r4,-8(fp)
8020a810:	02082940 	call	80208294 <bRmapGetIrqControl>
8020a814:	1000021e 	bne	r2,zero,8020a820 <bRmapInitCh+0x178>
				bInitFail = TRUE;
8020a818:	00800044 	movi	r2,1
8020a81c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetCodecConfig(pxRmapCh)) {
8020a820:	e13ffe17 	ldw	r4,-8(fp)
8020a824:	02084680 	call	80208468 <bRmapGetCodecConfig>
8020a828:	1000021e 	bne	r2,zero,8020a834 <bRmapInitCh+0x18c>
				bInitFail = TRUE;
8020a82c:	00800044 	movi	r2,1
8020a830:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetCodecStatus(pxRmapCh)) {
8020a834:	e13ffe17 	ldw	r4,-8(fp)
8020a838:	02084ec0 	call	802084ec <bRmapGetCodecStatus>
8020a83c:	1000021e 	bne	r2,zero,8020a848 <bRmapInitCh+0x1a0>
				bInitFail = TRUE;
8020a840:	00800044 	movi	r2,1
8020a844:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetMemConfigArea(pxRmapCh)) {
8020a848:	e13ffe17 	ldw	r4,-8(fp)
8020a84c:	0208ac80 	call	80208ac8 <bRmapGetMemConfigArea>
8020a850:	1000021e 	bne	r2,zero,8020a85c <bRmapInitCh+0x1b4>
				bInitFail = TRUE;
8020a854:	00800044 	movi	r2,1
8020a858:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetMemConfigStat(pxRmapCh)) {
8020a85c:	e13ffe17 	ldw	r4,-8(fp)
8020a860:	0208d940 	call	80208d94 <bRmapGetMemConfigStat>
8020a864:	1000021e 	bne	r2,zero,8020a870 <bRmapInitCh+0x1c8>
				bInitFail = TRUE;
8020a868:	00800044 	movi	r2,1
8020a86c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetRmapMemHKArea(pxRmapCh)) {
8020a870:	e13ffe17 	ldw	r4,-8(fp)
8020a874:	0209ee40 	call	80209ee4 <bRmapGetRmapMemHKArea>
8020a878:	1000021e 	bne	r2,zero,8020a884 <bRmapInitCh+0x1dc>
				bInitFail = TRUE;
8020a87c:	00800044 	movi	r2,1
8020a880:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020a884:	e0bffd17 	ldw	r2,-12(fp)
8020a888:	1000021e 	bne	r2,zero,8020a894 <bRmapInitCh+0x1ec>
				bStatus = TRUE;
8020a88c:	00800044 	movi	r2,1
8020a890:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020a894:	e0bffb17 	ldw	r2,-20(fp)
}
8020a898:	e037883a 	mov	sp,fp
8020a89c:	dfc00117 	ldw	ra,4(sp)
8020a8a0:	df000017 	ldw	fp,0(sp)
8020a8a4:	dec00204 	addi	sp,sp,8
8020a8a8:	f800283a 	ret

8020a8ac <vRmapWriteReg>:
//! [public functions]

//! [private functions]
static void vRmapWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020a8ac:	defffc04 	addi	sp,sp,-16
8020a8b0:	df000315 	stw	fp,12(sp)
8020a8b4:	df000304 	addi	fp,sp,12
8020a8b8:	e13ffd15 	stw	r4,-12(fp)
8020a8bc:	e17ffe15 	stw	r5,-8(fp)
8020a8c0:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020a8c4:	e0bffe17 	ldw	r2,-8(fp)
8020a8c8:	1085883a 	add	r2,r2,r2
8020a8cc:	1085883a 	add	r2,r2,r2
8020a8d0:	1007883a 	mov	r3,r2
8020a8d4:	e0bffd17 	ldw	r2,-12(fp)
8020a8d8:	10c5883a 	add	r2,r2,r3
8020a8dc:	e0ffff17 	ldw	r3,-4(fp)
8020a8e0:	10c00015 	stw	r3,0(r2)
}
8020a8e4:	0001883a 	nop
8020a8e8:	e037883a 	mov	sp,fp
8020a8ec:	df000017 	ldw	fp,0(sp)
8020a8f0:	dec00104 	addi	sp,sp,4
8020a8f4:	f800283a 	ret

8020a8f8 <uliRmapReadReg>:

alt_u32 uliRmapReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
8020a8f8:	defffc04 	addi	sp,sp,-16
8020a8fc:	df000315 	stw	fp,12(sp)
8020a900:	df000304 	addi	fp,sp,12
8020a904:	e13ffe15 	stw	r4,-8(fp)
8020a908:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020a90c:	e0bfff17 	ldw	r2,-4(fp)
8020a910:	1085883a 	add	r2,r2,r2
8020a914:	1085883a 	add	r2,r2,r2
8020a918:	1007883a 	mov	r3,r2
8020a91c:	e0bffe17 	ldw	r2,-8(fp)
8020a920:	10c5883a 	add	r2,r2,r3
8020a924:	10800017 	ldw	r2,0(r2)
8020a928:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
8020a92c:	e0bffd17 	ldw	r2,-12(fp)
}
8020a930:	e037883a 	mov	sp,fp
8020a934:	df000017 	ldw	fp,0(sp)
8020a938:	dec00104 	addi	sp,sp,4
8020a93c:	f800283a 	ret

8020a940 <uliConvRmapCfgAddr>:

static alt_u32 uliConvRmapCfgAddr(alt_u32 puliRmapAddr) {
8020a940:	defffd04 	addi	sp,sp,-12
8020a944:	df000215 	stw	fp,8(sp)
8020a948:	df000204 	addi	fp,sp,8
8020a94c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliValue;

	switch (puliRmapAddr) {
8020a950:	e0bfff17 	ldw	r2,-4(fp)
8020a954:	10801368 	cmpgeui	r2,r2,77
8020a958:	10008a1e 	bne	r2,zero,8020ab84 <uliConvRmapCfgAddr+0x244>
8020a95c:	e0bfff17 	ldw	r2,-4(fp)
8020a960:	100690ba 	slli	r3,r2,2
8020a964:	00a00874 	movhi	r2,32801
8020a968:	10aa5e04 	addi	r2,r2,-22152
8020a96c:	1885883a 	add	r2,r3,r2
8020a970:	10800017 	ldw	r2,0(r2)
8020a974:	1000683a 	jmp	r2
8020a978:	8020aaac 	andhi	zero,r16,33450
8020a97c:	8020ab84 	addi	zero,r16,-32082
8020a980:	8020ab84 	addi	zero,r16,-32082
8020a984:	8020ab84 	addi	zero,r16,-32082
8020a988:	8020aab8 	rdprs	zero,r16,-32086
8020a98c:	8020ab84 	addi	zero,r16,-32082
8020a990:	8020ab84 	addi	zero,r16,-32082
8020a994:	8020ab84 	addi	zero,r16,-32082
8020a998:	8020aac4 	addi	zero,r16,-32085
8020a99c:	8020ab84 	addi	zero,r16,-32082
8020a9a0:	8020ab84 	addi	zero,r16,-32082
8020a9a4:	8020ab84 	addi	zero,r16,-32082
8020a9a8:	8020aad0 	cmplti	zero,r16,-32085
8020a9ac:	8020ab84 	addi	zero,r16,-32082
8020a9b0:	8020ab84 	addi	zero,r16,-32082
8020a9b4:	8020ab84 	addi	zero,r16,-32082
8020a9b8:	8020aadc 	xori	zero,r16,33451
8020a9bc:	8020ab84 	addi	zero,r16,-32082
8020a9c0:	8020ab84 	addi	zero,r16,-32082
8020a9c4:	8020ab84 	addi	zero,r16,-32082
8020a9c8:	8020aae8 	cmpgeui	zero,r16,33451
8020a9cc:	8020ab84 	addi	zero,r16,-32082
8020a9d0:	8020ab84 	addi	zero,r16,-32082
8020a9d4:	8020ab84 	addi	zero,r16,-32082
8020a9d8:	8020aaf4 	orhi	zero,r16,33451
8020a9dc:	8020ab84 	addi	zero,r16,-32082
8020a9e0:	8020ab84 	addi	zero,r16,-32082
8020a9e4:	8020ab84 	addi	zero,r16,-32082
8020a9e8:	8020ab00 	call	88020ab0 <__reset+0x2000ab0>
8020a9ec:	8020ab84 	addi	zero,r16,-32082
8020a9f0:	8020ab84 	addi	zero,r16,-32082
8020a9f4:	8020ab84 	addi	zero,r16,-32082
8020a9f8:	8020ab0c 	andi	zero,r16,33452
8020a9fc:	8020ab84 	addi	zero,r16,-32082
8020aa00:	8020ab84 	addi	zero,r16,-32082
8020aa04:	8020ab84 	addi	zero,r16,-32082
8020aa08:	8020ab18 	cmpnei	zero,r16,-32084
8020aa0c:	8020ab84 	addi	zero,r16,-32082
8020aa10:	8020ab84 	addi	zero,r16,-32082
8020aa14:	8020ab84 	addi	zero,r16,-32082
8020aa18:	8020ab24 	muli	zero,r16,-32084
8020aa1c:	8020ab84 	addi	zero,r16,-32082
8020aa20:	8020ab84 	addi	zero,r16,-32082
8020aa24:	8020ab84 	addi	zero,r16,-32082
8020aa28:	8020ab30 	cmpltui	zero,r16,33452
8020aa2c:	8020ab84 	addi	zero,r16,-32082
8020aa30:	8020ab84 	addi	zero,r16,-32082
8020aa34:	8020ab84 	addi	zero,r16,-32082
8020aa38:	8020ab84 	addi	zero,r16,-32082
8020aa3c:	8020ab84 	addi	zero,r16,-32082
8020aa40:	8020ab84 	addi	zero,r16,-32082
8020aa44:	8020ab84 	addi	zero,r16,-32082
8020aa48:	8020ab84 	addi	zero,r16,-32082
8020aa4c:	8020ab84 	addi	zero,r16,-32082
8020aa50:	8020ab84 	addi	zero,r16,-32082
8020aa54:	8020ab84 	addi	zero,r16,-32082
8020aa58:	8020ab3c 	xorhi	zero,r16,33452
8020aa5c:	8020ab84 	addi	zero,r16,-32082
8020aa60:	8020ab84 	addi	zero,r16,-32082
8020aa64:	8020ab84 	addi	zero,r16,-32082
8020aa68:	8020ab48 	cmpgei	zero,r16,-32083
8020aa6c:	8020ab84 	addi	zero,r16,-32082
8020aa70:	8020ab84 	addi	zero,r16,-32082
8020aa74:	8020ab84 	addi	zero,r16,-32082
8020aa78:	8020ab54 	ori	zero,r16,33453
8020aa7c:	8020ab84 	addi	zero,r16,-32082
8020aa80:	8020ab84 	addi	zero,r16,-32082
8020aa84:	8020ab84 	addi	zero,r16,-32082
8020aa88:	8020ab60 	cmpeqi	zero,r16,-32083
8020aa8c:	8020ab84 	addi	zero,r16,-32082
8020aa90:	8020ab84 	addi	zero,r16,-32082
8020aa94:	8020ab84 	addi	zero,r16,-32082
8020aa98:	8020ab6c 	andhi	zero,r16,33453
8020aa9c:	8020ab84 	addi	zero,r16,-32082
8020aaa0:	8020ab84 	addi	zero,r16,-32082
8020aaa4:	8020ab84 	addi	zero,r16,-32082
8020aaa8:	8020ab78 	rdprs	zero,r16,-32083
	case 0x00000000:
		uliValue = 0x00000040;
8020aaac:	00801004 	movi	r2,64
8020aab0:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aab4:	00003506 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000004:
		uliValue = 0x00000041;
8020aab8:	00801044 	movi	r2,65
8020aabc:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aac0:	00003206 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000008:
		uliValue = 0x00000042;
8020aac4:	00801084 	movi	r2,66
8020aac8:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aacc:	00002f06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000000C:
		uliValue = 0x00000043;
8020aad0:	008010c4 	movi	r2,67
8020aad4:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aad8:	00002c06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000010:
		uliValue = 0x00000044;
8020aadc:	00801104 	movi	r2,68
8020aae0:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aae4:	00002906 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000014:
		uliValue = 0x00000045;
8020aae8:	00801144 	movi	r2,69
8020aaec:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aaf0:	00002606 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000018:
		uliValue = 0x00000046;
8020aaf4:	00801184 	movi	r2,70
8020aaf8:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aafc:	00002306 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000001C:
		uliValue = 0x00000047;
8020ab00:	008011c4 	movi	r2,71
8020ab04:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab08:	00002006 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000020:
		uliValue = 0x00000048;
8020ab0c:	00801204 	movi	r2,72
8020ab10:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab14:	00001d06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000024:
		uliValue = 0x00000049;
8020ab18:	00801244 	movi	r2,73
8020ab1c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab20:	00001a06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000028:
		uliValue = 0x0000004A;
8020ab24:	00801284 	movi	r2,74
8020ab28:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab2c:	00001706 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000002C:
		uliValue = 0x0000004B;
8020ab30:	008012c4 	movi	r2,75
8020ab34:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab38:	00001406 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000038:
		uliValue = 0x0000004C;
8020ab3c:	00801304 	movi	r2,76
8020ab40:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab44:	00001106 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000003C:
		uliValue = 0x0000004D;
8020ab48:	00801344 	movi	r2,77
8020ab4c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab50:	00000e06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000040:
		uliValue = 0x0000004E;
8020ab54:	00801384 	movi	r2,78
8020ab58:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab5c:	00000b06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000044:
		uliValue = 0x0000004F;
8020ab60:	008013c4 	movi	r2,79
8020ab64:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab68:	00000806 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000048:
		uliValue = 0x00000050;
8020ab6c:	00801404 	movi	r2,80
8020ab70:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab74:	00000506 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000004C:
		uliValue = 0x00000051;
8020ab78:	00801444 	movi	r2,81
8020ab7c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab80:	00000206 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	default:
		uliValue = 0x00000000;
8020ab84:	e03ffe15 	stw	zero,-8(fp)
		break;
8020ab88:	0001883a 	nop
	}

	return uliValue;
8020ab8c:	e0bffe17 	ldw	r2,-8(fp)
}
8020ab90:	e037883a 	mov	sp,fp
8020ab94:	df000017 	ldw	fp,0(sp)
8020ab98:	dec00104 	addi	sp,sp,4
8020ab9c:	f800283a 	ret

8020aba0 <bSpwcSetLink>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh) {
8020aba0:	defffb04 	addi	sp,sp,-20
8020aba4:	dfc00415 	stw	ra,16(sp)
8020aba8:	df000315 	stw	fp,12(sp)
8020abac:	df000304 	addi	fp,sp,12
8020abb0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020abb4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020abb8:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020abbc:	e0bfff17 	ldw	r2,-4(fp)
8020abc0:	10003d26 	beq	r2,zero,8020acb8 <bSpwcSetLink+0x118>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020abc4:	e0bfff17 	ldw	r2,-4(fp)
8020abc8:	10800017 	ldw	r2,0(r2)
8020abcc:	000b883a 	mov	r5,zero
8020abd0:	1009883a 	mov	r4,r2
8020abd4:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020abd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (pxSpwcCh->xLinkConfig.bAutostart) {
8020abdc:	e0bfff17 	ldw	r2,-4(fp)
8020abe0:	10800117 	ldw	r2,4(r2)
8020abe4:	10000426 	beq	r2,zero,8020abf8 <bSpwcSetLink+0x58>
			uliReg |= COMM_SPW_LNKCFG_AUTOSTART_MSK;
8020abe8:	e0bffe17 	ldw	r2,-8(fp)
8020abec:	10800114 	ori	r2,r2,4
8020abf0:	e0bffe15 	stw	r2,-8(fp)
8020abf4:	00000406 	br	8020ac08 <bSpwcSetLink+0x68>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_AUTOSTART_MSK);
8020abf8:	e0fffe17 	ldw	r3,-8(fp)
8020abfc:	00bffec4 	movi	r2,-5
8020ac00:	1884703a 	and	r2,r3,r2
8020ac04:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bLinkStart) {
8020ac08:	e0bfff17 	ldw	r2,-4(fp)
8020ac0c:	10800217 	ldw	r2,8(r2)
8020ac10:	10000426 	beq	r2,zero,8020ac24 <bSpwcSetLink+0x84>
			uliReg |= COMM_SPW_LNKCFG_LINKSTART_MSK;
8020ac14:	e0bffe17 	ldw	r2,-8(fp)
8020ac18:	10800094 	ori	r2,r2,2
8020ac1c:	e0bffe15 	stw	r2,-8(fp)
8020ac20:	00000406 	br	8020ac34 <bSpwcSetLink+0x94>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_LINKSTART_MSK);
8020ac24:	e0fffe17 	ldw	r3,-8(fp)
8020ac28:	00bfff44 	movi	r2,-3
8020ac2c:	1884703a 	and	r2,r3,r2
8020ac30:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bDisconnect) {
8020ac34:	e0bfff17 	ldw	r2,-4(fp)
8020ac38:	10800317 	ldw	r2,12(r2)
8020ac3c:	10000426 	beq	r2,zero,8020ac50 <bSpwcSetLink+0xb0>
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
8020ac40:	e0bffe17 	ldw	r2,-8(fp)
8020ac44:	10800054 	ori	r2,r2,1
8020ac48:	e0bffe15 	stw	r2,-8(fp)
8020ac4c:	00000406 	br	8020ac60 <bSpwcSetLink+0xc0>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
8020ac50:	e0fffe17 	ldw	r3,-8(fp)
8020ac54:	00bfff84 	movi	r2,-2
8020ac58:	1884703a 	and	r2,r3,r2
8020ac5c:	e0bffe15 	stw	r2,-8(fp)
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
8020ac60:	e0fffe17 	ldw	r3,-8(fp)
8020ac64:	00804034 	movhi	r2,256
8020ac68:	10bfffc4 	addi	r2,r2,-1
8020ac6c:	1884703a 	and	r2,r3,r2
8020ac70:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));
8020ac74:	e0bfff17 	ldw	r2,-4(fp)
8020ac78:	10800403 	ldbu	r2,16(r2)
8020ac7c:	10803fcc 	andi	r2,r2,255
8020ac80:	1004963a 	slli	r2,r2,24
8020ac84:	1007883a 	mov	r3,r2
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
8020ac88:	e0bffe17 	ldw	r2,-8(fp)
8020ac8c:	1884b03a 	or	r2,r3,r2
8020ac90:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_LINK_CFG_STAT_REG_OFST,
8020ac94:	e0bfff17 	ldw	r2,-4(fp)
8020ac98:	10800017 	ldw	r2,0(r2)
8020ac9c:	e0fffe17 	ldw	r3,-8(fp)
8020aca0:	180d883a 	mov	r6,r3
8020aca4:	000b883a 	mov	r5,zero
8020aca8:	1009883a 	mov	r4,r2
8020acac:	020b2480 	call	8020b248 <vSpwcWriteReg>
				uliReg);
		bStatus = TRUE;
8020acb0:	00800044 	movi	r2,1
8020acb4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020acb8:	e0bffd17 	ldw	r2,-12(fp)
}
8020acbc:	e037883a 	mov	sp,fp
8020acc0:	dfc00117 	ldw	ra,4(sp)
8020acc4:	df000017 	ldw	fp,0(sp)
8020acc8:	dec00204 	addi	sp,sp,8
8020accc:	f800283a 	ret

8020acd0 <bSpwcGetLink>:

bool bSpwcGetLink(TSpwcChannel *pxSpwcCh) {
8020acd0:	defffb04 	addi	sp,sp,-20
8020acd4:	dfc00415 	stw	ra,16(sp)
8020acd8:	df000315 	stw	fp,12(sp)
8020acdc:	df000304 	addi	fp,sp,12
8020ace0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020ace4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020ace8:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020acec:	e0bfff17 	ldw	r2,-4(fp)
8020acf0:	10002826 	beq	r2,zero,8020ad94 <bSpwcGetLink+0xc4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020acf4:	e0bfff17 	ldw	r2,-4(fp)
8020acf8:	10800017 	ldw	r2,0(r2)
8020acfc:	000b883a 	mov	r5,zero
8020ad00:	1009883a 	mov	r4,r2
8020ad04:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020ad08:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKCFG_AUTOSTART_MSK) {
8020ad0c:	e0bffe17 	ldw	r2,-8(fp)
8020ad10:	1080010c 	andi	r2,r2,4
8020ad14:	10000426 	beq	r2,zero,8020ad28 <bSpwcGetLink+0x58>
			pxSpwcCh->xLinkConfig.bAutostart = TRUE;
8020ad18:	e0bfff17 	ldw	r2,-4(fp)
8020ad1c:	00c00044 	movi	r3,1
8020ad20:	10c00115 	stw	r3,4(r2)
8020ad24:	00000206 	br	8020ad30 <bSpwcGetLink+0x60>
		} else {
			pxSpwcCh->xLinkConfig.bAutostart = FALSE;
8020ad28:	e0bfff17 	ldw	r2,-4(fp)
8020ad2c:	10000115 	stw	zero,4(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_LINKSTART_MSK) {
8020ad30:	e0bffe17 	ldw	r2,-8(fp)
8020ad34:	1080008c 	andi	r2,r2,2
8020ad38:	10000426 	beq	r2,zero,8020ad4c <bSpwcGetLink+0x7c>
			pxSpwcCh->xLinkConfig.bLinkStart = TRUE;
8020ad3c:	e0bfff17 	ldw	r2,-4(fp)
8020ad40:	00c00044 	movi	r3,1
8020ad44:	10c00215 	stw	r3,8(r2)
8020ad48:	00000206 	br	8020ad54 <bSpwcGetLink+0x84>
		} else {
			pxSpwcCh->xLinkConfig.bLinkStart = FALSE;
8020ad4c:	e0bfff17 	ldw	r2,-4(fp)
8020ad50:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
8020ad54:	e0bffe17 	ldw	r2,-8(fp)
8020ad58:	1080004c 	andi	r2,r2,1
8020ad5c:	10000426 	beq	r2,zero,8020ad70 <bSpwcGetLink+0xa0>
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
8020ad60:	e0bfff17 	ldw	r2,-4(fp)
8020ad64:	00c00044 	movi	r3,1
8020ad68:	10c00315 	stw	r3,12(r2)
8020ad6c:	00000206 	br	8020ad78 <bSpwcGetLink+0xa8>
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
8020ad70:	e0bfff17 	ldw	r2,-4(fp)
8020ad74:	10000315 	stw	zero,12(r2)
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);
8020ad78:	e0bffe17 	ldw	r2,-8(fp)
8020ad7c:	1004d63a 	srli	r2,r2,24
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
8020ad80:	1007883a 	mov	r3,r2
8020ad84:	e0bfff17 	ldw	r2,-4(fp)
8020ad88:	10c00405 	stb	r3,16(r2)
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);

		bStatus = TRUE;
8020ad8c:	00800044 	movi	r2,1
8020ad90:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020ad94:	e0bffd17 	ldw	r2,-12(fp)
}
8020ad98:	e037883a 	mov	sp,fp
8020ad9c:	dfc00117 	ldw	ra,4(sp)
8020ada0:	df000017 	ldw	fp,0(sp)
8020ada4:	dec00204 	addi	sp,sp,8
8020ada8:	f800283a 	ret

8020adac <bSpwcGetLinkError>:

bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh) {
8020adac:	defffb04 	addi	sp,sp,-20
8020adb0:	dfc00415 	stw	ra,16(sp)
8020adb4:	df000315 	stw	fp,12(sp)
8020adb8:	df000304 	addi	fp,sp,12
8020adbc:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020adc0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020adc4:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020adc8:	e0bfff17 	ldw	r2,-4(fp)
8020adcc:	10002c26 	beq	r2,zero,8020ae80 <bSpwcGetLinkError+0xd4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020add0:	e0bfff17 	ldw	r2,-4(fp)
8020add4:	10800017 	ldw	r2,0(r2)
8020add8:	000b883a 	mov	r5,zero
8020addc:	1009883a 	mov	r4,r2
8020ade0:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020ade4:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKERR_DISCONNECT_MSK) {
8020ade8:	e0bffe17 	ldw	r2,-8(fp)
8020adec:	1080006c 	andhi	r2,r2,1
8020adf0:	10000426 	beq	r2,zero,8020ae04 <bSpwcGetLinkError+0x58>
			pxSpwcCh->xLinkError.bDisconnect = TRUE;
8020adf4:	e0bfff17 	ldw	r2,-4(fp)
8020adf8:	00c00044 	movi	r3,1
8020adfc:	10c00515 	stw	r3,20(r2)
8020ae00:	00000206 	br	8020ae0c <bSpwcGetLinkError+0x60>
		} else {
			pxSpwcCh->xLinkError.bDisconnect = FALSE;
8020ae04:	e0bfff17 	ldw	r2,-4(fp)
8020ae08:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_PARITY_MSK) {
8020ae0c:	e0bffe17 	ldw	r2,-8(fp)
8020ae10:	108000ac 	andhi	r2,r2,2
8020ae14:	10000426 	beq	r2,zero,8020ae28 <bSpwcGetLinkError+0x7c>
			pxSpwcCh->xLinkError.bParity = TRUE;
8020ae18:	e0bfff17 	ldw	r2,-4(fp)
8020ae1c:	00c00044 	movi	r3,1
8020ae20:	10c00615 	stw	r3,24(r2)
8020ae24:	00000206 	br	8020ae30 <bSpwcGetLinkError+0x84>
		} else {
			pxSpwcCh->xLinkError.bParity = FALSE;
8020ae28:	e0bfff17 	ldw	r2,-4(fp)
8020ae2c:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_ESCAPE_MSK) {
8020ae30:	e0bffe17 	ldw	r2,-8(fp)
8020ae34:	1080012c 	andhi	r2,r2,4
8020ae38:	10000426 	beq	r2,zero,8020ae4c <bSpwcGetLinkError+0xa0>
			pxSpwcCh->xLinkError.bEscape = TRUE;
8020ae3c:	e0bfff17 	ldw	r2,-4(fp)
8020ae40:	00c00044 	movi	r3,1
8020ae44:	10c00715 	stw	r3,28(r2)
8020ae48:	00000206 	br	8020ae54 <bSpwcGetLinkError+0xa8>
		} else {
			pxSpwcCh->xLinkError.bEscape = FALSE;
8020ae4c:	e0bfff17 	ldw	r2,-4(fp)
8020ae50:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_CREDIT_MSK) {
8020ae54:	e0bffe17 	ldw	r2,-8(fp)
8020ae58:	1080022c 	andhi	r2,r2,8
8020ae5c:	10000426 	beq	r2,zero,8020ae70 <bSpwcGetLinkError+0xc4>
			pxSpwcCh->xLinkError.bCredit = TRUE;
8020ae60:	e0bfff17 	ldw	r2,-4(fp)
8020ae64:	00c00044 	movi	r3,1
8020ae68:	10c00815 	stw	r3,32(r2)
8020ae6c:	00000206 	br	8020ae78 <bSpwcGetLinkError+0xcc>
		} else {
			pxSpwcCh->xLinkError.bCredit = FALSE;
8020ae70:	e0bfff17 	ldw	r2,-4(fp)
8020ae74:	10000815 	stw	zero,32(r2)
		}

		bStatus = TRUE;
8020ae78:	00800044 	movi	r2,1
8020ae7c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020ae80:	e0bffd17 	ldw	r2,-12(fp)
}
8020ae84:	e037883a 	mov	sp,fp
8020ae88:	dfc00117 	ldw	ra,4(sp)
8020ae8c:	df000017 	ldw	fp,0(sp)
8020ae90:	dec00204 	addi	sp,sp,8
8020ae94:	f800283a 	ret

8020ae98 <bSpwcGetLinkStatus>:

bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh) {
8020ae98:	defffb04 	addi	sp,sp,-20
8020ae9c:	dfc00415 	stw	ra,16(sp)
8020aea0:	df000315 	stw	fp,12(sp)
8020aea4:	df000304 	addi	fp,sp,12
8020aea8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020aeac:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020aeb0:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020aeb4:	e0bfff17 	ldw	r2,-4(fp)
8020aeb8:	10002326 	beq	r2,zero,8020af48 <bSpwcGetLinkStatus+0xb0>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020aebc:	e0bfff17 	ldw	r2,-4(fp)
8020aec0:	10800017 	ldw	r2,0(r2)
8020aec4:	000b883a 	mov	r5,zero
8020aec8:	1009883a 	mov	r4,r2
8020aecc:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020aed0:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKSTAT_STARTED_MSK) {
8020aed4:	e0bffe17 	ldw	r2,-8(fp)
8020aed8:	1081000c 	andi	r2,r2,1024
8020aedc:	10000426 	beq	r2,zero,8020aef0 <bSpwcGetLinkStatus+0x58>
			pxSpwcCh->xLinkStatus.bStarted = TRUE;
8020aee0:	e0bfff17 	ldw	r2,-4(fp)
8020aee4:	00c00044 	movi	r3,1
8020aee8:	10c00915 	stw	r3,36(r2)
8020aeec:	00000206 	br	8020aef8 <bSpwcGetLinkStatus+0x60>
		} else {
			pxSpwcCh->xLinkStatus.bStarted = FALSE;
8020aef0:	e0bfff17 	ldw	r2,-4(fp)
8020aef4:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_CONNECTING_MSK) {
8020aef8:	e0bffe17 	ldw	r2,-8(fp)
8020aefc:	1080800c 	andi	r2,r2,512
8020af00:	10000426 	beq	r2,zero,8020af14 <bSpwcGetLinkStatus+0x7c>
			pxSpwcCh->xLinkStatus.bConnecting = TRUE;
8020af04:	e0bfff17 	ldw	r2,-4(fp)
8020af08:	00c00044 	movi	r3,1
8020af0c:	10c00a15 	stw	r3,40(r2)
8020af10:	00000206 	br	8020af1c <bSpwcGetLinkStatus+0x84>
		} else {
			pxSpwcCh->xLinkStatus.bConnecting = FALSE;
8020af14:	e0bfff17 	ldw	r2,-4(fp)
8020af18:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_RUNNING_MSK) {
8020af1c:	e0bffe17 	ldw	r2,-8(fp)
8020af20:	1080400c 	andi	r2,r2,256
8020af24:	10000426 	beq	r2,zero,8020af38 <bSpwcGetLinkStatus+0xa0>
			pxSpwcCh->xLinkStatus.bRunning = TRUE;
8020af28:	e0bfff17 	ldw	r2,-4(fp)
8020af2c:	00c00044 	movi	r3,1
8020af30:	10c00b15 	stw	r3,44(r2)
8020af34:	00000206 	br	8020af40 <bSpwcGetLinkStatus+0xa8>
		} else {
			pxSpwcCh->xLinkStatus.bRunning = FALSE;
8020af38:	e0bfff17 	ldw	r2,-4(fp)
8020af3c:	10000b15 	stw	zero,44(r2)
		}

		bStatus = TRUE;
8020af40:	00800044 	movi	r2,1
8020af44:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020af48:	e0bffd17 	ldw	r2,-12(fp)
}
8020af4c:	e037883a 	mov	sp,fp
8020af50:	dfc00117 	ldw	ra,4(sp)
8020af54:	df000017 	ldw	fp,0(sp)
8020af58:	dec00204 	addi	sp,sp,8
8020af5c:	f800283a 	ret

8020af60 <bSpwcGetTimecode>:

bool bSpwcGetTimecode(TSpwcChannel *pxSpwcCh) {
8020af60:	defffb04 	addi	sp,sp,-20
8020af64:	dfc00415 	stw	ra,16(sp)
8020af68:	df000315 	stw	fp,12(sp)
8020af6c:	df000304 	addi	fp,sp,12
8020af70:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020af74:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020af78:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020af7c:	e0bfff17 	ldw	r2,-4(fp)
8020af80:	10001326 	beq	r2,zero,8020afd0 <bSpwcGetTimecode+0x70>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020af84:	e0bfff17 	ldw	r2,-4(fp)
8020af88:	10800017 	ldw	r2,0(r2)
8020af8c:	01400044 	movi	r5,1
8020af90:	1009883a 	mov	r4,r2
8020af94:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020af98:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
8020af9c:	e0bffe17 	ldw	r2,-8(fp)
8020afa0:	1080300c 	andi	r2,r2,192
8020afa4:	1004d1ba 	srli	r2,r2,6

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
8020afa8:	1007883a 	mov	r3,r2
8020afac:	e0bfff17 	ldw	r2,-4(fp)
8020afb0:	10c00c05 	stb	r3,48(r2)
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
		pxSpwcCh->xTimecode.ucCounter= (alt_u8)(
8020afb4:	e0bffe17 	ldw	r2,-8(fp)
8020afb8:	10800fcc 	andi	r2,r2,63
8020afbc:	1007883a 	mov	r3,r2
8020afc0:	e0bfff17 	ldw	r2,-4(fp)
8020afc4:	10c00c45 	stb	r3,49(r2)
				(uliReg & COMM_TIMECODE_TIME_MSK) >> 0);

		bStatus = TRUE;
8020afc8:	00800044 	movi	r2,1
8020afcc:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020afd0:	e0bffd17 	ldw	r2,-12(fp)
}
8020afd4:	e037883a 	mov	sp,fp
8020afd8:	dfc00117 	ldw	ra,4(sp)
8020afdc:	df000017 	ldw	fp,0(sp)
8020afe0:	dec00204 	addi	sp,sp,8
8020afe4:	f800283a 	ret

8020afe8 <bSpwcClearTimecode>:

bool bSpwcClearTimecode(TSpwcChannel *pxSpwcCh) {
8020afe8:	defffb04 	addi	sp,sp,-20
8020afec:	dfc00415 	stw	ra,16(sp)
8020aff0:	df000315 	stw	fp,12(sp)
8020aff4:	df000304 	addi	fp,sp,12
8020aff8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020affc:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020b000:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020b004:	e0bfff17 	ldw	r2,-4(fp)
8020b008:	10001226 	beq	r2,zero,8020b054 <bSpwcClearTimecode+0x6c>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020b00c:	e0bfff17 	ldw	r2,-4(fp)
8020b010:	10800017 	ldw	r2,0(r2)
8020b014:	01400044 	movi	r5,1
8020b018:	1009883a 	mov	r4,r2
8020b01c:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020b020:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		uliReg |= COMM_TIMECODE_CLR_MSK;
8020b024:	e0bffe17 	ldw	r2,-8(fp)
8020b028:	10804014 	ori	r2,r2,256
8020b02c:	e0bffe15 	stw	r2,-8(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_TIMECODE_REG_OFST, uliReg);
8020b030:	e0bfff17 	ldw	r2,-4(fp)
8020b034:	10800017 	ldw	r2,0(r2)
8020b038:	e0fffe17 	ldw	r3,-8(fp)
8020b03c:	180d883a 	mov	r6,r3
8020b040:	01400044 	movi	r5,1
8020b044:	1009883a 	mov	r4,r2
8020b048:	020b2480 	call	8020b248 <vSpwcWriteReg>
		bStatus = TRUE;
8020b04c:	00800044 	movi	r2,1
8020b050:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020b054:	e0bffd17 	ldw	r2,-12(fp)
}
8020b058:	e037883a 	mov	sp,fp
8020b05c:	dfc00117 	ldw	ra,4(sp)
8020b060:	df000017 	ldw	fp,0(sp)
8020b064:	dec00204 	addi	sp,sp,8
8020b068:	f800283a 	ret

8020b06c <bSpwcInitCh>:

bool bSpwcInitCh(TSpwcChannel *pxSpwcCh, alt_u8 ucCommCh) {
8020b06c:	defff904 	addi	sp,sp,-28
8020b070:	dfc00615 	stw	ra,24(sp)
8020b074:	df000515 	stw	fp,20(sp)
8020b078:	df000504 	addi	fp,sp,20
8020b07c:	e13ffe15 	stw	r4,-8(fp)
8020b080:	2805883a 	mov	r2,r5
8020b084:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020b088:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020b08c:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
8020b090:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
8020b094:	e0bffe17 	ldw	r2,-8(fp)
8020b098:	10006526 	beq	r2,zero,8020b230 <bSpwcInitCh+0x1c4>

		switch (ucCommCh) {
8020b09c:	e0bfff03 	ldbu	r2,-4(fp)
8020b0a0:	10c00228 	cmpgeui	r3,r2,8
8020b0a4:	1800461e 	bne	r3,zero,8020b1c0 <bSpwcInitCh+0x154>
8020b0a8:	100690ba 	slli	r3,r2,2
8020b0ac:	00a00874 	movhi	r2,32801
8020b0b0:	10ac3004 	addi	r2,r2,-20288
8020b0b4:	1885883a 	add	r2,r3,r2
8020b0b8:	10800017 	ldw	r2,0(r2)
8020b0bc:	1000683a 	jmp	r2
8020b0c0:	8020b0e0 	cmpeqi	zero,r16,-32061
8020b0c4:	8020b0fc 	xorhi	zero,r16,33475
8020b0c8:	8020b118 	cmpnei	zero,r16,-32060
8020b0cc:	8020b134 	orhi	zero,r16,33476
8020b0d0:	8020b150 	cmplti	zero,r16,-32059
8020b0d4:	8020b16c 	andhi	zero,r16,33477
8020b0d8:	8020b188 	cmpgei	zero,r16,-32058
8020b0dc:	8020b1a4 	muli	zero,r16,-32058
		case eCommSpwCh1:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8020b0e0:	e0fffe17 	ldw	r3,-8(fp)
8020b0e4:	00a00034 	movhi	r2,32768
8020b0e8:	10880004 	addi	r2,r2,8192
8020b0ec:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b0f0:	00800044 	movi	r2,1
8020b0f4:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b0f8:	00003306 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh2:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
8020b0fc:	e0fffe17 	ldw	r3,-8(fp)
8020b100:	00a00034 	movhi	r2,32768
8020b104:	10880004 	addi	r2,r2,8192
8020b108:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b10c:	00800044 	movi	r2,1
8020b110:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b114:	00002c06 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh3:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020b118:	e0fffe17 	ldw	r3,-8(fp)
8020b11c:	00a00034 	movhi	r2,32768
8020b120:	10880004 	addi	r2,r2,8192
8020b124:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b128:	00800044 	movi	r2,1
8020b12c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b130:	00002506 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh4:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
8020b134:	e0fffe17 	ldw	r3,-8(fp)
8020b138:	00a00034 	movhi	r2,32768
8020b13c:	10880004 	addi	r2,r2,8192
8020b140:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b144:	00800044 	movi	r2,1
8020b148:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b14c:	00001e06 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh5:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8020b150:	e0fffe17 	ldw	r3,-8(fp)
8020b154:	00a00034 	movhi	r2,32768
8020b158:	10880004 	addi	r2,r2,8192
8020b15c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b160:	00800044 	movi	r2,1
8020b164:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b168:	00001706 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh6:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
8020b16c:	e0fffe17 	ldw	r3,-8(fp)
8020b170:	00a00034 	movhi	r2,32768
8020b174:	10880004 	addi	r2,r2,8192
8020b178:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b17c:	00800044 	movi	r2,1
8020b180:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b184:	00001006 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh7:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020b188:	e0fffe17 	ldw	r3,-8(fp)
8020b18c:	00a00034 	movhi	r2,32768
8020b190:	10880004 	addi	r2,r2,8192
8020b194:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b198:	00800044 	movi	r2,1
8020b19c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b1a0:	00000906 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh8:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
8020b1a4:	e0fffe17 	ldw	r3,-8(fp)
8020b1a8:	00a00034 	movhi	r2,32768
8020b1ac:	10880004 	addi	r2,r2,8192
8020b1b0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b1b4:	00800044 	movi	r2,1
8020b1b8:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b1bc:	00000206 	br	8020b1c8 <bSpwcInitCh+0x15c>
		default:
			bValidCh = FALSE;
8020b1c0:	e03ffc15 	stw	zero,-16(fp)
			break;
8020b1c4:	0001883a 	nop
		}

		if (bValidCh) {
8020b1c8:	e0bffc17 	ldw	r2,-16(fp)
8020b1cc:	10001826 	beq	r2,zero,8020b230 <bSpwcInitCh+0x1c4>
			if (!bSpwcGetLink(pxSpwcCh)) {
8020b1d0:	e13ffe17 	ldw	r4,-8(fp)
8020b1d4:	020acd00 	call	8020acd0 <bSpwcGetLink>
8020b1d8:	1000021e 	bne	r2,zero,8020b1e4 <bSpwcInitCh+0x178>
				bInitFail = TRUE;
8020b1dc:	00800044 	movi	r2,1
8020b1e0:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkError(pxSpwcCh)) {
8020b1e4:	e13ffe17 	ldw	r4,-8(fp)
8020b1e8:	020adac0 	call	8020adac <bSpwcGetLinkError>
8020b1ec:	1000021e 	bne	r2,zero,8020b1f8 <bSpwcInitCh+0x18c>
				bInitFail = TRUE;
8020b1f0:	00800044 	movi	r2,1
8020b1f4:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkStatus(pxSpwcCh)) {
8020b1f8:	e13ffe17 	ldw	r4,-8(fp)
8020b1fc:	020ae980 	call	8020ae98 <bSpwcGetLinkStatus>
8020b200:	1000021e 	bne	r2,zero,8020b20c <bSpwcInitCh+0x1a0>
				bInitFail = TRUE;
8020b204:	00800044 	movi	r2,1
8020b208:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetTimecode(pxSpwcCh)) {
8020b20c:	e13ffe17 	ldw	r4,-8(fp)
8020b210:	020af600 	call	8020af60 <bSpwcGetTimecode>
8020b214:	1000021e 	bne	r2,zero,8020b220 <bSpwcInitCh+0x1b4>
				bInitFail = TRUE;
8020b218:	00800044 	movi	r2,1
8020b21c:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020b220:	e0bffd17 	ldw	r2,-12(fp)
8020b224:	1000021e 	bne	r2,zero,8020b230 <bSpwcInitCh+0x1c4>
				bStatus = TRUE;
8020b228:	00800044 	movi	r2,1
8020b22c:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020b230:	e0bffb17 	ldw	r2,-20(fp)
}
8020b234:	e037883a 	mov	sp,fp
8020b238:	dfc00117 	ldw	ra,4(sp)
8020b23c:	df000017 	ldw	fp,0(sp)
8020b240:	dec00204 	addi	sp,sp,8
8020b244:	f800283a 	ret

8020b248 <vSpwcWriteReg>:
//! [public functions]

//! [private functions]
static void vSpwcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020b248:	defffc04 	addi	sp,sp,-16
8020b24c:	df000315 	stw	fp,12(sp)
8020b250:	df000304 	addi	fp,sp,12
8020b254:	e13ffd15 	stw	r4,-12(fp)
8020b258:	e17ffe15 	stw	r5,-8(fp)
8020b25c:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020b260:	e0bffe17 	ldw	r2,-8(fp)
8020b264:	1085883a 	add	r2,r2,r2
8020b268:	1085883a 	add	r2,r2,r2
8020b26c:	1007883a 	mov	r3,r2
8020b270:	e0bffd17 	ldw	r2,-12(fp)
8020b274:	10c5883a 	add	r2,r2,r3
8020b278:	e0ffff17 	ldw	r3,-4(fp)
8020b27c:	10c00015 	stw	r3,0(r2)
}
8020b280:	0001883a 	nop
8020b284:	e037883a 	mov	sp,fp
8020b288:	df000017 	ldw	fp,0(sp)
8020b28c:	dec00104 	addi	sp,sp,4
8020b290:	f800283a 	ret

8020b294 <uliSpwcReadReg>:

static alt_u32 uliSpwcReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
8020b294:	defffc04 	addi	sp,sp,-16
8020b298:	df000315 	stw	fp,12(sp)
8020b29c:	df000304 	addi	fp,sp,12
8020b2a0:	e13ffe15 	stw	r4,-8(fp)
8020b2a4:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020b2a8:	e0bfff17 	ldw	r2,-4(fp)
8020b2ac:	1085883a 	add	r2,r2,r2
8020b2b0:	1085883a 	add	r2,r2,r2
8020b2b4:	1007883a 	mov	r3,r2
8020b2b8:	e0bffe17 	ldw	r2,-8(fp)
8020b2bc:	10c5883a 	add	r2,r2,r3
8020b2c0:	10800017 	ldw	r2,0(r2)
8020b2c4:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
8020b2c8:	e0bffd17 	ldw	r2,-12(fp)
}
8020b2cc:	e037883a 	mov	sp,fp
8020b2d0:	df000017 	ldw	fp,0(sp)
8020b2d4:	dec00104 	addi	sp,sp,4
8020b2d8:	f800283a 	ret

8020b2dc <bEnableIsoDrivers>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bEnableIsoDrivers(void)
{
8020b2dc:	defffe04 	addi	sp,sp,-8
8020b2e0:	dfc00115 	stw	ra,4(sp)
8020b2e4:	df000015 	stw	fp,0(sp)
8020b2e8:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_EN_ISO_DRIVERS_MSK);
8020b2ec:	01400204 	movi	r5,8
8020b2f0:	01000044 	movi	r4,1
8020b2f4:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b2f8:	00800044 	movi	r2,1
}
8020b2fc:	e037883a 	mov	sp,fp
8020b300:	dfc00117 	ldw	ra,4(sp)
8020b304:	df000017 	ldw	fp,0(sp)
8020b308:	dec00204 	addi	sp,sp,8
8020b30c:	f800283a 	ret

8020b310 <bDisableIsoDrivers>:

bool bDisableIsoDrivers(void)
{
8020b310:	defffe04 	addi	sp,sp,-8
8020b314:	dfc00115 	stw	ra,4(sp)
8020b318:	df000015 	stw	fp,0(sp)
8020b31c:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_EN_ISO_DRIVERS_MSK);
8020b320:	01400204 	movi	r5,8
8020b324:	0009883a 	mov	r4,zero
8020b328:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b32c:	00800044 	movi	r2,1
}
8020b330:	e037883a 	mov	sp,fp
8020b334:	dfc00117 	ldw	ra,4(sp)
8020b338:	df000017 	ldw	fp,0(sp)
8020b33c:	dec00204 	addi	sp,sp,8
8020b340:	f800283a 	ret

8020b344 <bEnableLvdsBoard>:

bool bEnableLvdsBoard(void)
{
8020b344:	defffe04 	addi	sp,sp,-8
8020b348:	dfc00115 	stw	ra,4(sp)
8020b34c:	df000015 	stw	fp,0(sp)
8020b350:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PWDN_MSK);
8020b354:	01400104 	movi	r5,4
8020b358:	01000044 	movi	r4,1
8020b35c:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b360:	00800044 	movi	r2,1
}
8020b364:	e037883a 	mov	sp,fp
8020b368:	dfc00117 	ldw	ra,4(sp)
8020b36c:	df000017 	ldw	fp,0(sp)
8020b370:	dec00204 	addi	sp,sp,8
8020b374:	f800283a 	ret

8020b378 <bDisableLvdsBoard>:

bool bDisableLvdsBoard(void)
{
8020b378:	defffe04 	addi	sp,sp,-8
8020b37c:	dfc00115 	stw	ra,4(sp)
8020b380:	df000015 	stw	fp,0(sp)
8020b384:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PWDN_MSK);
8020b388:	01400104 	movi	r5,4
8020b38c:	0009883a 	mov	r4,zero
8020b390:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b394:	00800044 	movi	r2,1
}
8020b398:	e037883a 	mov	sp,fp
8020b39c:	dfc00117 	ldw	ra,4(sp)
8020b3a0:	df000017 	ldw	fp,0(sp)
8020b3a4:	dec00204 	addi	sp,sp,8
8020b3a8:	f800283a 	ret

8020b3ac <bSetPreEmphasys>:

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
8020b3ac:	defffd04 	addi	sp,sp,-12
8020b3b0:	dfc00215 	stw	ra,8(sp)
8020b3b4:	df000115 	stw	fp,4(sp)
8020b3b8:	df000104 	addi	fp,sp,4
8020b3bc:	2005883a 	mov	r2,r4
8020b3c0:	e0bfff05 	stb	r2,-4(fp)
  switch (ucPemLevel) {
8020b3c4:	e0bfff03 	ldbu	r2,-4(fp)
8020b3c8:	10c00060 	cmpeqi	r3,r2,1
8020b3cc:	18000d1e 	bne	r3,zero,8020b404 <bSetPreEmphasys+0x58>
8020b3d0:	10c00088 	cmpgei	r3,r2,2
8020b3d4:	1800021e 	bne	r3,zero,8020b3e0 <bSetPreEmphasys+0x34>
8020b3d8:	10000626 	beq	r2,zero,8020b3f4 <bSetPreEmphasys+0x48>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
8020b3dc:	00001b06 	br	8020b44c <bSetPreEmphasys+0xa0>
  return  TRUE;
}

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
8020b3e0:	10c000a0 	cmpeqi	r3,r2,2
8020b3e4:	18000e1e 	bne	r3,zero,8020b420 <bSetPreEmphasys+0x74>
8020b3e8:	108000e0 	cmpeqi	r2,r2,3
8020b3ec:	1000131e 	bne	r2,zero,8020b43c <bSetPreEmphasys+0x90>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
8020b3f0:	00001606 	br	8020b44c <bSetPreEmphasys+0xa0>

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
    case LVDS_PEM_OFF:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020b3f4:	014000c4 	movi	r5,3
8020b3f8:	0009883a 	mov	r4,zero
8020b3fc:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b400:	00001206 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_LO:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK);
8020b404:	01400084 	movi	r5,2
8020b408:	0009883a 	mov	r4,zero
8020b40c:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM0_MSK);
8020b410:	01400044 	movi	r5,1
8020b414:	01000044 	movi	r4,1
8020b418:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b41c:	00000b06 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_MID:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM0_MSK);
8020b420:	01400044 	movi	r5,1
8020b424:	0009883a 	mov	r4,zero
8020b428:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM1_MSK);
8020b42c:	01400084 	movi	r5,2
8020b430:	01000044 	movi	r4,1
8020b434:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b438:	00000406 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020b43c:	014000c4 	movi	r5,3
8020b440:	01000044 	movi	r4,1
8020b444:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b448:	0001883a 	nop
    default:
      break;
  }
  return TRUE;
8020b44c:	00800044 	movi	r2,1
}
8020b450:	e037883a 	mov	sp,fp
8020b454:	dfc00117 	ldw	ra,4(sp)
8020b458:	df000017 	ldw	fp,0(sp)
8020b45c:	dec00204 	addi	sp,sp,8
8020b460:	f800283a 	ret

8020b464 <bCtrlIoLvdsDrive>:
 * @param [in] ulliMask   -> mascara de i/os a serem alterados
 *
 * @retval TRUE -> sucesso
 */
static bool bCtrlIoLvdsDrive(bool bOnOff, alt_u8 ucMask)
{
8020b464:	defffd04 	addi	sp,sp,-12
8020b468:	df000215 	stw	fp,8(sp)
8020b46c:	df000204 	addi	fp,sp,8
8020b470:	e13ffe15 	stw	r4,-8(fp)
8020b474:	2805883a 	mov	r2,r5
8020b478:	e0bfff05 	stb	r2,-4(fp)
  if (bOnOff == LVDS_IO_OFF) {
8020b47c:	e0bffe17 	ldw	r2,-8(fp)
8020b480:	1000071e 	bne	r2,zero,8020b4a0 <bCtrlIoLvdsDrive+0x3c>
	 ucIoValue &= (~ucMask);
8020b484:	e0bfff03 	ldbu	r2,-4(fp)
8020b488:	0084303a 	nor	r2,zero,r2
8020b48c:	1007883a 	mov	r3,r2
8020b490:	d0a00043 	ldbu	r2,-32767(gp)
8020b494:	1884703a 	and	r2,r3,r2
8020b498:	d0a00045 	stb	r2,-32767(gp)
8020b49c:	00000406 	br	8020b4b0 <bCtrlIoLvdsDrive+0x4c>
  }
  else {
	 ucIoValue |= ucMask;
8020b4a0:	d0e00043 	ldbu	r3,-32767(gp)
8020b4a4:	e0bfff03 	ldbu	r2,-4(fp)
8020b4a8:	1884b03a 	or	r2,r3,r2
8020b4ac:	d0a00045 	stb	r2,-32767(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LVDS_CTRL_IO_LVDS_ADDR_BASE, ucIoValue);
8020b4b0:	d0a00043 	ldbu	r2,-32767(gp)
8020b4b4:	10c03fcc 	andi	r3,r2,255
8020b4b8:	00a04034 	movhi	r2,33024
8020b4bc:	10822804 	addi	r2,r2,2208
8020b4c0:	10c00035 	stwio	r3,0(r2)
  return TRUE;
8020b4c4:	00800044 	movi	r2,1
}
8020b4c8:	e037883a 	mov	sp,fp
8020b4cc:	df000017 	ldw	fp,0(sp)
8020b4d0:	dec00104 	addi	sp,sp,4
8020b4d4:	f800283a 	ret

8020b4d8 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8020b4d8:	defffa04 	addi	sp,sp,-24
8020b4dc:	dfc00515 	stw	ra,20(sp)
8020b4e0:	df000415 	stw	fp,16(sp)
8020b4e4:	df000404 	addi	fp,sp,16
8020b4e8:	e13ffd15 	stw	r4,-12(fp)
8020b4ec:	e17ffe15 	stw	r5,-8(fp)
8020b4f0:	3005883a 	mov	r2,r6
8020b4f4:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b4f8:	00800044 	movi	r2,1
8020b4fc:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b500:	e17ffe17 	ldw	r5,-8(fp)
8020b504:	e13ffd17 	ldw	r4,-12(fp)
8020b508:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b50c:	e0bfff03 	ldbu	r2,-4(fp)
8020b510:	10803fcc 	andi	r2,r2,255
8020b514:	100d883a 	mov	r6,r2
8020b518:	e17ffe17 	ldw	r5,-8(fp)
8020b51c:	e13ffd17 	ldw	r4,-12(fp)
8020b520:	020b98c0 	call	8020b98c <i2c_write>
8020b524:	1000011e 	bne	r2,zero,8020b52c <I2C_TestAdress+0x54>
        bSuccess = FALSE;
8020b528:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
8020b52c:	e17ffe17 	ldw	r5,-8(fp)
8020b530:	e13ffd17 	ldw	r4,-12(fp)
8020b534:	020b9140 	call	8020b914 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
8020b538:	0106d604 	movi	r4,7000
8020b53c:	021f2080 	call	8021f208 <usleep>
    
    return bSuccess;
8020b540:	e0bffc17 	ldw	r2,-16(fp)

}
8020b544:	e037883a 	mov	sp,fp
8020b548:	dfc00117 	ldw	ra,4(sp)
8020b54c:	df000017 	ldw	fp,0(sp)
8020b550:	dec00204 	addi	sp,sp,8
8020b554:	f800283a 	ret

8020b558 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
8020b558:	defff804 	addi	sp,sp,-32
8020b55c:	dfc00715 	stw	ra,28(sp)
8020b560:	df000615 	stw	fp,24(sp)
8020b564:	df000604 	addi	fp,sp,24
8020b568:	e13ffb15 	stw	r4,-20(fp)
8020b56c:	e17ffc15 	stw	r5,-16(fp)
8020b570:	3009883a 	mov	r4,r6
8020b574:	3807883a 	mov	r3,r7
8020b578:	e0800217 	ldw	r2,8(fp)
8020b57c:	e13ffd05 	stb	r4,-12(fp)
8020b580:	e0fffe05 	stb	r3,-8(fp)
8020b584:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b588:	00800044 	movi	r2,1
8020b58c:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b590:	e17ffc17 	ldw	r5,-16(fp)
8020b594:	e13ffb17 	ldw	r4,-20(fp)
8020b598:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b59c:	e0bffd03 	ldbu	r2,-12(fp)
8020b5a0:	10803fcc 	andi	r2,r2,255
8020b5a4:	100d883a 	mov	r6,r2
8020b5a8:	e17ffc17 	ldw	r5,-16(fp)
8020b5ac:	e13ffb17 	ldw	r4,-20(fp)
8020b5b0:	020b98c0 	call	8020b98c <i2c_write>
8020b5b4:	1000011e 	bne	r2,zero,8020b5bc <I2C_Write+0x64>
        bSuccess = FALSE;
8020b5b8:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b5bc:	e0bffa17 	ldw	r2,-24(fp)
8020b5c0:	10000726 	beq	r2,zero,8020b5e0 <I2C_Write+0x88>
8020b5c4:	e0bffe03 	ldbu	r2,-8(fp)
8020b5c8:	100d883a 	mov	r6,r2
8020b5cc:	e17ffc17 	ldw	r5,-16(fp)
8020b5d0:	e13ffb17 	ldw	r4,-20(fp)
8020b5d4:	020b98c0 	call	8020b98c <i2c_write>
8020b5d8:	1000011e 	bne	r2,zero,8020b5e0 <I2C_Write+0x88>
        bSuccess = FALSE;
8020b5dc:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
8020b5e0:	e0bffa17 	ldw	r2,-24(fp)
8020b5e4:	10000726 	beq	r2,zero,8020b604 <I2C_Write+0xac>
8020b5e8:	e0bfff03 	ldbu	r2,-4(fp)
8020b5ec:	100d883a 	mov	r6,r2
8020b5f0:	e17ffc17 	ldw	r5,-16(fp)
8020b5f4:	e13ffb17 	ldw	r4,-20(fp)
8020b5f8:	020b98c0 	call	8020b98c <i2c_write>
8020b5fc:	1000011e 	bne	r2,zero,8020b604 <I2C_Write+0xac>
        bSuccess = FALSE;
8020b600:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
8020b604:	e17ffc17 	ldw	r5,-16(fp)
8020b608:	e13ffb17 	ldw	r4,-20(fp)
8020b60c:	020b9140 	call	8020b914 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
8020b610:	0106d604 	movi	r4,7000
8020b614:	021f2080 	call	8021f208 <usleep>
    
    return bSuccess;
8020b618:	e0bffa17 	ldw	r2,-24(fp)

}
8020b61c:	e037883a 	mov	sp,fp
8020b620:	dfc00117 	ldw	ra,4(sp)
8020b624:	df000017 	ldw	fp,0(sp)
8020b628:	dec00204 	addi	sp,sp,8
8020b62c:	f800283a 	ret

8020b630 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
8020b630:	defff904 	addi	sp,sp,-28
8020b634:	dfc00615 	stw	ra,24(sp)
8020b638:	df000515 	stw	fp,20(sp)
8020b63c:	df000504 	addi	fp,sp,20
8020b640:	e13ffc15 	stw	r4,-16(fp)
8020b644:	e17ffd15 	stw	r5,-12(fp)
8020b648:	3007883a 	mov	r3,r6
8020b64c:	3805883a 	mov	r2,r7
8020b650:	e0fffe05 	stb	r3,-8(fp)
8020b654:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b658:	00800044 	movi	r2,1
8020b65c:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b660:	e17ffd17 	ldw	r5,-12(fp)
8020b664:	e13ffc17 	ldw	r4,-16(fp)
8020b668:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b66c:	e0bffe03 	ldbu	r2,-8(fp)
8020b670:	10803fcc 	andi	r2,r2,255
8020b674:	100d883a 	mov	r6,r2
8020b678:	e17ffd17 	ldw	r5,-12(fp)
8020b67c:	e13ffc17 	ldw	r4,-16(fp)
8020b680:	020b98c0 	call	8020b98c <i2c_write>
8020b684:	1000011e 	bne	r2,zero,8020b68c <I2C_Read+0x5c>
        bSuccess = FALSE;
8020b688:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b68c:	e0bffb17 	ldw	r2,-20(fp)
8020b690:	10000726 	beq	r2,zero,8020b6b0 <I2C_Read+0x80>
8020b694:	e0bfff03 	ldbu	r2,-4(fp)
8020b698:	100d883a 	mov	r6,r2
8020b69c:	e17ffd17 	ldw	r5,-12(fp)
8020b6a0:	e13ffc17 	ldw	r4,-16(fp)
8020b6a4:	020b98c0 	call	8020b98c <i2c_write>
8020b6a8:	1000011e 	bne	r2,zero,8020b6b0 <I2C_Read+0x80>
        bSuccess = FALSE;
8020b6ac:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
8020b6b0:	e17ffd17 	ldw	r5,-12(fp)
8020b6b4:	e13ffc17 	ldw	r4,-16(fp)
8020b6b8:	020b8880 	call	8020b888 <i2c_start>
    DeviceAddr |= 1; // Read
8020b6bc:	e0bffe03 	ldbu	r2,-8(fp)
8020b6c0:	10800054 	ori	r2,r2,1
8020b6c4:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020b6c8:	e0bffb17 	ldw	r2,-20(fp)
8020b6cc:	10000826 	beq	r2,zero,8020b6f0 <I2C_Read+0xc0>
8020b6d0:	e0bffe03 	ldbu	r2,-8(fp)
8020b6d4:	10803fcc 	andi	r2,r2,255
8020b6d8:	100d883a 	mov	r6,r2
8020b6dc:	e17ffd17 	ldw	r5,-12(fp)
8020b6e0:	e13ffc17 	ldw	r4,-16(fp)
8020b6e4:	020b98c0 	call	8020b98c <i2c_write>
8020b6e8:	1000011e 	bne	r2,zero,8020b6f0 <I2C_Read+0xc0>
        bSuccess = FALSE;
8020b6ec:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
8020b6f0:	e0bffb17 	ldw	r2,-20(fp)
8020b6f4:	10000526 	beq	r2,zero,8020b70c <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
8020b6f8:	000f883a 	mov	r7,zero
8020b6fc:	e1800217 	ldw	r6,8(fp)
8020b700:	e17ffd17 	ldw	r5,-12(fp)
8020b704:	e13ffc17 	ldw	r4,-16(fp)
8020b708:	020babc0 	call	8020babc <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
8020b70c:	e17ffd17 	ldw	r5,-12(fp)
8020b710:	e13ffc17 	ldw	r4,-16(fp)
8020b714:	020b9140 	call	8020b914 <i2c_stop>
    
    return bSuccess;
8020b718:	e0bffb17 	ldw	r2,-20(fp)
}
8020b71c:	e037883a 	mov	sp,fp
8020b720:	dfc00117 	ldw	ra,4(sp)
8020b724:	df000017 	ldw	fp,0(sp)
8020b728:	dec00204 	addi	sp,sp,8
8020b72c:	f800283a 	ret

8020b730 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
8020b730:	defff604 	addi	sp,sp,-40
8020b734:	dfc00915 	stw	ra,36(sp)
8020b738:	df000815 	stw	fp,32(sp)
8020b73c:	df000804 	addi	fp,sp,32
8020b740:	e13ffb15 	stw	r4,-20(fp)
8020b744:	e17ffc15 	stw	r5,-16(fp)
8020b748:	3007883a 	mov	r3,r6
8020b74c:	e1fffe15 	stw	r7,-8(fp)
8020b750:	e0800217 	ldw	r2,8(fp)
8020b754:	e0fffd05 	stb	r3,-12(fp)
8020b758:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
8020b75c:	00800044 	movi	r2,1
8020b760:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
8020b764:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b768:	e17ffc17 	ldw	r5,-16(fp)
8020b76c:	e13ffb17 	ldw	r4,-20(fp)
8020b770:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b774:	e0bffd03 	ldbu	r2,-12(fp)
8020b778:	10803fcc 	andi	r2,r2,255
8020b77c:	100d883a 	mov	r6,r2
8020b780:	e17ffc17 	ldw	r5,-16(fp)
8020b784:	e13ffb17 	ldw	r4,-20(fp)
8020b788:	020b98c0 	call	8020b98c <i2c_write>
8020b78c:	1000011e 	bne	r2,zero,8020b794 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
8020b790:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b794:	e0bff917 	ldw	r2,-28(fp)
8020b798:	10000726 	beq	r2,zero,8020b7b8 <I2C_MultipleRead+0x88>
8020b79c:	e0bffa03 	ldbu	r2,-24(fp)
8020b7a0:	100d883a 	mov	r6,r2
8020b7a4:	e17ffc17 	ldw	r5,-16(fp)
8020b7a8:	e13ffb17 	ldw	r4,-20(fp)
8020b7ac:	020b98c0 	call	8020b98c <i2c_write>
8020b7b0:	1000011e 	bne	r2,zero,8020b7b8 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
8020b7b4:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8020b7b8:	e0bff917 	ldw	r2,-28(fp)
8020b7bc:	10000326 	beq	r2,zero,8020b7cc <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
8020b7c0:	e17ffc17 	ldw	r5,-16(fp)
8020b7c4:	e13ffb17 	ldw	r4,-20(fp)
8020b7c8:	020b8880 	call	8020b888 <i2c_start>
    DeviceAddr |= 1; // Read
8020b7cc:	e0bffd03 	ldbu	r2,-12(fp)
8020b7d0:	10800054 	ori	r2,r2,1
8020b7d4:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020b7d8:	e0bff917 	ldw	r2,-28(fp)
8020b7dc:	10000826 	beq	r2,zero,8020b800 <I2C_MultipleRead+0xd0>
8020b7e0:	e0bffd03 	ldbu	r2,-12(fp)
8020b7e4:	10803fcc 	andi	r2,r2,255
8020b7e8:	100d883a 	mov	r6,r2
8020b7ec:	e17ffc17 	ldw	r5,-16(fp)
8020b7f0:	e13ffb17 	ldw	r4,-20(fp)
8020b7f4:	020b98c0 	call	8020b98c <i2c_write>
8020b7f8:	1000011e 	bne	r2,zero,8020b800 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
8020b7fc:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
8020b800:	e0bff917 	ldw	r2,-28(fp)
8020b804:	10001726 	beq	r2,zero,8020b864 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
8020b808:	e03ff815 	stw	zero,-32(fp)
8020b80c:	00001006 	br	8020b850 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
8020b810:	e0bff817 	ldw	r2,-32(fp)
8020b814:	e0fffe17 	ldw	r3,-8(fp)
8020b818:	1889883a 	add	r4,r3,r2
8020b81c:	e0bfff0b 	ldhu	r2,-4(fp)
8020b820:	10ffffc4 	addi	r3,r2,-1
8020b824:	e0bff817 	ldw	r2,-32(fp)
8020b828:	1884c03a 	cmpne	r2,r3,r2
8020b82c:	10803fcc 	andi	r2,r2,255
8020b830:	100f883a 	mov	r7,r2
8020b834:	200d883a 	mov	r6,r4
8020b838:	e17ffc17 	ldw	r5,-16(fp)
8020b83c:	e13ffb17 	ldw	r4,-20(fp)
8020b840:	020babc0 	call	8020babc <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
8020b844:	e0bff817 	ldw	r2,-32(fp)
8020b848:	10800044 	addi	r2,r2,1
8020b84c:	e0bff815 	stw	r2,-32(fp)
8020b850:	e0bfff0b 	ldhu	r2,-4(fp)
8020b854:	e0fff817 	ldw	r3,-32(fp)
8020b858:	1880020e 	bge	r3,r2,8020b864 <I2C_MultipleRead+0x134>
8020b85c:	e0bff917 	ldw	r2,-28(fp)
8020b860:	103feb1e 	bne	r2,zero,8020b810 <__reset+0xfa1eb810>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
8020b864:	e17ffc17 	ldw	r5,-16(fp)
8020b868:	e13ffb17 	ldw	r4,-20(fp)
8020b86c:	020b9140 	call	8020b914 <i2c_stop>
    
    return bSuccess;    
8020b870:	e0bff917 	ldw	r2,-28(fp)
    
}
8020b874:	e037883a 	mov	sp,fp
8020b878:	dfc00117 	ldw	ra,4(sp)
8020b87c:	df000017 	ldw	fp,0(sp)
8020b880:	dec00204 	addi	sp,sp,8
8020b884:	f800283a 	ret

8020b888 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8020b888:	defffc04 	addi	sp,sp,-16
8020b88c:	dfc00315 	stw	ra,12(sp)
8020b890:	df000215 	stw	fp,8(sp)
8020b894:	df000204 	addi	fp,sp,8
8020b898:	e13ffe15 	stw	r4,-8(fp)
8020b89c:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
8020b8a0:	e0bfff17 	ldw	r2,-4(fp)
8020b8a4:	10800104 	addi	r2,r2,4
8020b8a8:	1007883a 	mov	r3,r2
8020b8ac:	00800044 	movi	r2,1
8020b8b0:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
8020b8b4:	e0bfff17 	ldw	r2,-4(fp)
8020b8b8:	00c00044 	movi	r3,1
8020b8bc:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
8020b8c0:	e0bffe17 	ldw	r2,-8(fp)
8020b8c4:	00c00044 	movi	r3,1
8020b8c8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8020b8cc:	01000044 	movi	r4,1
8020b8d0:	021f2080 	call	8021f208 <usleep>
     
    SDA_LOW(data_base); // data low
8020b8d4:	e0bfff17 	ldw	r2,-4(fp)
8020b8d8:	0007883a 	mov	r3,zero
8020b8dc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
8020b8e0:	01000044 	movi	r4,1
8020b8e4:	021f2080 	call	8021f208 <usleep>
    SCL_LOW(clk_base); // clock low
8020b8e8:	e0bffe17 	ldw	r2,-8(fp)
8020b8ec:	0007883a 	mov	r3,zero
8020b8f0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8020b8f4:	01000044 	movi	r4,1
8020b8f8:	021f2080 	call	8021f208 <usleep>
}
8020b8fc:	0001883a 	nop
8020b900:	e037883a 	mov	sp,fp
8020b904:	dfc00117 	ldw	ra,4(sp)
8020b908:	df000017 	ldw	fp,0(sp)
8020b90c:	dec00204 	addi	sp,sp,8
8020b910:	f800283a 	ret

8020b914 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
8020b914:	defffc04 	addi	sp,sp,-16
8020b918:	dfc00315 	stw	ra,12(sp)
8020b91c:	df000215 	stw	fp,8(sp)
8020b920:	df000204 	addi	fp,sp,8
8020b924:	e13ffe15 	stw	r4,-8(fp)
8020b928:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
8020b92c:	e0bfff17 	ldw	r2,-4(fp)
8020b930:	10800104 	addi	r2,r2,4
8020b934:	1007883a 	mov	r3,r2
8020b938:	00800044 	movi	r2,1
8020b93c:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
8020b940:	e0bfff17 	ldw	r2,-4(fp)
8020b944:	0007883a 	mov	r3,zero
8020b948:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
8020b94c:	e0bffe17 	ldw	r2,-8(fp)
8020b950:	00c00044 	movi	r3,1
8020b954:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
8020b958:	01000044 	movi	r4,1
8020b95c:	021f2080 	call	8021f208 <usleep>
    SDA_HIGH(data_base); // data high
8020b960:	e0bfff17 	ldw	r2,-4(fp)
8020b964:	00c00044 	movi	r3,1
8020b968:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
8020b96c:	01000044 	movi	r4,1
8020b970:	021f2080 	call	8021f208 <usleep>
    

    
}
8020b974:	0001883a 	nop
8020b978:	e037883a 	mov	sp,fp
8020b97c:	dfc00117 	ldw	ra,4(sp)
8020b980:	df000017 	ldw	fp,0(sp)
8020b984:	dec00204 	addi	sp,sp,8
8020b988:	f800283a 	ret

8020b98c <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
8020b98c:	defff804 	addi	sp,sp,-32
8020b990:	dfc00715 	stw	ra,28(sp)
8020b994:	df000615 	stw	fp,24(sp)
8020b998:	df000604 	addi	fp,sp,24
8020b99c:	e13ffd15 	stw	r4,-12(fp)
8020b9a0:	e17ffe15 	stw	r5,-8(fp)
8020b9a4:	3005883a 	mov	r2,r6
8020b9a8:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
8020b9ac:	00bfe004 	movi	r2,-128
8020b9b0:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
8020b9b4:	e0bffe17 	ldw	r2,-8(fp)
8020b9b8:	10800104 	addi	r2,r2,4
8020b9bc:	1007883a 	mov	r3,r2
8020b9c0:	00800044 	movi	r2,1
8020b9c4:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8020b9c8:	e03ffb15 	stw	zero,-20(fp)
8020b9cc:	00001f06 	br	8020ba4c <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
8020b9d0:	e0bffd17 	ldw	r2,-12(fp)
8020b9d4:	0007883a 	mov	r3,zero
8020b9d8:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8020b9dc:	e0ffff03 	ldbu	r3,-4(fp)
8020b9e0:	e0bffa03 	ldbu	r2,-24(fp)
8020b9e4:	1884703a 	and	r2,r3,r2
8020b9e8:	10803fcc 	andi	r2,r2,255
8020b9ec:	10000426 	beq	r2,zero,8020ba00 <i2c_write+0x74>
            SDA_HIGH(data_base);
8020b9f0:	e0bffe17 	ldw	r2,-8(fp)
8020b9f4:	00c00044 	movi	r3,1
8020b9f8:	10c00035 	stwio	r3,0(r2)
8020b9fc:	00000306 	br	8020ba0c <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
8020ba00:	e0bffe17 	ldw	r2,-8(fp)
8020ba04:	0007883a 	mov	r3,zero
8020ba08:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
8020ba0c:	e0bffa03 	ldbu	r2,-24(fp)
8020ba10:	1004d07a 	srli	r2,r2,1
8020ba14:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
8020ba18:	e0bffd17 	ldw	r2,-12(fp)
8020ba1c:	00c00044 	movi	r3,1
8020ba20:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020ba24:	01000044 	movi	r4,1
8020ba28:	021f2080 	call	8021f208 <usleep>
        SCL_LOW(clk_base);
8020ba2c:	e0bffd17 	ldw	r2,-12(fp)
8020ba30:	0007883a 	mov	r3,zero
8020ba34:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020ba38:	01000044 	movi	r4,1
8020ba3c:	021f2080 	call	8021f208 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
8020ba40:	e0bffb17 	ldw	r2,-20(fp)
8020ba44:	10800044 	addi	r2,r2,1
8020ba48:	e0bffb15 	stw	r2,-20(fp)
8020ba4c:	e0bffb17 	ldw	r2,-20(fp)
8020ba50:	10800210 	cmplti	r2,r2,8
8020ba54:	103fde1e 	bne	r2,zero,8020b9d0 <__reset+0xfa1eb9d0>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
8020ba58:	e0bffe17 	ldw	r2,-8(fp)
8020ba5c:	10800104 	addi	r2,r2,4
8020ba60:	0007883a 	mov	r3,zero
8020ba64:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8020ba68:	e0bffd17 	ldw	r2,-12(fp)
8020ba6c:	00c00044 	movi	r3,1
8020ba70:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
8020ba74:	01000044 	movi	r4,1
8020ba78:	021f2080 	call	8021f208 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
8020ba7c:	e0bffe17 	ldw	r2,-8(fp)
8020ba80:	10800037 	ldwio	r2,0(r2)
8020ba84:	1005003a 	cmpeq	r2,r2,zero
8020ba88:	10803fcc 	andi	r2,r2,255
8020ba8c:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
8020ba90:	e0bffd17 	ldw	r2,-12(fp)
8020ba94:	0007883a 	mov	r3,zero
8020ba98:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020ba9c:	01000044 	movi	r4,1
8020baa0:	021f2080 	call	8021f208 <usleep>
    return bAck;
8020baa4:	e0bffc17 	ldw	r2,-16(fp)
}    
8020baa8:	e037883a 	mov	sp,fp
8020baac:	dfc00117 	ldw	ra,4(sp)
8020bab0:	df000017 	ldw	fp,0(sp)
8020bab4:	dec00204 	addi	sp,sp,8
8020bab8:	f800283a 	ret

8020babc <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
8020babc:	defff804 	addi	sp,sp,-32
8020bac0:	dfc00715 	stw	ra,28(sp)
8020bac4:	df000615 	stw	fp,24(sp)
8020bac8:	df000604 	addi	fp,sp,24
8020bacc:	e13ffc15 	stw	r4,-16(fp)
8020bad0:	e17ffd15 	stw	r5,-12(fp)
8020bad4:	e1bffe15 	stw	r6,-8(fp)
8020bad8:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
8020badc:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
8020bae0:	e0bffd17 	ldw	r2,-12(fp)
8020bae4:	10800104 	addi	r2,r2,4
8020bae8:	0007883a 	mov	r3,zero
8020baec:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
8020baf0:	e0bffc17 	ldw	r2,-16(fp)
8020baf4:	0007883a 	mov	r3,zero
8020baf8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020bafc:	01000044 	movi	r4,1
8020bb00:	021f2080 	call	8021f208 <usleep>

    for(i=0;i<8;i++){
8020bb04:	e03ffb15 	stw	zero,-20(fp)
8020bb08:	00001606 	br	8020bb64 <i2c_read+0xa8>
        Data <<= 1;
8020bb0c:	e0bffa03 	ldbu	r2,-24(fp)
8020bb10:	1085883a 	add	r2,r2,r2
8020bb14:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
8020bb18:	e0bffc17 	ldw	r2,-16(fp)
8020bb1c:	00c00044 	movi	r3,1
8020bb20:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020bb24:	01000044 	movi	r4,1
8020bb28:	021f2080 	call	8021f208 <usleep>
        if (SDA_READ(data_base))  // read data   
8020bb2c:	e0bffd17 	ldw	r2,-12(fp)
8020bb30:	10800037 	ldwio	r2,0(r2)
8020bb34:	10000326 	beq	r2,zero,8020bb44 <i2c_read+0x88>
            Data |= 0x01;
8020bb38:	e0bffa03 	ldbu	r2,-24(fp)
8020bb3c:	10800054 	ori	r2,r2,1
8020bb40:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
8020bb44:	e0bffc17 	ldw	r2,-16(fp)
8020bb48:	0007883a 	mov	r3,zero
8020bb4c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020bb50:	01000044 	movi	r4,1
8020bb54:	021f2080 	call	8021f208 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
8020bb58:	e0bffb17 	ldw	r2,-20(fp)
8020bb5c:	10800044 	addi	r2,r2,1
8020bb60:	e0bffb15 	stw	r2,-20(fp)
8020bb64:	e0bffb17 	ldw	r2,-20(fp)
8020bb68:	10800210 	cmplti	r2,r2,8
8020bb6c:	103fe71e 	bne	r2,zero,8020bb0c <__reset+0xfa1ebb0c>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
8020bb70:	e0bffc17 	ldw	r2,-16(fp)
8020bb74:	0007883a 	mov	r3,zero
8020bb78:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
8020bb7c:	e0bffd17 	ldw	r2,-12(fp)
8020bb80:	10800104 	addi	r2,r2,4
8020bb84:	1007883a 	mov	r3,r2
8020bb88:	00800044 	movi	r2,1
8020bb8c:	18800035 	stwio	r2,0(r3)
    if (bAck)
8020bb90:	e0bfff17 	ldw	r2,-4(fp)
8020bb94:	10000426 	beq	r2,zero,8020bba8 <i2c_read+0xec>
        SDA_LOW(data_base);
8020bb98:	e0bffd17 	ldw	r2,-12(fp)
8020bb9c:	0007883a 	mov	r3,zero
8020bba0:	10c00035 	stwio	r3,0(r2)
8020bba4:	00000306 	br	8020bbb4 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8020bba8:	e0bffd17 	ldw	r2,-12(fp)
8020bbac:	00c00044 	movi	r3,1
8020bbb0:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
8020bbb4:	e0bffc17 	ldw	r2,-16(fp)
8020bbb8:	00c00044 	movi	r3,1
8020bbbc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
8020bbc0:	01000044 	movi	r4,1
8020bbc4:	021f2080 	call	8021f208 <usleep>
    SCL_LOW(clk_base); // clock low
8020bbc8:	e0bffc17 	ldw	r2,-16(fp)
8020bbcc:	0007883a 	mov	r3,zero
8020bbd0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020bbd4:	01000044 	movi	r4,1
8020bbd8:	021f2080 	call	8021f208 <usleep>
    SDA_LOW(data_base);  // data low
8020bbdc:	e0bffd17 	ldw	r2,-12(fp)
8020bbe0:	0007883a 	mov	r3,zero
8020bbe4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8020bbe8:	01000044 	movi	r4,1
8020bbec:	021f2080 	call	8021f208 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
8020bbf0:	e0bffe17 	ldw	r2,-8(fp)
8020bbf4:	e0fffa03 	ldbu	r3,-24(fp)
8020bbf8:	10c00005 	stb	r3,0(r2)
}
8020bbfc:	0001883a 	nop
8020bc00:	e037883a 	mov	sp,fp
8020bc04:	dfc00117 	ldw	ra,4(sp)
8020bc08:	df000017 	ldw	fp,0(sp)
8020bc0c:	dec00204 	addi	sp,sp,8
8020bc10:	f800283a 	ret

8020bc14 <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
8020bc14:	defffd04 	addi	sp,sp,-12
8020bc18:	df000215 	stw	fp,8(sp)
8020bc1c:	df000204 	addi	fp,sp,8
8020bc20:	e13ffe15 	stw	r4,-8(fp)
8020bc24:	2805883a 	mov	r2,r5
8020bc28:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
8020bc2c:	e0bffe17 	ldw	r2,-8(fp)
8020bc30:	10800058 	cmpnei	r2,r2,1
8020bc34:	1000071e 	bne	r2,zero,8020bc54 <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
8020bc38:	e0bfff03 	ldbu	r2,-4(fp)
8020bc3c:	0084303a 	nor	r2,zero,r2
8020bc40:	1007883a 	mov	r3,r2
8020bc44:	d0a02d03 	ldbu	r2,-32588(gp)
8020bc48:	1884703a 	and	r2,r3,r2
8020bc4c:	d0a02d05 	stb	r2,-32588(gp)
8020bc50:	00000406 	br	8020bc64 <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
8020bc54:	d0e02d03 	ldbu	r3,-32588(gp)
8020bc58:	e0bfff03 	ldbu	r2,-4(fp)
8020bc5c:	1884b03a 	or	r2,r3,r2
8020bc60:	d0a02d05 	stb	r2,-32588(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
8020bc64:	d0a02d03 	ldbu	r2,-32588(gp)
8020bc68:	10c03fcc 	andi	r3,r2,255
8020bc6c:	00a04034 	movhi	r2,33024
8020bc70:	10827404 	addi	r2,r2,2512
8020bc74:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8020bc78:	00800044 	movi	r2,1
}
8020bc7c:	e037883a 	mov	sp,fp
8020bc80:	df000017 	ldw	fp,0(sp)
8020bc84:	dec00104 	addi	sp,sp,4
8020bc88:	f800283a 	ret

8020bc8c <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
8020bc8c:	defffd04 	addi	sp,sp,-12
8020bc90:	df000215 	stw	fp,8(sp)
8020bc94:	df000204 	addi	fp,sp,8
8020bc98:	e13ffe15 	stw	r4,-8(fp)
8020bc9c:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
8020bca0:	e0bffe17 	ldw	r2,-8(fp)
8020bca4:	10800058 	cmpnei	r2,r2,1
8020bca8:	1000051e 	bne	r2,zero,8020bcc0 <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
8020bcac:	d0e00117 	ldw	r3,-32764(gp)
8020bcb0:	e0bfff17 	ldw	r2,-4(fp)
8020bcb4:	1884b03a 	or	r2,r3,r2
8020bcb8:	d0a00115 	stw	r2,-32764(gp)
8020bcbc:	00000506 	br	8020bcd4 <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
8020bcc0:	e0bfff17 	ldw	r2,-4(fp)
8020bcc4:	0086303a 	nor	r3,zero,r2
8020bcc8:	d0a00117 	ldw	r2,-32764(gp)
8020bccc:	1884703a 	and	r2,r3,r2
8020bcd0:	d0a00115 	stw	r2,-32764(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
8020bcd4:	d0a00117 	ldw	r2,-32764(gp)
8020bcd8:	1007883a 	mov	r3,r2
8020bcdc:	00a04034 	movhi	r2,33024
8020bce0:	10824004 	addi	r2,r2,2304
8020bce4:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8020bce8:	00800044 	movi	r2,1
}
8020bcec:	e037883a 	mov	sp,fp
8020bcf0:	df000017 	ldw	fp,0(sp)
8020bcf4:	dec00104 	addi	sp,sp,4
8020bcf8:	f800283a 	ret

8020bcfc <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
8020bcfc:	defffc04 	addi	sp,sp,-16
8020bd00:	df000315 	stw	fp,12(sp)
8020bd04:	df000304 	addi	fp,sp,12
8020bd08:	e13ffd15 	stw	r4,-12(fp)
8020bd0c:	e17ffe15 	stw	r5,-8(fp)
8020bd10:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
8020bd14:	e0bffd17 	ldw	r2,-12(fp)
8020bd18:	10800037 	ldwio	r2,0(r2)
8020bd1c:	1080010c 	andi	r2,r2,4
8020bd20:	10000226 	beq	r2,zero,8020bd2c <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
8020bd24:	00bff904 	movi	r2,-28
8020bd28:	00003d06 	br	8020be20 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
8020bd2c:	e0bfff17 	ldw	r2,-4(fp)
8020bd30:	10800017 	ldw	r2,0(r2)
8020bd34:	1007883a 	mov	r3,r2
8020bd38:	e0bffe17 	ldw	r2,-8(fp)
8020bd3c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
8020bd40:	e0bffe17 	ldw	r2,-8(fp)
8020bd44:	10800104 	addi	r2,r2,4
8020bd48:	e0ffff17 	ldw	r3,-4(fp)
8020bd4c:	18c00117 	ldw	r3,4(r3)
8020bd50:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
8020bd54:	e0bffe17 	ldw	r2,-8(fp)
8020bd58:	10800204 	addi	r2,r2,8
8020bd5c:	e0ffff17 	ldw	r3,-4(fp)
8020bd60:	18c00217 	ldw	r3,8(r3)
8020bd64:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
8020bd68:	e0bffe17 	ldw	r2,-8(fp)
8020bd6c:	10800304 	addi	r2,r2,12
8020bd70:	e0ffff17 	ldw	r3,-4(fp)
8020bd74:	18c0030b 	ldhu	r3,12(r3)
8020bd78:	18ffffcc 	andi	r3,r3,65535
8020bd7c:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
8020bd80:	e0bffe17 	ldw	r2,-8(fp)
8020bd84:	10800384 	addi	r2,r2,14
8020bd88:	e0ffff17 	ldw	r3,-4(fp)
8020bd8c:	18c00383 	ldbu	r3,14(r3)
8020bd90:	18c03fcc 	andi	r3,r3,255
8020bd94:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
8020bd98:	e0bffe17 	ldw	r2,-8(fp)
8020bd9c:	108003c4 	addi	r2,r2,15
8020bda0:	e0ffff17 	ldw	r3,-4(fp)
8020bda4:	18c003c3 	ldbu	r3,15(r3)
8020bda8:	18c03fcc 	andi	r3,r3,255
8020bdac:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
8020bdb0:	e0bffe17 	ldw	r2,-8(fp)
8020bdb4:	10800404 	addi	r2,r2,16
8020bdb8:	e0ffff17 	ldw	r3,-4(fp)
8020bdbc:	18c0040b 	ldhu	r3,16(r3)
8020bdc0:	18ffffcc 	andi	r3,r3,65535
8020bdc4:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
8020bdc8:	e0bffe17 	ldw	r2,-8(fp)
8020bdcc:	10800484 	addi	r2,r2,18
8020bdd0:	e0ffff17 	ldw	r3,-4(fp)
8020bdd4:	18c0048b 	ldhu	r3,18(r3)
8020bdd8:	18ffffcc 	andi	r3,r3,65535
8020bddc:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
8020bde0:	e0bffe17 	ldw	r2,-8(fp)
8020bde4:	10800504 	addi	r2,r2,20
8020bde8:	e0ffff17 	ldw	r3,-4(fp)
8020bdec:	18c00517 	ldw	r3,20(r3)
8020bdf0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
8020bdf4:	e0bffe17 	ldw	r2,-8(fp)
8020bdf8:	10800604 	addi	r2,r2,24
8020bdfc:	e0ffff17 	ldw	r3,-4(fp)
8020be00:	18c00617 	ldw	r3,24(r3)
8020be04:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
8020be08:	e0bffe17 	ldw	r2,-8(fp)
8020be0c:	10800704 	addi	r2,r2,28
8020be10:	e0ffff17 	ldw	r3,-4(fp)
8020be14:	18c00717 	ldw	r3,28(r3)
8020be18:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
8020be1c:	0005883a 	mov	r2,zero
}
8020be20:	e037883a 	mov	sp,fp
8020be24:	df000017 	ldw	fp,0(sp)
8020be28:	dec00104 	addi	sp,sp,4
8020be2c:	f800283a 	ret

8020be30 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
8020be30:	defff604 	addi	sp,sp,-40
8020be34:	df000915 	stw	fp,36(sp)
8020be38:	df000904 	addi	fp,sp,36
8020be3c:	e13ff715 	stw	r4,-36(fp)
8020be40:	e17ff815 	stw	r5,-32(fp)
8020be44:	e1bff915 	stw	r6,-28(fp)
8020be48:	e1fffa15 	stw	r7,-24(fp)
8020be4c:	e1800517 	ldw	r6,20(fp)
8020be50:	e1400617 	ldw	r5,24(fp)
8020be54:	e1000717 	ldw	r4,28(fp)
8020be58:	e0c00817 	ldw	r3,32(fp)
8020be5c:	e0800917 	ldw	r2,36(fp)
8020be60:	e1bffb0d 	sth	r6,-20(fp)
8020be64:	e17ffc05 	stb	r5,-16(fp)
8020be68:	e13ffd05 	stb	r4,-12(fp)
8020be6c:	e0fffe0d 	sth	r3,-8(fp)
8020be70:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
8020be74:	e0bff717 	ldw	r2,-36(fp)
8020be78:	10c01217 	ldw	r3,72(r2)
8020be7c:	e0800117 	ldw	r2,4(fp)
8020be80:	18801936 	bltu	r3,r2,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020be84:	e13ff717 	ldw	r4,-36(fp)
8020be88:	20801317 	ldw	r2,76(r4)
8020be8c:	20c01417 	ldw	r3,80(r4)
8020be90:	e13ffe0b 	ldhu	r4,-8(fp)
8020be94:	213fffcc 	andi	r4,r4,65535
8020be98:	2015883a 	mov	r10,r4
8020be9c:	0017883a 	mov	r11,zero
8020bea0:	1ac01136 	bltu	r3,r11,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020bea4:	58c0011e 	bne	r11,r3,8020beac <msgdma_construct_extended_descriptor+0x7c>
8020bea8:	12800f36 	bltu	r2,r10,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
8020beac:	e13ff717 	ldw	r4,-36(fp)
8020beb0:	20801317 	ldw	r2,76(r4)
8020beb4:	20c01417 	ldw	r3,80(r4)
8020beb8:	e13fff0b 	ldhu	r4,-4(fp)
8020bebc:	213fffcc 	andi	r4,r4,65535
8020bec0:	2011883a 	mov	r8,r4
8020bec4:	0013883a 	mov	r9,zero
8020bec8:	1a400736 	bltu	r3,r9,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020becc:	48c0011e 	bne	r9,r3,8020bed4 <msgdma_construct_extended_descriptor+0xa4>
8020bed0:	12000536 	bltu	r2,r8,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020bed4:	e0bff717 	ldw	r2,-36(fp)
8020bed8:	10801703 	ldbu	r2,92(r2)
8020bedc:	10803fcc 	andi	r2,r2,255
8020bee0:	10800060 	cmpeqi	r2,r2,1
8020bee4:	1000021e 	bne	r2,zero,8020bef0 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
8020bee8:	00bffa84 	movi	r2,-22
8020beec:	00002306 	br	8020bf7c <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
8020bef0:	e0bff817 	ldw	r2,-32(fp)
8020bef4:	e0fff917 	ldw	r3,-28(fp)
8020bef8:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
8020befc:	e0bff817 	ldw	r2,-32(fp)
8020bf00:	e0fffa17 	ldw	r3,-24(fp)
8020bf04:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
8020bf08:	e0bff817 	ldw	r2,-32(fp)
8020bf0c:	e0c00117 	ldw	r3,4(fp)
8020bf10:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
8020bf14:	e0bff817 	ldw	r2,-32(fp)
8020bf18:	e0fffb0b 	ldhu	r3,-20(fp)
8020bf1c:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
8020bf20:	e0bff817 	ldw	r2,-32(fp)
8020bf24:	e0fffc03 	ldbu	r3,-16(fp)
8020bf28:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
8020bf2c:	e0bff817 	ldw	r2,-32(fp)
8020bf30:	e0fffd03 	ldbu	r3,-12(fp)
8020bf34:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
8020bf38:	e0bff817 	ldw	r2,-32(fp)
8020bf3c:	e0fffe0b 	ldhu	r3,-8(fp)
8020bf40:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
8020bf44:	e0bff817 	ldw	r2,-32(fp)
8020bf48:	e0ffff0b 	ldhu	r3,-4(fp)
8020bf4c:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
8020bf50:	e0bff817 	ldw	r2,-32(fp)
8020bf54:	e0c00317 	ldw	r3,12(fp)
8020bf58:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
8020bf5c:	e0bff817 	ldw	r2,-32(fp)
8020bf60:	e0c00417 	ldw	r3,16(fp)
8020bf64:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020bf68:	e0800217 	ldw	r2,8(fp)
8020bf6c:	10e00034 	orhi	r3,r2,32768
8020bf70:	e0bff817 	ldw	r2,-32(fp)
8020bf74:	10c00715 	stw	r3,28(r2)

	return 0;
8020bf78:	0005883a 	mov	r2,zero

}
8020bf7c:	e037883a 	mov	sp,fp
8020bf80:	df000017 	ldw	fp,0(sp)
8020bf84:	dec00104 	addi	sp,sp,4
8020bf88:	f800283a 	ret

8020bf8c <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
8020bf8c:	defff004 	addi	sp,sp,-64
8020bf90:	dfc00f15 	stw	ra,60(sp)
8020bf94:	df000e15 	stw	fp,56(sp)
8020bf98:	df000e04 	addi	fp,sp,56
8020bf9c:	e13ffd15 	stw	r4,-12(fp)
8020bfa0:	e17ffe15 	stw	r5,-8(fp)
8020bfa4:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8020bfa8:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
8020bfac:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
8020bfb0:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020bfb4:	e0bffd17 	ldw	r2,-12(fp)
8020bfb8:	10800317 	ldw	r2,12(r2)
8020bfbc:	10800204 	addi	r2,r2,8
8020bfc0:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
8020bfc4:	10bfffcc 	andi	r2,r2,65535
8020bfc8:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020bfcc:	e0bffd17 	ldw	r2,-12(fp)
8020bfd0:	10800317 	ldw	r2,12(r2)
8020bfd4:	10800204 	addi	r2,r2,8
8020bfd8:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020bfdc:	1004d43a 	srli	r2,r2,16
8020bfe0:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020bfe4:	e0bffd17 	ldw	r2,-12(fp)
8020bfe8:	10800917 	ldw	r2,36(r2)
8020bfec:	e0fff617 	ldw	r3,-40(fp)
8020bff0:	1880042e 	bgeu	r3,r2,8020c004 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
8020bff4:	e0bffd17 	ldw	r2,-12(fp)
8020bff8:	10800917 	ldw	r2,36(r2)
8020bffc:	e0fff517 	ldw	r3,-44(fp)
8020c000:	18800236 	bltu	r3,r2,8020c00c <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
8020c004:	00bff904 	movi	r2,-28
8020c008:	00007d06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8020c00c:	00800804 	movi	r2,32
8020c010:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c014:	0005303a 	rdctl	r2,status
8020c018:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c01c:	e0fff717 	ldw	r3,-36(fp)
8020c020:	00bfff84 	movi	r2,-2
8020c024:	1884703a 	and	r2,r3,r2
8020c028:	1001703a 	wrctl	status,r2
  
  return context;
8020c02c:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c030:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c034:	e0bffd17 	ldw	r2,-12(fp)
8020c038:	10800317 	ldw	r2,12(r2)
8020c03c:	10800104 	addi	r2,r2,4
8020c040:	e0fff317 	ldw	r3,-52(fp)
8020c044:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c048:	e0bffd17 	ldw	r2,-12(fp)
8020c04c:	10800317 	ldw	r2,12(r2)
8020c050:	e0fffd17 	ldw	r3,-12(fp)
8020c054:	18c00317 	ldw	r3,12(r3)
8020c058:	18c00037 	ldwio	r3,0(r3)
8020c05c:	10c00035 	stwio	r3,0(r2)
8020c060:	e0bff417 	ldw	r2,-48(fp)
8020c064:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c068:	e0bffc17 	ldw	r2,-16(fp)
8020c06c:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
8020c070:	e0bffe17 	ldw	r2,-8(fp)
8020c074:	10000826 	beq	r2,zero,8020c098 <msgdma_descriptor_async_transfer+0x10c>
8020c078:	e0bfff17 	ldw	r2,-4(fp)
8020c07c:	1000061e 	bne	r2,zero,8020c098 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
8020c080:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#if DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
8020c084:	012008b4 	movhi	r4,32802
8020c088:	2111c904 	addi	r4,r4,18212
8020c08c:	020fbd40 	call	8020fbd4 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
8020c090:	00bff084 	movi	r2,-62
8020c094:	00005a06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c098:	e0bffe17 	ldw	r2,-8(fp)
8020c09c:	10001b1e 	bne	r2,zero,8020c10c <msgdma_descriptor_async_transfer+0x180>
8020c0a0:	e0bfff17 	ldw	r2,-4(fp)
8020c0a4:	10001926 	beq	r2,zero,8020c10c <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
8020c0a8:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c0ac:	00000d06 	br	8020c0e4 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
8020c0b0:	01000044 	movi	r4,1
8020c0b4:	021e6780 	call	8021e678 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c0b8:	e0bff20b 	ldhu	r2,-56(fp)
8020c0bc:	1084e230 	cmpltui	r2,r2,5000
8020c0c0:	1000051e 	bne	r2,zero,8020c0d8 <msgdma_descriptor_async_transfer+0x14c>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing extended descriptor\n");
8020c0c4:	012008b4 	movhi	r4,32802
8020c0c8:	2111d104 	addi	r4,r4,18244
8020c0cc:	020fbd40 	call	8020fbd4 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020c0d0:	00bff084 	movi	r2,-62
8020c0d4:	00004a06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
8020c0d8:	e0bff20b 	ldhu	r2,-56(fp)
8020c0dc:	10800044 	addi	r2,r2,1
8020c0e0:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
8020c0e4:	e0bffd17 	ldw	r2,-12(fp)
8020c0e8:	10c00317 	ldw	r3,12(r2)
8020c0ec:	e0bffd17 	ldw	r2,-12(fp)
8020c0f0:	10800417 	ldw	r2,16(r2)
8020c0f4:	e1bfff17 	ldw	r6,-4(fp)
8020c0f8:	100b883a 	mov	r5,r2
8020c0fc:	1809883a 	mov	r4,r3
8020c100:	020bcfc0 	call	8020bcfc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c104:	103fea1e 	bne	r2,zero,8020c0b0 <__reset+0xfa1ec0b0>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c108:	00000206 	br	8020c114 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
8020c10c:	00bfffc4 	movi	r2,-1
8020c110:	00003b06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
8020c114:	e0bffd17 	ldw	r2,-12(fp)
8020c118:	10800b17 	ldw	r2,44(r2)
8020c11c:	10001c26 	beq	r2,zero,8020c190 <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
8020c120:	e0bffd17 	ldw	r2,-12(fp)
8020c124:	10c00d17 	ldw	r3,52(r2)
8020c128:	e0bff317 	ldw	r2,-52(fp)
8020c12c:	1884b03a 	or	r2,r3,r2
8020c130:	10800514 	ori	r2,r2,20
8020c134:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8020c138:	e0fff317 	ldw	r3,-52(fp)
8020c13c:	00bff7c4 	movi	r2,-33
8020c140:	1884703a 	and	r2,r3,r2
8020c144:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c148:	0005303a 	rdctl	r2,status
8020c14c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c150:	e0fff917 	ldw	r3,-28(fp)
8020c154:	00bfff84 	movi	r2,-2
8020c158:	1884703a 	and	r2,r3,r2
8020c15c:	1001703a 	wrctl	status,r2
  
  return context;
8020c160:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
8020c164:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c168:	e0bffd17 	ldw	r2,-12(fp)
8020c16c:	10800317 	ldw	r2,12(r2)
8020c170:	10800104 	addi	r2,r2,4
8020c174:	e0fff317 	ldw	r3,-52(fp)
8020c178:	10c00035 	stwio	r3,0(r2)
8020c17c:	e0bff417 	ldw	r2,-48(fp)
8020c180:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c184:	e0bffb17 	ldw	r2,-20(fp)
8020c188:	1001703a 	wrctl	status,r2
8020c18c:	00001b06 	br	8020c1fc <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
8020c190:	e0bffd17 	ldw	r2,-12(fp)
8020c194:	10c00d17 	ldw	r3,52(r2)
8020c198:	e0bff317 	ldw	r2,-52(fp)
8020c19c:	1884b03a 	or	r2,r3,r2
8020c1a0:	10800114 	ori	r2,r2,4
8020c1a4:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
8020c1a8:	e0fff317 	ldw	r3,-52(fp)
8020c1ac:	00bff3c4 	movi	r2,-49
8020c1b0:	1884703a 	and	r2,r3,r2
8020c1b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c1b8:	0005303a 	rdctl	r2,status
8020c1bc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c1c0:	e0fffa17 	ldw	r3,-24(fp)
8020c1c4:	00bfff84 	movi	r2,-2
8020c1c8:	1884703a 	and	r2,r3,r2
8020c1cc:	1001703a 	wrctl	status,r2
  
  return context;
8020c1d0:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
8020c1d4:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c1d8:	e0bffd17 	ldw	r2,-12(fp)
8020c1dc:	10800317 	ldw	r2,12(r2)
8020c1e0:	10800104 	addi	r2,r2,4
8020c1e4:	e0fff317 	ldw	r3,-52(fp)
8020c1e8:	10c00035 	stwio	r3,0(r2)
8020c1ec:	e0bff417 	ldw	r2,-48(fp)
8020c1f0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c1f4:	e0bff817 	ldw	r2,-32(fp)
8020c1f8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
8020c1fc:	0005883a 	mov	r2,zero
}
8020c200:	e037883a 	mov	sp,fp
8020c204:	dfc00117 	ldw	ra,4(sp)
8020c208:	df000017 	ldw	fp,0(sp)
8020c20c:	dec00204 	addi	sp,sp,8
8020c210:	f800283a 	ret

8020c214 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
8020c214:	defff004 	addi	sp,sp,-64
8020c218:	dfc00f15 	stw	ra,60(sp)
8020c21c:	df000e15 	stw	fp,56(sp)
8020c220:	df000e04 	addi	fp,sp,56
8020c224:	e13ffd15 	stw	r4,-12(fp)
8020c228:	e17ffe15 	stw	r5,-8(fp)
8020c22c:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8020c230:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
8020c234:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
8020c238:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
8020c23c:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c240:	e0bffd17 	ldw	r2,-12(fp)
8020c244:	10800317 	ldw	r2,12(r2)
8020c248:	10800204 	addi	r2,r2,8
8020c24c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
8020c250:	10bfffcc 	andi	r2,r2,65535
8020c254:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c258:	e0bffd17 	ldw	r2,-12(fp)
8020c25c:	10800317 	ldw	r2,12(r2)
8020c260:	10800204 	addi	r2,r2,8
8020c264:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020c268:	1004d43a 	srli	r2,r2,16
8020c26c:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
8020c270:	00807804 	movi	r2,480
8020c274:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020c278:	00002006 	br	8020c2fc <msgdma_descriptor_sync_transfer+0xe8>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
8020c27c:	01000044 	movi	r4,1
8020c280:	021e6780 	call	8021e678 <alt_busy_sleep>
#if DEBUG_ON
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
8020c284:	d0a03117 	ldw	r2,-32572(gp)
8020c288:	100f883a 	mov	r7,r2
8020c28c:	01800a04 	movi	r6,40
8020c290:	01400044 	movi	r5,1
8020c294:	012008b4 	movhi	r4,32802
8020c298:	2111e704 	addi	r4,r4,18332
8020c29c:	020f92c0 	call	8020f92c <fwrite>
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c2a0:	e0bff30b 	ldhu	r2,-52(fp)
8020c2a4:	1084e230 	cmpltui	r2,r2,5000
8020c2a8:	1000051e 	bne	r2,zero,8020c2c0 <msgdma_descriptor_sync_transfer+0xac>
		{
#if DEBUG_ON
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
8020c2ac:	012008b4 	movhi	r4,32802
8020c2b0:	2111f204 	addi	r4,r4,18376
8020c2b4:	020fbd40 	call	8020fbd4 <puts>
#endif
			return -ETIME;
8020c2b8:	00bff084 	movi	r2,-62
8020c2bc:	0000a206 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
8020c2c0:	e0bff30b 	ldhu	r2,-52(fp)
8020c2c4:	10800044 	addi	r2,r2,1
8020c2c8:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c2cc:	e0bffd17 	ldw	r2,-12(fp)
8020c2d0:	10800317 	ldw	r2,12(r2)
8020c2d4:	10800204 	addi	r2,r2,8
8020c2d8:	10800037 	ldwio	r2,0(r2)
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
8020c2dc:	10bfffcc 	andi	r2,r2,65535
8020c2e0:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c2e4:	e0bffd17 	ldw	r2,-12(fp)
8020c2e8:	10800317 	ldw	r2,12(r2)
8020c2ec:	10800204 	addi	r2,r2,8
8020c2f0:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
8020c2f4:	1004d43a 	srli	r2,r2,16
8020c2f8:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020c2fc:	e0bffd17 	ldw	r2,-12(fp)
8020c300:	10800917 	ldw	r2,36(r2)
8020c304:	e0fff517 	ldw	r3,-44(fp)
8020c308:	18bfdc2e 	bgeu	r3,r2,8020c27c <__reset+0xfa1ec27c>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
8020c30c:	e0bffd17 	ldw	r2,-12(fp)
8020c310:	10800917 	ldw	r2,36(r2)
8020c314:	e0fff417 	ldw	r3,-48(fp)
8020c318:	18bfd82e 	bgeu	r3,r2,8020c27c <__reset+0xfa1ec27c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c31c:	0005303a 	rdctl	r2,status
8020c320:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c324:	e0fffc17 	ldw	r3,-16(fp)
8020c328:	00bfff84 	movi	r2,-2
8020c32c:	1884703a 	and	r2,r3,r2
8020c330:	1001703a 	wrctl	status,r2
  
  return context;
8020c334:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c338:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020c33c:	e0bffd17 	ldw	r2,-12(fp)
8020c340:	10800317 	ldw	r2,12(r2)
8020c344:	10800104 	addi	r2,r2,4
8020c348:	00c00804 	movi	r3,32
8020c34c:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c350:	e0bffd17 	ldw	r2,-12(fp)
8020c354:	10800317 	ldw	r2,12(r2)
8020c358:	e0fffd17 	ldw	r3,-12(fp)
8020c35c:	18c00317 	ldw	r3,12(r3)
8020c360:	18c00037 	ldwio	r3,0(r3)
8020c364:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
8020c368:	e0bffe17 	ldw	r2,-8(fp)
8020c36c:	10000826 	beq	r2,zero,8020c390 <msgdma_descriptor_sync_transfer+0x17c>
8020c370:	e0bfff17 	ldw	r2,-4(fp)
8020c374:	1000061e 	bne	r2,zero,8020c390 <msgdma_descriptor_sync_transfer+0x17c>
		counter = 0; /* reset counter */
8020c378:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		#if DEBUG_ON
			debug(fp, "invalid dma descriptor option\n");
8020c37c:	012008b4 	movhi	r4,32802
8020c380:	2111c904 	addi	r4,r4,18212
8020c384:	020fbd40 	call	8020fbd4 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
8020c388:	00bff084 	movi	r2,-62
8020c38c:	00006e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c390:	e0bffe17 	ldw	r2,-8(fp)
8020c394:	10001b1e 	bne	r2,zero,8020c404 <msgdma_descriptor_sync_transfer+0x1f0>
8020c398:	e0bfff17 	ldw	r2,-4(fp)
8020c39c:	10001926 	beq	r2,zero,8020c404 <msgdma_descriptor_sync_transfer+0x1f0>
		counter = 0; /* reset counter */
8020c3a0:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c3a4:	00000d06 	br	8020c3dc <msgdma_descriptor_sync_transfer+0x1c8>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
8020c3a8:	01000044 	movi	r4,1
8020c3ac:	021e6780 	call	8021e678 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c3b0:	e0bff30b 	ldhu	r2,-52(fp)
8020c3b4:	1084e230 	cmpltui	r2,r2,5000
8020c3b8:	1000051e 	bne	r2,zero,8020c3d0 <msgdma_descriptor_sync_transfer+0x1bc>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while writing extended descriptor to FIFO\n");
8020c3bc:	012008b4 	movhi	r4,32802
8020c3c0:	21120504 	addi	r4,r4,18452
8020c3c4:	020fbd40 	call	8020fbd4 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020c3c8:	00bff084 	movi	r2,-62
8020c3cc:	00005e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
			}
			counter++;
8020c3d0:	e0bff30b 	ldhu	r2,-52(fp)
8020c3d4:	10800044 	addi	r2,r2,1
8020c3d8:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
8020c3dc:	e0bffd17 	ldw	r2,-12(fp)
8020c3e0:	10c00317 	ldw	r3,12(r2)
8020c3e4:	e0bffd17 	ldw	r2,-12(fp)
8020c3e8:	10800417 	ldw	r2,16(r2)
8020c3ec:	e1bfff17 	ldw	r6,-4(fp)
8020c3f0:	100b883a 	mov	r5,r2
8020c3f4:	1809883a 	mov	r4,r3
8020c3f8:	020bcfc0 	call	8020bcfc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c3fc:	103fea1e 	bne	r2,zero,8020c3a8 <__reset+0xfa1ec3a8>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c400:	00000206 	br	8020c40c <msgdma_descriptor_sync_transfer+0x1f8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
8020c404:	00bfffc4 	movi	r2,-1
8020c408:	00004f06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020c40c:	e0bffd17 	ldw	r2,-12(fp)
8020c410:	10800317 	ldw	r2,12(r2)
8020c414:	10800104 	addi	r2,r2,4
8020c418:	e0fffd17 	ldw	r3,-12(fp)
8020c41c:	19000d17 	ldw	r4,52(r3)
8020c420:	00fff2c4 	movi	r3,-53
8020c424:	20c6703a 	and	r3,r4,r3
8020c428:	18c00114 	ori	r3,r3,4
8020c42c:	10c00035 	stwio	r3,0(r2)
8020c430:	e0bff717 	ldw	r2,-36(fp)
8020c434:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c438:	e0bffb17 	ldw	r2,-20(fp)
8020c43c:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
8020c440:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020c444:	e0bffd17 	ldw	r2,-12(fp)
8020c448:	10800317 	ldw	r2,12(r2)
8020c44c:	10800037 	ldwio	r2,0(r2)
8020c450:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
8020c454:	00001106 	br	8020c49c <msgdma_descriptor_sync_transfer+0x288>
		alt_busy_sleep(1); /* delay 1us */
8020c458:	01000044 	movi	r4,1
8020c45c:	021e6780 	call	8021e678 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c460:	e0bff30b 	ldhu	r2,-52(fp)
8020c464:	1084e230 	cmpltui	r2,r2,5000
8020c468:	1000051e 	bne	r2,zero,8020c480 <msgdma_descriptor_sync_transfer+0x26c>
		{
			#if DEBUG_ON
				debug(fp, "time out after 5 msec while waiting for any pending transfer complete\n");
8020c46c:	012008b4 	movhi	r4,32802
8020c470:	21121504 	addi	r4,r4,18516
8020c474:	020fbd40 	call	8020fbd4 <puts>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
8020c478:	00bff084 	movi	r2,-62
8020c47c:	00003206 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
8020c480:	e0bff30b 	ldhu	r2,-52(fp)
8020c484:	10800044 	addi	r2,r2,1
8020c488:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020c48c:	e0bffd17 	ldw	r2,-12(fp)
8020c490:	10800317 	ldw	r2,12(r2)
8020c494:	10800037 	ldwio	r2,0(r2)
8020c498:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
8020c49c:	e0fff217 	ldw	r3,-56(fp)
8020c4a0:	e0bff817 	ldw	r2,-32(fp)
8020c4a4:	1884703a 	and	r2,r3,r2
8020c4a8:	1000031e 	bne	r2,zero,8020c4b8 <msgdma_descriptor_sync_transfer+0x2a4>
8020c4ac:	e0bff217 	ldw	r2,-56(fp)
8020c4b0:	1080004c 	andi	r2,r2,1
8020c4b4:	103fe81e 	bne	r2,zero,8020c458 <__reset+0xfa1ec458>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
8020c4b8:	e0fff217 	ldw	r3,-56(fp)
8020c4bc:	e0bff817 	ldw	r2,-32(fp)
8020c4c0:	1884703a 	and	r2,r3,r2
8020c4c4:	10000226 	beq	r2,zero,8020c4d0 <msgdma_descriptor_sync_transfer+0x2bc>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
8020c4c8:	e0bff817 	ldw	r2,-32(fp)
8020c4cc:	00001e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
8020c4d0:	e0bffd17 	ldw	r2,-12(fp)
8020c4d4:	10800317 	ldw	r2,12(r2)
8020c4d8:	10800104 	addi	r2,r2,4
8020c4dc:	10800037 	ldwio	r2,0(r2)
8020c4e0:	10800814 	ori	r2,r2,32
8020c4e4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c4e8:	0005303a 	rdctl	r2,status
8020c4ec:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c4f0:	e0fff917 	ldw	r3,-28(fp)
8020c4f4:	00bfff84 	movi	r2,-2
8020c4f8:	1884703a 	and	r2,r3,r2
8020c4fc:	1001703a 	wrctl	status,r2
  
  return context;
8020c500:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c504:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c508:	e0bffd17 	ldw	r2,-12(fp)
8020c50c:	10800317 	ldw	r2,12(r2)
8020c510:	10800104 	addi	r2,r2,4
8020c514:	e0fff617 	ldw	r3,-40(fp)
8020c518:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c51c:	e0bffd17 	ldw	r2,-12(fp)
8020c520:	10800317 	ldw	r2,12(r2)
8020c524:	e0fffd17 	ldw	r3,-12(fp)
8020c528:	18c00317 	ldw	r3,12(r3)
8020c52c:	18c00037 	ldwio	r3,0(r3)
8020c530:	10c00035 	stwio	r3,0(r2)
8020c534:	e0bff717 	ldw	r2,-36(fp)
8020c538:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c53c:	e0bffa17 	ldw	r2,-24(fp)
8020c540:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
8020c544:	0005883a 	mov	r2,zero

}
8020c548:	e037883a 	mov	sp,fp
8020c54c:	dfc00117 	ldw	ra,4(sp)
8020c550:	df000017 	ldw	fp,0(sp)
8020c554:	dec00204 	addi	sp,sp,8
8020c558:	f800283a 	ret

8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
8020c55c:	deffec04 	addi	sp,sp,-80
8020c560:	dfc01315 	stw	ra,76(sp)
8020c564:	df001215 	stw	fp,72(sp)
8020c568:	df001204 	addi	fp,sp,72
8020c56c:	e13ff715 	stw	r4,-36(fp)
8020c570:	e17ff815 	stw	r5,-32(fp)
8020c574:	e1bff915 	stw	r6,-28(fp)
8020c578:	e1fffa15 	stw	r7,-24(fp)
8020c57c:	e1800617 	ldw	r6,24(fp)
8020c580:	e1400717 	ldw	r5,28(fp)
8020c584:	e1000817 	ldw	r4,32(fp)
8020c588:	e0c00917 	ldw	r3,36(fp)
8020c58c:	e0800a17 	ldw	r2,40(fp)
8020c590:	e1bffb0d 	sth	r6,-20(fp)
8020c594:	e17ffc05 	stb	r5,-16(fp)
8020c598:	e13ffd05 	stb	r4,-12(fp)
8020c59c:	e0fffe0d 	sth	r3,-8(fp)
8020c5a0:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
8020c5a4:	e0bffb0b 	ldhu	r2,-20(fp)
8020c5a8:	e0fffc03 	ldbu	r3,-16(fp)
8020c5ac:	e13ffd03 	ldbu	r4,-12(fp)
8020c5b0:	e17ffe0b 	ldhu	r5,-8(fp)
8020c5b4:	e1bfff0b 	ldhu	r6,-4(fp)
8020c5b8:	d9800815 	stw	r6,32(sp)
8020c5bc:	d9400715 	stw	r5,28(sp)
8020c5c0:	d9000615 	stw	r4,24(sp)
8020c5c4:	d8c00515 	stw	r3,20(sp)
8020c5c8:	d8800415 	stw	r2,16(sp)
8020c5cc:	e0800517 	ldw	r2,20(fp)
8020c5d0:	d8800315 	stw	r2,12(sp)
8020c5d4:	e0800417 	ldw	r2,16(fp)
8020c5d8:	d8800215 	stw	r2,8(sp)
8020c5dc:	e0800317 	ldw	r2,12(fp)
8020c5e0:	d8800115 	stw	r2,4(sp)
8020c5e4:	e0800217 	ldw	r2,8(fp)
8020c5e8:	d8800015 	stw	r2,0(sp)
8020c5ec:	e1fffa17 	ldw	r7,-24(fp)
8020c5f0:	e1bff917 	ldw	r6,-28(fp)
8020c5f4:	e17ff817 	ldw	r5,-32(fp)
8020c5f8:	e13ff717 	ldw	r4,-36(fp)
8020c5fc:	020be300 	call	8020be30 <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
8020c600:	e037883a 	mov	sp,fp
8020c604:	dfc00117 	ldw	ra,4(sp)
8020c608:	df000017 	ldw	fp,0(sp)
8020c60c:	dec00204 	addi	sp,sp,8
8020c610:	f800283a 	ret

8020c614 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020c614:	defffc04 	addi	sp,sp,-16
8020c618:	dfc00315 	stw	ra,12(sp)
8020c61c:	df000215 	stw	fp,8(sp)
8020c620:	df000204 	addi	fp,sp,8
8020c624:	e13ffe15 	stw	r4,-8(fp)
8020c628:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
8020c62c:	e1bfff17 	ldw	r6,-4(fp)
8020c630:	000b883a 	mov	r5,zero
8020c634:	e13ffe17 	ldw	r4,-8(fp)
8020c638:	020bf8c0 	call	8020bf8c <msgdma_descriptor_async_transfer>
}
8020c63c:	e037883a 	mov	sp,fp
8020c640:	dfc00117 	ldw	ra,4(sp)
8020c644:	df000017 	ldw	fp,0(sp)
8020c648:	dec00204 	addi	sp,sp,8
8020c64c:	f800283a 	ret

8020c650 <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020c650:	defffc04 	addi	sp,sp,-16
8020c654:	dfc00315 	stw	ra,12(sp)
8020c658:	df000215 	stw	fp,8(sp)
8020c65c:	df000204 	addi	fp,sp,8
8020c660:	e13ffe15 	stw	r4,-8(fp)
8020c664:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
8020c668:	e1bfff17 	ldw	r6,-4(fp)
8020c66c:	000b883a 	mov	r5,zero
8020c670:	e13ffe17 	ldw	r4,-8(fp)
8020c674:	020c2140 	call	8020c214 <msgdma_descriptor_sync_transfer>
}
8020c678:	e037883a 	mov	sp,fp
8020c67c:	dfc00117 	ldw	ra,4(sp)
8020c680:	df000017 	ldw	fp,0(sp)
8020c684:	dec00204 	addi	sp,sp,8
8020c688:	f800283a 	ret

8020c68c <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
8020c68c:	defff204 	addi	sp,sp,-56
8020c690:	dfc00d15 	stw	ra,52(sp)
8020c694:	df000c15 	stw	fp,48(sp)
8020c698:	df000c04 	addi	fp,sp,48
8020c69c:	2007883a 	mov	r3,r4
8020c6a0:	2805883a 	mov	r2,r5
8020c6a4:	e1bffe15 	stw	r6,-8(fp)
8020c6a8:	e1ffff15 	stw	r7,-4(fp)
8020c6ac:	e0fffc05 	stb	r3,-16(fp)
8020c6b0:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
8020c6b4:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
8020c6b8:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
8020c6bc:	008003f4 	movhi	r2,15
8020c6c0:	10909004 	addi	r2,r2,16960
8020c6c4:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
8020c6c8:	00bfe004 	movi	r2,-128
8020c6cc:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
8020c6d0:	e0bffe17 	ldw	r2,-8(fp)
8020c6d4:	10000226 	beq	r2,zero,8020c6e0 <POWER_SPI_RW+0x54>
8020c6d8:	00800804 	movi	r2,32
8020c6dc:	00000106 	br	8020c6e4 <POWER_SPI_RW+0x58>
8020c6e0:	0005883a 	mov	r2,zero
8020c6e4:	e0fff403 	ldbu	r3,-48(fp)
8020c6e8:	10c4b03a 	or	r2,r2,r3
8020c6ec:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
8020c6f0:	e0800217 	ldw	r2,8(fp)
8020c6f4:	10000226 	beq	r2,zero,8020c700 <POWER_SPI_RW+0x74>
8020c6f8:	00800404 	movi	r2,16
8020c6fc:	00000106 	br	8020c704 <POWER_SPI_RW+0x78>
8020c700:	0005883a 	mov	r2,zero
8020c704:	e0fff403 	ldbu	r3,-48(fp)
8020c708:	10c4b03a 	or	r2,r2,r3
8020c70c:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
8020c710:	e0bfff17 	ldw	r2,-4(fp)
8020c714:	10000226 	beq	r2,zero,8020c720 <POWER_SPI_RW+0x94>
8020c718:	00800204 	movi	r2,8
8020c71c:	00000106 	br	8020c724 <POWER_SPI_RW+0x98>
8020c720:	0005883a 	mov	r2,zero
8020c724:	e0fff403 	ldbu	r3,-48(fp)
8020c728:	10c4b03a 	or	r2,r2,r3
8020c72c:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
8020c730:	e0bffd03 	ldbu	r2,-12(fp)
8020c734:	108001cc 	andi	r2,r2,7
8020c738:	1007883a 	mov	r3,r2
8020c73c:	e0bff403 	ldbu	r2,-48(fp)
8020c740:	1884b03a 	or	r2,r3,r2
8020c744:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
8020c748:	0007883a 	mov	r3,zero
8020c74c:	00a04034 	movhi	r2,33024
8020c750:	10824404 	addi	r2,r2,2320
8020c754:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
8020c758:	0007883a 	mov	r3,zero
8020c75c:	00a04034 	movhi	r2,33024
8020c760:	10824c04 	addi	r2,r2,2352
8020c764:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
8020c768:	e0bffc03 	ldbu	r2,-16(fp)
8020c76c:	1000021e 	bne	r2,zero,8020c778 <POWER_SPI_RW+0xec>
8020c770:	00c00084 	movi	r3,2
8020c774:	00000106 	br	8020c77c <POWER_SPI_RW+0xf0>
8020c778:	00c00044 	movi	r3,1
8020c77c:	00a04034 	movhi	r2,33024
8020c780:	10824804 	addi	r2,r2,2336
8020c784:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
8020c788:	010003c4 	movi	r4,15
8020c78c:	021f2080 	call	8021f208 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020c790:	00000306 	br	8020c7a0 <POWER_SPI_RW+0x114>
		nWait++;
8020c794:	e0bff817 	ldw	r2,-32(fp)
8020c798:	10800044 	addi	r2,r2,1
8020c79c:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020c7a0:	00a04034 	movhi	r2,33024
8020c7a4:	10825404 	addi	r2,r2,2384
8020c7a8:	10800037 	ldwio	r2,0(r2)
8020c7ac:	1080004c 	andi	r2,r2,1
8020c7b0:	10000326 	beq	r2,zero,8020c7c0 <POWER_SPI_RW+0x134>
8020c7b4:	e0fff817 	ldw	r3,-32(fp)
8020c7b8:	e0bffa17 	ldw	r2,-24(fp)
8020c7bc:	18bff516 	blt	r3,r2,8020c794 <__reset+0xfa1ec794>
		nWait++;
	}

	if (SPI_SDO) {
8020c7c0:	00a04034 	movhi	r2,33024
8020c7c4:	10825404 	addi	r2,r2,2384
8020c7c8:	10800037 	ldwio	r2,0(r2)
8020c7cc:	1080004c 	andi	r2,r2,1
8020c7d0:	10000626 	beq	r2,zero,8020c7ec <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
8020c7d4:	00c000c4 	movi	r3,3
8020c7d8:	00a04034 	movhi	r2,33024
8020c7dc:	10824804 	addi	r2,r2,2336
8020c7e0:	10c00035 	stwio	r3,0(r2)
		return FALSE;
8020c7e4:	0005883a 	mov	r2,zero
8020c7e8:	0000db06 	br	8020cb58 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8020c7ec:	e03ff715 	stw	zero,-36(fp)
8020c7f0:	00002406 	br	8020c884 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
8020c7f4:	e0bff403 	ldbu	r2,-48(fp)
8020c7f8:	10803fcc 	andi	r2,r2,255
8020c7fc:	1004d1fa 	srli	r2,r2,7
8020c800:	10c03fcc 	andi	r3,r2,255
8020c804:	00a04034 	movhi	r2,33024
8020c808:	10825004 	addi	r2,r2,2368
8020c80c:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8020c810:	e0bff403 	ldbu	r2,-48(fp)
8020c814:	1085883a 	add	r2,r2,r2
8020c818:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8020c81c:	e0bff517 	ldw	r2,-44(fp)
8020c820:	1085883a 	add	r2,r2,r2
8020c824:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8020c828:	00a04034 	movhi	r2,33024
8020c82c:	10825404 	addi	r2,r2,2384
8020c830:	10800037 	ldwio	r2,0(r2)
8020c834:	1080004c 	andi	r2,r2,1
8020c838:	1007883a 	mov	r3,r2
8020c83c:	e0bff517 	ldw	r2,-44(fp)
8020c840:	10c4b03a 	or	r2,r2,r3
8020c844:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c848:	00c00044 	movi	r3,1
8020c84c:	00a04034 	movhi	r2,33024
8020c850:	10824c04 	addi	r2,r2,2352
8020c854:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c858:	010003c4 	movi	r4,15
8020c85c:	021f2080 	call	8021f208 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c860:	0007883a 	mov	r3,zero
8020c864:	00a04034 	movhi	r2,33024
8020c868:	10824c04 	addi	r2,r2,2352
8020c86c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c870:	010003c4 	movi	r4,15
8020c874:	021f2080 	call	8021f208 <usleep>
	if (SPI_SDO) {
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8020c878:	e0bff717 	ldw	r2,-36(fp)
8020c87c:	10800044 	addi	r2,r2,1
8020c880:	e0bff715 	stw	r2,-36(fp)
8020c884:	e0bff717 	ldw	r2,-36(fp)
8020c888:	10800090 	cmplti	r2,r2,2
8020c88c:	103fd91e 	bne	r2,zero,8020c7f4 <__reset+0xfa1ec7f4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8020c890:	e03ff715 	stw	zero,-36(fp)
8020c894:	00002406 	br	8020c928 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
8020c898:	e0bff403 	ldbu	r2,-48(fp)
8020c89c:	10803fcc 	andi	r2,r2,255
8020c8a0:	1004d1fa 	srli	r2,r2,7
8020c8a4:	10c03fcc 	andi	r3,r2,255
8020c8a8:	00a04034 	movhi	r2,33024
8020c8ac:	10825004 	addi	r2,r2,2368
8020c8b0:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8020c8b4:	e0bff403 	ldbu	r2,-48(fp)
8020c8b8:	1085883a 	add	r2,r2,r2
8020c8bc:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
8020c8c0:	e0bff517 	ldw	r2,-44(fp)
8020c8c4:	1085883a 	add	r2,r2,r2
8020c8c8:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
8020c8cc:	00a04034 	movhi	r2,33024
8020c8d0:	10825404 	addi	r2,r2,2384
8020c8d4:	10800037 	ldwio	r2,0(r2)
8020c8d8:	1080004c 	andi	r2,r2,1
8020c8dc:	1007883a 	mov	r3,r2
8020c8e0:	e0bff517 	ldw	r2,-44(fp)
8020c8e4:	10c4b03a 	or	r2,r2,r3
8020c8e8:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c8ec:	00c00044 	movi	r3,1
8020c8f0:	00a04034 	movhi	r2,33024
8020c8f4:	10824c04 	addi	r2,r2,2352
8020c8f8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c8fc:	010003c4 	movi	r4,15
8020c900:	021f2080 	call	8021f208 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c904:	0007883a 	mov	r3,zero
8020c908:	00a04034 	movhi	r2,33024
8020c90c:	10824c04 	addi	r2,r2,2352
8020c910:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c914:	010003c4 	movi	r4,15
8020c918:	021f2080 	call	8021f208 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8020c91c:	e0bff717 	ldw	r2,-36(fp)
8020c920:	10800044 	addi	r2,r2,1
8020c924:	e0bff715 	stw	r2,-36(fp)
8020c928:	e0bff717 	ldw	r2,-36(fp)
8020c92c:	10800210 	cmplti	r2,r2,8
8020c930:	103fd91e 	bne	r2,zero,8020c898 <__reset+0xfa1ec898>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8020c934:	e03ff715 	stw	zero,-36(fp)
8020c938:	00001a06 	br	8020c9a4 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
8020c93c:	e0bff517 	ldw	r2,-44(fp)
8020c940:	1085883a 	add	r2,r2,r2
8020c944:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
8020c948:	00a04034 	movhi	r2,33024
8020c94c:	10825404 	addi	r2,r2,2384
8020c950:	10800037 	ldwio	r2,0(r2)
8020c954:	1080004c 	andi	r2,r2,1
8020c958:	1007883a 	mov	r3,r2
8020c95c:	e0bff517 	ldw	r2,-44(fp)
8020c960:	10c4b03a 	or	r2,r2,r3
8020c964:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c968:	00c00044 	movi	r3,1
8020c96c:	00a04034 	movhi	r2,33024
8020c970:	10824c04 	addi	r2,r2,2352
8020c974:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c978:	010003c4 	movi	r4,15
8020c97c:	021f2080 	call	8021f208 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c980:	0007883a 	mov	r3,zero
8020c984:	00a04034 	movhi	r2,33024
8020c988:	10824c04 	addi	r2,r2,2352
8020c98c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c990:	010003c4 	movi	r4,15
8020c994:	021f2080 	call	8021f208 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8020c998:	e0bff717 	ldw	r2,-36(fp)
8020c99c:	10800044 	addi	r2,r2,1
8020c9a0:	e0bff715 	stw	r2,-36(fp)
8020c9a4:	e0bff717 	ldw	r2,-36(fp)
8020c9a8:	10800210 	cmplti	r2,r2,8
8020c9ac:	103fe31e 	bne	r2,zero,8020c93c <__reset+0xfa1ec93c>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8020c9b0:	e03ff715 	stw	zero,-36(fp)
8020c9b4:	00001a06 	br	8020ca20 <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
8020c9b8:	e0bff517 	ldw	r2,-44(fp)
8020c9bc:	1085883a 	add	r2,r2,r2
8020c9c0:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
8020c9c4:	00a04034 	movhi	r2,33024
8020c9c8:	10825404 	addi	r2,r2,2384
8020c9cc:	10800037 	ldwio	r2,0(r2)
8020c9d0:	1080004c 	andi	r2,r2,1
8020c9d4:	1007883a 	mov	r3,r2
8020c9d8:	e0bff517 	ldw	r2,-44(fp)
8020c9dc:	10c4b03a 	or	r2,r2,r3
8020c9e0:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c9e4:	00c00044 	movi	r3,1
8020c9e8:	00a04034 	movhi	r2,33024
8020c9ec:	10824c04 	addi	r2,r2,2352
8020c9f0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c9f4:	010003c4 	movi	r4,15
8020c9f8:	021f2080 	call	8021f208 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c9fc:	0007883a 	mov	r3,zero
8020ca00:	00a04034 	movhi	r2,33024
8020ca04:	10824c04 	addi	r2,r2,2352
8020ca08:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca0c:	010003c4 	movi	r4,15
8020ca10:	021f2080 	call	8021f208 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8020ca14:	e0bff717 	ldw	r2,-36(fp)
8020ca18:	10800044 	addi	r2,r2,1
8020ca1c:	e0bff715 	stw	r2,-36(fp)
8020ca20:	e0bff717 	ldw	r2,-36(fp)
8020ca24:	10800210 	cmplti	r2,r2,8
8020ca28:	103fe31e 	bne	r2,zero,8020c9b8 <__reset+0xfa1ec9b8>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8020ca2c:	e03ff715 	stw	zero,-36(fp)
8020ca30:	00001a06 	br	8020ca9c <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8020ca34:	e0bff517 	ldw	r2,-44(fp)
8020ca38:	1085883a 	add	r2,r2,r2
8020ca3c:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8020ca40:	00a04034 	movhi	r2,33024
8020ca44:	10825404 	addi	r2,r2,2384
8020ca48:	10800037 	ldwio	r2,0(r2)
8020ca4c:	1080004c 	andi	r2,r2,1
8020ca50:	1007883a 	mov	r3,r2
8020ca54:	e0bff517 	ldw	r2,-44(fp)
8020ca58:	10c4b03a 	or	r2,r2,r3
8020ca5c:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020ca60:	00c00044 	movi	r3,1
8020ca64:	00a04034 	movhi	r2,33024
8020ca68:	10824c04 	addi	r2,r2,2352
8020ca6c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca70:	010003c4 	movi	r4,15
8020ca74:	021f2080 	call	8021f208 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020ca78:	0007883a 	mov	r3,zero
8020ca7c:	00a04034 	movhi	r2,33024
8020ca80:	10824c04 	addi	r2,r2,2352
8020ca84:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca88:	010003c4 	movi	r4,15
8020ca8c:	021f2080 	call	8021f208 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8020ca90:	e0bff717 	ldw	r2,-36(fp)
8020ca94:	10800044 	addi	r2,r2,1
8020ca98:	e0bff715 	stw	r2,-36(fp)
8020ca9c:	e0bff717 	ldw	r2,-36(fp)
8020caa0:	10800190 	cmplti	r2,r2,6
8020caa4:	103fe31e 	bne	r2,zero,8020ca34 <__reset+0xfa1eca34>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
8020caa8:	00c00044 	movi	r3,1
8020caac:	00a04034 	movhi	r2,33024
8020cab0:	10824c04 	addi	r2,r2,2352
8020cab4:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
8020cab8:	010003c4 	movi	r4,15
8020cabc:	021f2080 	call	8021f208 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
8020cac0:	00c000c4 	movi	r3,3
8020cac4:	00a04034 	movhi	r2,33024
8020cac8:	10824804 	addi	r2,r2,2336
8020cacc:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
8020cad0:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
8020cad4:	00800044 	movi	r2,1
8020cad8:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
8020cadc:	e03ff715 	stw	zero,-36(fp)
8020cae0:	00000d06 	br	8020cb18 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
8020cae4:	e0fff517 	ldw	r3,-44(fp)
8020cae8:	e0bff617 	ldw	r2,-40(fp)
8020caec:	1884703a 	and	r2,r3,r2
8020caf0:	1000031e 	bne	r2,zero,8020cb00 <POWER_SPI_RW+0x474>
			nZeroCnt++;
8020caf4:	e0bff917 	ldw	r2,-28(fp)
8020caf8:	10800044 	addi	r2,r2,1
8020cafc:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
8020cb00:	e0bff617 	ldw	r2,-40(fp)
8020cb04:	1085883a 	add	r2,r2,r2
8020cb08:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
8020cb0c:	e0bff717 	ldw	r2,-36(fp)
8020cb10:	10800044 	addi	r2,r2,1
8020cb14:	e0bff715 	stw	r2,-36(fp)
8020cb18:	e0bff717 	ldw	r2,-36(fp)
8020cb1c:	10800810 	cmplti	r2,r2,32
8020cb20:	103ff01e 	bne	r2,zero,8020cae4 <__reset+0xfa1ecae4>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
8020cb24:	e0bff917 	ldw	r2,-28(fp)
8020cb28:	1080004c 	andi	r2,r2,1
8020cb2c:	1005003a 	cmpeq	r2,r2,zero
8020cb30:	10803fcc 	andi	r2,r2,255
8020cb34:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
8020cb38:	e0bffb17 	ldw	r2,-20(fp)
8020cb3c:	1000021e 	bne	r2,zero,8020cb48 <POWER_SPI_RW+0x4bc>
		return FALSE;
8020cb40:	0005883a 	mov	r2,zero
8020cb44:	00000406 	br	8020cb58 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
8020cb48:	e0800317 	ldw	r2,12(fp)
8020cb4c:	e0fff517 	ldw	r3,-44(fp)
8020cb50:	10c00015 	stw	r3,0(r2)

	return bSuccess;
8020cb54:	e0bffb17 	ldw	r2,-20(fp)
}
8020cb58:	e037883a 	mov	sp,fp
8020cb5c:	dfc00117 	ldw	ra,4(sp)
8020cb60:	df000017 	ldw	fp,0(sp)
8020cb64:	dec00204 	addi	sp,sp,8
8020cb68:	f800283a 	ret

8020cb6c <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
8020cb6c:	defffd04 	addi	sp,sp,-12
8020cb70:	df000215 	stw	fp,8(sp)
8020cb74:	df000204 	addi	fp,sp,8
8020cb78:	2005883a 	mov	r2,r4
8020cb7c:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
8020cb80:	e0bfff03 	ldbu	r2,-4(fp)
8020cb84:	10c00168 	cmpgeui	r3,r2,5
8020cb88:	18001c1e 	bne	r3,zero,8020cbfc <bSSDisplayConfig+0x90>
8020cb8c:	100690ba 	slli	r3,r2,2
8020cb90:	00a00874 	movhi	r2,32801
8020cb94:	10b2e904 	addi	r2,r2,-13404
8020cb98:	1885883a 	add	r2,r3,r2
8020cb9c:	10800017 	ldw	r2,0(r2)
8020cba0:	1000683a 	jmp	r2
8020cba4:	8020cbb8 	rdprs	zero,r16,-31954
8020cba8:	8020cbc4 	addi	zero,r16,-31953
8020cbac:	8020cbd0 	cmplti	zero,r16,-31953
8020cbb0:	8020cbe4 	muli	zero,r16,-31953
8020cbb4:	8020cbf4 	orhi	zero,r16,33583
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8020cbb8:	00800cc4 	movi	r2,51
8020cbbc:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbc0:	00001006 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
8020cbc4:	00801544 	movi	r2,85
8020cbc8:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbcc:	00000d06 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
8020cbd0:	d0e02d43 	ldbu	r3,-32587(gp)
8020cbd4:	00bff744 	movi	r2,-35
8020cbd8:	1884703a 	and	r2,r3,r2
8020cbdc:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbe0:	00000806 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
8020cbe4:	d0a02d43 	ldbu	r2,-32587(gp)
8020cbe8:	10800894 	ori	r2,r2,34
8020cbec:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbf0:	00000406 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
8020cbf4:	d0202d45 	stb	zero,-32587(gp)
	    break;
8020cbf8:	00000206 	br	8020cc04 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
8020cbfc:	0005883a 	mov	r2,zero
8020cc00:	00000806 	br	8020cc24 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8020cc04:	00a04034 	movhi	r2,33024
8020cc08:	10828404 	addi	r2,r2,2576
8020cc0c:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
8020cc10:	d0a02d43 	ldbu	r2,-32587(gp)
8020cc14:	10c03fcc 	andi	r3,r2,255
8020cc18:	e0bffe17 	ldw	r2,-8(fp)
8020cc1c:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8020cc20:	00800044 	movi	r2,1
}
8020cc24:	e037883a 	mov	sp,fp
8020cc28:	df000017 	ldw	fp,0(sp)
8020cc2c:	dec00104 	addi	sp,sp,4
8020cc30:	f800283a 	ret

8020cc34 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
8020cc34:	defffd04 	addi	sp,sp,-12
8020cc38:	df000215 	stw	fp,8(sp)
8020cc3c:	df000204 	addi	fp,sp,8
8020cc40:	2005883a 	mov	r2,r4
8020cc44:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8020cc48:	00a04034 	movhi	r2,33024
8020cc4c:	10828404 	addi	r2,r2,2576
8020cc50:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
8020cc54:	e0bffe17 	ldw	r2,-8(fp)
8020cc58:	10800104 	addi	r2,r2,4
8020cc5c:	e0ffff03 	ldbu	r3,-4(fp)
8020cc60:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8020cc64:	00800044 	movi	r2,1
}
8020cc68:	e037883a 	mov	sp,fp
8020cc6c:	df000017 	ldw	fp,0(sp)
8020cc70:	dec00104 	addi	sp,sp,4
8020cc74:	f800283a 	ret

8020cc78 <vSyncHandleIrq>:
 *
 * @param [in] void* context
 *
 * @retval void
 */
void vSyncHandleIrq(void* pvContext) {
8020cc78:	defffc04 	addi	sp,sp,-16
8020cc7c:	dfc00315 	stw	ra,12(sp)
8020cc80:	df000215 	stw	fp,8(sp)
8020cc84:	df000204 	addi	fp,sp,8
8020cc88:	e13fff15 	stw	r4,-4(fp)

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cc8c:	00a04034 	movhi	r2,33024
8020cc90:	10810004 	addi	r2,r2,1024
8020cc94:	e0bffe15 	stw	r2,-8(fp)

	if (vpxSyncModule->xSyncIrqFlag.bBlankPulseIrqFlag) {
8020cc98:	e0bffe17 	ldw	r2,-8(fp)
8020cc9c:	10800d17 	ldw	r2,52(r2)
8020cca0:	10000626 	beq	r2,zero,8020ccbc <vSyncHandleIrq+0x44>
		vpxSyncModule->xSyncIrqFlagClr.bBlankPulseIrqFlagClr = TRUE;
8020cca4:	e0bffe17 	ldw	r2,-8(fp)
8020cca8:	00c00044 	movi	r3,1
8020ccac:	10c00815 	stw	r3,32(r2)
		printf("Sync: Blank\n");
8020ccb0:	012008b4 	movhi	r4,32802
8020ccb4:	21122704 	addi	r4,r4,18588
8020ccb8:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xSyncIrqFlag.bNormalPulseIrqFlag) {
8020ccbc:	e0bffe17 	ldw	r2,-8(fp)
8020ccc0:	10800f17 	ldw	r2,60(r2)
8020ccc4:	10000626 	beq	r2,zero,8020cce0 <vSyncHandleIrq+0x68>
		vpxSyncModule->xSyncIrqFlagClr.bNormalPulseIrqFlagClr = TRUE;
8020ccc8:	e0bffe17 	ldw	r2,-8(fp)
8020cccc:	00c00044 	movi	r3,1
8020ccd0:	10c00a15 	stw	r3,40(r2)
		printf("Sync: Normal\n");
8020ccd4:	012008b4 	movhi	r4,32802
8020ccd8:	21122a04 	addi	r4,r4,18600
8020ccdc:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xSyncIrqFlag.bMasterPulseIrqFlag) {
8020cce0:	e0bffe17 	ldw	r2,-8(fp)
8020cce4:	10800e17 	ldw	r2,56(r2)
8020cce8:	10000626 	beq	r2,zero,8020cd04 <vSyncHandleIrq+0x8c>
		vpxSyncModule->xSyncIrqFlagClr.bMasterPulseIrqFlagClr = TRUE;
8020ccec:	e0bffe17 	ldw	r2,-8(fp)
8020ccf0:	00c00044 	movi	r3,1
8020ccf4:	10c00915 	stw	r3,36(r2)
		printf("Sync: Master\n");
8020ccf8:	012008b4 	movhi	r4,32802
8020ccfc:	21122e04 	addi	r4,r4,18616
8020cd00:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xSyncIrqFlag.bLastPulseIrqFlag) {
8020cd04:	e0bffe17 	ldw	r2,-8(fp)
8020cd08:	10801017 	ldw	r2,64(r2)
8020cd0c:	10000626 	beq	r2,zero,8020cd28 <vSyncHandleIrq+0xb0>
		vpxSyncModule->xSyncIrqFlagClr.bLastPulseIrqFlagClr = TRUE;
8020cd10:	e0bffe17 	ldw	r2,-8(fp)
8020cd14:	00c00044 	movi	r3,1
8020cd18:	10c00b15 	stw	r3,44(r2)
		printf("Sync: Last\n");
8020cd1c:	012008b4 	movhi	r4,32802
8020cd20:	21123204 	addi	r4,r4,18632
8020cd24:	020fbd40 	call	8020fbd4 <puts>

	}
}
8020cd28:	0001883a 	nop
8020cd2c:	e037883a 	mov	sp,fp
8020cd30:	dfc00117 	ldw	ra,4(sp)
8020cd34:	df000017 	ldw	fp,0(sp)
8020cd38:	dec00204 	addi	sp,sp,8
8020cd3c:	f800283a 	ret

8020cd40 <vSyncPreHandleIrq>:
 *
 * @param [in] void* context
 *
 * @retval void
 */
void vSyncPreHandleIrq(void* pvContext) {
8020cd40:	defffc04 	addi	sp,sp,-16
8020cd44:	dfc00315 	stw	ra,12(sp)
8020cd48:	df000215 	stw	fp,8(sp)
8020cd4c:	df000204 	addi	fp,sp,8
8020cd50:	e13fff15 	stw	r4,-4(fp)

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cd54:	00a04034 	movhi	r2,33024
8020cd58:	10810004 	addi	r2,r2,1024
8020cd5c:	e0bffe15 	stw	r2,-8(fp)

	if (vpxSyncModule->xPreSyncIrqFlag.bPreBlankPulseIrqFlag) {
8020cd60:	e0bffe17 	ldw	r2,-8(fp)
8020cd64:	10801917 	ldw	r2,100(r2)
8020cd68:	10000626 	beq	r2,zero,8020cd84 <vSyncPreHandleIrq+0x44>
		vpxSyncModule->xPreSyncIrqFlagClr.bPreBlankPulseIrqFlagClr = TRUE;
8020cd6c:	e0bffe17 	ldw	r2,-8(fp)
8020cd70:	00c00044 	movi	r3,1
8020cd74:	10c01515 	stw	r3,84(r2)
		printf("Pre-Sync: Blank\n");
8020cd78:	012008b4 	movhi	r4,32802
8020cd7c:	21123504 	addi	r4,r4,18644
8020cd80:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xPreSyncIrqFlag.bPreNormalPulseIrqFlag) {
8020cd84:	e0bffe17 	ldw	r2,-8(fp)
8020cd88:	10801b17 	ldw	r2,108(r2)
8020cd8c:	10000626 	beq	r2,zero,8020cda8 <vSyncPreHandleIrq+0x68>
		vpxSyncModule->xPreSyncIrqFlagClr.bPreNormalPulseIrqFlagClr = TRUE;
8020cd90:	e0bffe17 	ldw	r2,-8(fp)
8020cd94:	00c00044 	movi	r3,1
8020cd98:	10c01715 	stw	r3,92(r2)
		printf("Pre-Sync: Normal\n");
8020cd9c:	012008b4 	movhi	r4,32802
8020cda0:	21123904 	addi	r4,r4,18660
8020cda4:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xPreSyncIrqFlag.bPreMasterPulseIrqFlag) {
8020cda8:	e0bffe17 	ldw	r2,-8(fp)
8020cdac:	10801a17 	ldw	r2,104(r2)
8020cdb0:	10000626 	beq	r2,zero,8020cdcc <vSyncPreHandleIrq+0x8c>
		vpxSyncModule->xPreSyncIrqFlagClr.bPreMasterPulseIrqFlagClr = TRUE;
8020cdb4:	e0bffe17 	ldw	r2,-8(fp)
8020cdb8:	00c00044 	movi	r3,1
8020cdbc:	10c01615 	stw	r3,88(r2)
		printf("Pre-Sync: Master\n");
8020cdc0:	012008b4 	movhi	r4,32802
8020cdc4:	21123e04 	addi	r4,r4,18680
8020cdc8:	020fbd40 	call	8020fbd4 <puts>

	}
	if (vpxSyncModule->xPreSyncIrqFlag.bPreLastPulseIrqFlag) {
8020cdcc:	e0bffe17 	ldw	r2,-8(fp)
8020cdd0:	10801c17 	ldw	r2,112(r2)
8020cdd4:	10000626 	beq	r2,zero,8020cdf0 <vSyncPreHandleIrq+0xb0>
		vpxSyncModule->xPreSyncIrqFlagClr.bPreLastPulseIrqFlagClr = TRUE;
8020cdd8:	e0bffe17 	ldw	r2,-8(fp)
8020cddc:	00c00044 	movi	r3,1
8020cde0:	10c01815 	stw	r3,96(r2)
		printf("Pre-Sync: Last\n");
8020cde4:	012008b4 	movhi	r4,32802
8020cde8:	21124304 	addi	r4,r4,18700
8020cdec:	020fbd40 	call	8020fbd4 <puts>

	}

}
8020cdf0:	0001883a 	nop
8020cdf4:	e037883a 	mov	sp,fp
8020cdf8:	dfc00117 	ldw	ra,4(sp)
8020cdfc:	df000017 	ldw	fp,0(sp)
8020ce00:	dec00204 	addi	sp,sp,8
8020ce04:	f800283a 	ret

8020ce08 <vSyncClearCounter>:

void vSyncClearCounter(void) {
8020ce08:	deffff04 	addi	sp,sp,-4
8020ce0c:	df000015 	stw	fp,0(sp)
8020ce10:	d839883a 	mov	fp,sp
	// Recast the viHoldContext pointer to match the alt_irq_register() function
	// prototype.
	vucN = 0;
8020ce14:	d0203005 	stb	zero,-32576(gp)
}
8020ce18:	0001883a 	nop
8020ce1c:	e037883a 	mov	sp,fp
8020ce20:	df000017 	ldw	fp,0(sp)
8020ce24:	dec00104 	addi	sp,sp,4
8020ce28:	f800283a 	ret

8020ce2c <vSyncInitIrq>:
 *
 * @param [in] void
 *
 * @retval void
 */
void vSyncInitIrq(void) {
8020ce2c:	defffc04 	addi	sp,sp,-16
8020ce30:	dfc00315 	stw	ra,12(sp)
8020ce34:	df000215 	stw	fp,8(sp)
8020ce38:	df000204 	addi	fp,sp,8
	// Recast the viSyncHoldContext pointer to match the alt_irq_register() function
	// prototype.
	void* hold_context_ptr = (void*) &viSyncHoldContext;
8020ce3c:	d0a02e04 	addi	r2,gp,-32584
8020ce40:	e0bffe15 	stw	r2,-8(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020ce44:	00a04034 	movhi	r2,33024
8020ce48:	10810004 	addi	r2,r2,1024
8020ce4c:	e0bfff15 	stw	r2,-4(fp)
	// Clear all flags
	vpxSyncModule->xSyncIrqFlagClr.bBlankPulseIrqFlagClr = TRUE;
8020ce50:	e0bfff17 	ldw	r2,-4(fp)
8020ce54:	00c00044 	movi	r3,1
8020ce58:	10c00815 	stw	r3,32(r2)
	vpxSyncModule->xSyncIrqFlagClr.bNormalPulseIrqFlagClr = TRUE;
8020ce5c:	e0bfff17 	ldw	r2,-4(fp)
8020ce60:	00c00044 	movi	r3,1
8020ce64:	10c00a15 	stw	r3,40(r2)
	vpxSyncModule->xSyncIrqFlagClr.bMasterPulseIrqFlagClr = TRUE;
8020ce68:	e0bfff17 	ldw	r2,-4(fp)
8020ce6c:	00c00044 	movi	r3,1
8020ce70:	10c00915 	stw	r3,36(r2)
	vpxSyncModule->xSyncIrqFlagClr.bLastPulseIrqFlagClr = TRUE;
8020ce74:	e0bfff17 	ldw	r2,-4(fp)
8020ce78:	00c00044 	movi	r3,1
8020ce7c:	10c00b15 	stw	r3,44(r2)
	// Register the interrupt handler
	alt_irq_register(vpxSyncModule->xSyncIRQNumber.uliSyncIrqNumber, hold_context_ptr, vSyncHandleIrq);
8020ce80:	e0bfff17 	ldw	r2,-4(fp)
8020ce84:	10803317 	ldw	r2,204(r2)
8020ce88:	01a00874 	movhi	r6,32801
8020ce8c:	31b31e04 	addi	r6,r6,-13192
8020ce90:	e17ffe17 	ldw	r5,-8(fp)
8020ce94:	1009883a 	mov	r4,r2
8020ce98:	021e9e40 	call	8021e9e4 <alt_irq_register>
}
8020ce9c:	0001883a 	nop
8020cea0:	e037883a 	mov	sp,fp
8020cea4:	dfc00117 	ldw	ra,4(sp)
8020cea8:	df000017 	ldw	fp,0(sp)
8020ceac:	dec00204 	addi	sp,sp,8
8020ceb0:	f800283a 	ret

8020ceb4 <vSyncPreInitIrq>:
 *
 * @param [in] void
 *
 * @retval void
 */
void vSyncPreInitIrq(void) {
8020ceb4:	defffc04 	addi	sp,sp,-16
8020ceb8:	dfc00315 	stw	ra,12(sp)
8020cebc:	df000215 	stw	fp,8(sp)
8020cec0:	df000204 	addi	fp,sp,8
	// Recast the viPreSyncHoldContext pointer to match the alt_irq_register() function
	// prototype.
	void* hold_context_ptr = (void*) &viPreSyncHoldContext;
8020cec4:	d0a02f04 	addi	r2,gp,-32580
8020cec8:	e0bffe15 	stw	r2,-8(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cecc:	00a04034 	movhi	r2,33024
8020ced0:	10810004 	addi	r2,r2,1024
8020ced4:	e0bfff15 	stw	r2,-4(fp)
	// Clear all flags
	vpxSyncModule->xPreSyncIrqFlagClr.bPreBlankPulseIrqFlagClr = TRUE;
8020ced8:	e0bfff17 	ldw	r2,-4(fp)
8020cedc:	00c00044 	movi	r3,1
8020cee0:	10c01515 	stw	r3,84(r2)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreNormalPulseIrqFlagClr = TRUE;
8020cee4:	e0bfff17 	ldw	r2,-4(fp)
8020cee8:	00c00044 	movi	r3,1
8020ceec:	10c01715 	stw	r3,92(r2)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreMasterPulseIrqFlagClr = TRUE;
8020cef0:	e0bfff17 	ldw	r2,-4(fp)
8020cef4:	00c00044 	movi	r3,1
8020cef8:	10c01615 	stw	r3,88(r2)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreLastPulseIrqFlagClr = TRUE;
8020cefc:	e0bfff17 	ldw	r2,-4(fp)
8020cf00:	00c00044 	movi	r3,1
8020cf04:	10c01815 	stw	r3,96(r2)
	// Register the interrupt handler
	alt_irq_register(vpxSyncModule->xSyncIRQNumber.uliPreSyncIrqNumber, hold_context_ptr, vSyncPreHandleIrq);
8020cf08:	e0bfff17 	ldw	r2,-4(fp)
8020cf0c:	10803417 	ldw	r2,208(r2)
8020cf10:	01a00874 	movhi	r6,32801
8020cf14:	31b35004 	addi	r6,r6,-12992
8020cf18:	e17ffe17 	ldw	r5,-8(fp)
8020cf1c:	1009883a 	mov	r4,r2
8020cf20:	021e9e40 	call	8021e9e4 <alt_irq_register>
}
8020cf24:	0001883a 	nop
8020cf28:	e037883a 	mov	sp,fp
8020cf2c:	dfc00117 	ldw	ra,4(sp)
8020cf30:	df000017 	ldw	fp,0(sp)
8020cf34:	dec00204 	addi	sp,sp,8
8020cf38:	f800283a 	ret

8020cf3c <bSyncStatusExtnIrq>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncStatusExtnIrq(void) {
8020cf3c:	defffd04 	addi	sp,sp,-12
8020cf40:	df000215 	stw	fp,8(sp)
8020cf44:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cf48:	00a04034 	movhi	r2,33024
8020cf4c:	10810004 	addi	r2,r2,1024
8020cf50:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncStatus.bIntExtN;
8020cf54:	e0bffe17 	ldw	r2,-8(fp)
8020cf58:	10800017 	ldw	r2,0(r2)
8020cf5c:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020cf60:	e0bfff17 	ldw	r2,-4(fp)
}
8020cf64:	e037883a 	mov	sp,fp
8020cf68:	df000017 	ldw	fp,0(sp)
8020cf6c:	dec00104 	addi	sp,sp,4
8020cf70:	f800283a 	ret

8020cf74 <ucSyncStatusState>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusState(void) {
8020cf74:	defffd04 	addi	sp,sp,-12
8020cf78:	df000215 	stw	fp,8(sp)
8020cf7c:	df000204 	addi	fp,sp,8
	alt_u8 ucResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cf80:	00a04034 	movhi	r2,33024
8020cf84:	10810004 	addi	r2,r2,1024
8020cf88:	e0bffe15 	stw	r2,-8(fp)
	ucResult = vpxSyncModule->xSyncStatus.ucState;
8020cf8c:	e0bffe17 	ldw	r2,-8(fp)
8020cf90:	10800103 	ldbu	r2,4(r2)
8020cf94:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020cf98:	e0bfff03 	ldbu	r2,-4(fp)
}
8020cf9c:	e037883a 	mov	sp,fp
8020cfa0:	df000017 	ldw	fp,0(sp)
8020cfa4:	dec00104 	addi	sp,sp,4
8020cfa8:	f800283a 	ret

8020cfac <ucSyncStatusErrorCode>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusErrorCode(void) {
8020cfac:	defffd04 	addi	sp,sp,-12
8020cfb0:	df000215 	stw	fp,8(sp)
8020cfb4:	df000204 	addi	fp,sp,8
	alt_u8 ucResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cfb8:	00a04034 	movhi	r2,33024
8020cfbc:	10810004 	addi	r2,r2,1024
8020cfc0:	e0bffe15 	stw	r2,-8(fp)
	ucResult = vpxSyncModule->xSyncStatus.ucErrorCode;
8020cfc4:	e0bffe17 	ldw	r2,-8(fp)
8020cfc8:	10800143 	ldbu	r2,5(r2)
8020cfcc:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020cfd0:	e0bfff03 	ldbu	r2,-4(fp)
}
8020cfd4:	e037883a 	mov	sp,fp
8020cfd8:	df000017 	ldw	fp,0(sp)
8020cfdc:	dec00104 	addi	sp,sp,4
8020cfe0:	f800283a 	ret

8020cfe4 <ucSyncStatusCycleNumber>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusCycleNumber(void) {
8020cfe4:	defffd04 	addi	sp,sp,-12
8020cfe8:	df000215 	stw	fp,8(sp)
8020cfec:	df000204 	addi	fp,sp,8
	alt_u8 ucResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020cff0:	00a04034 	movhi	r2,33024
8020cff4:	10810004 	addi	r2,r2,1024
8020cff8:	e0bffe15 	stw	r2,-8(fp)
	ucResult = vpxSyncModule->xSyncStatus.ucCycleNumber;
8020cffc:	e0bffe17 	ldw	r2,-8(fp)
8020d000:	10800183 	ldbu	r2,6(r2)
8020d004:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020d008:	e0bfff03 	ldbu	r2,-4(fp)
}
8020d00c:	e037883a 	mov	sp,fp
8020d010:	df000017 	ldw	fp,0(sp)
8020d014:	dec00104 	addi	sp,sp,4
8020d018:	f800283a 	ret

8020d01c <bSyncSetMbt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetMbt(alt_u32 uliValue) {
8020d01c:	defffd04 	addi	sp,sp,-12
8020d020:	df000215 	stw	fp,8(sp)
8020d024:	df000204 	addi	fp,sp,8
8020d028:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d02c:	00a04034 	movhi	r2,33024
8020d030:	10810004 	addi	r2,r2,1024
8020d034:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncConfig.uliMasterBlankTime = uliValue;
8020d038:	e0bffe17 	ldw	r2,-8(fp)
8020d03c:	e0ffff17 	ldw	r3,-4(fp)
8020d040:	10c01d15 	stw	r3,116(r2)
	return TRUE;
8020d044:	00800044 	movi	r2,1
}
8020d048:	e037883a 	mov	sp,fp
8020d04c:	df000017 	ldw	fp,0(sp)
8020d050:	dec00104 	addi	sp,sp,4
8020d054:	f800283a 	ret

8020d058 <bSyncSetBt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetBt(alt_u32 uliValue) {
8020d058:	defffd04 	addi	sp,sp,-12
8020d05c:	df000215 	stw	fp,8(sp)
8020d060:	df000204 	addi	fp,sp,8
8020d064:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d068:	00a04034 	movhi	r2,33024
8020d06c:	10810004 	addi	r2,r2,1024
8020d070:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncConfig.uliBlankTime = uliValue;
8020d074:	e0bffe17 	ldw	r2,-8(fp)
8020d078:	e0ffff17 	ldw	r3,-4(fp)
8020d07c:	10c01e15 	stw	r3,120(r2)
	return TRUE;
8020d080:	00800044 	movi	r2,1
}
8020d084:	e037883a 	mov	sp,fp
8020d088:	df000017 	ldw	fp,0(sp)
8020d08c:	dec00104 	addi	sp,sp,4
8020d090:	f800283a 	ret

8020d094 <bSyncSetPreBt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetPreBt(alt_u32 uliValue) {
8020d094:	defffd04 	addi	sp,sp,-12
8020d098:	df000215 	stw	fp,8(sp)
8020d09c:	df000204 	addi	fp,sp,8
8020d0a0:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d0a4:	00a04034 	movhi	r2,33024
8020d0a8:	10810004 	addi	r2,r2,1024
8020d0ac:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncConfig.uliPreBlankTime = uliValue;
8020d0b0:	e0bffe17 	ldw	r2,-8(fp)
8020d0b4:	e0ffff17 	ldw	r3,-4(fp)
8020d0b8:	10c01f15 	stw	r3,124(r2)
	return TRUE;
8020d0bc:	00800044 	movi	r2,1
}
8020d0c0:	e037883a 	mov	sp,fp
8020d0c4:	df000017 	ldw	fp,0(sp)
8020d0c8:	dec00104 	addi	sp,sp,4
8020d0cc:	f800283a 	ret

8020d0d0 <bSyncSetPer>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetPer(alt_u32 uliValue) {
8020d0d0:	defffd04 	addi	sp,sp,-12
8020d0d4:	df000215 	stw	fp,8(sp)
8020d0d8:	df000204 	addi	fp,sp,8
8020d0dc:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d0e0:	00a04034 	movhi	r2,33024
8020d0e4:	10810004 	addi	r2,r2,1024
8020d0e8:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncConfig.uliPeriod = uliValue;
8020d0ec:	e0bffe17 	ldw	r2,-8(fp)
8020d0f0:	e0ffff17 	ldw	r3,-4(fp)
8020d0f4:	10c02015 	stw	r3,128(r2)
	return TRUE;
8020d0f8:	00800044 	movi	r2,1
}
8020d0fc:	e037883a 	mov	sp,fp
8020d100:	df000017 	ldw	fp,0(sp)
8020d104:	dec00104 	addi	sp,sp,4
8020d108:	f800283a 	ret

8020d10c <bSyncSetOst>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetOst(alt_u32 uliValue) {
8020d10c:	defffd04 	addi	sp,sp,-12
8020d110:	df000215 	stw	fp,8(sp)
8020d114:	df000204 	addi	fp,sp,8
8020d118:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d11c:	00a04034 	movhi	r2,33024
8020d120:	10810004 	addi	r2,r2,1024
8020d124:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncConfig.uliOneShotTime = uliValue;
8020d128:	e0bffe17 	ldw	r2,-8(fp)
8020d12c:	e0ffff17 	ldw	r3,-4(fp)
8020d130:	10c02115 	stw	r3,132(r2)
	return TRUE;
8020d134:	00800044 	movi	r2,1
}
8020d138:	e037883a 	mov	sp,fp
8020d13c:	df000017 	ldw	fp,0(sp)
8020d140:	dec00104 	addi	sp,sp,4
8020d144:	f800283a 	ret

8020d148 <bSyncSetPolarity>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncSetPolarity(bool bValue) {
8020d148:	defffd04 	addi	sp,sp,-12
8020d14c:	df000215 	stw	fp,8(sp)
8020d150:	df000204 	addi	fp,sp,8
8020d154:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d158:	00a04034 	movhi	r2,33024
8020d15c:	10810004 	addi	r2,r2,1024
8020d160:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncGeneralConfig.bSignalPolarity = bValue;
8020d164:	e0bffe17 	ldw	r2,-8(fp)
8020d168:	e0ffff17 	ldw	r3,-4(fp)
8020d16c:	10c02215 	stw	r3,136(r2)
	return TRUE;
8020d170:	00800044 	movi	r2,1
}
8020d174:	e037883a 	mov	sp,fp
8020d178:	df000017 	ldw	fp,0(sp)
8020d17c:	dec00104 	addi	sp,sp,4
8020d180:	f800283a 	ret

8020d184 <bSyncSetNCycles>:
 *
 * @param [in] alt_u8 value
 *
 * @retval bool TRUE
 */
bool bSyncSetNCycles(alt_u8 ucValue) {
8020d184:	defffd04 	addi	sp,sp,-12
8020d188:	df000215 	stw	fp,8(sp)
8020d18c:	df000204 	addi	fp,sp,8
8020d190:	2005883a 	mov	r2,r4
8020d194:	e0bfff05 	stb	r2,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d198:	00a04034 	movhi	r2,33024
8020d19c:	10810004 	addi	r2,r2,1024
8020d1a0:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncGeneralConfig.ucNumberOfCycles = ucValue;
8020d1a4:	e0bffe17 	ldw	r2,-8(fp)
8020d1a8:	e0ffff03 	ldbu	r3,-4(fp)
8020d1ac:	10c02305 	stb	r3,140(r2)
	return TRUE;
8020d1b0:	00800044 	movi	r2,1
}
8020d1b4:	e037883a 	mov	sp,fp
8020d1b8:	df000017 	ldw	fp,0(sp)
8020d1bc:	dec00104 	addi	sp,sp,4
8020d1c0:	f800283a 	ret

8020d1c4 <uliSyncGetMbt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetMbt(void) {
8020d1c4:	defffd04 	addi	sp,sp,-12
8020d1c8:	df000215 	stw	fp,8(sp)
8020d1cc:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d1d0:	00a04034 	movhi	r2,33024
8020d1d4:	10810004 	addi	r2,r2,1024
8020d1d8:	e0bffe15 	stw	r2,-8(fp)
	uliAux = vpxSyncModule->xSyncConfig.uliMasterBlankTime;
8020d1dc:	e0bffe17 	ldw	r2,-8(fp)
8020d1e0:	10801d17 	ldw	r2,116(r2)
8020d1e4:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d1e8:	e0bfff17 	ldw	r2,-4(fp)
}
8020d1ec:	e037883a 	mov	sp,fp
8020d1f0:	df000017 	ldw	fp,0(sp)
8020d1f4:	dec00104 	addi	sp,sp,4
8020d1f8:	f800283a 	ret

8020d1fc <uliSyncGetBt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetBt(void) {
8020d1fc:	defffd04 	addi	sp,sp,-12
8020d200:	df000215 	stw	fp,8(sp)
8020d204:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d208:	00a04034 	movhi	r2,33024
8020d20c:	10810004 	addi	r2,r2,1024
8020d210:	e0bffe15 	stw	r2,-8(fp)
	uliAux = vpxSyncModule->xSyncConfig.uliBlankTime;
8020d214:	e0bffe17 	ldw	r2,-8(fp)
8020d218:	10801e17 	ldw	r2,120(r2)
8020d21c:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d220:	e0bfff17 	ldw	r2,-4(fp)
}
8020d224:	e037883a 	mov	sp,fp
8020d228:	df000017 	ldw	fp,0(sp)
8020d22c:	dec00104 	addi	sp,sp,4
8020d230:	f800283a 	ret

8020d234 <uliSyncGetPer>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetPer(void) {
8020d234:	defffd04 	addi	sp,sp,-12
8020d238:	df000215 	stw	fp,8(sp)
8020d23c:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d240:	00a04034 	movhi	r2,33024
8020d244:	10810004 	addi	r2,r2,1024
8020d248:	e0bffe15 	stw	r2,-8(fp)
	uliAux = vpxSyncModule->xSyncConfig.uliPeriod;
8020d24c:	e0bffe17 	ldw	r2,-8(fp)
8020d250:	10802017 	ldw	r2,128(r2)
8020d254:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d258:	e0bfff17 	ldw	r2,-4(fp)
}
8020d25c:	e037883a 	mov	sp,fp
8020d260:	df000017 	ldw	fp,0(sp)
8020d264:	dec00104 	addi	sp,sp,4
8020d268:	f800283a 	ret

8020d26c <uliSyncGetOst>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetOst(void) {
8020d26c:	defffd04 	addi	sp,sp,-12
8020d270:	df000215 	stw	fp,8(sp)
8020d274:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;

	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d278:	00a04034 	movhi	r2,33024
8020d27c:	10810004 	addi	r2,r2,1024
8020d280:	e0bffe15 	stw	r2,-8(fp)
	uliAux = vpxSyncModule->xSyncConfig.uliOneShotTime;
8020d284:	e0bffe17 	ldw	r2,-8(fp)
8020d288:	10802117 	ldw	r2,132(r2)
8020d28c:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d290:	e0bfff17 	ldw	r2,-4(fp)
}
8020d294:	e037883a 	mov	sp,fp
8020d298:	df000017 	ldw	fp,0(sp)
8020d29c:	dec00104 	addi	sp,sp,4
8020d2a0:	f800283a 	ret

8020d2a4 <bSyncErrInj>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncErrInj(alt_u32 uliValue) {
8020d2a4:	defffd04 	addi	sp,sp,-12
8020d2a8:	df000215 	stw	fp,8(sp)
8020d2ac:	df000204 	addi	fp,sp,8
8020d2b0:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d2b4:	00a04034 	movhi	r2,33024
8020d2b8:	10810004 	addi	r2,r2,1024
8020d2bc:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncErrorInjection.uliErrorInjection = uliValue;
8020d2c0:	e0bffe17 	ldw	r2,-8(fp)
8020d2c4:	e0ffff17 	ldw	r3,-4(fp)
8020d2c8:	10c02415 	stw	r3,144(r2)
	return TRUE;
8020d2cc:	00800044 	movi	r2,1
}
8020d2d0:	e037883a 	mov	sp,fp
8020d2d4:	df000017 	ldw	fp,0(sp)
8020d2d8:	dec00104 	addi	sp,sp,4
8020d2dc:	f800283a 	ret

8020d2e0 <bSyncCtrIntern>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrIntern(bool bValue) {
8020d2e0:	defffd04 	addi	sp,sp,-12
8020d2e4:	df000215 	stw	fp,8(sp)
8020d2e8:	df000204 	addi	fp,sp,8
8020d2ec:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d2f0:	00a04034 	movhi	r2,33024
8020d2f4:	10810004 	addi	r2,r2,1024
8020d2f8:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bIntExtN = bValue;
8020d2fc:	e0bffe17 	ldw	r2,-8(fp)
8020d300:	e0ffff17 	ldw	r3,-4(fp)
8020d304:	10c02515 	stw	r3,148(r2)
	return TRUE;
8020d308:	00800044 	movi	r2,1
}
8020d30c:	e037883a 	mov	sp,fp
8020d310:	df000017 	ldw	fp,0(sp)
8020d314:	dec00104 	addi	sp,sp,4
8020d318:	f800283a 	ret

8020d31c <bSyncCtrStart>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrStart(void) {
8020d31c:	defffe04 	addi	sp,sp,-8
8020d320:	df000115 	stw	fp,4(sp)
8020d324:	df000104 	addi	fp,sp,4
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d328:	00a04034 	movhi	r2,33024
8020d32c:	10810004 	addi	r2,r2,1024
8020d330:	e0bfff15 	stw	r2,-4(fp)
	vpxSyncModule->xSyncControl.bStart = SYNC_BIT_ON;
8020d334:	e0bfff17 	ldw	r2,-4(fp)
8020d338:	00c00044 	movi	r3,1
8020d33c:	10c02615 	stw	r3,152(r2)
	return TRUE;
8020d340:	00800044 	movi	r2,1
}
8020d344:	e037883a 	mov	sp,fp
8020d348:	df000017 	ldw	fp,0(sp)
8020d34c:	dec00104 	addi	sp,sp,4
8020d350:	f800283a 	ret

8020d354 <bSyncCtrReset>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrReset(void) {
8020d354:	defffe04 	addi	sp,sp,-8
8020d358:	df000115 	stw	fp,4(sp)
8020d35c:	df000104 	addi	fp,sp,4
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d360:	00a04034 	movhi	r2,33024
8020d364:	10810004 	addi	r2,r2,1024
8020d368:	e0bfff15 	stw	r2,-4(fp)
	vpxSyncModule->xSyncControl.bReset = SYNC_BIT_ON;
8020d36c:	e0bfff17 	ldw	r2,-4(fp)
8020d370:	00c00044 	movi	r3,1
8020d374:	10c02715 	stw	r3,156(r2)
	return TRUE;
8020d378:	00800044 	movi	r2,1
}
8020d37c:	e037883a 	mov	sp,fp
8020d380:	df000017 	ldw	fp,0(sp)
8020d384:	dec00104 	addi	sp,sp,4
8020d388:	f800283a 	ret

8020d38c <bSyncCtrOneShot>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrOneShot(void) {
8020d38c:	defffe04 	addi	sp,sp,-8
8020d390:	df000115 	stw	fp,4(sp)
8020d394:	df000104 	addi	fp,sp,4
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d398:	00a04034 	movhi	r2,33024
8020d39c:	10810004 	addi	r2,r2,1024
8020d3a0:	e0bfff15 	stw	r2,-4(fp)
	vpxSyncModule->xSyncControl.bOneShot = SYNC_BIT_ON;
8020d3a4:	e0bfff17 	ldw	r2,-4(fp)
8020d3a8:	00c00044 	movi	r3,1
8020d3ac:	10c02815 	stw	r3,160(r2)
	return TRUE;
8020d3b0:	00800044 	movi	r2,1
}
8020d3b4:	e037883a 	mov	sp,fp
8020d3b8:	df000017 	ldw	fp,0(sp)
8020d3bc:	dec00104 	addi	sp,sp,4
8020d3c0:	f800283a 	ret

8020d3c4 <bSyncCtrErrInj>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrErrInj(void) {
8020d3c4:	defffe04 	addi	sp,sp,-8
8020d3c8:	df000115 	stw	fp,4(sp)
8020d3cc:	df000104 	addi	fp,sp,4
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d3d0:	00a04034 	movhi	r2,33024
8020d3d4:	10810004 	addi	r2,r2,1024
8020d3d8:	e0bfff15 	stw	r2,-4(fp)
	vpxSyncModule->xSyncControl.bErrInj = SYNC_BIT_ON;
8020d3dc:	e0bfff17 	ldw	r2,-4(fp)
8020d3e0:	00c00044 	movi	r3,1
8020d3e4:	10c02915 	stw	r3,164(r2)
	return TRUE;
8020d3e8:	00800044 	movi	r2,1
}
8020d3ec:	e037883a 	mov	sp,fp
8020d3f0:	df000017 	ldw	fp,0(sp)
8020d3f4:	dec00104 	addi	sp,sp,4
8020d3f8:	f800283a 	ret

8020d3fc <bSyncCtrSyncOutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrSyncOutEnable(bool bValue) {
8020d3fc:	defffd04 	addi	sp,sp,-12
8020d400:	df000215 	stw	fp,8(sp)
8020d404:	df000204 	addi	fp,sp,8
8020d408:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d40c:	00a04034 	movhi	r2,33024
8020d410:	10810004 	addi	r2,r2,1024
8020d414:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bOutEn = bValue;
8020d418:	e0bffe17 	ldw	r2,-8(fp)
8020d41c:	e0ffff17 	ldw	r3,-4(fp)
8020d420:	10c02a15 	stw	r3,168(r2)
	return TRUE;
8020d424:	00800044 	movi	r2,1
}
8020d428:	e037883a 	mov	sp,fp
8020d42c:	df000017 	ldw	fp,0(sp)
8020d430:	dec00104 	addi	sp,sp,4
8020d434:	f800283a 	ret

8020d438 <bSyncCtrCh1OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh1OutEnable(bool bValue) {
8020d438:	defffd04 	addi	sp,sp,-12
8020d43c:	df000215 	stw	fp,8(sp)
8020d440:	df000204 	addi	fp,sp,8
8020d444:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d448:	00a04034 	movhi	r2,33024
8020d44c:	10810004 	addi	r2,r2,1024
8020d450:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel1En = bValue;
8020d454:	e0bffe17 	ldw	r2,-8(fp)
8020d458:	e0ffff17 	ldw	r3,-4(fp)
8020d45c:	10c02b15 	stw	r3,172(r2)
	return TRUE;
8020d460:	00800044 	movi	r2,1
}
8020d464:	e037883a 	mov	sp,fp
8020d468:	df000017 	ldw	fp,0(sp)
8020d46c:	dec00104 	addi	sp,sp,4
8020d470:	f800283a 	ret

8020d474 <bSyncCtrCh2OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh2OutEnable(bool bValue) {
8020d474:	defffd04 	addi	sp,sp,-12
8020d478:	df000215 	stw	fp,8(sp)
8020d47c:	df000204 	addi	fp,sp,8
8020d480:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d484:	00a04034 	movhi	r2,33024
8020d488:	10810004 	addi	r2,r2,1024
8020d48c:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel2En = bValue;
8020d490:	e0bffe17 	ldw	r2,-8(fp)
8020d494:	e0ffff17 	ldw	r3,-4(fp)
8020d498:	10c02c15 	stw	r3,176(r2)
	return TRUE;
8020d49c:	00800044 	movi	r2,1
}
8020d4a0:	e037883a 	mov	sp,fp
8020d4a4:	df000017 	ldw	fp,0(sp)
8020d4a8:	dec00104 	addi	sp,sp,4
8020d4ac:	f800283a 	ret

8020d4b0 <bSyncCtrCh3OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh3OutEnable(bool bValue) {
8020d4b0:	defffd04 	addi	sp,sp,-12
8020d4b4:	df000215 	stw	fp,8(sp)
8020d4b8:	df000204 	addi	fp,sp,8
8020d4bc:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d4c0:	00a04034 	movhi	r2,33024
8020d4c4:	10810004 	addi	r2,r2,1024
8020d4c8:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel3En = bValue;
8020d4cc:	e0bffe17 	ldw	r2,-8(fp)
8020d4d0:	e0ffff17 	ldw	r3,-4(fp)
8020d4d4:	10c02d15 	stw	r3,180(r2)
	return TRUE;
8020d4d8:	00800044 	movi	r2,1
}
8020d4dc:	e037883a 	mov	sp,fp
8020d4e0:	df000017 	ldw	fp,0(sp)
8020d4e4:	dec00104 	addi	sp,sp,4
8020d4e8:	f800283a 	ret

8020d4ec <bSyncCtrCh4OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh4OutEnable(bool bValue) {
8020d4ec:	defffd04 	addi	sp,sp,-12
8020d4f0:	df000215 	stw	fp,8(sp)
8020d4f4:	df000204 	addi	fp,sp,8
8020d4f8:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d4fc:	00a04034 	movhi	r2,33024
8020d500:	10810004 	addi	r2,r2,1024
8020d504:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel4En = bValue;
8020d508:	e0bffe17 	ldw	r2,-8(fp)
8020d50c:	e0ffff17 	ldw	r3,-4(fp)
8020d510:	10c02e15 	stw	r3,184(r2)
	return TRUE;
8020d514:	00800044 	movi	r2,1
}
8020d518:	e037883a 	mov	sp,fp
8020d51c:	df000017 	ldw	fp,0(sp)
8020d520:	dec00104 	addi	sp,sp,4
8020d524:	f800283a 	ret

8020d528 <bSyncCtrCh5OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh5OutEnable(bool bValue) {
8020d528:	defffd04 	addi	sp,sp,-12
8020d52c:	df000215 	stw	fp,8(sp)
8020d530:	df000204 	addi	fp,sp,8
8020d534:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d538:	00a04034 	movhi	r2,33024
8020d53c:	10810004 	addi	r2,r2,1024
8020d540:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel5En = bValue;
8020d544:	e0bffe17 	ldw	r2,-8(fp)
8020d548:	e0ffff17 	ldw	r3,-4(fp)
8020d54c:	10c02f15 	stw	r3,188(r2)
	return TRUE;
8020d550:	00800044 	movi	r2,1
}
8020d554:	e037883a 	mov	sp,fp
8020d558:	df000017 	ldw	fp,0(sp)
8020d55c:	dec00104 	addi	sp,sp,4
8020d560:	f800283a 	ret

8020d564 <bSyncCtrCh6OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh6OutEnable(bool bValue) {
8020d564:	defffd04 	addi	sp,sp,-12
8020d568:	df000215 	stw	fp,8(sp)
8020d56c:	df000204 	addi	fp,sp,8
8020d570:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d574:	00a04034 	movhi	r2,33024
8020d578:	10810004 	addi	r2,r2,1024
8020d57c:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel6En = bValue;
8020d580:	e0bffe17 	ldw	r2,-8(fp)
8020d584:	e0ffff17 	ldw	r3,-4(fp)
8020d588:	10c03015 	stw	r3,192(r2)
	return TRUE;
8020d58c:	00800044 	movi	r2,1
}
8020d590:	e037883a 	mov	sp,fp
8020d594:	df000017 	ldw	fp,0(sp)
8020d598:	dec00104 	addi	sp,sp,4
8020d59c:	f800283a 	ret

8020d5a0 <bSyncCtrCh7OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh7OutEnable(bool bValue) {
8020d5a0:	defffd04 	addi	sp,sp,-12
8020d5a4:	df000215 	stw	fp,8(sp)
8020d5a8:	df000204 	addi	fp,sp,8
8020d5ac:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d5b0:	00a04034 	movhi	r2,33024
8020d5b4:	10810004 	addi	r2,r2,1024
8020d5b8:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel7En = bValue;
8020d5bc:	e0bffe17 	ldw	r2,-8(fp)
8020d5c0:	e0ffff17 	ldw	r3,-4(fp)
8020d5c4:	10c03115 	stw	r3,196(r2)
	return TRUE;
8020d5c8:	00800044 	movi	r2,1
}
8020d5cc:	e037883a 	mov	sp,fp
8020d5d0:	df000017 	ldw	fp,0(sp)
8020d5d4:	dec00104 	addi	sp,sp,4
8020d5d8:	f800283a 	ret

8020d5dc <bSyncCtrCh8OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh8OutEnable(bool bValue) {
8020d5dc:	defffd04 	addi	sp,sp,-12
8020d5e0:	df000215 	stw	fp,8(sp)
8020d5e4:	df000204 	addi	fp,sp,8
8020d5e8:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d5ec:	00a04034 	movhi	r2,33024
8020d5f0:	10810004 	addi	r2,r2,1024
8020d5f4:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncControl.bChannel8En = bValue;
8020d5f8:	e0bffe17 	ldw	r2,-8(fp)
8020d5fc:	e0ffff17 	ldw	r3,-4(fp)
8020d600:	10c03215 	stw	r3,200(r2)
	return TRUE;
8020d604:	00800044 	movi	r2,1
}
8020d608:	e037883a 	mov	sp,fp
8020d60c:	df000017 	ldw	fp,0(sp)
8020d610:	dec00104 	addi	sp,sp,4
8020d614:	f800283a 	ret

8020d618 <bSyncIrqEnableError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableError(bool bValue) {
8020d618:	defffd04 	addi	sp,sp,-12
8020d61c:	df000215 	stw	fp,8(sp)
8020d620:	df000204 	addi	fp,sp,8
8020d624:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d628:	00a04034 	movhi	r2,33024
8020d62c:	10810004 	addi	r2,r2,1024
8020d630:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqEn.bErrorIrqEn = bValue;
8020d634:	e0bffe17 	ldw	r2,-8(fp)
8020d638:	e0ffff17 	ldw	r3,-4(fp)
8020d63c:	10c00215 	stw	r3,8(r2)
	return TRUE;
8020d640:	00800044 	movi	r2,1
}
8020d644:	e037883a 	mov	sp,fp
8020d648:	df000017 	ldw	fp,0(sp)
8020d64c:	dec00104 	addi	sp,sp,4
8020d650:	f800283a 	ret

8020d654 <bSyncIrqEnableBlankPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableBlankPulse(bool bValue) {
8020d654:	defffd04 	addi	sp,sp,-12
8020d658:	df000215 	stw	fp,8(sp)
8020d65c:	df000204 	addi	fp,sp,8
8020d660:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d664:	00a04034 	movhi	r2,33024
8020d668:	10810004 	addi	r2,r2,1024
8020d66c:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqEn.bBlankPulseIrqEn = bValue;
8020d670:	e0bffe17 	ldw	r2,-8(fp)
8020d674:	e0ffff17 	ldw	r3,-4(fp)
8020d678:	10c00315 	stw	r3,12(r2)
	return TRUE;
8020d67c:	00800044 	movi	r2,1
}
8020d680:	e037883a 	mov	sp,fp
8020d684:	df000017 	ldw	fp,0(sp)
8020d688:	dec00104 	addi	sp,sp,4
8020d68c:	f800283a 	ret

8020d690 <bSyncIrqEnableMasterPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableMasterPulse(bool bValue) {
8020d690:	defffd04 	addi	sp,sp,-12
8020d694:	df000215 	stw	fp,8(sp)
8020d698:	df000204 	addi	fp,sp,8
8020d69c:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d6a0:	00a04034 	movhi	r2,33024
8020d6a4:	10810004 	addi	r2,r2,1024
8020d6a8:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqEn.bMasterPulseIrqEn = bValue;
8020d6ac:	e0bffe17 	ldw	r2,-8(fp)
8020d6b0:	e0ffff17 	ldw	r3,-4(fp)
8020d6b4:	10c00415 	stw	r3,16(r2)
	return TRUE;
8020d6b8:	00800044 	movi	r2,1
}
8020d6bc:	e037883a 	mov	sp,fp
8020d6c0:	df000017 	ldw	fp,0(sp)
8020d6c4:	dec00104 	addi	sp,sp,4
8020d6c8:	f800283a 	ret

8020d6cc <bSyncIrqEnableNormalPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableNormalPulse(bool bValue) {
8020d6cc:	defffd04 	addi	sp,sp,-12
8020d6d0:	df000215 	stw	fp,8(sp)
8020d6d4:	df000204 	addi	fp,sp,8
8020d6d8:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d6dc:	00a04034 	movhi	r2,33024
8020d6e0:	10810004 	addi	r2,r2,1024
8020d6e4:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqEn.bNormalPulseIrqEn = bValue;
8020d6e8:	e0bffe17 	ldw	r2,-8(fp)
8020d6ec:	e0ffff17 	ldw	r3,-4(fp)
8020d6f0:	10c00515 	stw	r3,20(r2)
	return TRUE;
8020d6f4:	00800044 	movi	r2,1
}
8020d6f8:	e037883a 	mov	sp,fp
8020d6fc:	df000017 	ldw	fp,0(sp)
8020d700:	dec00104 	addi	sp,sp,4
8020d704:	f800283a 	ret

8020d708 <bSyncIrqEnableLastPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableLastPulse(bool bValue) {
8020d708:	defffd04 	addi	sp,sp,-12
8020d70c:	df000215 	stw	fp,8(sp)
8020d710:	df000204 	addi	fp,sp,8
8020d714:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d718:	00a04034 	movhi	r2,33024
8020d71c:	10810004 	addi	r2,r2,1024
8020d720:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqEn.bLastPulseIrqEn = bValue;
8020d724:	e0bffe17 	ldw	r2,-8(fp)
8020d728:	e0ffff17 	ldw	r3,-4(fp)
8020d72c:	10c00615 	stw	r3,24(r2)
	return TRUE;
8020d730:	00800044 	movi	r2,1
}
8020d734:	e037883a 	mov	sp,fp
8020d738:	df000017 	ldw	fp,0(sp)
8020d73c:	dec00104 	addi	sp,sp,4
8020d740:	f800283a 	ret

8020d744 <bSyncIrqFlagClrError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrError(bool bValue) {
8020d744:	defffd04 	addi	sp,sp,-12
8020d748:	df000215 	stw	fp,8(sp)
8020d74c:	df000204 	addi	fp,sp,8
8020d750:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d754:	00a04034 	movhi	r2,33024
8020d758:	10810004 	addi	r2,r2,1024
8020d75c:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqFlagClr.bErrorIrqFlagClr = bValue;
8020d760:	e0bffe17 	ldw	r2,-8(fp)
8020d764:	e0ffff17 	ldw	r3,-4(fp)
8020d768:	10c00715 	stw	r3,28(r2)
	return TRUE;
8020d76c:	00800044 	movi	r2,1
}
8020d770:	e037883a 	mov	sp,fp
8020d774:	df000017 	ldw	fp,0(sp)
8020d778:	dec00104 	addi	sp,sp,4
8020d77c:	f800283a 	ret

8020d780 <bSyncIrqFlagClrBlankPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrBlankPulse(bool bValue) {
8020d780:	defffd04 	addi	sp,sp,-12
8020d784:	df000215 	stw	fp,8(sp)
8020d788:	df000204 	addi	fp,sp,8
8020d78c:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d790:	00a04034 	movhi	r2,33024
8020d794:	10810004 	addi	r2,r2,1024
8020d798:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqFlagClr.bBlankPulseIrqFlagClr = bValue;
8020d79c:	e0bffe17 	ldw	r2,-8(fp)
8020d7a0:	e0ffff17 	ldw	r3,-4(fp)
8020d7a4:	10c00815 	stw	r3,32(r2)
	return TRUE;
8020d7a8:	00800044 	movi	r2,1
}
8020d7ac:	e037883a 	mov	sp,fp
8020d7b0:	df000017 	ldw	fp,0(sp)
8020d7b4:	dec00104 	addi	sp,sp,4
8020d7b8:	f800283a 	ret

8020d7bc <bSyncIrqFlagClrMasterPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrMasterPulse(bool bValue) {
8020d7bc:	defffd04 	addi	sp,sp,-12
8020d7c0:	df000215 	stw	fp,8(sp)
8020d7c4:	df000204 	addi	fp,sp,8
8020d7c8:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d7cc:	00a04034 	movhi	r2,33024
8020d7d0:	10810004 	addi	r2,r2,1024
8020d7d4:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqFlagClr.bMasterPulseIrqFlagClr = bValue;
8020d7d8:	e0bffe17 	ldw	r2,-8(fp)
8020d7dc:	e0ffff17 	ldw	r3,-4(fp)
8020d7e0:	10c00915 	stw	r3,36(r2)
	return TRUE;
8020d7e4:	00800044 	movi	r2,1
}
8020d7e8:	e037883a 	mov	sp,fp
8020d7ec:	df000017 	ldw	fp,0(sp)
8020d7f0:	dec00104 	addi	sp,sp,4
8020d7f4:	f800283a 	ret

8020d7f8 <bSyncIrqFlagClrNormalPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrNormalPulse(bool bValue) {
8020d7f8:	defffd04 	addi	sp,sp,-12
8020d7fc:	df000215 	stw	fp,8(sp)
8020d800:	df000204 	addi	fp,sp,8
8020d804:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d808:	00a04034 	movhi	r2,33024
8020d80c:	10810004 	addi	r2,r2,1024
8020d810:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqFlagClr.bNormalPulseIrqFlagClr = bValue;
8020d814:	e0bffe17 	ldw	r2,-8(fp)
8020d818:	e0ffff17 	ldw	r3,-4(fp)
8020d81c:	10c00a15 	stw	r3,40(r2)
	return TRUE;
8020d820:	00800044 	movi	r2,1
}
8020d824:	e037883a 	mov	sp,fp
8020d828:	df000017 	ldw	fp,0(sp)
8020d82c:	dec00104 	addi	sp,sp,4
8020d830:	f800283a 	ret

8020d834 <bSyncIrqFlagClrLastPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrLastPulse(bool bValue) {
8020d834:	defffd04 	addi	sp,sp,-12
8020d838:	df000215 	stw	fp,8(sp)
8020d83c:	df000204 	addi	fp,sp,8
8020d840:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d844:	00a04034 	movhi	r2,33024
8020d848:	10810004 	addi	r2,r2,1024
8020d84c:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xSyncIrqFlagClr.bLastPulseIrqFlagClr = bValue;
8020d850:	e0bffe17 	ldw	r2,-8(fp)
8020d854:	e0ffff17 	ldw	r3,-4(fp)
8020d858:	10c00b15 	stw	r3,44(r2)
	return TRUE;
8020d85c:	00800044 	movi	r2,1
}
8020d860:	e037883a 	mov	sp,fp
8020d864:	df000017 	ldw	fp,0(sp)
8020d868:	dec00104 	addi	sp,sp,4
8020d86c:	f800283a 	ret

8020d870 <bSyncIrqFlagError>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagError(void) {
8020d870:	defffd04 	addi	sp,sp,-12
8020d874:	df000215 	stw	fp,8(sp)
8020d878:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d87c:	00a04034 	movhi	r2,33024
8020d880:	10810004 	addi	r2,r2,1024
8020d884:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncIrqFlag.bErrorIrqFlag;
8020d888:	e0bffe17 	ldw	r2,-8(fp)
8020d88c:	10800c17 	ldw	r2,48(r2)
8020d890:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020d894:	e0bfff17 	ldw	r2,-4(fp)
}
8020d898:	e037883a 	mov	sp,fp
8020d89c:	df000017 	ldw	fp,0(sp)
8020d8a0:	dec00104 	addi	sp,sp,4
8020d8a4:	f800283a 	ret

8020d8a8 <bSyncIrqFlagBlankPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagBlankPulse(void) {
8020d8a8:	defffd04 	addi	sp,sp,-12
8020d8ac:	df000215 	stw	fp,8(sp)
8020d8b0:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d8b4:	00a04034 	movhi	r2,33024
8020d8b8:	10810004 	addi	r2,r2,1024
8020d8bc:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncIrqFlag.bBlankPulseIrqFlag;
8020d8c0:	e0bffe17 	ldw	r2,-8(fp)
8020d8c4:	10800d17 	ldw	r2,52(r2)
8020d8c8:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020d8cc:	e0bfff17 	ldw	r2,-4(fp)
}
8020d8d0:	e037883a 	mov	sp,fp
8020d8d4:	df000017 	ldw	fp,0(sp)
8020d8d8:	dec00104 	addi	sp,sp,4
8020d8dc:	f800283a 	ret

8020d8e0 <bSyncIrqFlagMasterPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagMasterPulse(void) {
8020d8e0:	defffd04 	addi	sp,sp,-12
8020d8e4:	df000215 	stw	fp,8(sp)
8020d8e8:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d8ec:	00a04034 	movhi	r2,33024
8020d8f0:	10810004 	addi	r2,r2,1024
8020d8f4:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncIrqFlag.bMasterPulseIrqFlag;
8020d8f8:	e0bffe17 	ldw	r2,-8(fp)
8020d8fc:	10800e17 	ldw	r2,56(r2)
8020d900:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020d904:	e0bfff17 	ldw	r2,-4(fp)
}
8020d908:	e037883a 	mov	sp,fp
8020d90c:	df000017 	ldw	fp,0(sp)
8020d910:	dec00104 	addi	sp,sp,4
8020d914:	f800283a 	ret

8020d918 <bSyncIrqFlagNormalPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagNormalPulse(void) {
8020d918:	defffd04 	addi	sp,sp,-12
8020d91c:	df000215 	stw	fp,8(sp)
8020d920:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d924:	00a04034 	movhi	r2,33024
8020d928:	10810004 	addi	r2,r2,1024
8020d92c:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncIrqFlag.bNormalPulseIrqFlag;
8020d930:	e0bffe17 	ldw	r2,-8(fp)
8020d934:	10800f17 	ldw	r2,60(r2)
8020d938:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020d93c:	e0bfff17 	ldw	r2,-4(fp)
}
8020d940:	e037883a 	mov	sp,fp
8020d944:	df000017 	ldw	fp,0(sp)
8020d948:	dec00104 	addi	sp,sp,4
8020d94c:	f800283a 	ret

8020d950 <bSyncIrqFlagLastPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagLastPulse(void) {
8020d950:	defffd04 	addi	sp,sp,-12
8020d954:	df000215 	stw	fp,8(sp)
8020d958:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d95c:	00a04034 	movhi	r2,33024
8020d960:	10810004 	addi	r2,r2,1024
8020d964:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xSyncIrqFlag.bLastPulseIrqFlag;
8020d968:	e0bffe17 	ldw	r2,-8(fp)
8020d96c:	10801017 	ldw	r2,64(r2)
8020d970:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020d974:	e0bfff17 	ldw	r2,-4(fp)
}
8020d978:	e037883a 	mov	sp,fp
8020d97c:	df000017 	ldw	fp,0(sp)
8020d980:	dec00104 	addi	sp,sp,4
8020d984:	f800283a 	ret

8020d988 <bSyncPreIrqEnableBlankPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqEnableBlankPulse(bool bValue) {
8020d988:	defffd04 	addi	sp,sp,-12
8020d98c:	df000215 	stw	fp,8(sp)
8020d990:	df000204 	addi	fp,sp,8
8020d994:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d998:	00a04034 	movhi	r2,33024
8020d99c:	10810004 	addi	r2,r2,1024
8020d9a0:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqEn.bPreBlankPulseIrqEn = bValue;
8020d9a4:	e0bffe17 	ldw	r2,-8(fp)
8020d9a8:	e0ffff17 	ldw	r3,-4(fp)
8020d9ac:	10c01115 	stw	r3,68(r2)
	return TRUE;
8020d9b0:	00800044 	movi	r2,1
}
8020d9b4:	e037883a 	mov	sp,fp
8020d9b8:	df000017 	ldw	fp,0(sp)
8020d9bc:	dec00104 	addi	sp,sp,4
8020d9c0:	f800283a 	ret

8020d9c4 <bSyncPreIrqEnableMasterPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqEnableMasterPulse(bool bValue) {
8020d9c4:	defffd04 	addi	sp,sp,-12
8020d9c8:	df000215 	stw	fp,8(sp)
8020d9cc:	df000204 	addi	fp,sp,8
8020d9d0:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020d9d4:	00a04034 	movhi	r2,33024
8020d9d8:	10810004 	addi	r2,r2,1024
8020d9dc:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqEn.bPreMasterPulseIrqEn = bValue;
8020d9e0:	e0bffe17 	ldw	r2,-8(fp)
8020d9e4:	e0ffff17 	ldw	r3,-4(fp)
8020d9e8:	10c01215 	stw	r3,72(r2)
	return TRUE;
8020d9ec:	00800044 	movi	r2,1
}
8020d9f0:	e037883a 	mov	sp,fp
8020d9f4:	df000017 	ldw	fp,0(sp)
8020d9f8:	dec00104 	addi	sp,sp,4
8020d9fc:	f800283a 	ret

8020da00 <bSyncPreIrqEnableNormalPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqEnableNormalPulse(bool bValue) {
8020da00:	defffd04 	addi	sp,sp,-12
8020da04:	df000215 	stw	fp,8(sp)
8020da08:	df000204 	addi	fp,sp,8
8020da0c:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020da10:	00a04034 	movhi	r2,33024
8020da14:	10810004 	addi	r2,r2,1024
8020da18:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqEn.bPreNormalPulseIrqEn = bValue;
8020da1c:	e0bffe17 	ldw	r2,-8(fp)
8020da20:	e0ffff17 	ldw	r3,-4(fp)
8020da24:	10c01315 	stw	r3,76(r2)
	return TRUE;
8020da28:	00800044 	movi	r2,1
}
8020da2c:	e037883a 	mov	sp,fp
8020da30:	df000017 	ldw	fp,0(sp)
8020da34:	dec00104 	addi	sp,sp,4
8020da38:	f800283a 	ret

8020da3c <bSyncPreIrqEnableLastPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqEnableLastPulse(bool bValue) {
8020da3c:	defffd04 	addi	sp,sp,-12
8020da40:	df000215 	stw	fp,8(sp)
8020da44:	df000204 	addi	fp,sp,8
8020da48:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020da4c:	00a04034 	movhi	r2,33024
8020da50:	10810004 	addi	r2,r2,1024
8020da54:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqEn.bPreLastPulseIrqEn = bValue;
8020da58:	e0bffe17 	ldw	r2,-8(fp)
8020da5c:	e0ffff17 	ldw	r3,-4(fp)
8020da60:	10c01415 	stw	r3,80(r2)
	return TRUE;
8020da64:	00800044 	movi	r2,1
}
8020da68:	e037883a 	mov	sp,fp
8020da6c:	df000017 	ldw	fp,0(sp)
8020da70:	dec00104 	addi	sp,sp,4
8020da74:	f800283a 	ret

8020da78 <bSyncPreIrqFlagClrBlankPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqFlagClrBlankPulse(bool bValue) {
8020da78:	defffd04 	addi	sp,sp,-12
8020da7c:	df000215 	stw	fp,8(sp)
8020da80:	df000204 	addi	fp,sp,8
8020da84:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020da88:	00a04034 	movhi	r2,33024
8020da8c:	10810004 	addi	r2,r2,1024
8020da90:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreBlankPulseIrqFlagClr = bValue;
8020da94:	e0bffe17 	ldw	r2,-8(fp)
8020da98:	e0ffff17 	ldw	r3,-4(fp)
8020da9c:	10c01515 	stw	r3,84(r2)
	return TRUE;
8020daa0:	00800044 	movi	r2,1
}
8020daa4:	e037883a 	mov	sp,fp
8020daa8:	df000017 	ldw	fp,0(sp)
8020daac:	dec00104 	addi	sp,sp,4
8020dab0:	f800283a 	ret

8020dab4 <bSyncPreIrqFlagClrMasterPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqFlagClrMasterPulse(bool bValue) {
8020dab4:	defffd04 	addi	sp,sp,-12
8020dab8:	df000215 	stw	fp,8(sp)
8020dabc:	df000204 	addi	fp,sp,8
8020dac0:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020dac4:	00a04034 	movhi	r2,33024
8020dac8:	10810004 	addi	r2,r2,1024
8020dacc:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreMasterPulseIrqFlagClr = bValue;
8020dad0:	e0bffe17 	ldw	r2,-8(fp)
8020dad4:	e0ffff17 	ldw	r3,-4(fp)
8020dad8:	10c01615 	stw	r3,88(r2)
	return TRUE;
8020dadc:	00800044 	movi	r2,1
}
8020dae0:	e037883a 	mov	sp,fp
8020dae4:	df000017 	ldw	fp,0(sp)
8020dae8:	dec00104 	addi	sp,sp,4
8020daec:	f800283a 	ret

8020daf0 <bSyncPreIrqFlagClrNormalPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqFlagClrNormalPulse(bool bValue) {
8020daf0:	defffd04 	addi	sp,sp,-12
8020daf4:	df000215 	stw	fp,8(sp)
8020daf8:	df000204 	addi	fp,sp,8
8020dafc:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020db00:	00a04034 	movhi	r2,33024
8020db04:	10810004 	addi	r2,r2,1024
8020db08:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreNormalPulseIrqFlagClr = bValue;
8020db0c:	e0bffe17 	ldw	r2,-8(fp)
8020db10:	e0ffff17 	ldw	r3,-4(fp)
8020db14:	10c01715 	stw	r3,92(r2)
	return TRUE;
8020db18:	00800044 	movi	r2,1
}
8020db1c:	e037883a 	mov	sp,fp
8020db20:	df000017 	ldw	fp,0(sp)
8020db24:	dec00104 	addi	sp,sp,4
8020db28:	f800283a 	ret

8020db2c <bSyncPreIrqFlagClrLastPulse>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncPreIrqFlagClrLastPulse(bool bValue) {
8020db2c:	defffd04 	addi	sp,sp,-12
8020db30:	df000215 	stw	fp,8(sp)
8020db34:	df000204 	addi	fp,sp,8
8020db38:	e13fff15 	stw	r4,-4(fp)
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020db3c:	00a04034 	movhi	r2,33024
8020db40:	10810004 	addi	r2,r2,1024
8020db44:	e0bffe15 	stw	r2,-8(fp)
	vpxSyncModule->xPreSyncIrqFlagClr.bPreLastPulseIrqFlagClr = bValue;
8020db48:	e0bffe17 	ldw	r2,-8(fp)
8020db4c:	e0ffff17 	ldw	r3,-4(fp)
8020db50:	10c01815 	stw	r3,96(r2)
	return TRUE;
8020db54:	00800044 	movi	r2,1
}
8020db58:	e037883a 	mov	sp,fp
8020db5c:	df000017 	ldw	fp,0(sp)
8020db60:	dec00104 	addi	sp,sp,4
8020db64:	f800283a 	ret

8020db68 <bSyncPreIrqFlagBlankPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncPreIrqFlagBlankPulse(void) {
8020db68:	defffd04 	addi	sp,sp,-12
8020db6c:	df000215 	stw	fp,8(sp)
8020db70:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020db74:	00a04034 	movhi	r2,33024
8020db78:	10810004 	addi	r2,r2,1024
8020db7c:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xPreSyncIrqFlag.bPreBlankPulseIrqFlag;
8020db80:	e0bffe17 	ldw	r2,-8(fp)
8020db84:	10801917 	ldw	r2,100(r2)
8020db88:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020db8c:	e0bfff17 	ldw	r2,-4(fp)
}
8020db90:	e037883a 	mov	sp,fp
8020db94:	df000017 	ldw	fp,0(sp)
8020db98:	dec00104 	addi	sp,sp,4
8020db9c:	f800283a 	ret

8020dba0 <bSyncPreIrqFlagMasterPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncPreIrqFlagMasterPulse(void) {
8020dba0:	defffd04 	addi	sp,sp,-12
8020dba4:	df000215 	stw	fp,8(sp)
8020dba8:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020dbac:	00a04034 	movhi	r2,33024
8020dbb0:	10810004 	addi	r2,r2,1024
8020dbb4:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xPreSyncIrqFlag.bPreMasterPulseIrqFlag;
8020dbb8:	e0bffe17 	ldw	r2,-8(fp)
8020dbbc:	10801a17 	ldw	r2,104(r2)
8020dbc0:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020dbc4:	e0bfff17 	ldw	r2,-4(fp)
}
8020dbc8:	e037883a 	mov	sp,fp
8020dbcc:	df000017 	ldw	fp,0(sp)
8020dbd0:	dec00104 	addi	sp,sp,4
8020dbd4:	f800283a 	ret

8020dbd8 <bSyncPreIrqFlagNormalPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncPreIrqFlagNormalPulse(void) {
8020dbd8:	defffd04 	addi	sp,sp,-12
8020dbdc:	df000215 	stw	fp,8(sp)
8020dbe0:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020dbe4:	00a04034 	movhi	r2,33024
8020dbe8:	10810004 	addi	r2,r2,1024
8020dbec:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xPreSyncIrqFlag.bPreNormalPulseIrqFlag;
8020dbf0:	e0bffe17 	ldw	r2,-8(fp)
8020dbf4:	10801b17 	ldw	r2,108(r2)
8020dbf8:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020dbfc:	e0bfff17 	ldw	r2,-4(fp)
}
8020dc00:	e037883a 	mov	sp,fp
8020dc04:	df000017 	ldw	fp,0(sp)
8020dc08:	dec00104 	addi	sp,sp,4
8020dc0c:	f800283a 	ret

8020dc10 <bSyncPreIrqFlagLastPulse>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncPreIrqFlagLastPulse(void) {
8020dc10:	defffd04 	addi	sp,sp,-12
8020dc14:	df000215 	stw	fp,8(sp)
8020dc18:	df000204 	addi	fp,sp,8
	bool bResult;
	volatile TSyncModule *vpxSyncModule = (TSyncModule *)SYNC_BASE_ADDR;
8020dc1c:	00a04034 	movhi	r2,33024
8020dc20:	10810004 	addi	r2,r2,1024
8020dc24:	e0bffe15 	stw	r2,-8(fp)
	bResult = vpxSyncModule->xPreSyncIrqFlag.bPreLastPulseIrqFlag;
8020dc28:	e0bffe17 	ldw	r2,-8(fp)
8020dc2c:	10801c17 	ldw	r2,112(r2)
8020dc30:	e0bfff15 	stw	r2,-4(fp)
	return bResult;
8020dc34:	e0bfff17 	ldw	r2,-4(fp)
}
8020dc38:	e037883a 	mov	sp,fp
8020dc3c:	df000017 	ldw	fp,0(sp)
8020dc40:	dec00104 	addi	sp,sp,4
8020dc44:	f800283a 	ret

8020dc48 <uliPerCalcPeriodMs>:

/*
 * Return the necessary PER value for a
 * Sync Signal period in usiPeriodMs ms.
 */
alt_u32 uliPerCalcPeriodMs(alt_u16 usiPeriodMs) {
8020dc48:	defffc04 	addi	sp,sp,-16
8020dc4c:	dfc00315 	stw	ra,12(sp)
8020dc50:	df000215 	stw	fp,8(sp)
8020dc54:	df000204 	addi	fp,sp,8
8020dc58:	2005883a 	mov	r2,r4
8020dc5c:	e0bfff0d 	sth	r2,-4(fp)
	 * Period[ms] / 20e-6 = Period[ms] * 5e+4
	 * PER = Period[ms] * 5e+4
	 */

	alt_u32 uliPer;
	uliPer = usiPeriodMs * 5e+4;
8020dc60:	e0bfff0b 	ldhu	r2,-4(fp)
8020dc64:	1009883a 	mov	r4,r2
8020dc68:	020f6100 	call	8020f610 <__floatsidf>
8020dc6c:	1011883a 	mov	r8,r2
8020dc70:	1813883a 	mov	r9,r3
8020dc74:	000d883a 	mov	r6,zero
8020dc78:	01d03a34 	movhi	r7,16616
8020dc7c:	39da8004 	addi	r7,r7,27136
8020dc80:	4009883a 	mov	r4,r8
8020dc84:	480b883a 	mov	r5,r9
8020dc88:	020e57c0 	call	8020e57c <__muldf3>
8020dc8c:	1009883a 	mov	r4,r2
8020dc90:	180b883a 	mov	r5,r3
8020dc94:	2005883a 	mov	r2,r4
8020dc98:	2807883a 	mov	r3,r5
8020dc9c:	1009883a 	mov	r4,r2
8020dca0:	180b883a 	mov	r5,r3
8020dca4:	020ddd80 	call	8020ddd8 <__fixunsdfsi>
8020dca8:	e0bffe15 	stw	r2,-8(fp)

	return uliPer;
8020dcac:	e0bffe17 	ldw	r2,-8(fp)
}
8020dcb0:	e037883a 	mov	sp,fp
8020dcb4:	dfc00117 	ldw	ra,4(sp)
8020dcb8:	df000017 	ldw	fp,0(sp)
8020dcbc:	dec00204 	addi	sp,sp,8
8020dcc0:	f800283a 	ret

8020dcc4 <main>:

typedef struct DataTypeBuffer {
	TDataType xData[16];
} TDataTypeBuffer;

int main() {
8020dcc4:	deff9504 	addi	sp,sp,-428
8020dcc8:	dfc06a15 	stw	ra,424(sp)
8020dccc:	df006915 	stw	fp,420(sp)
8020dcd0:	df006904 	addi	fp,sp,420
	printf("Hello from Nios II!\n\n");
8020dcd4:	012008b4 	movhi	r4,32802
8020dcd8:	21124704 	addi	r4,r4,18716
8020dcdc:	020fbd40 	call	8020fbd4 <puts>

	// Iso Config
	bEnableIsoDrivers();
8020dce0:	020b2dc0 	call	8020b2dc <bEnableIsoDrivers>
	bEnableLvdsBoard();
8020dce4:	020b3440 	call	8020b344 <bEnableLvdsBoard>

	// Sync config
	// Configura um padro de sync interno
	// MBT => 400 ms @ 20 ns (50 MHz)
	bSyncSetMbt(uliPerCalcPeriodMs( 6.25*1000 - 400 ));
8020dce8:	0105b684 	movi	r4,5850
8020dcec:	020dc480 	call	8020dc48 <uliPerCalcPeriodMs>
8020dcf0:	1009883a 	mov	r4,r2
8020dcf4:	020d01c0 	call	8020d01c <bSyncSetMbt>
	// BT => 200 ms @ 20 ns (50 MHz)
	bSyncSetBt(uliPerCalcPeriodMs( 6.25*1000 - 200 ));
8020dcf8:	0105e884 	movi	r4,6050
8020dcfc:	020dc480 	call	8020dc48 <uliPerCalcPeriodMs>
8020dd00:	1009883a 	mov	r4,r2
8020dd04:	020d0580 	call	8020d058 <bSyncSetBt>
	// PER => 6,25s @ 20 ns (50 MHz)
	bSyncSetPer(  uliPerCalcPeriodMs( 6.25*1000 ) );
8020dd08:	01061a84 	movi	r4,6250
8020dd0c:	020dc480 	call	8020dc48 <uliPerCalcPeriodMs>
8020dd10:	1009883a 	mov	r4,r2
8020dd14:	020d0d00 	call	8020d0d0 <bSyncSetPer>

	bSyncSetPreBt( uliPerCalcPeriodMs( 100 ) );
8020dd18:	01001904 	movi	r4,100
8020dd1c:	020dc480 	call	8020dc48 <uliPerCalcPeriodMs>
8020dd20:	1009883a 	mov	r4,r2
8020dd24:	020d0940 	call	8020d094 <bSyncSetPreBt>

	// OST => 500 ms @ 20 ns (50 MHz)
	bSyncSetOst(OST);
8020dd28:	01005f74 	movhi	r4,381
8020dd2c:	211e1004 	addi	r4,r4,30784
8020dd30:	020d10c0 	call	8020d10c <bSyncSetOst>
	// Polaridade
	bSyncSetPolarity(POL);
8020dd34:	01000044 	movi	r4,1
8020dd38:	020d1480 	call	8020d148 <bSyncSetPolarity>
	// N. de ciclos
	bSyncSetNCycles(N_CICLOS);
8020dd3c:	01000104 	movi	r4,4
8020dd40:	020d1840 	call	8020d184 <bSyncSetNCycles>
	// Altera mux para sync interno
	bSyncCtrIntern(TRUE);
8020dd44:	01000044 	movi	r4,1
8020dd48:	020d2e00 	call	8020d2e0 <bSyncCtrIntern>
	// Habilita sync_out_ch1 enable (libera sync para o Ch 1)
	bSyncCtrCh1OutEnable(TRUE);
8020dd4c:	01000044 	movi	r4,1
8020dd50:	020d4380 	call	8020d438 <bSyncCtrCh1OutEnable>
	bSyncCtrSyncOutEnable(TRUE);
8020dd54:	01000044 	movi	r4,1
8020dd58:	020d3fc0 	call	8020d3fc <bSyncCtrSyncOutEnable>
	bSyncCtrStart();
8020dd5c:	020d31c0 	call	8020d31c <bSyncCtrStart>
	bSyncCtrReset();
8020dd60:	020d3540 	call	8020d354 <bSyncCtrReset>

	printf("Waiting!\n");
8020dd64:	012008b4 	movhi	r4,32802
8020dd68:	21124d04 	addi	r4,r4,18740
8020dd6c:	020fbd40 	call	8020fbd4 <puts>

	vSyncInitIrq();
8020dd70:	020ce2c0 	call	8020ce2c <vSyncInitIrq>
	vSyncPreInitIrq();
8020dd74:	020ceb40 	call	8020ceb4 <vSyncPreInitIrq>

	bSyncIrqEnableMasterPulse(TRUE);
8020dd78:	01000044 	movi	r4,1
8020dd7c:	020d6900 	call	8020d690 <bSyncIrqEnableMasterPulse>
	bSyncIrqEnableNormalPulse(TRUE);
8020dd80:	01000044 	movi	r4,1
8020dd84:	020d6cc0 	call	8020d6cc <bSyncIrqEnableNormalPulse>
	bSyncIrqEnableLastPulse(TRUE);
8020dd88:	01000044 	movi	r4,1
8020dd8c:	020d7080 	call	8020d708 <bSyncIrqEnableLastPulse>
	bSyncIrqEnableBlankPulse(FALSE);
8020dd90:	0009883a 	mov	r4,zero
8020dd94:	020d6540 	call	8020d654 <bSyncIrqEnableBlankPulse>

	bSyncPreIrqEnableMasterPulse(TRUE);
8020dd98:	01000044 	movi	r4,1
8020dd9c:	020d9c40 	call	8020d9c4 <bSyncPreIrqEnableMasterPulse>
	bSyncPreIrqEnableNormalPulse(TRUE);
8020dda0:	01000044 	movi	r4,1
8020dda4:	020da000 	call	8020da00 <bSyncPreIrqEnableNormalPulse>
	bSyncPreIrqEnableLastPulse(TRUE);
8020dda8:	01000044 	movi	r4,1
8020ddac:	020da3c0 	call	8020da3c <bSyncPreIrqEnableLastPulse>
	bSyncPreIrqEnableBlankPulse(FALSE);
8020ddb0:	0009883a 	mov	r4,zero
8020ddb4:	020d9880 	call	8020d988 <bSyncPreIrqEnableBlankPulse>

	usleep(10*1000*1000);
8020ddb8:	01002674 	movhi	r4,153
8020ddbc:	2125a004 	addi	r4,r4,-27008
8020ddc0:	021f2080 	call	8021f208 <usleep>

	printf("Starting!\n");
8020ddc4:	012008b4 	movhi	r4,32802
8020ddc8:	21125004 	addi	r4,r4,18752
8020ddcc:	020fbd40 	call	8020fbd4 <puts>

	bSyncCtrStart();
8020ddd0:	020d31c0 	call	8020d31c <bSyncCtrStart>
	while(1) {}
8020ddd4:	003fff06 	br	8020ddd4 <__reset+0xfa1eddd4>

8020ddd8 <__fixunsdfsi>:
8020ddd8:	defffd04 	addi	sp,sp,-12
8020dddc:	000d883a 	mov	r6,zero
8020dde0:	01d07834 	movhi	r7,16864
8020dde4:	dc400115 	stw	r17,4(sp)
8020dde8:	dc000015 	stw	r16,0(sp)
8020ddec:	dfc00215 	stw	ra,8(sp)
8020ddf0:	2023883a 	mov	r17,r4
8020ddf4:	2821883a 	mov	r16,r5
8020ddf8:	020e4a00 	call	8020e4a0 <__gedf2>
8020ddfc:	1000080e 	bge	r2,zero,8020de20 <__fixunsdfsi+0x48>
8020de00:	8809883a 	mov	r4,r17
8020de04:	800b883a 	mov	r5,r16
8020de08:	020f5900 	call	8020f590 <__fixdfsi>
8020de0c:	dfc00217 	ldw	ra,8(sp)
8020de10:	dc400117 	ldw	r17,4(sp)
8020de14:	dc000017 	ldw	r16,0(sp)
8020de18:	dec00304 	addi	sp,sp,12
8020de1c:	f800283a 	ret
8020de20:	000d883a 	mov	r6,zero
8020de24:	01d07834 	movhi	r7,16864
8020de28:	8809883a 	mov	r4,r17
8020de2c:	800b883a 	mov	r5,r16
8020de30:	020ec940 	call	8020ec94 <__subdf3>
8020de34:	180b883a 	mov	r5,r3
8020de38:	1009883a 	mov	r4,r2
8020de3c:	020f5900 	call	8020f590 <__fixdfsi>
8020de40:	00e00034 	movhi	r3,32768
8020de44:	10c5883a 	add	r2,r2,r3
8020de48:	003ff006 	br	8020de0c <__reset+0xfa1ede0c>

8020de4c <__divsf3>:
8020de4c:	defff504 	addi	sp,sp,-44
8020de50:	200cd5fa 	srli	r6,r4,23
8020de54:	dcc00415 	stw	r19,16(sp)
8020de58:	2026d7fa 	srli	r19,r4,31
8020de5c:	00c02034 	movhi	r3,128
8020de60:	dd800715 	stw	r22,28(sp)
8020de64:	dd000515 	stw	r20,20(sp)
8020de68:	dc800315 	stw	r18,12(sp)
8020de6c:	18ffffc4 	addi	r3,r3,-1
8020de70:	dfc00a15 	stw	ra,40(sp)
8020de74:	df000915 	stw	fp,36(sp)
8020de78:	ddc00815 	stw	r23,32(sp)
8020de7c:	dd400615 	stw	r21,24(sp)
8020de80:	dc400215 	stw	r17,8(sp)
8020de84:	dc000115 	stw	r16,4(sp)
8020de88:	35003fcc 	andi	r20,r6,255
8020de8c:	1924703a 	and	r18,r3,r4
8020de90:	9d803fcc 	andi	r22,r19,255
8020de94:	a0005226 	beq	r20,zero,8020dfe0 <__divsf3+0x194>
8020de98:	00803fc4 	movi	r2,255
8020de9c:	a0802e26 	beq	r20,r2,8020df58 <__divsf3+0x10c>
8020dea0:	91002034 	orhi	r4,r18,128
8020dea4:	202490fa 	slli	r18,r4,3
8020dea8:	a53fe044 	addi	r20,r20,-127
8020deac:	0021883a 	mov	r16,zero
8020deb0:	002f883a 	mov	r23,zero
8020deb4:	280cd5fa 	srli	r6,r5,23
8020deb8:	282ad7fa 	srli	r21,r5,31
8020debc:	00c02034 	movhi	r3,128
8020dec0:	18ffffc4 	addi	r3,r3,-1
8020dec4:	31803fcc 	andi	r6,r6,255
8020dec8:	1962703a 	and	r17,r3,r5
8020decc:	af003fcc 	andi	fp,r21,255
8020ded0:	30004a26 	beq	r6,zero,8020dffc <__divsf3+0x1b0>
8020ded4:	00803fc4 	movi	r2,255
8020ded8:	30804526 	beq	r6,r2,8020dff0 <__divsf3+0x1a4>
8020dedc:	89402034 	orhi	r5,r17,128
8020dee0:	282290fa 	slli	r17,r5,3
8020dee4:	31bfe044 	addi	r6,r6,-127
8020dee8:	000b883a 	mov	r5,zero
8020deec:	2c20b03a 	or	r16,r5,r16
8020def0:	802090ba 	slli	r16,r16,2
8020def4:	00a00874 	movhi	r2,32801
8020def8:	10b7c604 	addi	r2,r2,-8424
8020defc:	80a1883a 	add	r16,r16,r2
8020df00:	81000017 	ldw	r4,0(r16)
8020df04:	9d46f03a 	xor	r3,r19,r21
8020df08:	180f883a 	mov	r7,r3
8020df0c:	18803fcc 	andi	r2,r3,255
8020df10:	a18dc83a 	sub	r6,r20,r6
8020df14:	2000683a 	jmp	r4
8020df18:	8020e0fc 	xorhi	zero,r16,33667
8020df1c:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020df20:	8020e0f0 	cmpltui	zero,r16,33667
8020df24:	8020df6c 	andhi	zero,r16,33661
8020df28:	8020e0f0 	cmpltui	zero,r16,33667
8020df2c:	8020e0c8 	cmpgei	zero,r16,-31869
8020df30:	8020e0f0 	cmpltui	zero,r16,33667
8020df34:	8020df6c 	andhi	zero,r16,33661
8020df38:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020df3c:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020df40:	8020e0c8 	cmpgei	zero,r16,-31869
8020df44:	8020df6c 	andhi	zero,r16,33661
8020df48:	8020e1dc 	xori	zero,r16,33671
8020df4c:	8020e1dc 	xori	zero,r16,33671
8020df50:	8020e1dc 	xori	zero,r16,33671
8020df54:	8020e190 	cmplti	zero,r16,-31866
8020df58:	9000581e 	bne	r18,zero,8020e0bc <__divsf3+0x270>
8020df5c:	04000204 	movi	r16,8
8020df60:	05c00084 	movi	r23,2
8020df64:	003fd306 	br	8020deb4 <__reset+0xfa1edeb4>
8020df68:	0023883a 	mov	r17,zero
8020df6c:	e02d883a 	mov	r22,fp
8020df70:	282f883a 	mov	r23,r5
8020df74:	00800084 	movi	r2,2
8020df78:	b8808f1e 	bne	r23,r2,8020e1b8 <__divsf3+0x36c>
8020df7c:	b005883a 	mov	r2,r22
8020df80:	11c0004c 	andi	r7,r2,1
8020df84:	013fffc4 	movi	r4,-1
8020df88:	000d883a 	mov	r6,zero
8020df8c:	21003fcc 	andi	r4,r4,255
8020df90:	200895fa 	slli	r4,r4,23
8020df94:	38803fcc 	andi	r2,r7,255
8020df98:	00c02034 	movhi	r3,128
8020df9c:	100497fa 	slli	r2,r2,31
8020dfa0:	18ffffc4 	addi	r3,r3,-1
8020dfa4:	30c6703a 	and	r3,r6,r3
8020dfa8:	1906b03a 	or	r3,r3,r4
8020dfac:	1884b03a 	or	r2,r3,r2
8020dfb0:	dfc00a17 	ldw	ra,40(sp)
8020dfb4:	df000917 	ldw	fp,36(sp)
8020dfb8:	ddc00817 	ldw	r23,32(sp)
8020dfbc:	dd800717 	ldw	r22,28(sp)
8020dfc0:	dd400617 	ldw	r21,24(sp)
8020dfc4:	dd000517 	ldw	r20,20(sp)
8020dfc8:	dcc00417 	ldw	r19,16(sp)
8020dfcc:	dc800317 	ldw	r18,12(sp)
8020dfd0:	dc400217 	ldw	r17,8(sp)
8020dfd4:	dc000117 	ldw	r16,4(sp)
8020dfd8:	dec00b04 	addi	sp,sp,44
8020dfdc:	f800283a 	ret
8020dfe0:	90002b1e 	bne	r18,zero,8020e090 <__divsf3+0x244>
8020dfe4:	04000104 	movi	r16,4
8020dfe8:	05c00044 	movi	r23,1
8020dfec:	003fb106 	br	8020deb4 <__reset+0xfa1edeb4>
8020dff0:	8800251e 	bne	r17,zero,8020e088 <__divsf3+0x23c>
8020dff4:	01400084 	movi	r5,2
8020dff8:	00000206 	br	8020e004 <__divsf3+0x1b8>
8020dffc:	88001a1e 	bne	r17,zero,8020e068 <__divsf3+0x21c>
8020e000:	01400044 	movi	r5,1
8020e004:	8160b03a 	or	r16,r16,r5
8020e008:	802090ba 	slli	r16,r16,2
8020e00c:	00e00874 	movhi	r3,32801
8020e010:	18f80a04 	addi	r3,r3,-8152
8020e014:	80e1883a 	add	r16,r16,r3
8020e018:	80c00017 	ldw	r3,0(r16)
8020e01c:	9d44f03a 	xor	r2,r19,r21
8020e020:	a18dc83a 	sub	r6,r20,r6
8020e024:	1800683a 	jmp	r3
8020e028:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020e02c:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020e030:	8020e1cc 	andi	zero,r16,33671
8020e034:	8020df68 	cmpgeui	zero,r16,33661
8020e038:	8020e1cc 	andi	zero,r16,33671
8020e03c:	8020e0c8 	cmpgei	zero,r16,-31869
8020e040:	8020e1cc 	andi	zero,r16,33671
8020e044:	8020df68 	cmpgeui	zero,r16,33661
8020e048:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020e04c:	8020df80 	call	88020df8 <__reset+0x2000df8>
8020e050:	8020e0c8 	cmpgei	zero,r16,-31869
8020e054:	8020df68 	cmpgeui	zero,r16,33661
8020e058:	8020e1dc 	xori	zero,r16,33671
8020e05c:	8020e1dc 	xori	zero,r16,33671
8020e060:	8020e1dc 	xori	zero,r16,33671
8020e064:	8020e1f4 	orhi	zero,r16,33671
8020e068:	8809883a 	mov	r4,r17
8020e06c:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e070:	10fffec4 	addi	r3,r2,-5
8020e074:	10801d84 	addi	r2,r2,118
8020e078:	88e2983a 	sll	r17,r17,r3
8020e07c:	008dc83a 	sub	r6,zero,r2
8020e080:	000b883a 	mov	r5,zero
8020e084:	003f9906 	br	8020deec <__reset+0xfa1edeec>
8020e088:	014000c4 	movi	r5,3
8020e08c:	003f9706 	br	8020deec <__reset+0xfa1edeec>
8020e090:	9009883a 	mov	r4,r18
8020e094:	d9400015 	stw	r5,0(sp)
8020e098:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e09c:	10fffec4 	addi	r3,r2,-5
8020e0a0:	11801d84 	addi	r6,r2,118
8020e0a4:	90e4983a 	sll	r18,r18,r3
8020e0a8:	01a9c83a 	sub	r20,zero,r6
8020e0ac:	0021883a 	mov	r16,zero
8020e0b0:	002f883a 	mov	r23,zero
8020e0b4:	d9400017 	ldw	r5,0(sp)
8020e0b8:	003f7e06 	br	8020deb4 <__reset+0xfa1edeb4>
8020e0bc:	04000304 	movi	r16,12
8020e0c0:	05c000c4 	movi	r23,3
8020e0c4:	003f7b06 	br	8020deb4 <__reset+0xfa1edeb4>
8020e0c8:	01802034 	movhi	r6,128
8020e0cc:	000f883a 	mov	r7,zero
8020e0d0:	31bfffc4 	addi	r6,r6,-1
8020e0d4:	013fffc4 	movi	r4,-1
8020e0d8:	003fac06 	br	8020df8c <__reset+0xfa1edf8c>
8020e0dc:	01400044 	movi	r5,1
8020e0e0:	2909c83a 	sub	r4,r5,r4
8020e0e4:	00c006c4 	movi	r3,27
8020e0e8:	19004b0e 	bge	r3,r4,8020e218 <__divsf3+0x3cc>
8020e0ec:	114e703a 	and	r7,r2,r5
8020e0f0:	0009883a 	mov	r4,zero
8020e0f4:	000d883a 	mov	r6,zero
8020e0f8:	003fa406 	br	8020df8c <__reset+0xfa1edf8c>
8020e0fc:	9006917a 	slli	r3,r18,5
8020e100:	8822917a 	slli	r17,r17,5
8020e104:	1c40372e 	bgeu	r3,r17,8020e1e4 <__divsf3+0x398>
8020e108:	31bfffc4 	addi	r6,r6,-1
8020e10c:	010006c4 	movi	r4,27
8020e110:	000b883a 	mov	r5,zero
8020e114:	180f883a 	mov	r7,r3
8020e118:	294b883a 	add	r5,r5,r5
8020e11c:	18c7883a 	add	r3,r3,r3
8020e120:	38000116 	blt	r7,zero,8020e128 <__divsf3+0x2dc>
8020e124:	1c400236 	bltu	r3,r17,8020e130 <__divsf3+0x2e4>
8020e128:	1c47c83a 	sub	r3,r3,r17
8020e12c:	29400054 	ori	r5,r5,1
8020e130:	213fffc4 	addi	r4,r4,-1
8020e134:	203ff71e 	bne	r4,zero,8020e114 <__reset+0xfa1ee114>
8020e138:	1806c03a 	cmpne	r3,r3,zero
8020e13c:	1962b03a 	or	r17,r3,r5
8020e140:	31001fc4 	addi	r4,r6,127
8020e144:	013fe50e 	bge	zero,r4,8020e0dc <__reset+0xfa1ee0dc>
8020e148:	88c001cc 	andi	r3,r17,7
8020e14c:	18000426 	beq	r3,zero,8020e160 <__divsf3+0x314>
8020e150:	88c003cc 	andi	r3,r17,15
8020e154:	01400104 	movi	r5,4
8020e158:	19400126 	beq	r3,r5,8020e160 <__divsf3+0x314>
8020e15c:	8963883a 	add	r17,r17,r5
8020e160:	88c2002c 	andhi	r3,r17,2048
8020e164:	18000426 	beq	r3,zero,8020e178 <__divsf3+0x32c>
8020e168:	00fe0034 	movhi	r3,63488
8020e16c:	18ffffc4 	addi	r3,r3,-1
8020e170:	31002004 	addi	r4,r6,128
8020e174:	88e2703a 	and	r17,r17,r3
8020e178:	00c03f84 	movi	r3,254
8020e17c:	193f8016 	blt	r3,r4,8020df80 <__reset+0xfa1edf80>
8020e180:	880c91ba 	slli	r6,r17,6
8020e184:	11c0004c 	andi	r7,r2,1
8020e188:	300cd27a 	srli	r6,r6,9
8020e18c:	003f7f06 	br	8020df8c <__reset+0xfa1edf8c>
8020e190:	9080102c 	andhi	r2,r18,64
8020e194:	10000226 	beq	r2,zero,8020e1a0 <__divsf3+0x354>
8020e198:	8880102c 	andhi	r2,r17,64
8020e19c:	10001826 	beq	r2,zero,8020e200 <__divsf3+0x3b4>
8020e1a0:	00802034 	movhi	r2,128
8020e1a4:	91801034 	orhi	r6,r18,64
8020e1a8:	10bfffc4 	addi	r2,r2,-1
8020e1ac:	980f883a 	mov	r7,r19
8020e1b0:	308c703a 	and	r6,r6,r2
8020e1b4:	003fc706 	br	8020e0d4 <__reset+0xfa1ee0d4>
8020e1b8:	008000c4 	movi	r2,3
8020e1bc:	b8802d26 	beq	r23,r2,8020e274 <__divsf3+0x428>
8020e1c0:	00c00044 	movi	r3,1
8020e1c4:	b005883a 	mov	r2,r22
8020e1c8:	b8ffdd1e 	bne	r23,r3,8020e140 <__reset+0xfa1ee140>
8020e1cc:	11c0004c 	andi	r7,r2,1
8020e1d0:	0009883a 	mov	r4,zero
8020e1d4:	000d883a 	mov	r6,zero
8020e1d8:	003f6c06 	br	8020df8c <__reset+0xfa1edf8c>
8020e1dc:	9023883a 	mov	r17,r18
8020e1e0:	003f6406 	br	8020df74 <__reset+0xfa1edf74>
8020e1e4:	1c47c83a 	sub	r3,r3,r17
8020e1e8:	01000684 	movi	r4,26
8020e1ec:	01400044 	movi	r5,1
8020e1f0:	003fc806 	br	8020e114 <__reset+0xfa1ee114>
8020e1f4:	9080102c 	andhi	r2,r18,64
8020e1f8:	103fe926 	beq	r2,zero,8020e1a0 <__reset+0xfa1ee1a0>
8020e1fc:	0023883a 	mov	r17,zero
8020e200:	00802034 	movhi	r2,128
8020e204:	89801034 	orhi	r6,r17,64
8020e208:	10bfffc4 	addi	r2,r2,-1
8020e20c:	a80f883a 	mov	r7,r21
8020e210:	308c703a 	and	r6,r6,r2
8020e214:	003faf06 	br	8020e0d4 <__reset+0xfa1ee0d4>
8020e218:	01c00804 	movi	r7,32
8020e21c:	390fc83a 	sub	r7,r7,r4
8020e220:	89ce983a 	sll	r7,r17,r7
8020e224:	890ad83a 	srl	r5,r17,r4
8020e228:	380ec03a 	cmpne	r7,r7,zero
8020e22c:	29cab03a 	or	r5,r5,r7
8020e230:	28c001cc 	andi	r3,r5,7
8020e234:	18000426 	beq	r3,zero,8020e248 <__divsf3+0x3fc>
8020e238:	28c003cc 	andi	r3,r5,15
8020e23c:	01000104 	movi	r4,4
8020e240:	19000126 	beq	r3,r4,8020e248 <__divsf3+0x3fc>
8020e244:	290b883a 	add	r5,r5,r4
8020e248:	28c1002c 	andhi	r3,r5,1024
8020e24c:	18000426 	beq	r3,zero,8020e260 <__divsf3+0x414>
8020e250:	11c0004c 	andi	r7,r2,1
8020e254:	01000044 	movi	r4,1
8020e258:	000d883a 	mov	r6,zero
8020e25c:	003f4b06 	br	8020df8c <__reset+0xfa1edf8c>
8020e260:	280a91ba 	slli	r5,r5,6
8020e264:	11c0004c 	andi	r7,r2,1
8020e268:	0009883a 	mov	r4,zero
8020e26c:	280cd27a 	srli	r6,r5,9
8020e270:	003f4606 	br	8020df8c <__reset+0xfa1edf8c>
8020e274:	00802034 	movhi	r2,128
8020e278:	89801034 	orhi	r6,r17,64
8020e27c:	10bfffc4 	addi	r2,r2,-1
8020e280:	b00f883a 	mov	r7,r22
8020e284:	308c703a 	and	r6,r6,r2
8020e288:	003f9206 	br	8020e0d4 <__reset+0xfa1ee0d4>

8020e28c <__floatsisf>:
8020e28c:	defffd04 	addi	sp,sp,-12
8020e290:	dfc00215 	stw	ra,8(sp)
8020e294:	dc400115 	stw	r17,4(sp)
8020e298:	dc000015 	stw	r16,0(sp)
8020e29c:	20003526 	beq	r4,zero,8020e374 <__floatsisf+0xe8>
8020e2a0:	2021883a 	mov	r16,r4
8020e2a4:	2022d7fa 	srli	r17,r4,31
8020e2a8:	20003616 	blt	r4,zero,8020e384 <__floatsisf+0xf8>
8020e2ac:	8009883a 	mov	r4,r16
8020e2b0:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e2b4:	00c02784 	movi	r3,158
8020e2b8:	1887c83a 	sub	r3,r3,r2
8020e2bc:	01002584 	movi	r4,150
8020e2c0:	20c01416 	blt	r4,r3,8020e314 <__floatsisf+0x88>
8020e2c4:	20c9c83a 	sub	r4,r4,r3
8020e2c8:	8120983a 	sll	r16,r16,r4
8020e2cc:	00802034 	movhi	r2,128
8020e2d0:	10bfffc4 	addi	r2,r2,-1
8020e2d4:	8809883a 	mov	r4,r17
8020e2d8:	80a0703a 	and	r16,r16,r2
8020e2dc:	18803fcc 	andi	r2,r3,255
8020e2e0:	100695fa 	slli	r3,r2,23
8020e2e4:	20803fcc 	andi	r2,r4,255
8020e2e8:	100897fa 	slli	r4,r2,31
8020e2ec:	00802034 	movhi	r2,128
8020e2f0:	10bfffc4 	addi	r2,r2,-1
8020e2f4:	8084703a 	and	r2,r16,r2
8020e2f8:	10c4b03a 	or	r2,r2,r3
8020e2fc:	1104b03a 	or	r2,r2,r4
8020e300:	dfc00217 	ldw	ra,8(sp)
8020e304:	dc400117 	ldw	r17,4(sp)
8020e308:	dc000017 	ldw	r16,0(sp)
8020e30c:	dec00304 	addi	sp,sp,12
8020e310:	f800283a 	ret
8020e314:	01002644 	movi	r4,153
8020e318:	20c01c16 	blt	r4,r3,8020e38c <__floatsisf+0x100>
8020e31c:	20c9c83a 	sub	r4,r4,r3
8020e320:	8120983a 	sll	r16,r16,r4
8020e324:	013f0034 	movhi	r4,64512
8020e328:	213fffc4 	addi	r4,r4,-1
8020e32c:	814001cc 	andi	r5,r16,7
8020e330:	8108703a 	and	r4,r16,r4
8020e334:	28000426 	beq	r5,zero,8020e348 <__floatsisf+0xbc>
8020e338:	840003cc 	andi	r16,r16,15
8020e33c:	01400104 	movi	r5,4
8020e340:	81400126 	beq	r16,r5,8020e348 <__floatsisf+0xbc>
8020e344:	2149883a 	add	r4,r4,r5
8020e348:	2141002c 	andhi	r5,r4,1024
8020e34c:	28000526 	beq	r5,zero,8020e364 <__floatsisf+0xd8>
8020e350:	00c027c4 	movi	r3,159
8020e354:	1887c83a 	sub	r3,r3,r2
8020e358:	00bf0034 	movhi	r2,64512
8020e35c:	10bfffc4 	addi	r2,r2,-1
8020e360:	2088703a 	and	r4,r4,r2
8020e364:	202091ba 	slli	r16,r4,6
8020e368:	8809883a 	mov	r4,r17
8020e36c:	8020d27a 	srli	r16,r16,9
8020e370:	003fda06 	br	8020e2dc <__reset+0xfa1ee2dc>
8020e374:	0009883a 	mov	r4,zero
8020e378:	0007883a 	mov	r3,zero
8020e37c:	0021883a 	mov	r16,zero
8020e380:	003fd606 	br	8020e2dc <__reset+0xfa1ee2dc>
8020e384:	0121c83a 	sub	r16,zero,r4
8020e388:	003fc806 	br	8020e2ac <__reset+0xfa1ee2ac>
8020e38c:	01002e44 	movi	r4,185
8020e390:	20c9c83a 	sub	r4,r4,r3
8020e394:	01400144 	movi	r5,5
8020e398:	8108983a 	sll	r4,r16,r4
8020e39c:	288bc83a 	sub	r5,r5,r2
8020e3a0:	8160d83a 	srl	r16,r16,r5
8020e3a4:	2008c03a 	cmpne	r4,r4,zero
8020e3a8:	8120b03a 	or	r16,r16,r4
8020e3ac:	003fdd06 	br	8020e324 <__reset+0xfa1ee324>

8020e3b0 <__floatunsisf>:
8020e3b0:	defffe04 	addi	sp,sp,-8
8020e3b4:	dfc00115 	stw	ra,4(sp)
8020e3b8:	dc000015 	stw	r16,0(sp)
8020e3bc:	20002c26 	beq	r4,zero,8020e470 <__floatunsisf+0xc0>
8020e3c0:	2021883a 	mov	r16,r4
8020e3c4:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e3c8:	00c02784 	movi	r3,158
8020e3cc:	1887c83a 	sub	r3,r3,r2
8020e3d0:	01002584 	movi	r4,150
8020e3d4:	20c00f16 	blt	r4,r3,8020e414 <__floatunsisf+0x64>
8020e3d8:	20c9c83a 	sub	r4,r4,r3
8020e3dc:	8108983a 	sll	r4,r16,r4
8020e3e0:	00802034 	movhi	r2,128
8020e3e4:	10bfffc4 	addi	r2,r2,-1
8020e3e8:	2088703a 	and	r4,r4,r2
8020e3ec:	18803fcc 	andi	r2,r3,255
8020e3f0:	100695fa 	slli	r3,r2,23
8020e3f4:	00802034 	movhi	r2,128
8020e3f8:	10bfffc4 	addi	r2,r2,-1
8020e3fc:	2084703a 	and	r2,r4,r2
8020e400:	10c4b03a 	or	r2,r2,r3
8020e404:	dfc00117 	ldw	ra,4(sp)
8020e408:	dc000017 	ldw	r16,0(sp)
8020e40c:	dec00204 	addi	sp,sp,8
8020e410:	f800283a 	ret
8020e414:	01002644 	movi	r4,153
8020e418:	20c01816 	blt	r4,r3,8020e47c <__floatunsisf+0xcc>
8020e41c:	20c9c83a 	sub	r4,r4,r3
8020e420:	8108983a 	sll	r4,r16,r4
8020e424:	017f0034 	movhi	r5,64512
8020e428:	297fffc4 	addi	r5,r5,-1
8020e42c:	218001cc 	andi	r6,r4,7
8020e430:	214a703a 	and	r5,r4,r5
8020e434:	30000426 	beq	r6,zero,8020e448 <__floatunsisf+0x98>
8020e438:	210003cc 	andi	r4,r4,15
8020e43c:	01800104 	movi	r6,4
8020e440:	21800126 	beq	r4,r6,8020e448 <__floatunsisf+0x98>
8020e444:	298b883a 	add	r5,r5,r6
8020e448:	2901002c 	andhi	r4,r5,1024
8020e44c:	20000526 	beq	r4,zero,8020e464 <__floatunsisf+0xb4>
8020e450:	00c027c4 	movi	r3,159
8020e454:	1887c83a 	sub	r3,r3,r2
8020e458:	00bf0034 	movhi	r2,64512
8020e45c:	10bfffc4 	addi	r2,r2,-1
8020e460:	288a703a 	and	r5,r5,r2
8020e464:	280891ba 	slli	r4,r5,6
8020e468:	2008d27a 	srli	r4,r4,9
8020e46c:	003fdf06 	br	8020e3ec <__reset+0xfa1ee3ec>
8020e470:	0007883a 	mov	r3,zero
8020e474:	0009883a 	mov	r4,zero
8020e478:	003fdc06 	br	8020e3ec <__reset+0xfa1ee3ec>
8020e47c:	01402e44 	movi	r5,185
8020e480:	28cbc83a 	sub	r5,r5,r3
8020e484:	01000144 	movi	r4,5
8020e488:	2089c83a 	sub	r4,r4,r2
8020e48c:	814a983a 	sll	r5,r16,r5
8020e490:	8108d83a 	srl	r4,r16,r4
8020e494:	2820c03a 	cmpne	r16,r5,zero
8020e498:	2408b03a 	or	r4,r4,r16
8020e49c:	003fe106 	br	8020e424 <__reset+0xfa1ee424>

8020e4a0 <__gedf2>:
8020e4a0:	2804d53a 	srli	r2,r5,20
8020e4a4:	3806d53a 	srli	r3,r7,20
8020e4a8:	02000434 	movhi	r8,16
8020e4ac:	423fffc4 	addi	r8,r8,-1
8020e4b0:	1081ffcc 	andi	r2,r2,2047
8020e4b4:	0241ffc4 	movi	r9,2047
8020e4b8:	2a14703a 	and	r10,r5,r8
8020e4bc:	18c1ffcc 	andi	r3,r3,2047
8020e4c0:	3a10703a 	and	r8,r7,r8
8020e4c4:	280ad7fa 	srli	r5,r5,31
8020e4c8:	380ed7fa 	srli	r7,r7,31
8020e4cc:	12401d26 	beq	r2,r9,8020e544 <__gedf2+0xa4>
8020e4d0:	0241ffc4 	movi	r9,2047
8020e4d4:	1a401226 	beq	r3,r9,8020e520 <__gedf2+0x80>
8020e4d8:	1000081e 	bne	r2,zero,8020e4fc <__gedf2+0x5c>
8020e4dc:	2296b03a 	or	r11,r4,r10
8020e4e0:	5813003a 	cmpeq	r9,r11,zero
8020e4e4:	1800091e 	bne	r3,zero,8020e50c <__gedf2+0x6c>
8020e4e8:	3218b03a 	or	r12,r6,r8
8020e4ec:	6000071e 	bne	r12,zero,8020e50c <__gedf2+0x6c>
8020e4f0:	0005883a 	mov	r2,zero
8020e4f4:	5800101e 	bne	r11,zero,8020e538 <__gedf2+0x98>
8020e4f8:	f800283a 	ret
8020e4fc:	18000c1e 	bne	r3,zero,8020e530 <__gedf2+0x90>
8020e500:	3212b03a 	or	r9,r6,r8
8020e504:	48000c26 	beq	r9,zero,8020e538 <__gedf2+0x98>
8020e508:	0013883a 	mov	r9,zero
8020e50c:	39c03fcc 	andi	r7,r7,255
8020e510:	48000826 	beq	r9,zero,8020e534 <__gedf2+0x94>
8020e514:	38000926 	beq	r7,zero,8020e53c <__gedf2+0x9c>
8020e518:	00800044 	movi	r2,1
8020e51c:	f800283a 	ret
8020e520:	3212b03a 	or	r9,r6,r8
8020e524:	483fec26 	beq	r9,zero,8020e4d8 <__reset+0xfa1ee4d8>
8020e528:	00bfff84 	movi	r2,-2
8020e52c:	f800283a 	ret
8020e530:	39c03fcc 	andi	r7,r7,255
8020e534:	29c00626 	beq	r5,r7,8020e550 <__gedf2+0xb0>
8020e538:	283ff726 	beq	r5,zero,8020e518 <__reset+0xfa1ee518>
8020e53c:	00bfffc4 	movi	r2,-1
8020e540:	f800283a 	ret
8020e544:	2292b03a 	or	r9,r4,r10
8020e548:	483fe126 	beq	r9,zero,8020e4d0 <__reset+0xfa1ee4d0>
8020e54c:	003ff606 	br	8020e528 <__reset+0xfa1ee528>
8020e550:	18bff916 	blt	r3,r2,8020e538 <__reset+0xfa1ee538>
8020e554:	10c00316 	blt	r2,r3,8020e564 <__gedf2+0xc4>
8020e558:	42bff736 	bltu	r8,r10,8020e538 <__reset+0xfa1ee538>
8020e55c:	52000326 	beq	r10,r8,8020e56c <__gedf2+0xcc>
8020e560:	5200042e 	bgeu	r10,r8,8020e574 <__gedf2+0xd4>
8020e564:	283fec1e 	bne	r5,zero,8020e518 <__reset+0xfa1ee518>
8020e568:	003ff406 	br	8020e53c <__reset+0xfa1ee53c>
8020e56c:	313ff236 	bltu	r6,r4,8020e538 <__reset+0xfa1ee538>
8020e570:	21bffc36 	bltu	r4,r6,8020e564 <__reset+0xfa1ee564>
8020e574:	0005883a 	mov	r2,zero
8020e578:	f800283a 	ret

8020e57c <__muldf3>:
8020e57c:	defff304 	addi	sp,sp,-52
8020e580:	2804d53a 	srli	r2,r5,20
8020e584:	dd800915 	stw	r22,36(sp)
8020e588:	282cd7fa 	srli	r22,r5,31
8020e58c:	dc000315 	stw	r16,12(sp)
8020e590:	04000434 	movhi	r16,16
8020e594:	dd400815 	stw	r21,32(sp)
8020e598:	dc800515 	stw	r18,20(sp)
8020e59c:	843fffc4 	addi	r16,r16,-1
8020e5a0:	dfc00c15 	stw	ra,48(sp)
8020e5a4:	df000b15 	stw	fp,44(sp)
8020e5a8:	ddc00a15 	stw	r23,40(sp)
8020e5ac:	dd000715 	stw	r20,28(sp)
8020e5b0:	dcc00615 	stw	r19,24(sp)
8020e5b4:	dc400415 	stw	r17,16(sp)
8020e5b8:	1481ffcc 	andi	r18,r2,2047
8020e5bc:	2c20703a 	and	r16,r5,r16
8020e5c0:	b02b883a 	mov	r21,r22
8020e5c4:	b2403fcc 	andi	r9,r22,255
8020e5c8:	90006026 	beq	r18,zero,8020e74c <__muldf3+0x1d0>
8020e5cc:	0081ffc4 	movi	r2,2047
8020e5d0:	2029883a 	mov	r20,r4
8020e5d4:	90803626 	beq	r18,r2,8020e6b0 <__muldf3+0x134>
8020e5d8:	80800434 	orhi	r2,r16,16
8020e5dc:	100490fa 	slli	r2,r2,3
8020e5e0:	2020d77a 	srli	r16,r4,29
8020e5e4:	202890fa 	slli	r20,r4,3
8020e5e8:	94bf0044 	addi	r18,r18,-1023
8020e5ec:	80a0b03a 	or	r16,r16,r2
8020e5f0:	0027883a 	mov	r19,zero
8020e5f4:	0039883a 	mov	fp,zero
8020e5f8:	3804d53a 	srli	r2,r7,20
8020e5fc:	382ed7fa 	srli	r23,r7,31
8020e600:	04400434 	movhi	r17,16
8020e604:	8c7fffc4 	addi	r17,r17,-1
8020e608:	1081ffcc 	andi	r2,r2,2047
8020e60c:	3011883a 	mov	r8,r6
8020e610:	3c62703a 	and	r17,r7,r17
8020e614:	ba803fcc 	andi	r10,r23,255
8020e618:	10006d26 	beq	r2,zero,8020e7d0 <__muldf3+0x254>
8020e61c:	00c1ffc4 	movi	r3,2047
8020e620:	10c06526 	beq	r2,r3,8020e7b8 <__muldf3+0x23c>
8020e624:	88c00434 	orhi	r3,r17,16
8020e628:	180690fa 	slli	r3,r3,3
8020e62c:	3022d77a 	srli	r17,r6,29
8020e630:	301090fa 	slli	r8,r6,3
8020e634:	10bf0044 	addi	r2,r2,-1023
8020e638:	88e2b03a 	or	r17,r17,r3
8020e63c:	000b883a 	mov	r5,zero
8020e640:	9085883a 	add	r2,r18,r2
8020e644:	2cc8b03a 	or	r4,r5,r19
8020e648:	00c003c4 	movi	r3,15
8020e64c:	bdacf03a 	xor	r22,r23,r22
8020e650:	12c00044 	addi	r11,r2,1
8020e654:	19009936 	bltu	r3,r4,8020e8bc <__muldf3+0x340>
8020e658:	200890ba 	slli	r4,r4,2
8020e65c:	00e00874 	movhi	r3,32801
8020e660:	18f99c04 	addi	r3,r3,-6544
8020e664:	20c9883a 	add	r4,r4,r3
8020e668:	20c00017 	ldw	r3,0(r4)
8020e66c:	1800683a 	jmp	r3
8020e670:	8020e8bc 	xorhi	zero,r16,33698
8020e674:	8020e6d0 	cmplti	zero,r16,-31845
8020e678:	8020e6d0 	cmplti	zero,r16,-31845
8020e67c:	8020e6cc 	andi	zero,r16,33691
8020e680:	8020e898 	cmpnei	zero,r16,-31838
8020e684:	8020e898 	cmpnei	zero,r16,-31838
8020e688:	8020e880 	call	88020e88 <__reset+0x2000e88>
8020e68c:	8020e6cc 	andi	zero,r16,33691
8020e690:	8020e898 	cmpnei	zero,r16,-31838
8020e694:	8020e880 	call	88020e88 <__reset+0x2000e88>
8020e698:	8020e898 	cmpnei	zero,r16,-31838
8020e69c:	8020e6cc 	andi	zero,r16,33691
8020e6a0:	8020e8a8 	cmpgeui	zero,r16,33698
8020e6a4:	8020e8a8 	cmpgeui	zero,r16,33698
8020e6a8:	8020e8a8 	cmpgeui	zero,r16,33698
8020e6ac:	8020eac4 	addi	zero,r16,-31829
8020e6b0:	2404b03a 	or	r2,r4,r16
8020e6b4:	10006f1e 	bne	r2,zero,8020e874 <__muldf3+0x2f8>
8020e6b8:	04c00204 	movi	r19,8
8020e6bc:	0021883a 	mov	r16,zero
8020e6c0:	0029883a 	mov	r20,zero
8020e6c4:	07000084 	movi	fp,2
8020e6c8:	003fcb06 	br	8020e5f8 <__reset+0xfa1ee5f8>
8020e6cc:	502d883a 	mov	r22,r10
8020e6d0:	00800084 	movi	r2,2
8020e6d4:	28805726 	beq	r5,r2,8020e834 <__muldf3+0x2b8>
8020e6d8:	008000c4 	movi	r2,3
8020e6dc:	28816626 	beq	r5,r2,8020ec78 <__muldf3+0x6fc>
8020e6e0:	00800044 	movi	r2,1
8020e6e4:	2881411e 	bne	r5,r2,8020ebec <__muldf3+0x670>
8020e6e8:	b02b883a 	mov	r21,r22
8020e6ec:	0005883a 	mov	r2,zero
8020e6f0:	000b883a 	mov	r5,zero
8020e6f4:	0029883a 	mov	r20,zero
8020e6f8:	1004953a 	slli	r2,r2,20
8020e6fc:	a8c03fcc 	andi	r3,r21,255
8020e700:	04400434 	movhi	r17,16
8020e704:	8c7fffc4 	addi	r17,r17,-1
8020e708:	180697fa 	slli	r3,r3,31
8020e70c:	2c4a703a 	and	r5,r5,r17
8020e710:	288ab03a 	or	r5,r5,r2
8020e714:	28c6b03a 	or	r3,r5,r3
8020e718:	a005883a 	mov	r2,r20
8020e71c:	dfc00c17 	ldw	ra,48(sp)
8020e720:	df000b17 	ldw	fp,44(sp)
8020e724:	ddc00a17 	ldw	r23,40(sp)
8020e728:	dd800917 	ldw	r22,36(sp)
8020e72c:	dd400817 	ldw	r21,32(sp)
8020e730:	dd000717 	ldw	r20,28(sp)
8020e734:	dcc00617 	ldw	r19,24(sp)
8020e738:	dc800517 	ldw	r18,20(sp)
8020e73c:	dc400417 	ldw	r17,16(sp)
8020e740:	dc000317 	ldw	r16,12(sp)
8020e744:	dec00d04 	addi	sp,sp,52
8020e748:	f800283a 	ret
8020e74c:	2404b03a 	or	r2,r4,r16
8020e750:	2027883a 	mov	r19,r4
8020e754:	10004226 	beq	r2,zero,8020e860 <__muldf3+0x2e4>
8020e758:	8000fc26 	beq	r16,zero,8020eb4c <__muldf3+0x5d0>
8020e75c:	8009883a 	mov	r4,r16
8020e760:	d9800215 	stw	r6,8(sp)
8020e764:	d9c00015 	stw	r7,0(sp)
8020e768:	da400115 	stw	r9,4(sp)
8020e76c:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e770:	d9800217 	ldw	r6,8(sp)
8020e774:	d9c00017 	ldw	r7,0(sp)
8020e778:	da400117 	ldw	r9,4(sp)
8020e77c:	113ffd44 	addi	r4,r2,-11
8020e780:	00c00704 	movi	r3,28
8020e784:	1900ed16 	blt	r3,r4,8020eb3c <__muldf3+0x5c0>
8020e788:	00c00744 	movi	r3,29
8020e78c:	147ffe04 	addi	r17,r2,-8
8020e790:	1907c83a 	sub	r3,r3,r4
8020e794:	8460983a 	sll	r16,r16,r17
8020e798:	98c6d83a 	srl	r3,r19,r3
8020e79c:	9c68983a 	sll	r20,r19,r17
8020e7a0:	1c20b03a 	or	r16,r3,r16
8020e7a4:	1080fcc4 	addi	r2,r2,1011
8020e7a8:	00a5c83a 	sub	r18,zero,r2
8020e7ac:	0027883a 	mov	r19,zero
8020e7b0:	0039883a 	mov	fp,zero
8020e7b4:	003f9006 	br	8020e5f8 <__reset+0xfa1ee5f8>
8020e7b8:	3446b03a 	or	r3,r6,r17
8020e7bc:	1800261e 	bne	r3,zero,8020e858 <__muldf3+0x2dc>
8020e7c0:	0023883a 	mov	r17,zero
8020e7c4:	0011883a 	mov	r8,zero
8020e7c8:	01400084 	movi	r5,2
8020e7cc:	003f9c06 	br	8020e640 <__reset+0xfa1ee640>
8020e7d0:	3446b03a 	or	r3,r6,r17
8020e7d4:	18001c26 	beq	r3,zero,8020e848 <__muldf3+0x2cc>
8020e7d8:	8800ce26 	beq	r17,zero,8020eb14 <__muldf3+0x598>
8020e7dc:	8809883a 	mov	r4,r17
8020e7e0:	d9800215 	stw	r6,8(sp)
8020e7e4:	da400115 	stw	r9,4(sp)
8020e7e8:	da800015 	stw	r10,0(sp)
8020e7ec:	020f7fc0 	call	8020f7fc <__clzsi2>
8020e7f0:	d9800217 	ldw	r6,8(sp)
8020e7f4:	da400117 	ldw	r9,4(sp)
8020e7f8:	da800017 	ldw	r10,0(sp)
8020e7fc:	113ffd44 	addi	r4,r2,-11
8020e800:	00c00704 	movi	r3,28
8020e804:	1900bf16 	blt	r3,r4,8020eb04 <__muldf3+0x588>
8020e808:	00c00744 	movi	r3,29
8020e80c:	123ffe04 	addi	r8,r2,-8
8020e810:	1907c83a 	sub	r3,r3,r4
8020e814:	8a22983a 	sll	r17,r17,r8
8020e818:	30c6d83a 	srl	r3,r6,r3
8020e81c:	3210983a 	sll	r8,r6,r8
8020e820:	1c62b03a 	or	r17,r3,r17
8020e824:	1080fcc4 	addi	r2,r2,1011
8020e828:	0085c83a 	sub	r2,zero,r2
8020e82c:	000b883a 	mov	r5,zero
8020e830:	003f8306 	br	8020e640 <__reset+0xfa1ee640>
8020e834:	b02b883a 	mov	r21,r22
8020e838:	0081ffc4 	movi	r2,2047
8020e83c:	000b883a 	mov	r5,zero
8020e840:	0029883a 	mov	r20,zero
8020e844:	003fac06 	br	8020e6f8 <__reset+0xfa1ee6f8>
8020e848:	0023883a 	mov	r17,zero
8020e84c:	0011883a 	mov	r8,zero
8020e850:	01400044 	movi	r5,1
8020e854:	003f7a06 	br	8020e640 <__reset+0xfa1ee640>
8020e858:	014000c4 	movi	r5,3
8020e85c:	003f7806 	br	8020e640 <__reset+0xfa1ee640>
8020e860:	04c00104 	movi	r19,4
8020e864:	0021883a 	mov	r16,zero
8020e868:	0029883a 	mov	r20,zero
8020e86c:	07000044 	movi	fp,1
8020e870:	003f6106 	br	8020e5f8 <__reset+0xfa1ee5f8>
8020e874:	04c00304 	movi	r19,12
8020e878:	070000c4 	movi	fp,3
8020e87c:	003f5e06 	br	8020e5f8 <__reset+0xfa1ee5f8>
8020e880:	01400434 	movhi	r5,16
8020e884:	002b883a 	mov	r21,zero
8020e888:	297fffc4 	addi	r5,r5,-1
8020e88c:	053fffc4 	movi	r20,-1
8020e890:	0081ffc4 	movi	r2,2047
8020e894:	003f9806 	br	8020e6f8 <__reset+0xfa1ee6f8>
8020e898:	8023883a 	mov	r17,r16
8020e89c:	a011883a 	mov	r8,r20
8020e8a0:	e00b883a 	mov	r5,fp
8020e8a4:	003f8a06 	br	8020e6d0 <__reset+0xfa1ee6d0>
8020e8a8:	8023883a 	mov	r17,r16
8020e8ac:	a011883a 	mov	r8,r20
8020e8b0:	482d883a 	mov	r22,r9
8020e8b4:	e00b883a 	mov	r5,fp
8020e8b8:	003f8506 	br	8020e6d0 <__reset+0xfa1ee6d0>
8020e8bc:	a00ad43a 	srli	r5,r20,16
8020e8c0:	401ad43a 	srli	r13,r8,16
8020e8c4:	a53fffcc 	andi	r20,r20,65535
8020e8c8:	423fffcc 	andi	r8,r8,65535
8020e8cc:	4519383a 	mul	r12,r8,r20
8020e8d0:	4147383a 	mul	r3,r8,r5
8020e8d4:	6d09383a 	mul	r4,r13,r20
8020e8d8:	600cd43a 	srli	r6,r12,16
8020e8dc:	2b5d383a 	mul	r14,r5,r13
8020e8e0:	20c9883a 	add	r4,r4,r3
8020e8e4:	310d883a 	add	r6,r6,r4
8020e8e8:	30c0022e 	bgeu	r6,r3,8020e8f4 <__muldf3+0x378>
8020e8ec:	00c00074 	movhi	r3,1
8020e8f0:	70dd883a 	add	r14,r14,r3
8020e8f4:	8826d43a 	srli	r19,r17,16
8020e8f8:	8bffffcc 	andi	r15,r17,65535
8020e8fc:	7d23383a 	mul	r17,r15,r20
8020e900:	7949383a 	mul	r4,r15,r5
8020e904:	9d29383a 	mul	r20,r19,r20
8020e908:	8814d43a 	srli	r10,r17,16
8020e90c:	3012943a 	slli	r9,r6,16
8020e910:	a129883a 	add	r20,r20,r4
8020e914:	633fffcc 	andi	r12,r12,65535
8020e918:	5515883a 	add	r10,r10,r20
8020e91c:	3006d43a 	srli	r3,r6,16
8020e920:	4b13883a 	add	r9,r9,r12
8020e924:	2ccb383a 	mul	r5,r5,r19
8020e928:	5100022e 	bgeu	r10,r4,8020e934 <__muldf3+0x3b8>
8020e92c:	01000074 	movhi	r4,1
8020e930:	290b883a 	add	r5,r5,r4
8020e934:	802ad43a 	srli	r21,r16,16
8020e938:	843fffcc 	andi	r16,r16,65535
8020e93c:	440d383a 	mul	r6,r8,r16
8020e940:	4565383a 	mul	r18,r8,r21
8020e944:	8349383a 	mul	r4,r16,r13
8020e948:	500e943a 	slli	r7,r10,16
8020e94c:	3010d43a 	srli	r8,r6,16
8020e950:	5028d43a 	srli	r20,r10,16
8020e954:	2489883a 	add	r4,r4,r18
8020e958:	8abfffcc 	andi	r10,r17,65535
8020e95c:	3a95883a 	add	r10,r7,r10
8020e960:	4119883a 	add	r12,r8,r4
8020e964:	a169883a 	add	r20,r20,r5
8020e968:	1a87883a 	add	r3,r3,r10
8020e96c:	6d5b383a 	mul	r13,r13,r21
8020e970:	6480022e 	bgeu	r12,r18,8020e97c <__muldf3+0x400>
8020e974:	01000074 	movhi	r4,1
8020e978:	691b883a 	add	r13,r13,r4
8020e97c:	7c25383a 	mul	r18,r15,r16
8020e980:	7d4b383a 	mul	r5,r15,r21
8020e984:	84cf383a 	mul	r7,r16,r19
8020e988:	901ed43a 	srli	r15,r18,16
8020e98c:	6008d43a 	srli	r4,r12,16
8020e990:	6010943a 	slli	r8,r12,16
8020e994:	394f883a 	add	r7,r7,r5
8020e998:	333fffcc 	andi	r12,r6,65535
8020e99c:	79df883a 	add	r15,r15,r7
8020e9a0:	235b883a 	add	r13,r4,r13
8020e9a4:	9d63383a 	mul	r17,r19,r21
8020e9a8:	4309883a 	add	r4,r8,r12
8020e9ac:	7940022e 	bgeu	r15,r5,8020e9b8 <__muldf3+0x43c>
8020e9b0:	01400074 	movhi	r5,1
8020e9b4:	8963883a 	add	r17,r17,r5
8020e9b8:	780a943a 	slli	r5,r15,16
8020e9bc:	91bfffcc 	andi	r6,r18,65535
8020e9c0:	70c7883a 	add	r3,r14,r3
8020e9c4:	298d883a 	add	r6,r5,r6
8020e9c8:	1a8f803a 	cmpltu	r7,r3,r10
8020e9cc:	350b883a 	add	r5,r6,r20
8020e9d0:	20c7883a 	add	r3,r4,r3
8020e9d4:	3955883a 	add	r10,r7,r5
8020e9d8:	1909803a 	cmpltu	r4,r3,r4
8020e9dc:	6a91883a 	add	r8,r13,r10
8020e9e0:	780cd43a 	srli	r6,r15,16
8020e9e4:	2219883a 	add	r12,r4,r8
8020e9e8:	2d0b803a 	cmpltu	r5,r5,r20
8020e9ec:	51cf803a 	cmpltu	r7,r10,r7
8020e9f0:	29ceb03a 	or	r7,r5,r7
8020e9f4:	4351803a 	cmpltu	r8,r8,r13
8020e9f8:	610b803a 	cmpltu	r5,r12,r4
8020e9fc:	4148b03a 	or	r4,r8,r5
8020ea00:	398f883a 	add	r7,r7,r6
8020ea04:	3909883a 	add	r4,r7,r4
8020ea08:	1810927a 	slli	r8,r3,9
8020ea0c:	2449883a 	add	r4,r4,r17
8020ea10:	2008927a 	slli	r4,r4,9
8020ea14:	6022d5fa 	srli	r17,r12,23
8020ea18:	1806d5fa 	srli	r3,r3,23
8020ea1c:	4252b03a 	or	r9,r8,r9
8020ea20:	600a927a 	slli	r5,r12,9
8020ea24:	4810c03a 	cmpne	r8,r9,zero
8020ea28:	2462b03a 	or	r17,r4,r17
8020ea2c:	40c6b03a 	or	r3,r8,r3
8020ea30:	8900402c 	andhi	r4,r17,256
8020ea34:	1950b03a 	or	r8,r3,r5
8020ea38:	20000726 	beq	r4,zero,8020ea58 <__muldf3+0x4dc>
8020ea3c:	4006d07a 	srli	r3,r8,1
8020ea40:	880497fa 	slli	r2,r17,31
8020ea44:	4200004c 	andi	r8,r8,1
8020ea48:	8822d07a 	srli	r17,r17,1
8020ea4c:	1a10b03a 	or	r8,r3,r8
8020ea50:	1210b03a 	or	r8,r2,r8
8020ea54:	5805883a 	mov	r2,r11
8020ea58:	1140ffc4 	addi	r5,r2,1023
8020ea5c:	0140440e 	bge	zero,r5,8020eb70 <__muldf3+0x5f4>
8020ea60:	40c001cc 	andi	r3,r8,7
8020ea64:	18000726 	beq	r3,zero,8020ea84 <__muldf3+0x508>
8020ea68:	40c003cc 	andi	r3,r8,15
8020ea6c:	01000104 	movi	r4,4
8020ea70:	19000426 	beq	r3,r4,8020ea84 <__muldf3+0x508>
8020ea74:	4107883a 	add	r3,r8,r4
8020ea78:	1a11803a 	cmpltu	r8,r3,r8
8020ea7c:	8a23883a 	add	r17,r17,r8
8020ea80:	1811883a 	mov	r8,r3
8020ea84:	88c0402c 	andhi	r3,r17,256
8020ea88:	18000426 	beq	r3,zero,8020ea9c <__muldf3+0x520>
8020ea8c:	11410004 	addi	r5,r2,1024
8020ea90:	00bfc034 	movhi	r2,65280
8020ea94:	10bfffc4 	addi	r2,r2,-1
8020ea98:	88a2703a 	and	r17,r17,r2
8020ea9c:	0081ff84 	movi	r2,2046
8020eaa0:	117f6416 	blt	r2,r5,8020e834 <__reset+0xfa1ee834>
8020eaa4:	8828977a 	slli	r20,r17,29
8020eaa8:	4010d0fa 	srli	r8,r8,3
8020eaac:	8822927a 	slli	r17,r17,9
8020eab0:	2881ffcc 	andi	r2,r5,2047
8020eab4:	a228b03a 	or	r20,r20,r8
8020eab8:	880ad33a 	srli	r5,r17,12
8020eabc:	b02b883a 	mov	r21,r22
8020eac0:	003f0d06 	br	8020e6f8 <__reset+0xfa1ee6f8>
8020eac4:	8080022c 	andhi	r2,r16,8
8020eac8:	10000926 	beq	r2,zero,8020eaf0 <__muldf3+0x574>
8020eacc:	8880022c 	andhi	r2,r17,8
8020ead0:	1000071e 	bne	r2,zero,8020eaf0 <__muldf3+0x574>
8020ead4:	00800434 	movhi	r2,16
8020ead8:	89400234 	orhi	r5,r17,8
8020eadc:	10bfffc4 	addi	r2,r2,-1
8020eae0:	b82b883a 	mov	r21,r23
8020eae4:	288a703a 	and	r5,r5,r2
8020eae8:	4029883a 	mov	r20,r8
8020eaec:	003f6806 	br	8020e890 <__reset+0xfa1ee890>
8020eaf0:	00800434 	movhi	r2,16
8020eaf4:	81400234 	orhi	r5,r16,8
8020eaf8:	10bfffc4 	addi	r2,r2,-1
8020eafc:	288a703a 	and	r5,r5,r2
8020eb00:	003f6306 	br	8020e890 <__reset+0xfa1ee890>
8020eb04:	147ff604 	addi	r17,r2,-40
8020eb08:	3462983a 	sll	r17,r6,r17
8020eb0c:	0011883a 	mov	r8,zero
8020eb10:	003f4406 	br	8020e824 <__reset+0xfa1ee824>
8020eb14:	3009883a 	mov	r4,r6
8020eb18:	d9800215 	stw	r6,8(sp)
8020eb1c:	da400115 	stw	r9,4(sp)
8020eb20:	da800015 	stw	r10,0(sp)
8020eb24:	020f7fc0 	call	8020f7fc <__clzsi2>
8020eb28:	10800804 	addi	r2,r2,32
8020eb2c:	da800017 	ldw	r10,0(sp)
8020eb30:	da400117 	ldw	r9,4(sp)
8020eb34:	d9800217 	ldw	r6,8(sp)
8020eb38:	003f3006 	br	8020e7fc <__reset+0xfa1ee7fc>
8020eb3c:	143ff604 	addi	r16,r2,-40
8020eb40:	9c20983a 	sll	r16,r19,r16
8020eb44:	0029883a 	mov	r20,zero
8020eb48:	003f1606 	br	8020e7a4 <__reset+0xfa1ee7a4>
8020eb4c:	d9800215 	stw	r6,8(sp)
8020eb50:	d9c00015 	stw	r7,0(sp)
8020eb54:	da400115 	stw	r9,4(sp)
8020eb58:	020f7fc0 	call	8020f7fc <__clzsi2>
8020eb5c:	10800804 	addi	r2,r2,32
8020eb60:	da400117 	ldw	r9,4(sp)
8020eb64:	d9c00017 	ldw	r7,0(sp)
8020eb68:	d9800217 	ldw	r6,8(sp)
8020eb6c:	003f0306 	br	8020e77c <__reset+0xfa1ee77c>
8020eb70:	00c00044 	movi	r3,1
8020eb74:	1947c83a 	sub	r3,r3,r5
8020eb78:	00800e04 	movi	r2,56
8020eb7c:	10feda16 	blt	r2,r3,8020e6e8 <__reset+0xfa1ee6e8>
8020eb80:	008007c4 	movi	r2,31
8020eb84:	10c01b16 	blt	r2,r3,8020ebf4 <__muldf3+0x678>
8020eb88:	00800804 	movi	r2,32
8020eb8c:	10c5c83a 	sub	r2,r2,r3
8020eb90:	888a983a 	sll	r5,r17,r2
8020eb94:	40c8d83a 	srl	r4,r8,r3
8020eb98:	4084983a 	sll	r2,r8,r2
8020eb9c:	88e2d83a 	srl	r17,r17,r3
8020eba0:	2906b03a 	or	r3,r5,r4
8020eba4:	1004c03a 	cmpne	r2,r2,zero
8020eba8:	1886b03a 	or	r3,r3,r2
8020ebac:	188001cc 	andi	r2,r3,7
8020ebb0:	10000726 	beq	r2,zero,8020ebd0 <__muldf3+0x654>
8020ebb4:	188003cc 	andi	r2,r3,15
8020ebb8:	01000104 	movi	r4,4
8020ebbc:	11000426 	beq	r2,r4,8020ebd0 <__muldf3+0x654>
8020ebc0:	1805883a 	mov	r2,r3
8020ebc4:	10c00104 	addi	r3,r2,4
8020ebc8:	1885803a 	cmpltu	r2,r3,r2
8020ebcc:	88a3883a 	add	r17,r17,r2
8020ebd0:	8880202c 	andhi	r2,r17,128
8020ebd4:	10001c26 	beq	r2,zero,8020ec48 <__muldf3+0x6cc>
8020ebd8:	b02b883a 	mov	r21,r22
8020ebdc:	00800044 	movi	r2,1
8020ebe0:	000b883a 	mov	r5,zero
8020ebe4:	0029883a 	mov	r20,zero
8020ebe8:	003ec306 	br	8020e6f8 <__reset+0xfa1ee6f8>
8020ebec:	5805883a 	mov	r2,r11
8020ebf0:	003f9906 	br	8020ea58 <__reset+0xfa1eea58>
8020ebf4:	00bff844 	movi	r2,-31
8020ebf8:	1145c83a 	sub	r2,r2,r5
8020ebfc:	8888d83a 	srl	r4,r17,r2
8020ec00:	00800804 	movi	r2,32
8020ec04:	18801a26 	beq	r3,r2,8020ec70 <__muldf3+0x6f4>
8020ec08:	00801004 	movi	r2,64
8020ec0c:	10c5c83a 	sub	r2,r2,r3
8020ec10:	8884983a 	sll	r2,r17,r2
8020ec14:	1204b03a 	or	r2,r2,r8
8020ec18:	1004c03a 	cmpne	r2,r2,zero
8020ec1c:	2084b03a 	or	r2,r4,r2
8020ec20:	144001cc 	andi	r17,r2,7
8020ec24:	88000d1e 	bne	r17,zero,8020ec5c <__muldf3+0x6e0>
8020ec28:	000b883a 	mov	r5,zero
8020ec2c:	1028d0fa 	srli	r20,r2,3
8020ec30:	b02b883a 	mov	r21,r22
8020ec34:	0005883a 	mov	r2,zero
8020ec38:	a468b03a 	or	r20,r20,r17
8020ec3c:	003eae06 	br	8020e6f8 <__reset+0xfa1ee6f8>
8020ec40:	1007883a 	mov	r3,r2
8020ec44:	0023883a 	mov	r17,zero
8020ec48:	880a927a 	slli	r5,r17,9
8020ec4c:	1805883a 	mov	r2,r3
8020ec50:	8822977a 	slli	r17,r17,29
8020ec54:	280ad33a 	srli	r5,r5,12
8020ec58:	003ff406 	br	8020ec2c <__reset+0xfa1eec2c>
8020ec5c:	10c003cc 	andi	r3,r2,15
8020ec60:	01000104 	movi	r4,4
8020ec64:	193ff626 	beq	r3,r4,8020ec40 <__reset+0xfa1eec40>
8020ec68:	0023883a 	mov	r17,zero
8020ec6c:	003fd506 	br	8020ebc4 <__reset+0xfa1eebc4>
8020ec70:	0005883a 	mov	r2,zero
8020ec74:	003fe706 	br	8020ec14 <__reset+0xfa1eec14>
8020ec78:	00800434 	movhi	r2,16
8020ec7c:	89400234 	orhi	r5,r17,8
8020ec80:	10bfffc4 	addi	r2,r2,-1
8020ec84:	b02b883a 	mov	r21,r22
8020ec88:	288a703a 	and	r5,r5,r2
8020ec8c:	4029883a 	mov	r20,r8
8020ec90:	003eff06 	br	8020e890 <__reset+0xfa1ee890>

8020ec94 <__subdf3>:
8020ec94:	02000434 	movhi	r8,16
8020ec98:	423fffc4 	addi	r8,r8,-1
8020ec9c:	defffb04 	addi	sp,sp,-20
8020eca0:	2a14703a 	and	r10,r5,r8
8020eca4:	3812d53a 	srli	r9,r7,20
8020eca8:	3a10703a 	and	r8,r7,r8
8020ecac:	2006d77a 	srli	r3,r4,29
8020ecb0:	3004d77a 	srli	r2,r6,29
8020ecb4:	dc000015 	stw	r16,0(sp)
8020ecb8:	501490fa 	slli	r10,r10,3
8020ecbc:	2820d53a 	srli	r16,r5,20
8020ecc0:	401090fa 	slli	r8,r8,3
8020ecc4:	dc800215 	stw	r18,8(sp)
8020ecc8:	dc400115 	stw	r17,4(sp)
8020eccc:	dfc00415 	stw	ra,16(sp)
8020ecd0:	202290fa 	slli	r17,r4,3
8020ecd4:	dcc00315 	stw	r19,12(sp)
8020ecd8:	4a41ffcc 	andi	r9,r9,2047
8020ecdc:	0101ffc4 	movi	r4,2047
8020ece0:	2824d7fa 	srli	r18,r5,31
8020ece4:	8401ffcc 	andi	r16,r16,2047
8020ece8:	50c6b03a 	or	r3,r10,r3
8020ecec:	380ed7fa 	srli	r7,r7,31
8020ecf0:	408ab03a 	or	r5,r8,r2
8020ecf4:	300c90fa 	slli	r6,r6,3
8020ecf8:	49009626 	beq	r9,r4,8020ef54 <__subdf3+0x2c0>
8020ecfc:	39c0005c 	xori	r7,r7,1
8020ed00:	8245c83a 	sub	r2,r16,r9
8020ed04:	3c807426 	beq	r7,r18,8020eed8 <__subdf3+0x244>
8020ed08:	0080af0e 	bge	zero,r2,8020efc8 <__subdf3+0x334>
8020ed0c:	48002a1e 	bne	r9,zero,8020edb8 <__subdf3+0x124>
8020ed10:	2988b03a 	or	r4,r5,r6
8020ed14:	20009a1e 	bne	r4,zero,8020ef80 <__subdf3+0x2ec>
8020ed18:	888001cc 	andi	r2,r17,7
8020ed1c:	10000726 	beq	r2,zero,8020ed3c <__subdf3+0xa8>
8020ed20:	888003cc 	andi	r2,r17,15
8020ed24:	01000104 	movi	r4,4
8020ed28:	11000426 	beq	r2,r4,8020ed3c <__subdf3+0xa8>
8020ed2c:	890b883a 	add	r5,r17,r4
8020ed30:	2c63803a 	cmpltu	r17,r5,r17
8020ed34:	1c47883a 	add	r3,r3,r17
8020ed38:	2823883a 	mov	r17,r5
8020ed3c:	1880202c 	andhi	r2,r3,128
8020ed40:	10005926 	beq	r2,zero,8020eea8 <__subdf3+0x214>
8020ed44:	84000044 	addi	r16,r16,1
8020ed48:	0081ffc4 	movi	r2,2047
8020ed4c:	8080be26 	beq	r16,r2,8020f048 <__subdf3+0x3b4>
8020ed50:	017fe034 	movhi	r5,65408
8020ed54:	297fffc4 	addi	r5,r5,-1
8020ed58:	1946703a 	and	r3,r3,r5
8020ed5c:	1804977a 	slli	r2,r3,29
8020ed60:	1806927a 	slli	r3,r3,9
8020ed64:	8822d0fa 	srli	r17,r17,3
8020ed68:	8401ffcc 	andi	r16,r16,2047
8020ed6c:	180ad33a 	srli	r5,r3,12
8020ed70:	9100004c 	andi	r4,r18,1
8020ed74:	1444b03a 	or	r2,r2,r17
8020ed78:	80c1ffcc 	andi	r3,r16,2047
8020ed7c:	1820953a 	slli	r16,r3,20
8020ed80:	20c03fcc 	andi	r3,r4,255
8020ed84:	180897fa 	slli	r4,r3,31
8020ed88:	00c00434 	movhi	r3,16
8020ed8c:	18ffffc4 	addi	r3,r3,-1
8020ed90:	28c6703a 	and	r3,r5,r3
8020ed94:	1c06b03a 	or	r3,r3,r16
8020ed98:	1906b03a 	or	r3,r3,r4
8020ed9c:	dfc00417 	ldw	ra,16(sp)
8020eda0:	dcc00317 	ldw	r19,12(sp)
8020eda4:	dc800217 	ldw	r18,8(sp)
8020eda8:	dc400117 	ldw	r17,4(sp)
8020edac:	dc000017 	ldw	r16,0(sp)
8020edb0:	dec00504 	addi	sp,sp,20
8020edb4:	f800283a 	ret
8020edb8:	0101ffc4 	movi	r4,2047
8020edbc:	813fd626 	beq	r16,r4,8020ed18 <__reset+0xfa1eed18>
8020edc0:	29402034 	orhi	r5,r5,128
8020edc4:	01000e04 	movi	r4,56
8020edc8:	2080a316 	blt	r4,r2,8020f058 <__subdf3+0x3c4>
8020edcc:	010007c4 	movi	r4,31
8020edd0:	2080c616 	blt	r4,r2,8020f0ec <__subdf3+0x458>
8020edd4:	01000804 	movi	r4,32
8020edd8:	2089c83a 	sub	r4,r4,r2
8020eddc:	2910983a 	sll	r8,r5,r4
8020ede0:	308ed83a 	srl	r7,r6,r2
8020ede4:	3108983a 	sll	r4,r6,r4
8020ede8:	2884d83a 	srl	r2,r5,r2
8020edec:	41ccb03a 	or	r6,r8,r7
8020edf0:	2008c03a 	cmpne	r4,r4,zero
8020edf4:	310cb03a 	or	r6,r6,r4
8020edf8:	898dc83a 	sub	r6,r17,r6
8020edfc:	89a3803a 	cmpltu	r17,r17,r6
8020ee00:	1887c83a 	sub	r3,r3,r2
8020ee04:	1c47c83a 	sub	r3,r3,r17
8020ee08:	3023883a 	mov	r17,r6
8020ee0c:	1880202c 	andhi	r2,r3,128
8020ee10:	10002326 	beq	r2,zero,8020eea0 <__subdf3+0x20c>
8020ee14:	04c02034 	movhi	r19,128
8020ee18:	9cffffc4 	addi	r19,r19,-1
8020ee1c:	1ce6703a 	and	r19,r3,r19
8020ee20:	98007a26 	beq	r19,zero,8020f00c <__subdf3+0x378>
8020ee24:	9809883a 	mov	r4,r19
8020ee28:	020f7fc0 	call	8020f7fc <__clzsi2>
8020ee2c:	113ffe04 	addi	r4,r2,-8
8020ee30:	00c007c4 	movi	r3,31
8020ee34:	19007b16 	blt	r3,r4,8020f024 <__subdf3+0x390>
8020ee38:	00800804 	movi	r2,32
8020ee3c:	1105c83a 	sub	r2,r2,r4
8020ee40:	8884d83a 	srl	r2,r17,r2
8020ee44:	9906983a 	sll	r3,r19,r4
8020ee48:	8922983a 	sll	r17,r17,r4
8020ee4c:	10c4b03a 	or	r2,r2,r3
8020ee50:	24007816 	blt	r4,r16,8020f034 <__subdf3+0x3a0>
8020ee54:	2421c83a 	sub	r16,r4,r16
8020ee58:	80c00044 	addi	r3,r16,1
8020ee5c:	010007c4 	movi	r4,31
8020ee60:	20c09516 	blt	r4,r3,8020f0b8 <__subdf3+0x424>
8020ee64:	01400804 	movi	r5,32
8020ee68:	28cbc83a 	sub	r5,r5,r3
8020ee6c:	88c8d83a 	srl	r4,r17,r3
8020ee70:	8962983a 	sll	r17,r17,r5
8020ee74:	114a983a 	sll	r5,r2,r5
8020ee78:	10c6d83a 	srl	r3,r2,r3
8020ee7c:	8804c03a 	cmpne	r2,r17,zero
8020ee80:	290ab03a 	or	r5,r5,r4
8020ee84:	28a2b03a 	or	r17,r5,r2
8020ee88:	0021883a 	mov	r16,zero
8020ee8c:	003fa206 	br	8020ed18 <__reset+0xfa1eed18>
8020ee90:	2090b03a 	or	r8,r4,r2
8020ee94:	40018e26 	beq	r8,zero,8020f4d0 <__subdf3+0x83c>
8020ee98:	1007883a 	mov	r3,r2
8020ee9c:	2023883a 	mov	r17,r4
8020eea0:	888001cc 	andi	r2,r17,7
8020eea4:	103f9e1e 	bne	r2,zero,8020ed20 <__reset+0xfa1eed20>
8020eea8:	1804977a 	slli	r2,r3,29
8020eeac:	8822d0fa 	srli	r17,r17,3
8020eeb0:	1810d0fa 	srli	r8,r3,3
8020eeb4:	9100004c 	andi	r4,r18,1
8020eeb8:	1444b03a 	or	r2,r2,r17
8020eebc:	00c1ffc4 	movi	r3,2047
8020eec0:	80c02826 	beq	r16,r3,8020ef64 <__subdf3+0x2d0>
8020eec4:	01400434 	movhi	r5,16
8020eec8:	297fffc4 	addi	r5,r5,-1
8020eecc:	80e0703a 	and	r16,r16,r3
8020eed0:	414a703a 	and	r5,r8,r5
8020eed4:	003fa806 	br	8020ed78 <__reset+0xfa1eed78>
8020eed8:	0080630e 	bge	zero,r2,8020f068 <__subdf3+0x3d4>
8020eedc:	48003026 	beq	r9,zero,8020efa0 <__subdf3+0x30c>
8020eee0:	0101ffc4 	movi	r4,2047
8020eee4:	813f8c26 	beq	r16,r4,8020ed18 <__reset+0xfa1eed18>
8020eee8:	29402034 	orhi	r5,r5,128
8020eeec:	01000e04 	movi	r4,56
8020eef0:	2080a90e 	bge	r4,r2,8020f198 <__subdf3+0x504>
8020eef4:	298cb03a 	or	r6,r5,r6
8020eef8:	3012c03a 	cmpne	r9,r6,zero
8020eefc:	0005883a 	mov	r2,zero
8020ef00:	4c53883a 	add	r9,r9,r17
8020ef04:	4c63803a 	cmpltu	r17,r9,r17
8020ef08:	10c7883a 	add	r3,r2,r3
8020ef0c:	88c7883a 	add	r3,r17,r3
8020ef10:	4823883a 	mov	r17,r9
8020ef14:	1880202c 	andhi	r2,r3,128
8020ef18:	1000d026 	beq	r2,zero,8020f25c <__subdf3+0x5c8>
8020ef1c:	84000044 	addi	r16,r16,1
8020ef20:	0081ffc4 	movi	r2,2047
8020ef24:	8080fe26 	beq	r16,r2,8020f320 <__subdf3+0x68c>
8020ef28:	00bfe034 	movhi	r2,65408
8020ef2c:	10bfffc4 	addi	r2,r2,-1
8020ef30:	1886703a 	and	r3,r3,r2
8020ef34:	880ad07a 	srli	r5,r17,1
8020ef38:	180497fa 	slli	r2,r3,31
8020ef3c:	8900004c 	andi	r4,r17,1
8020ef40:	2922b03a 	or	r17,r5,r4
8020ef44:	1806d07a 	srli	r3,r3,1
8020ef48:	1462b03a 	or	r17,r2,r17
8020ef4c:	3825883a 	mov	r18,r7
8020ef50:	003f7106 	br	8020ed18 <__reset+0xfa1eed18>
8020ef54:	2984b03a 	or	r2,r5,r6
8020ef58:	103f6826 	beq	r2,zero,8020ecfc <__reset+0xfa1eecfc>
8020ef5c:	39c03fcc 	andi	r7,r7,255
8020ef60:	003f6706 	br	8020ed00 <__reset+0xfa1eed00>
8020ef64:	4086b03a 	or	r3,r8,r2
8020ef68:	18015226 	beq	r3,zero,8020f4b4 <__subdf3+0x820>
8020ef6c:	00c00434 	movhi	r3,16
8020ef70:	41400234 	orhi	r5,r8,8
8020ef74:	18ffffc4 	addi	r3,r3,-1
8020ef78:	28ca703a 	and	r5,r5,r3
8020ef7c:	003f7e06 	br	8020ed78 <__reset+0xfa1eed78>
8020ef80:	10bfffc4 	addi	r2,r2,-1
8020ef84:	1000491e 	bne	r2,zero,8020f0ac <__subdf3+0x418>
8020ef88:	898fc83a 	sub	r7,r17,r6
8020ef8c:	89e3803a 	cmpltu	r17,r17,r7
8020ef90:	1947c83a 	sub	r3,r3,r5
8020ef94:	1c47c83a 	sub	r3,r3,r17
8020ef98:	3823883a 	mov	r17,r7
8020ef9c:	003f9b06 	br	8020ee0c <__reset+0xfa1eee0c>
8020efa0:	2988b03a 	or	r4,r5,r6
8020efa4:	203f5c26 	beq	r4,zero,8020ed18 <__reset+0xfa1eed18>
8020efa8:	10bfffc4 	addi	r2,r2,-1
8020efac:	1000931e 	bne	r2,zero,8020f1fc <__subdf3+0x568>
8020efb0:	898d883a 	add	r6,r17,r6
8020efb4:	3463803a 	cmpltu	r17,r6,r17
8020efb8:	1947883a 	add	r3,r3,r5
8020efbc:	88c7883a 	add	r3,r17,r3
8020efc0:	3023883a 	mov	r17,r6
8020efc4:	003fd306 	br	8020ef14 <__reset+0xfa1eef14>
8020efc8:	1000541e 	bne	r2,zero,8020f11c <__subdf3+0x488>
8020efcc:	80800044 	addi	r2,r16,1
8020efd0:	1081ffcc 	andi	r2,r2,2047
8020efd4:	01000044 	movi	r4,1
8020efd8:	2080a20e 	bge	r4,r2,8020f264 <__subdf3+0x5d0>
8020efdc:	8989c83a 	sub	r4,r17,r6
8020efe0:	8905803a 	cmpltu	r2,r17,r4
8020efe4:	1967c83a 	sub	r19,r3,r5
8020efe8:	98a7c83a 	sub	r19,r19,r2
8020efec:	9880202c 	andhi	r2,r19,128
8020eff0:	10006326 	beq	r2,zero,8020f180 <__subdf3+0x4ec>
8020eff4:	3463c83a 	sub	r17,r6,r17
8020eff8:	28c7c83a 	sub	r3,r5,r3
8020effc:	344d803a 	cmpltu	r6,r6,r17
8020f000:	19a7c83a 	sub	r19,r3,r6
8020f004:	3825883a 	mov	r18,r7
8020f008:	983f861e 	bne	r19,zero,8020ee24 <__reset+0xfa1eee24>
8020f00c:	8809883a 	mov	r4,r17
8020f010:	020f7fc0 	call	8020f7fc <__clzsi2>
8020f014:	10800804 	addi	r2,r2,32
8020f018:	113ffe04 	addi	r4,r2,-8
8020f01c:	00c007c4 	movi	r3,31
8020f020:	193f850e 	bge	r3,r4,8020ee38 <__reset+0xfa1eee38>
8020f024:	10bff604 	addi	r2,r2,-40
8020f028:	8884983a 	sll	r2,r17,r2
8020f02c:	0023883a 	mov	r17,zero
8020f030:	243f880e 	bge	r4,r16,8020ee54 <__reset+0xfa1eee54>
8020f034:	00ffe034 	movhi	r3,65408
8020f038:	18ffffc4 	addi	r3,r3,-1
8020f03c:	8121c83a 	sub	r16,r16,r4
8020f040:	10c6703a 	and	r3,r2,r3
8020f044:	003f3406 	br	8020ed18 <__reset+0xfa1eed18>
8020f048:	9100004c 	andi	r4,r18,1
8020f04c:	000b883a 	mov	r5,zero
8020f050:	0005883a 	mov	r2,zero
8020f054:	003f4806 	br	8020ed78 <__reset+0xfa1eed78>
8020f058:	298cb03a 	or	r6,r5,r6
8020f05c:	300cc03a 	cmpne	r6,r6,zero
8020f060:	0005883a 	mov	r2,zero
8020f064:	003f6406 	br	8020edf8 <__reset+0xfa1eedf8>
8020f068:	10009a1e 	bne	r2,zero,8020f2d4 <__subdf3+0x640>
8020f06c:	82400044 	addi	r9,r16,1
8020f070:	4881ffcc 	andi	r2,r9,2047
8020f074:	02800044 	movi	r10,1
8020f078:	5080670e 	bge	r10,r2,8020f218 <__subdf3+0x584>
8020f07c:	0081ffc4 	movi	r2,2047
8020f080:	4880af26 	beq	r9,r2,8020f340 <__subdf3+0x6ac>
8020f084:	898d883a 	add	r6,r17,r6
8020f088:	1945883a 	add	r2,r3,r5
8020f08c:	3447803a 	cmpltu	r3,r6,r17
8020f090:	1887883a 	add	r3,r3,r2
8020f094:	182297fa 	slli	r17,r3,31
8020f098:	300cd07a 	srli	r6,r6,1
8020f09c:	1806d07a 	srli	r3,r3,1
8020f0a0:	4821883a 	mov	r16,r9
8020f0a4:	89a2b03a 	or	r17,r17,r6
8020f0a8:	003f1b06 	br	8020ed18 <__reset+0xfa1eed18>
8020f0ac:	0101ffc4 	movi	r4,2047
8020f0b0:	813f441e 	bne	r16,r4,8020edc4 <__reset+0xfa1eedc4>
8020f0b4:	003f1806 	br	8020ed18 <__reset+0xfa1eed18>
8020f0b8:	843ff844 	addi	r16,r16,-31
8020f0bc:	01400804 	movi	r5,32
8020f0c0:	1408d83a 	srl	r4,r2,r16
8020f0c4:	19405026 	beq	r3,r5,8020f208 <__subdf3+0x574>
8020f0c8:	01401004 	movi	r5,64
8020f0cc:	28c7c83a 	sub	r3,r5,r3
8020f0d0:	10c4983a 	sll	r2,r2,r3
8020f0d4:	88a2b03a 	or	r17,r17,r2
8020f0d8:	8822c03a 	cmpne	r17,r17,zero
8020f0dc:	2462b03a 	or	r17,r4,r17
8020f0e0:	0007883a 	mov	r3,zero
8020f0e4:	0021883a 	mov	r16,zero
8020f0e8:	003f6d06 	br	8020eea0 <__reset+0xfa1eeea0>
8020f0ec:	11fff804 	addi	r7,r2,-32
8020f0f0:	01000804 	movi	r4,32
8020f0f4:	29ced83a 	srl	r7,r5,r7
8020f0f8:	11004526 	beq	r2,r4,8020f210 <__subdf3+0x57c>
8020f0fc:	01001004 	movi	r4,64
8020f100:	2089c83a 	sub	r4,r4,r2
8020f104:	2904983a 	sll	r2,r5,r4
8020f108:	118cb03a 	or	r6,r2,r6
8020f10c:	300cc03a 	cmpne	r6,r6,zero
8020f110:	398cb03a 	or	r6,r7,r6
8020f114:	0005883a 	mov	r2,zero
8020f118:	003f3706 	br	8020edf8 <__reset+0xfa1eedf8>
8020f11c:	80002a26 	beq	r16,zero,8020f1c8 <__subdf3+0x534>
8020f120:	0101ffc4 	movi	r4,2047
8020f124:	49006626 	beq	r9,r4,8020f2c0 <__subdf3+0x62c>
8020f128:	0085c83a 	sub	r2,zero,r2
8020f12c:	18c02034 	orhi	r3,r3,128
8020f130:	01000e04 	movi	r4,56
8020f134:	20807e16 	blt	r4,r2,8020f330 <__subdf3+0x69c>
8020f138:	010007c4 	movi	r4,31
8020f13c:	2080e716 	blt	r4,r2,8020f4dc <__subdf3+0x848>
8020f140:	01000804 	movi	r4,32
8020f144:	2089c83a 	sub	r4,r4,r2
8020f148:	1914983a 	sll	r10,r3,r4
8020f14c:	8890d83a 	srl	r8,r17,r2
8020f150:	8908983a 	sll	r4,r17,r4
8020f154:	1884d83a 	srl	r2,r3,r2
8020f158:	5222b03a 	or	r17,r10,r8
8020f15c:	2006c03a 	cmpne	r3,r4,zero
8020f160:	88e2b03a 	or	r17,r17,r3
8020f164:	3463c83a 	sub	r17,r6,r17
8020f168:	2885c83a 	sub	r2,r5,r2
8020f16c:	344d803a 	cmpltu	r6,r6,r17
8020f170:	1187c83a 	sub	r3,r2,r6
8020f174:	4821883a 	mov	r16,r9
8020f178:	3825883a 	mov	r18,r7
8020f17c:	003f2306 	br	8020ee0c <__reset+0xfa1eee0c>
8020f180:	24d0b03a 	or	r8,r4,r19
8020f184:	40001b1e 	bne	r8,zero,8020f1f4 <__subdf3+0x560>
8020f188:	0005883a 	mov	r2,zero
8020f18c:	0009883a 	mov	r4,zero
8020f190:	0021883a 	mov	r16,zero
8020f194:	003f4906 	br	8020eebc <__reset+0xfa1eeebc>
8020f198:	010007c4 	movi	r4,31
8020f19c:	20803a16 	blt	r4,r2,8020f288 <__subdf3+0x5f4>
8020f1a0:	01000804 	movi	r4,32
8020f1a4:	2089c83a 	sub	r4,r4,r2
8020f1a8:	2912983a 	sll	r9,r5,r4
8020f1ac:	3090d83a 	srl	r8,r6,r2
8020f1b0:	3108983a 	sll	r4,r6,r4
8020f1b4:	2884d83a 	srl	r2,r5,r2
8020f1b8:	4a12b03a 	or	r9,r9,r8
8020f1bc:	2008c03a 	cmpne	r4,r4,zero
8020f1c0:	4912b03a 	or	r9,r9,r4
8020f1c4:	003f4e06 	br	8020ef00 <__reset+0xfa1eef00>
8020f1c8:	1c48b03a 	or	r4,r3,r17
8020f1cc:	20003c26 	beq	r4,zero,8020f2c0 <__subdf3+0x62c>
8020f1d0:	0084303a 	nor	r2,zero,r2
8020f1d4:	1000381e 	bne	r2,zero,8020f2b8 <__subdf3+0x624>
8020f1d8:	3463c83a 	sub	r17,r6,r17
8020f1dc:	28c5c83a 	sub	r2,r5,r3
8020f1e0:	344d803a 	cmpltu	r6,r6,r17
8020f1e4:	1187c83a 	sub	r3,r2,r6
8020f1e8:	4821883a 	mov	r16,r9
8020f1ec:	3825883a 	mov	r18,r7
8020f1f0:	003f0606 	br	8020ee0c <__reset+0xfa1eee0c>
8020f1f4:	2023883a 	mov	r17,r4
8020f1f8:	003f0906 	br	8020ee20 <__reset+0xfa1eee20>
8020f1fc:	0101ffc4 	movi	r4,2047
8020f200:	813f3a1e 	bne	r16,r4,8020eeec <__reset+0xfa1eeeec>
8020f204:	003ec406 	br	8020ed18 <__reset+0xfa1eed18>
8020f208:	0005883a 	mov	r2,zero
8020f20c:	003fb106 	br	8020f0d4 <__reset+0xfa1ef0d4>
8020f210:	0005883a 	mov	r2,zero
8020f214:	003fbc06 	br	8020f108 <__reset+0xfa1ef108>
8020f218:	1c44b03a 	or	r2,r3,r17
8020f21c:	80008e1e 	bne	r16,zero,8020f458 <__subdf3+0x7c4>
8020f220:	1000c826 	beq	r2,zero,8020f544 <__subdf3+0x8b0>
8020f224:	2984b03a 	or	r2,r5,r6
8020f228:	103ebb26 	beq	r2,zero,8020ed18 <__reset+0xfa1eed18>
8020f22c:	8989883a 	add	r4,r17,r6
8020f230:	1945883a 	add	r2,r3,r5
8020f234:	2447803a 	cmpltu	r3,r4,r17
8020f238:	1887883a 	add	r3,r3,r2
8020f23c:	1880202c 	andhi	r2,r3,128
8020f240:	2023883a 	mov	r17,r4
8020f244:	103f1626 	beq	r2,zero,8020eea0 <__reset+0xfa1eeea0>
8020f248:	00bfe034 	movhi	r2,65408
8020f24c:	10bfffc4 	addi	r2,r2,-1
8020f250:	5021883a 	mov	r16,r10
8020f254:	1886703a 	and	r3,r3,r2
8020f258:	003eaf06 	br	8020ed18 <__reset+0xfa1eed18>
8020f25c:	3825883a 	mov	r18,r7
8020f260:	003f0f06 	br	8020eea0 <__reset+0xfa1eeea0>
8020f264:	1c44b03a 	or	r2,r3,r17
8020f268:	8000251e 	bne	r16,zero,8020f300 <__subdf3+0x66c>
8020f26c:	1000661e 	bne	r2,zero,8020f408 <__subdf3+0x774>
8020f270:	2990b03a 	or	r8,r5,r6
8020f274:	40009626 	beq	r8,zero,8020f4d0 <__subdf3+0x83c>
8020f278:	2807883a 	mov	r3,r5
8020f27c:	3023883a 	mov	r17,r6
8020f280:	3825883a 	mov	r18,r7
8020f284:	003ea406 	br	8020ed18 <__reset+0xfa1eed18>
8020f288:	127ff804 	addi	r9,r2,-32
8020f28c:	01000804 	movi	r4,32
8020f290:	2a52d83a 	srl	r9,r5,r9
8020f294:	11008c26 	beq	r2,r4,8020f4c8 <__subdf3+0x834>
8020f298:	01001004 	movi	r4,64
8020f29c:	2085c83a 	sub	r2,r4,r2
8020f2a0:	2884983a 	sll	r2,r5,r2
8020f2a4:	118cb03a 	or	r6,r2,r6
8020f2a8:	300cc03a 	cmpne	r6,r6,zero
8020f2ac:	4992b03a 	or	r9,r9,r6
8020f2b0:	0005883a 	mov	r2,zero
8020f2b4:	003f1206 	br	8020ef00 <__reset+0xfa1eef00>
8020f2b8:	0101ffc4 	movi	r4,2047
8020f2bc:	493f9c1e 	bne	r9,r4,8020f130 <__reset+0xfa1ef130>
8020f2c0:	2807883a 	mov	r3,r5
8020f2c4:	3023883a 	mov	r17,r6
8020f2c8:	4821883a 	mov	r16,r9
8020f2cc:	3825883a 	mov	r18,r7
8020f2d0:	003e9106 	br	8020ed18 <__reset+0xfa1eed18>
8020f2d4:	80001f1e 	bne	r16,zero,8020f354 <__subdf3+0x6c0>
8020f2d8:	1c48b03a 	or	r4,r3,r17
8020f2dc:	20005a26 	beq	r4,zero,8020f448 <__subdf3+0x7b4>
8020f2e0:	0084303a 	nor	r2,zero,r2
8020f2e4:	1000561e 	bne	r2,zero,8020f440 <__subdf3+0x7ac>
8020f2e8:	89a3883a 	add	r17,r17,r6
8020f2ec:	1945883a 	add	r2,r3,r5
8020f2f0:	898d803a 	cmpltu	r6,r17,r6
8020f2f4:	3087883a 	add	r3,r6,r2
8020f2f8:	4821883a 	mov	r16,r9
8020f2fc:	003f0506 	br	8020ef14 <__reset+0xfa1eef14>
8020f300:	10002b1e 	bne	r2,zero,8020f3b0 <__subdf3+0x71c>
8020f304:	2984b03a 	or	r2,r5,r6
8020f308:	10008026 	beq	r2,zero,8020f50c <__subdf3+0x878>
8020f30c:	2807883a 	mov	r3,r5
8020f310:	3023883a 	mov	r17,r6
8020f314:	3825883a 	mov	r18,r7
8020f318:	0401ffc4 	movi	r16,2047
8020f31c:	003e7e06 	br	8020ed18 <__reset+0xfa1eed18>
8020f320:	3809883a 	mov	r4,r7
8020f324:	0011883a 	mov	r8,zero
8020f328:	0005883a 	mov	r2,zero
8020f32c:	003ee306 	br	8020eebc <__reset+0xfa1eeebc>
8020f330:	1c62b03a 	or	r17,r3,r17
8020f334:	8822c03a 	cmpne	r17,r17,zero
8020f338:	0005883a 	mov	r2,zero
8020f33c:	003f8906 	br	8020f164 <__reset+0xfa1ef164>
8020f340:	3809883a 	mov	r4,r7
8020f344:	4821883a 	mov	r16,r9
8020f348:	0011883a 	mov	r8,zero
8020f34c:	0005883a 	mov	r2,zero
8020f350:	003eda06 	br	8020eebc <__reset+0xfa1eeebc>
8020f354:	0101ffc4 	movi	r4,2047
8020f358:	49003b26 	beq	r9,r4,8020f448 <__subdf3+0x7b4>
8020f35c:	0085c83a 	sub	r2,zero,r2
8020f360:	18c02034 	orhi	r3,r3,128
8020f364:	01000e04 	movi	r4,56
8020f368:	20806e16 	blt	r4,r2,8020f524 <__subdf3+0x890>
8020f36c:	010007c4 	movi	r4,31
8020f370:	20807716 	blt	r4,r2,8020f550 <__subdf3+0x8bc>
8020f374:	01000804 	movi	r4,32
8020f378:	2089c83a 	sub	r4,r4,r2
8020f37c:	1914983a 	sll	r10,r3,r4
8020f380:	8890d83a 	srl	r8,r17,r2
8020f384:	8908983a 	sll	r4,r17,r4
8020f388:	1884d83a 	srl	r2,r3,r2
8020f38c:	5222b03a 	or	r17,r10,r8
8020f390:	2006c03a 	cmpne	r3,r4,zero
8020f394:	88e2b03a 	or	r17,r17,r3
8020f398:	89a3883a 	add	r17,r17,r6
8020f39c:	1145883a 	add	r2,r2,r5
8020f3a0:	898d803a 	cmpltu	r6,r17,r6
8020f3a4:	3087883a 	add	r3,r6,r2
8020f3a8:	4821883a 	mov	r16,r9
8020f3ac:	003ed906 	br	8020ef14 <__reset+0xfa1eef14>
8020f3b0:	2984b03a 	or	r2,r5,r6
8020f3b4:	10004226 	beq	r2,zero,8020f4c0 <__subdf3+0x82c>
8020f3b8:	1808d0fa 	srli	r4,r3,3
8020f3bc:	8822d0fa 	srli	r17,r17,3
8020f3c0:	1806977a 	slli	r3,r3,29
8020f3c4:	2080022c 	andhi	r2,r4,8
8020f3c8:	1c62b03a 	or	r17,r3,r17
8020f3cc:	10000826 	beq	r2,zero,8020f3f0 <__subdf3+0x75c>
8020f3d0:	2812d0fa 	srli	r9,r5,3
8020f3d4:	4880022c 	andhi	r2,r9,8
8020f3d8:	1000051e 	bne	r2,zero,8020f3f0 <__subdf3+0x75c>
8020f3dc:	300cd0fa 	srli	r6,r6,3
8020f3e0:	2804977a 	slli	r2,r5,29
8020f3e4:	4809883a 	mov	r4,r9
8020f3e8:	3825883a 	mov	r18,r7
8020f3ec:	11a2b03a 	or	r17,r2,r6
8020f3f0:	8806d77a 	srli	r3,r17,29
8020f3f4:	200890fa 	slli	r4,r4,3
8020f3f8:	882290fa 	slli	r17,r17,3
8020f3fc:	0401ffc4 	movi	r16,2047
8020f400:	1906b03a 	or	r3,r3,r4
8020f404:	003e4406 	br	8020ed18 <__reset+0xfa1eed18>
8020f408:	2984b03a 	or	r2,r5,r6
8020f40c:	103e4226 	beq	r2,zero,8020ed18 <__reset+0xfa1eed18>
8020f410:	8989c83a 	sub	r4,r17,r6
8020f414:	8911803a 	cmpltu	r8,r17,r4
8020f418:	1945c83a 	sub	r2,r3,r5
8020f41c:	1205c83a 	sub	r2,r2,r8
8020f420:	1200202c 	andhi	r8,r2,128
8020f424:	403e9a26 	beq	r8,zero,8020ee90 <__reset+0xfa1eee90>
8020f428:	3463c83a 	sub	r17,r6,r17
8020f42c:	28c5c83a 	sub	r2,r5,r3
8020f430:	344d803a 	cmpltu	r6,r6,r17
8020f434:	1187c83a 	sub	r3,r2,r6
8020f438:	3825883a 	mov	r18,r7
8020f43c:	003e3606 	br	8020ed18 <__reset+0xfa1eed18>
8020f440:	0101ffc4 	movi	r4,2047
8020f444:	493fc71e 	bne	r9,r4,8020f364 <__reset+0xfa1ef364>
8020f448:	2807883a 	mov	r3,r5
8020f44c:	3023883a 	mov	r17,r6
8020f450:	4821883a 	mov	r16,r9
8020f454:	003e3006 	br	8020ed18 <__reset+0xfa1eed18>
8020f458:	10003626 	beq	r2,zero,8020f534 <__subdf3+0x8a0>
8020f45c:	2984b03a 	or	r2,r5,r6
8020f460:	10001726 	beq	r2,zero,8020f4c0 <__subdf3+0x82c>
8020f464:	1808d0fa 	srli	r4,r3,3
8020f468:	8822d0fa 	srli	r17,r17,3
8020f46c:	1806977a 	slli	r3,r3,29
8020f470:	2080022c 	andhi	r2,r4,8
8020f474:	1c62b03a 	or	r17,r3,r17
8020f478:	10000726 	beq	r2,zero,8020f498 <__subdf3+0x804>
8020f47c:	2812d0fa 	srli	r9,r5,3
8020f480:	4880022c 	andhi	r2,r9,8
8020f484:	1000041e 	bne	r2,zero,8020f498 <__subdf3+0x804>
8020f488:	300cd0fa 	srli	r6,r6,3
8020f48c:	2804977a 	slli	r2,r5,29
8020f490:	4809883a 	mov	r4,r9
8020f494:	11a2b03a 	or	r17,r2,r6
8020f498:	8806d77a 	srli	r3,r17,29
8020f49c:	200890fa 	slli	r4,r4,3
8020f4a0:	882290fa 	slli	r17,r17,3
8020f4a4:	3825883a 	mov	r18,r7
8020f4a8:	1906b03a 	or	r3,r3,r4
8020f4ac:	0401ffc4 	movi	r16,2047
8020f4b0:	003e1906 	br	8020ed18 <__reset+0xfa1eed18>
8020f4b4:	000b883a 	mov	r5,zero
8020f4b8:	0005883a 	mov	r2,zero
8020f4bc:	003e2e06 	br	8020ed78 <__reset+0xfa1eed78>
8020f4c0:	0401ffc4 	movi	r16,2047
8020f4c4:	003e1406 	br	8020ed18 <__reset+0xfa1eed18>
8020f4c8:	0005883a 	mov	r2,zero
8020f4cc:	003f7506 	br	8020f2a4 <__reset+0xfa1ef2a4>
8020f4d0:	0005883a 	mov	r2,zero
8020f4d4:	0009883a 	mov	r4,zero
8020f4d8:	003e7806 	br	8020eebc <__reset+0xfa1eeebc>
8020f4dc:	123ff804 	addi	r8,r2,-32
8020f4e0:	01000804 	movi	r4,32
8020f4e4:	1a10d83a 	srl	r8,r3,r8
8020f4e8:	11002526 	beq	r2,r4,8020f580 <__subdf3+0x8ec>
8020f4ec:	01001004 	movi	r4,64
8020f4f0:	2085c83a 	sub	r2,r4,r2
8020f4f4:	1884983a 	sll	r2,r3,r2
8020f4f8:	1444b03a 	or	r2,r2,r17
8020f4fc:	1004c03a 	cmpne	r2,r2,zero
8020f500:	40a2b03a 	or	r17,r8,r2
8020f504:	0005883a 	mov	r2,zero
8020f508:	003f1606 	br	8020f164 <__reset+0xfa1ef164>
8020f50c:	02000434 	movhi	r8,16
8020f510:	0009883a 	mov	r4,zero
8020f514:	423fffc4 	addi	r8,r8,-1
8020f518:	00bfffc4 	movi	r2,-1
8020f51c:	0401ffc4 	movi	r16,2047
8020f520:	003e6606 	br	8020eebc <__reset+0xfa1eeebc>
8020f524:	1c62b03a 	or	r17,r3,r17
8020f528:	8822c03a 	cmpne	r17,r17,zero
8020f52c:	0005883a 	mov	r2,zero
8020f530:	003f9906 	br	8020f398 <__reset+0xfa1ef398>
8020f534:	2807883a 	mov	r3,r5
8020f538:	3023883a 	mov	r17,r6
8020f53c:	0401ffc4 	movi	r16,2047
8020f540:	003df506 	br	8020ed18 <__reset+0xfa1eed18>
8020f544:	2807883a 	mov	r3,r5
8020f548:	3023883a 	mov	r17,r6
8020f54c:	003df206 	br	8020ed18 <__reset+0xfa1eed18>
8020f550:	123ff804 	addi	r8,r2,-32
8020f554:	01000804 	movi	r4,32
8020f558:	1a10d83a 	srl	r8,r3,r8
8020f55c:	11000a26 	beq	r2,r4,8020f588 <__subdf3+0x8f4>
8020f560:	01001004 	movi	r4,64
8020f564:	2085c83a 	sub	r2,r4,r2
8020f568:	1884983a 	sll	r2,r3,r2
8020f56c:	1444b03a 	or	r2,r2,r17
8020f570:	1004c03a 	cmpne	r2,r2,zero
8020f574:	40a2b03a 	or	r17,r8,r2
8020f578:	0005883a 	mov	r2,zero
8020f57c:	003f8606 	br	8020f398 <__reset+0xfa1ef398>
8020f580:	0005883a 	mov	r2,zero
8020f584:	003fdc06 	br	8020f4f8 <__reset+0xfa1ef4f8>
8020f588:	0005883a 	mov	r2,zero
8020f58c:	003ff706 	br	8020f56c <__reset+0xfa1ef56c>

8020f590 <__fixdfsi>:
8020f590:	280cd53a 	srli	r6,r5,20
8020f594:	00c00434 	movhi	r3,16
8020f598:	18ffffc4 	addi	r3,r3,-1
8020f59c:	3181ffcc 	andi	r6,r6,2047
8020f5a0:	01c0ff84 	movi	r7,1022
8020f5a4:	28c6703a 	and	r3,r5,r3
8020f5a8:	280ad7fa 	srli	r5,r5,31
8020f5ac:	3980120e 	bge	r7,r6,8020f5f8 <__fixdfsi+0x68>
8020f5b0:	00810744 	movi	r2,1053
8020f5b4:	11800c16 	blt	r2,r6,8020f5e8 <__fixdfsi+0x58>
8020f5b8:	00810cc4 	movi	r2,1075
8020f5bc:	1185c83a 	sub	r2,r2,r6
8020f5c0:	01c007c4 	movi	r7,31
8020f5c4:	18c00434 	orhi	r3,r3,16
8020f5c8:	38800d16 	blt	r7,r2,8020f600 <__fixdfsi+0x70>
8020f5cc:	31befb44 	addi	r6,r6,-1043
8020f5d0:	2084d83a 	srl	r2,r4,r2
8020f5d4:	1986983a 	sll	r3,r3,r6
8020f5d8:	1884b03a 	or	r2,r3,r2
8020f5dc:	28000726 	beq	r5,zero,8020f5fc <__fixdfsi+0x6c>
8020f5e0:	0085c83a 	sub	r2,zero,r2
8020f5e4:	f800283a 	ret
8020f5e8:	00a00034 	movhi	r2,32768
8020f5ec:	10bfffc4 	addi	r2,r2,-1
8020f5f0:	2885883a 	add	r2,r5,r2
8020f5f4:	f800283a 	ret
8020f5f8:	0005883a 	mov	r2,zero
8020f5fc:	f800283a 	ret
8020f600:	008104c4 	movi	r2,1043
8020f604:	1185c83a 	sub	r2,r2,r6
8020f608:	1884d83a 	srl	r2,r3,r2
8020f60c:	003ff306 	br	8020f5dc <__reset+0xfa1ef5dc>

8020f610 <__floatsidf>:
8020f610:	defffd04 	addi	sp,sp,-12
8020f614:	dfc00215 	stw	ra,8(sp)
8020f618:	dc400115 	stw	r17,4(sp)
8020f61c:	dc000015 	stw	r16,0(sp)
8020f620:	20002b26 	beq	r4,zero,8020f6d0 <__floatsidf+0xc0>
8020f624:	2023883a 	mov	r17,r4
8020f628:	2020d7fa 	srli	r16,r4,31
8020f62c:	20002d16 	blt	r4,zero,8020f6e4 <__floatsidf+0xd4>
8020f630:	8809883a 	mov	r4,r17
8020f634:	020f7fc0 	call	8020f7fc <__clzsi2>
8020f638:	01410784 	movi	r5,1054
8020f63c:	288bc83a 	sub	r5,r5,r2
8020f640:	01010cc4 	movi	r4,1075
8020f644:	2149c83a 	sub	r4,r4,r5
8020f648:	00c007c4 	movi	r3,31
8020f64c:	1900160e 	bge	r3,r4,8020f6a8 <__floatsidf+0x98>
8020f650:	00c104c4 	movi	r3,1043
8020f654:	1947c83a 	sub	r3,r3,r5
8020f658:	88c6983a 	sll	r3,r17,r3
8020f65c:	00800434 	movhi	r2,16
8020f660:	10bfffc4 	addi	r2,r2,-1
8020f664:	1886703a 	and	r3,r3,r2
8020f668:	2941ffcc 	andi	r5,r5,2047
8020f66c:	800d883a 	mov	r6,r16
8020f670:	0005883a 	mov	r2,zero
8020f674:	280a953a 	slli	r5,r5,20
8020f678:	31803fcc 	andi	r6,r6,255
8020f67c:	01000434 	movhi	r4,16
8020f680:	300c97fa 	slli	r6,r6,31
8020f684:	213fffc4 	addi	r4,r4,-1
8020f688:	1906703a 	and	r3,r3,r4
8020f68c:	1946b03a 	or	r3,r3,r5
8020f690:	1986b03a 	or	r3,r3,r6
8020f694:	dfc00217 	ldw	ra,8(sp)
8020f698:	dc400117 	ldw	r17,4(sp)
8020f69c:	dc000017 	ldw	r16,0(sp)
8020f6a0:	dec00304 	addi	sp,sp,12
8020f6a4:	f800283a 	ret
8020f6a8:	00c002c4 	movi	r3,11
8020f6ac:	1887c83a 	sub	r3,r3,r2
8020f6b0:	88c6d83a 	srl	r3,r17,r3
8020f6b4:	8904983a 	sll	r2,r17,r4
8020f6b8:	01000434 	movhi	r4,16
8020f6bc:	213fffc4 	addi	r4,r4,-1
8020f6c0:	2941ffcc 	andi	r5,r5,2047
8020f6c4:	1906703a 	and	r3,r3,r4
8020f6c8:	800d883a 	mov	r6,r16
8020f6cc:	003fe906 	br	8020f674 <__reset+0xfa1ef674>
8020f6d0:	000d883a 	mov	r6,zero
8020f6d4:	000b883a 	mov	r5,zero
8020f6d8:	0007883a 	mov	r3,zero
8020f6dc:	0005883a 	mov	r2,zero
8020f6e0:	003fe406 	br	8020f674 <__reset+0xfa1ef674>
8020f6e4:	0123c83a 	sub	r17,zero,r4
8020f6e8:	003fd106 	br	8020f630 <__reset+0xfa1ef630>

8020f6ec <__extendsfdf2>:
8020f6ec:	200ad5fa 	srli	r5,r4,23
8020f6f0:	defffd04 	addi	sp,sp,-12
8020f6f4:	dc400115 	stw	r17,4(sp)
8020f6f8:	29403fcc 	andi	r5,r5,255
8020f6fc:	29800044 	addi	r6,r5,1
8020f700:	04402034 	movhi	r17,128
8020f704:	dc000015 	stw	r16,0(sp)
8020f708:	8c7fffc4 	addi	r17,r17,-1
8020f70c:	dfc00215 	stw	ra,8(sp)
8020f710:	31803fcc 	andi	r6,r6,255
8020f714:	00800044 	movi	r2,1
8020f718:	8922703a 	and	r17,r17,r4
8020f71c:	2020d7fa 	srli	r16,r4,31
8020f720:	1180110e 	bge	r2,r6,8020f768 <__extendsfdf2+0x7c>
8020f724:	880cd0fa 	srli	r6,r17,3
8020f728:	8822977a 	slli	r17,r17,29
8020f72c:	2940e004 	addi	r5,r5,896
8020f730:	2941ffcc 	andi	r5,r5,2047
8020f734:	2804953a 	slli	r2,r5,20
8020f738:	01400434 	movhi	r5,16
8020f73c:	800697fa 	slli	r3,r16,31
8020f740:	297fffc4 	addi	r5,r5,-1
8020f744:	314a703a 	and	r5,r6,r5
8020f748:	288ab03a 	or	r5,r5,r2
8020f74c:	28c6b03a 	or	r3,r5,r3
8020f750:	8805883a 	mov	r2,r17
8020f754:	dfc00217 	ldw	ra,8(sp)
8020f758:	dc400117 	ldw	r17,4(sp)
8020f75c:	dc000017 	ldw	r16,0(sp)
8020f760:	dec00304 	addi	sp,sp,12
8020f764:	f800283a 	ret
8020f768:	2800111e 	bne	r5,zero,8020f7b0 <__extendsfdf2+0xc4>
8020f76c:	88001c26 	beq	r17,zero,8020f7e0 <__extendsfdf2+0xf4>
8020f770:	8809883a 	mov	r4,r17
8020f774:	020f7fc0 	call	8020f7fc <__clzsi2>
8020f778:	00c00284 	movi	r3,10
8020f77c:	18801b16 	blt	r3,r2,8020f7ec <__extendsfdf2+0x100>
8020f780:	018002c4 	movi	r6,11
8020f784:	308dc83a 	sub	r6,r6,r2
8020f788:	11000544 	addi	r4,r2,21
8020f78c:	8986d83a 	srl	r3,r17,r6
8020f790:	8922983a 	sll	r17,r17,r4
8020f794:	0180e244 	movi	r6,905
8020f798:	01400434 	movhi	r5,16
8020f79c:	3085c83a 	sub	r2,r6,r2
8020f7a0:	297fffc4 	addi	r5,r5,-1
8020f7a4:	194c703a 	and	r6,r3,r5
8020f7a8:	1141ffcc 	andi	r5,r2,2047
8020f7ac:	003fe006 	br	8020f730 <__reset+0xfa1ef730>
8020f7b0:	88000826 	beq	r17,zero,8020f7d4 <__extendsfdf2+0xe8>
8020f7b4:	880cd0fa 	srli	r6,r17,3
8020f7b8:	00800434 	movhi	r2,16
8020f7bc:	10bfffc4 	addi	r2,r2,-1
8020f7c0:	31800234 	orhi	r6,r6,8
8020f7c4:	8822977a 	slli	r17,r17,29
8020f7c8:	308c703a 	and	r6,r6,r2
8020f7cc:	0141ffc4 	movi	r5,2047
8020f7d0:	003fd706 	br	8020f730 <__reset+0xfa1ef730>
8020f7d4:	0141ffc4 	movi	r5,2047
8020f7d8:	000d883a 	mov	r6,zero
8020f7dc:	003fd406 	br	8020f730 <__reset+0xfa1ef730>
8020f7e0:	000b883a 	mov	r5,zero
8020f7e4:	000d883a 	mov	r6,zero
8020f7e8:	003fd106 	br	8020f730 <__reset+0xfa1ef730>
8020f7ec:	11bffd44 	addi	r6,r2,-11
8020f7f0:	8986983a 	sll	r3,r17,r6
8020f7f4:	0023883a 	mov	r17,zero
8020f7f8:	003fe606 	br	8020f794 <__reset+0xfa1ef794>

8020f7fc <__clzsi2>:
8020f7fc:	00bfffd4 	movui	r2,65535
8020f800:	11000536 	bltu	r2,r4,8020f818 <__clzsi2+0x1c>
8020f804:	00803fc4 	movi	r2,255
8020f808:	11000f36 	bltu	r2,r4,8020f848 <__clzsi2+0x4c>
8020f80c:	00800804 	movi	r2,32
8020f810:	0007883a 	mov	r3,zero
8020f814:	00000506 	br	8020f82c <__clzsi2+0x30>
8020f818:	00804034 	movhi	r2,256
8020f81c:	10bfffc4 	addi	r2,r2,-1
8020f820:	11000c2e 	bgeu	r2,r4,8020f854 <__clzsi2+0x58>
8020f824:	00800204 	movi	r2,8
8020f828:	00c00604 	movi	r3,24
8020f82c:	20c8d83a 	srl	r4,r4,r3
8020f830:	00e008b4 	movhi	r3,32802
8020f834:	18d25284 	addi	r3,r3,18762
8020f838:	1909883a 	add	r4,r3,r4
8020f83c:	20c00003 	ldbu	r3,0(r4)
8020f840:	10c5c83a 	sub	r2,r2,r3
8020f844:	f800283a 	ret
8020f848:	00800604 	movi	r2,24
8020f84c:	00c00204 	movi	r3,8
8020f850:	003ff606 	br	8020f82c <__reset+0xfa1ef82c>
8020f854:	00800404 	movi	r2,16
8020f858:	1007883a 	mov	r3,r2
8020f85c:	003ff306 	br	8020f82c <__reset+0xfa1ef82c>

8020f860 <_fwrite_r>:
8020f860:	defff504 	addi	sp,sp,-44
8020f864:	dc800815 	stw	r18,32(sp)
8020f868:	39a5383a 	mul	r18,r7,r6
8020f86c:	d8800304 	addi	r2,sp,12
8020f870:	d8800015 	stw	r2,0(sp)
8020f874:	00800044 	movi	r2,1
8020f878:	dcc00915 	stw	r19,36(sp)
8020f87c:	dc400715 	stw	r17,28(sp)
8020f880:	dc000615 	stw	r16,24(sp)
8020f884:	d9400315 	stw	r5,12(sp)
8020f888:	dfc00a15 	stw	ra,40(sp)
8020f88c:	dc800415 	stw	r18,16(sp)
8020f890:	dc800215 	stw	r18,8(sp)
8020f894:	d8800115 	stw	r2,4(sp)
8020f898:	3027883a 	mov	r19,r6
8020f89c:	3821883a 	mov	r16,r7
8020f8a0:	2023883a 	mov	r17,r4
8020f8a4:	d9400b17 	ldw	r5,44(sp)
8020f8a8:	20000226 	beq	r4,zero,8020f8b4 <_fwrite_r+0x54>
8020f8ac:	20800e17 	ldw	r2,56(r4)
8020f8b0:	10001a26 	beq	r2,zero,8020f91c <_fwrite_r+0xbc>
8020f8b4:	2880030b 	ldhu	r2,12(r5)
8020f8b8:	10c8000c 	andi	r3,r2,8192
8020f8bc:	1800061e 	bne	r3,zero,8020f8d8 <_fwrite_r+0x78>
8020f8c0:	29001917 	ldw	r4,100(r5)
8020f8c4:	00f7ffc4 	movi	r3,-8193
8020f8c8:	10880014 	ori	r2,r2,8192
8020f8cc:	20c6703a 	and	r3,r4,r3
8020f8d0:	2880030d 	sth	r2,12(r5)
8020f8d4:	28c01915 	stw	r3,100(r5)
8020f8d8:	d80d883a 	mov	r6,sp
8020f8dc:	8809883a 	mov	r4,r17
8020f8e0:	02166440 	call	80216644 <__sfvwrite_r>
8020f8e4:	10000b26 	beq	r2,zero,8020f914 <_fwrite_r+0xb4>
8020f8e8:	d9000217 	ldw	r4,8(sp)
8020f8ec:	980b883a 	mov	r5,r19
8020f8f0:	9109c83a 	sub	r4,r18,r4
8020f8f4:	021d2040 	call	8021d204 <__udivsi3>
8020f8f8:	dfc00a17 	ldw	ra,40(sp)
8020f8fc:	dcc00917 	ldw	r19,36(sp)
8020f900:	dc800817 	ldw	r18,32(sp)
8020f904:	dc400717 	ldw	r17,28(sp)
8020f908:	dc000617 	ldw	r16,24(sp)
8020f90c:	dec00b04 	addi	sp,sp,44
8020f910:	f800283a 	ret
8020f914:	8005883a 	mov	r2,r16
8020f918:	003ff706 	br	8020f8f8 <__reset+0xfa1ef8f8>
8020f91c:	d9400515 	stw	r5,20(sp)
8020f920:	02161c00 	call	802161c0 <__sinit>
8020f924:	d9400517 	ldw	r5,20(sp)
8020f928:	003fe206 	br	8020f8b4 <__reset+0xfa1ef8b4>

8020f92c <fwrite>:
8020f92c:	defffe04 	addi	sp,sp,-8
8020f930:	00a008b4 	movhi	r2,32802
8020f934:	d9c00015 	stw	r7,0(sp)
8020f938:	109ade04 	addi	r2,r2,27512
8020f93c:	300f883a 	mov	r7,r6
8020f940:	280d883a 	mov	r6,r5
8020f944:	200b883a 	mov	r5,r4
8020f948:	11000017 	ldw	r4,0(r2)
8020f94c:	dfc00115 	stw	ra,4(sp)
8020f950:	020f8600 	call	8020f860 <_fwrite_r>
8020f954:	dfc00117 	ldw	ra,4(sp)
8020f958:	dec00204 	addi	sp,sp,8
8020f95c:	f800283a 	ret

8020f960 <memcpy>:
8020f960:	defffd04 	addi	sp,sp,-12
8020f964:	dfc00215 	stw	ra,8(sp)
8020f968:	dc400115 	stw	r17,4(sp)
8020f96c:	dc000015 	stw	r16,0(sp)
8020f970:	00c003c4 	movi	r3,15
8020f974:	2005883a 	mov	r2,r4
8020f978:	1980452e 	bgeu	r3,r6,8020fa90 <memcpy+0x130>
8020f97c:	2906b03a 	or	r3,r5,r4
8020f980:	18c000cc 	andi	r3,r3,3
8020f984:	1800441e 	bne	r3,zero,8020fa98 <memcpy+0x138>
8020f988:	347ffc04 	addi	r17,r6,-16
8020f98c:	8822d13a 	srli	r17,r17,4
8020f990:	28c00104 	addi	r3,r5,4
8020f994:	23400104 	addi	r13,r4,4
8020f998:	8820913a 	slli	r16,r17,4
8020f99c:	2b000204 	addi	r12,r5,8
8020f9a0:	22c00204 	addi	r11,r4,8
8020f9a4:	84000504 	addi	r16,r16,20
8020f9a8:	2a800304 	addi	r10,r5,12
8020f9ac:	22400304 	addi	r9,r4,12
8020f9b0:	2c21883a 	add	r16,r5,r16
8020f9b4:	2811883a 	mov	r8,r5
8020f9b8:	200f883a 	mov	r7,r4
8020f9bc:	41000017 	ldw	r4,0(r8)
8020f9c0:	1fc00017 	ldw	ra,0(r3)
8020f9c4:	63c00017 	ldw	r15,0(r12)
8020f9c8:	39000015 	stw	r4,0(r7)
8020f9cc:	53800017 	ldw	r14,0(r10)
8020f9d0:	6fc00015 	stw	ra,0(r13)
8020f9d4:	5bc00015 	stw	r15,0(r11)
8020f9d8:	4b800015 	stw	r14,0(r9)
8020f9dc:	18c00404 	addi	r3,r3,16
8020f9e0:	39c00404 	addi	r7,r7,16
8020f9e4:	42000404 	addi	r8,r8,16
8020f9e8:	6b400404 	addi	r13,r13,16
8020f9ec:	63000404 	addi	r12,r12,16
8020f9f0:	5ac00404 	addi	r11,r11,16
8020f9f4:	52800404 	addi	r10,r10,16
8020f9f8:	4a400404 	addi	r9,r9,16
8020f9fc:	1c3fef1e 	bne	r3,r16,8020f9bc <__reset+0xfa1ef9bc>
8020fa00:	89c00044 	addi	r7,r17,1
8020fa04:	380e913a 	slli	r7,r7,4
8020fa08:	310003cc 	andi	r4,r6,15
8020fa0c:	02c000c4 	movi	r11,3
8020fa10:	11c7883a 	add	r3,r2,r7
8020fa14:	29cb883a 	add	r5,r5,r7
8020fa18:	5900212e 	bgeu	r11,r4,8020faa0 <memcpy+0x140>
8020fa1c:	1813883a 	mov	r9,r3
8020fa20:	2811883a 	mov	r8,r5
8020fa24:	200f883a 	mov	r7,r4
8020fa28:	42800017 	ldw	r10,0(r8)
8020fa2c:	4a400104 	addi	r9,r9,4
8020fa30:	39ffff04 	addi	r7,r7,-4
8020fa34:	4abfff15 	stw	r10,-4(r9)
8020fa38:	42000104 	addi	r8,r8,4
8020fa3c:	59fffa36 	bltu	r11,r7,8020fa28 <__reset+0xfa1efa28>
8020fa40:	213fff04 	addi	r4,r4,-4
8020fa44:	2008d0ba 	srli	r4,r4,2
8020fa48:	318000cc 	andi	r6,r6,3
8020fa4c:	21000044 	addi	r4,r4,1
8020fa50:	2109883a 	add	r4,r4,r4
8020fa54:	2109883a 	add	r4,r4,r4
8020fa58:	1907883a 	add	r3,r3,r4
8020fa5c:	290b883a 	add	r5,r5,r4
8020fa60:	30000626 	beq	r6,zero,8020fa7c <memcpy+0x11c>
8020fa64:	198d883a 	add	r6,r3,r6
8020fa68:	29c00003 	ldbu	r7,0(r5)
8020fa6c:	18c00044 	addi	r3,r3,1
8020fa70:	29400044 	addi	r5,r5,1
8020fa74:	19ffffc5 	stb	r7,-1(r3)
8020fa78:	19bffb1e 	bne	r3,r6,8020fa68 <__reset+0xfa1efa68>
8020fa7c:	dfc00217 	ldw	ra,8(sp)
8020fa80:	dc400117 	ldw	r17,4(sp)
8020fa84:	dc000017 	ldw	r16,0(sp)
8020fa88:	dec00304 	addi	sp,sp,12
8020fa8c:	f800283a 	ret
8020fa90:	2007883a 	mov	r3,r4
8020fa94:	003ff206 	br	8020fa60 <__reset+0xfa1efa60>
8020fa98:	2007883a 	mov	r3,r4
8020fa9c:	003ff106 	br	8020fa64 <__reset+0xfa1efa64>
8020faa0:	200d883a 	mov	r6,r4
8020faa4:	003fee06 	br	8020fa60 <__reset+0xfa1efa60>

8020faa8 <_printf_r>:
8020faa8:	defffd04 	addi	sp,sp,-12
8020faac:	2805883a 	mov	r2,r5
8020fab0:	dfc00015 	stw	ra,0(sp)
8020fab4:	d9800115 	stw	r6,4(sp)
8020fab8:	d9c00215 	stw	r7,8(sp)
8020fabc:	21400217 	ldw	r5,8(r4)
8020fac0:	d9c00104 	addi	r7,sp,4
8020fac4:	100d883a 	mov	r6,r2
8020fac8:	0211f1c0 	call	80211f1c <___vfprintf_internal_r>
8020facc:	dfc00017 	ldw	ra,0(sp)
8020fad0:	dec00304 	addi	sp,sp,12
8020fad4:	f800283a 	ret

8020fad8 <printf>:
8020fad8:	defffc04 	addi	sp,sp,-16
8020fadc:	dfc00015 	stw	ra,0(sp)
8020fae0:	d9400115 	stw	r5,4(sp)
8020fae4:	d9800215 	stw	r6,8(sp)
8020fae8:	d9c00315 	stw	r7,12(sp)
8020faec:	00a008b4 	movhi	r2,32802
8020faf0:	109ade04 	addi	r2,r2,27512
8020faf4:	10800017 	ldw	r2,0(r2)
8020faf8:	200b883a 	mov	r5,r4
8020fafc:	d9800104 	addi	r6,sp,4
8020fb00:	11000217 	ldw	r4,8(r2)
8020fb04:	02141140 	call	80214114 <__vfprintf_internal>
8020fb08:	dfc00017 	ldw	ra,0(sp)
8020fb0c:	dec00404 	addi	sp,sp,16
8020fb10:	f800283a 	ret

8020fb14 <_puts_r>:
8020fb14:	defff604 	addi	sp,sp,-40
8020fb18:	dc000715 	stw	r16,28(sp)
8020fb1c:	2021883a 	mov	r16,r4
8020fb20:	2809883a 	mov	r4,r5
8020fb24:	dc400815 	stw	r17,32(sp)
8020fb28:	dfc00915 	stw	ra,36(sp)
8020fb2c:	2823883a 	mov	r17,r5
8020fb30:	020fcac0 	call	8020fcac <strlen>
8020fb34:	10c00044 	addi	r3,r2,1
8020fb38:	d8800115 	stw	r2,4(sp)
8020fb3c:	00a008b4 	movhi	r2,32802
8020fb40:	10929404 	addi	r2,r2,19024
8020fb44:	d8800215 	stw	r2,8(sp)
8020fb48:	00800044 	movi	r2,1
8020fb4c:	d8800315 	stw	r2,12(sp)
8020fb50:	00800084 	movi	r2,2
8020fb54:	dc400015 	stw	r17,0(sp)
8020fb58:	d8c00615 	stw	r3,24(sp)
8020fb5c:	dec00415 	stw	sp,16(sp)
8020fb60:	d8800515 	stw	r2,20(sp)
8020fb64:	80000226 	beq	r16,zero,8020fb70 <_puts_r+0x5c>
8020fb68:	80800e17 	ldw	r2,56(r16)
8020fb6c:	10001426 	beq	r2,zero,8020fbc0 <_puts_r+0xac>
8020fb70:	81400217 	ldw	r5,8(r16)
8020fb74:	2880030b 	ldhu	r2,12(r5)
8020fb78:	10c8000c 	andi	r3,r2,8192
8020fb7c:	1800061e 	bne	r3,zero,8020fb98 <_puts_r+0x84>
8020fb80:	29001917 	ldw	r4,100(r5)
8020fb84:	00f7ffc4 	movi	r3,-8193
8020fb88:	10880014 	ori	r2,r2,8192
8020fb8c:	20c6703a 	and	r3,r4,r3
8020fb90:	2880030d 	sth	r2,12(r5)
8020fb94:	28c01915 	stw	r3,100(r5)
8020fb98:	d9800404 	addi	r6,sp,16
8020fb9c:	8009883a 	mov	r4,r16
8020fba0:	02166440 	call	80216644 <__sfvwrite_r>
8020fba4:	1000091e 	bne	r2,zero,8020fbcc <_puts_r+0xb8>
8020fba8:	00800284 	movi	r2,10
8020fbac:	dfc00917 	ldw	ra,36(sp)
8020fbb0:	dc400817 	ldw	r17,32(sp)
8020fbb4:	dc000717 	ldw	r16,28(sp)
8020fbb8:	dec00a04 	addi	sp,sp,40
8020fbbc:	f800283a 	ret
8020fbc0:	8009883a 	mov	r4,r16
8020fbc4:	02161c00 	call	802161c0 <__sinit>
8020fbc8:	003fe906 	br	8020fb70 <__reset+0xfa1efb70>
8020fbcc:	00bfffc4 	movi	r2,-1
8020fbd0:	003ff606 	br	8020fbac <__reset+0xfa1efbac>

8020fbd4 <puts>:
8020fbd4:	00a008b4 	movhi	r2,32802
8020fbd8:	109ade04 	addi	r2,r2,27512
8020fbdc:	200b883a 	mov	r5,r4
8020fbe0:	11000017 	ldw	r4,0(r2)
8020fbe4:	020fb141 	jmpi	8020fb14 <_puts_r>

8020fbe8 <_sprintf_r>:
8020fbe8:	deffe404 	addi	sp,sp,-112
8020fbec:	2807883a 	mov	r3,r5
8020fbf0:	dfc01a15 	stw	ra,104(sp)
8020fbf4:	d9c01b15 	stw	r7,108(sp)
8020fbf8:	00a00034 	movhi	r2,32768
8020fbfc:	10bfffc4 	addi	r2,r2,-1
8020fc00:	02008204 	movi	r8,520
8020fc04:	d8800215 	stw	r2,8(sp)
8020fc08:	d8800515 	stw	r2,20(sp)
8020fc0c:	d9c01b04 	addi	r7,sp,108
8020fc10:	d80b883a 	mov	r5,sp
8020fc14:	00bfffc4 	movi	r2,-1
8020fc18:	d8c00015 	stw	r3,0(sp)
8020fc1c:	d8c00415 	stw	r3,16(sp)
8020fc20:	da00030d 	sth	r8,12(sp)
8020fc24:	d880038d 	sth	r2,14(sp)
8020fc28:	020fd440 	call	8020fd44 <___svfprintf_internal_r>
8020fc2c:	d8c00017 	ldw	r3,0(sp)
8020fc30:	18000005 	stb	zero,0(r3)
8020fc34:	dfc01a17 	ldw	ra,104(sp)
8020fc38:	dec01c04 	addi	sp,sp,112
8020fc3c:	f800283a 	ret

8020fc40 <sprintf>:
8020fc40:	deffe304 	addi	sp,sp,-116
8020fc44:	2007883a 	mov	r3,r4
8020fc48:	dfc01a15 	stw	ra,104(sp)
8020fc4c:	d9801b15 	stw	r6,108(sp)
8020fc50:	d9c01c15 	stw	r7,112(sp)
8020fc54:	012008b4 	movhi	r4,32802
8020fc58:	211ade04 	addi	r4,r4,27512
8020fc5c:	21000017 	ldw	r4,0(r4)
8020fc60:	00a00034 	movhi	r2,32768
8020fc64:	10bfffc4 	addi	r2,r2,-1
8020fc68:	280d883a 	mov	r6,r5
8020fc6c:	02008204 	movi	r8,520
8020fc70:	d8800215 	stw	r2,8(sp)
8020fc74:	d8800515 	stw	r2,20(sp)
8020fc78:	d9c01b04 	addi	r7,sp,108
8020fc7c:	d80b883a 	mov	r5,sp
8020fc80:	00bfffc4 	movi	r2,-1
8020fc84:	d8c00015 	stw	r3,0(sp)
8020fc88:	d8c00415 	stw	r3,16(sp)
8020fc8c:	da00030d 	sth	r8,12(sp)
8020fc90:	d880038d 	sth	r2,14(sp)
8020fc94:	020fd440 	call	8020fd44 <___svfprintf_internal_r>
8020fc98:	d8c00017 	ldw	r3,0(sp)
8020fc9c:	18000005 	stb	zero,0(r3)
8020fca0:	dfc01a17 	ldw	ra,104(sp)
8020fca4:	dec01d04 	addi	sp,sp,116
8020fca8:	f800283a 	ret

8020fcac <strlen>:
8020fcac:	208000cc 	andi	r2,r4,3
8020fcb0:	10002026 	beq	r2,zero,8020fd34 <strlen+0x88>
8020fcb4:	20800007 	ldb	r2,0(r4)
8020fcb8:	10002026 	beq	r2,zero,8020fd3c <strlen+0x90>
8020fcbc:	2005883a 	mov	r2,r4
8020fcc0:	00000206 	br	8020fccc <strlen+0x20>
8020fcc4:	10c00007 	ldb	r3,0(r2)
8020fcc8:	18001826 	beq	r3,zero,8020fd2c <strlen+0x80>
8020fccc:	10800044 	addi	r2,r2,1
8020fcd0:	10c000cc 	andi	r3,r2,3
8020fcd4:	183ffb1e 	bne	r3,zero,8020fcc4 <__reset+0xfa1efcc4>
8020fcd8:	10c00017 	ldw	r3,0(r2)
8020fcdc:	01ffbff4 	movhi	r7,65279
8020fce0:	39ffbfc4 	addi	r7,r7,-257
8020fce4:	00ca303a 	nor	r5,zero,r3
8020fce8:	01a02074 	movhi	r6,32897
8020fcec:	19c7883a 	add	r3,r3,r7
8020fcf0:	31a02004 	addi	r6,r6,-32640
8020fcf4:	1946703a 	and	r3,r3,r5
8020fcf8:	1986703a 	and	r3,r3,r6
8020fcfc:	1800091e 	bne	r3,zero,8020fd24 <strlen+0x78>
8020fd00:	10800104 	addi	r2,r2,4
8020fd04:	10c00017 	ldw	r3,0(r2)
8020fd08:	19cb883a 	add	r5,r3,r7
8020fd0c:	00c6303a 	nor	r3,zero,r3
8020fd10:	28c6703a 	and	r3,r5,r3
8020fd14:	1986703a 	and	r3,r3,r6
8020fd18:	183ff926 	beq	r3,zero,8020fd00 <__reset+0xfa1efd00>
8020fd1c:	00000106 	br	8020fd24 <strlen+0x78>
8020fd20:	10800044 	addi	r2,r2,1
8020fd24:	10c00007 	ldb	r3,0(r2)
8020fd28:	183ffd1e 	bne	r3,zero,8020fd20 <__reset+0xfa1efd20>
8020fd2c:	1105c83a 	sub	r2,r2,r4
8020fd30:	f800283a 	ret
8020fd34:	2005883a 	mov	r2,r4
8020fd38:	003fe706 	br	8020fcd8 <__reset+0xfa1efcd8>
8020fd3c:	0005883a 	mov	r2,zero
8020fd40:	f800283a 	ret

8020fd44 <___svfprintf_internal_r>:
8020fd44:	deffb704 	addi	sp,sp,-292
8020fd48:	dfc04815 	stw	ra,288(sp)
8020fd4c:	ddc04615 	stw	r23,280(sp)
8020fd50:	d9402c15 	stw	r5,176(sp)
8020fd54:	d9003915 	stw	r4,228(sp)
8020fd58:	302f883a 	mov	r23,r6
8020fd5c:	d9c02d15 	stw	r7,180(sp)
8020fd60:	df004715 	stw	fp,284(sp)
8020fd64:	dd804515 	stw	r22,276(sp)
8020fd68:	dd404415 	stw	r21,272(sp)
8020fd6c:	dd004315 	stw	r20,268(sp)
8020fd70:	dcc04215 	stw	r19,264(sp)
8020fd74:	dc804115 	stw	r18,260(sp)
8020fd78:	dc404015 	stw	r17,256(sp)
8020fd7c:	dc003f15 	stw	r16,252(sp)
8020fd80:	0216d340 	call	80216d34 <_localeconv_r>
8020fd84:	10800017 	ldw	r2,0(r2)
8020fd88:	1009883a 	mov	r4,r2
8020fd8c:	d8803415 	stw	r2,208(sp)
8020fd90:	020fcac0 	call	8020fcac <strlen>
8020fd94:	d8c02c17 	ldw	r3,176(sp)
8020fd98:	d8803815 	stw	r2,224(sp)
8020fd9c:	1880030b 	ldhu	r2,12(r3)
8020fda0:	1080200c 	andi	r2,r2,128
8020fda4:	10000226 	beq	r2,zero,8020fdb0 <___svfprintf_internal_r+0x6c>
8020fda8:	18800417 	ldw	r2,16(r3)
8020fdac:	10067f26 	beq	r2,zero,802117ac <___svfprintf_internal_r+0x1a68>
8020fdb0:	dcc03917 	ldw	r19,228(sp)
8020fdb4:	d8c00404 	addi	r3,sp,16
8020fdb8:	056008b4 	movhi	r21,32802
8020fdbc:	d9001e04 	addi	r4,sp,120
8020fdc0:	ad52a584 	addi	r21,r21,19094
8020fdc4:	d8c01e15 	stw	r3,120(sp)
8020fdc8:	d8002015 	stw	zero,128(sp)
8020fdcc:	d8001f15 	stw	zero,124(sp)
8020fdd0:	d8003315 	stw	zero,204(sp)
8020fdd4:	d8003615 	stw	zero,216(sp)
8020fdd8:	d8003715 	stw	zero,220(sp)
8020fddc:	1811883a 	mov	r8,r3
8020fde0:	d8003a15 	stw	zero,232(sp)
8020fde4:	d8003b15 	stw	zero,236(sp)
8020fde8:	d8002f15 	stw	zero,188(sp)
8020fdec:	d9002815 	stw	r4,160(sp)
8020fdf0:	b8800007 	ldb	r2,0(r23)
8020fdf4:	10026726 	beq	r2,zero,80210794 <___svfprintf_internal_r+0xa50>
8020fdf8:	00c00944 	movi	r3,37
8020fdfc:	b821883a 	mov	r16,r23
8020fe00:	10c0021e 	bne	r2,r3,8020fe0c <___svfprintf_internal_r+0xc8>
8020fe04:	00001406 	br	8020fe58 <___svfprintf_internal_r+0x114>
8020fe08:	10c00326 	beq	r2,r3,8020fe18 <___svfprintf_internal_r+0xd4>
8020fe0c:	84000044 	addi	r16,r16,1
8020fe10:	80800007 	ldb	r2,0(r16)
8020fe14:	103ffc1e 	bne	r2,zero,8020fe08 <__reset+0xfa1efe08>
8020fe18:	85e3c83a 	sub	r17,r16,r23
8020fe1c:	88000e26 	beq	r17,zero,8020fe58 <___svfprintf_internal_r+0x114>
8020fe20:	d8c02017 	ldw	r3,128(sp)
8020fe24:	d8801f17 	ldw	r2,124(sp)
8020fe28:	45c00015 	stw	r23,0(r8)
8020fe2c:	1c47883a 	add	r3,r3,r17
8020fe30:	10800044 	addi	r2,r2,1
8020fe34:	d8c02015 	stw	r3,128(sp)
8020fe38:	44400115 	stw	r17,4(r8)
8020fe3c:	d8801f15 	stw	r2,124(sp)
8020fe40:	00c001c4 	movi	r3,7
8020fe44:	18809716 	blt	r3,r2,802100a4 <___svfprintf_internal_r+0x360>
8020fe48:	42000204 	addi	r8,r8,8
8020fe4c:	d9402f17 	ldw	r5,188(sp)
8020fe50:	2c4b883a 	add	r5,r5,r17
8020fe54:	d9402f15 	stw	r5,188(sp)
8020fe58:	80800007 	ldb	r2,0(r16)
8020fe5c:	10009826 	beq	r2,zero,802100c0 <___svfprintf_internal_r+0x37c>
8020fe60:	84400047 	ldb	r17,1(r16)
8020fe64:	00bfffc4 	movi	r2,-1
8020fe68:	85c00044 	addi	r23,r16,1
8020fe6c:	d8002785 	stb	zero,158(sp)
8020fe70:	0007883a 	mov	r3,zero
8020fe74:	000f883a 	mov	r7,zero
8020fe78:	d8802915 	stw	r2,164(sp)
8020fe7c:	d8003115 	stw	zero,196(sp)
8020fe80:	0025883a 	mov	r18,zero
8020fe84:	01401604 	movi	r5,88
8020fe88:	01800244 	movi	r6,9
8020fe8c:	02800a84 	movi	r10,42
8020fe90:	02401b04 	movi	r9,108
8020fe94:	bdc00044 	addi	r23,r23,1
8020fe98:	88bff804 	addi	r2,r17,-32
8020fe9c:	2882f036 	bltu	r5,r2,80210a60 <___svfprintf_internal_r+0xd1c>
8020fea0:	100490ba 	slli	r2,r2,2
8020fea4:	01200874 	movhi	r4,32801
8020fea8:	213fae04 	addi	r4,r4,-328
8020feac:	1105883a 	add	r2,r2,r4
8020feb0:	10800017 	ldw	r2,0(r2)
8020feb4:	1000683a 	jmp	r2
8020feb8:	802109c8 	cmpgei	zero,r16,-31705
8020febc:	80210a60 	cmpeqi	zero,r16,-31703
8020fec0:	80210a60 	cmpeqi	zero,r16,-31703
8020fec4:	802109bc 	xorhi	zero,r16,33830
8020fec8:	80210a60 	cmpeqi	zero,r16,-31703
8020fecc:	80210a60 	cmpeqi	zero,r16,-31703
8020fed0:	80210a60 	cmpeqi	zero,r16,-31703
8020fed4:	80210a60 	cmpeqi	zero,r16,-31703
8020fed8:	80210a60 	cmpeqi	zero,r16,-31703
8020fedc:	80210a60 	cmpeqi	zero,r16,-31703
8020fee0:	8021011c 	xori	zero,r16,33796
8020fee4:	802108f8 	rdprs	zero,r16,-31709
8020fee8:	80210a60 	cmpeqi	zero,r16,-31703
8020feec:	8021002c 	andhi	zero,r16,33792
8020fef0:	80210144 	addi	zero,r16,-31739
8020fef4:	80210a60 	cmpeqi	zero,r16,-31703
8020fef8:	802101b8 	rdprs	zero,r16,-31738
8020fefc:	80210184 	addi	zero,r16,-31738
8020ff00:	80210184 	addi	zero,r16,-31738
8020ff04:	80210184 	addi	zero,r16,-31738
8020ff08:	80210184 	addi	zero,r16,-31738
8020ff0c:	80210184 	addi	zero,r16,-31738
8020ff10:	80210184 	addi	zero,r16,-31738
8020ff14:	80210184 	addi	zero,r16,-31738
8020ff18:	80210184 	addi	zero,r16,-31738
8020ff1c:	80210184 	addi	zero,r16,-31738
8020ff20:	80210a60 	cmpeqi	zero,r16,-31703
8020ff24:	80210a60 	cmpeqi	zero,r16,-31703
8020ff28:	80210a60 	cmpeqi	zero,r16,-31703
8020ff2c:	80210a60 	cmpeqi	zero,r16,-31703
8020ff30:	80210a60 	cmpeqi	zero,r16,-31703
8020ff34:	80210a60 	cmpeqi	zero,r16,-31703
8020ff38:	80210a60 	cmpeqi	zero,r16,-31703
8020ff3c:	80210a60 	cmpeqi	zero,r16,-31703
8020ff40:	80210a60 	cmpeqi	zero,r16,-31703
8020ff44:	80210a60 	cmpeqi	zero,r16,-31703
8020ff48:	80210270 	cmpltui	zero,r16,33801
8020ff4c:	802101c4 	addi	zero,r16,-31737
8020ff50:	80210a60 	cmpeqi	zero,r16,-31703
8020ff54:	802101c4 	addi	zero,r16,-31737
8020ff58:	80210a60 	cmpeqi	zero,r16,-31703
8020ff5c:	80210a60 	cmpeqi	zero,r16,-31703
8020ff60:	80210a60 	cmpeqi	zero,r16,-31703
8020ff64:	80210a60 	cmpeqi	zero,r16,-31703
8020ff68:	80210264 	muli	zero,r16,-31735
8020ff6c:	80210a60 	cmpeqi	zero,r16,-31703
8020ff70:	80210a60 	cmpeqi	zero,r16,-31703
8020ff74:	8021032c 	andhi	zero,r16,33804
8020ff78:	80210a60 	cmpeqi	zero,r16,-31703
8020ff7c:	80210a60 	cmpeqi	zero,r16,-31703
8020ff80:	80210a60 	cmpeqi	zero,r16,-31703
8020ff84:	80210a60 	cmpeqi	zero,r16,-31703
8020ff88:	80210a60 	cmpeqi	zero,r16,-31703
8020ff8c:	8021079c 	xori	zero,r16,33822
8020ff90:	80210a60 	cmpeqi	zero,r16,-31703
8020ff94:	80210a60 	cmpeqi	zero,r16,-31703
8020ff98:	802107fc 	xorhi	zero,r16,33823
8020ff9c:	80210a60 	cmpeqi	zero,r16,-31703
8020ffa0:	80210a60 	cmpeqi	zero,r16,-31703
8020ffa4:	80210a60 	cmpeqi	zero,r16,-31703
8020ffa8:	80210a60 	cmpeqi	zero,r16,-31703
8020ffac:	80210a60 	cmpeqi	zero,r16,-31703
8020ffb0:	80210a60 	cmpeqi	zero,r16,-31703
8020ffb4:	80210a60 	cmpeqi	zero,r16,-31703
8020ffb8:	80210a60 	cmpeqi	zero,r16,-31703
8020ffbc:	80210a60 	cmpeqi	zero,r16,-31703
8020ffc0:	80210a60 	cmpeqi	zero,r16,-31703
8020ffc4:	802108ac 	andhi	zero,r16,33826
8020ffc8:	802109e8 	cmpgeui	zero,r16,33831
8020ffcc:	802101c4 	addi	zero,r16,-31737
8020ffd0:	802101c4 	addi	zero,r16,-31737
8020ffd4:	802101c4 	addi	zero,r16,-31737
8020ffd8:	80210a3c 	xorhi	zero,r16,33832
8020ffdc:	802109e8 	cmpgeui	zero,r16,33831
8020ffe0:	80210a60 	cmpeqi	zero,r16,-31703
8020ffe4:	80210a60 	cmpeqi	zero,r16,-31703
8020ffe8:	802109f8 	rdprs	zero,r16,-31705
8020ffec:	80210a60 	cmpeqi	zero,r16,-31703
8020fff0:	80210a08 	cmpgei	zero,r16,-31704
8020fff4:	802108e8 	cmpgeui	zero,r16,33827
8020fff8:	80210038 	rdprs	zero,r16,-31744
8020fffc:	80210908 	cmpgei	zero,r16,-31708
80210000:	80210a60 	cmpeqi	zero,r16,-31703
80210004:	80210914 	ori	zero,r16,33828
80210008:	80210a60 	cmpeqi	zero,r16,-31703
8021000c:	80210970 	cmpltui	zero,r16,33829
80210010:	80210a60 	cmpeqi	zero,r16,-31703
80210014:	80210a60 	cmpeqi	zero,r16,-31703
80210018:	80210980 	call	88021098 <__reset+0x2001098>
8021001c:	d9003117 	ldw	r4,196(sp)
80210020:	d8802d15 	stw	r2,180(sp)
80210024:	0109c83a 	sub	r4,zero,r4
80210028:	d9003115 	stw	r4,196(sp)
8021002c:	94800114 	ori	r18,r18,4
80210030:	bc400007 	ldb	r17,0(r23)
80210034:	003f9706 	br	8020fe94 <__reset+0xfa1efe94>
80210038:	00800c04 	movi	r2,48
8021003c:	d9002d17 	ldw	r4,180(sp)
80210040:	d9402917 	ldw	r5,164(sp)
80210044:	d8802705 	stb	r2,156(sp)
80210048:	00801e04 	movi	r2,120
8021004c:	d8802745 	stb	r2,157(sp)
80210050:	d8002785 	stb	zero,158(sp)
80210054:	20c00104 	addi	r3,r4,4
80210058:	25000017 	ldw	r20,0(r4)
8021005c:	002d883a 	mov	r22,zero
80210060:	90800094 	ori	r2,r18,2
80210064:	28028616 	blt	r5,zero,80210a80 <___svfprintf_internal_r+0xd3c>
80210068:	00bfdfc4 	movi	r2,-129
8021006c:	90a4703a 	and	r18,r18,r2
80210070:	d8c02d15 	stw	r3,180(sp)
80210074:	94800094 	ori	r18,r18,2
80210078:	a002731e 	bne	r20,zero,80210a48 <___svfprintf_internal_r+0xd04>
8021007c:	00a008b4 	movhi	r2,32802
80210080:	10929e04 	addi	r2,r2,19064
80210084:	d8803a15 	stw	r2,232(sp)
80210088:	04401e04 	movi	r17,120
8021008c:	d8c02917 	ldw	r3,164(sp)
80210090:	0039883a 	mov	fp,zero
80210094:	1801d526 	beq	r3,zero,802107ec <___svfprintf_internal_r+0xaa8>
80210098:	0029883a 	mov	r20,zero
8021009c:	002d883a 	mov	r22,zero
802100a0:	0001f106 	br	80210868 <___svfprintf_internal_r+0xb24>
802100a4:	d9402c17 	ldw	r5,176(sp)
802100a8:	d9801e04 	addi	r6,sp,120
802100ac:	9809883a 	mov	r4,r19
802100b0:	02192d40 	call	802192d4 <__ssprint_r>
802100b4:	1000081e 	bne	r2,zero,802100d8 <___svfprintf_internal_r+0x394>
802100b8:	da000404 	addi	r8,sp,16
802100bc:	003f6306 	br	8020fe4c <__reset+0xfa1efe4c>
802100c0:	d8802017 	ldw	r2,128(sp)
802100c4:	10000426 	beq	r2,zero,802100d8 <___svfprintf_internal_r+0x394>
802100c8:	d9402c17 	ldw	r5,176(sp)
802100cc:	d9003917 	ldw	r4,228(sp)
802100d0:	d9801e04 	addi	r6,sp,120
802100d4:	02192d40 	call	802192d4 <__ssprint_r>
802100d8:	d8802c17 	ldw	r2,176(sp)
802100dc:	10c0030b 	ldhu	r3,12(r2)
802100e0:	d8802f17 	ldw	r2,188(sp)
802100e4:	18c0100c 	andi	r3,r3,64
802100e8:	1805f51e 	bne	r3,zero,802118c0 <___svfprintf_internal_r+0x1b7c>
802100ec:	dfc04817 	ldw	ra,288(sp)
802100f0:	df004717 	ldw	fp,284(sp)
802100f4:	ddc04617 	ldw	r23,280(sp)
802100f8:	dd804517 	ldw	r22,276(sp)
802100fc:	dd404417 	ldw	r21,272(sp)
80210100:	dd004317 	ldw	r20,268(sp)
80210104:	dcc04217 	ldw	r19,264(sp)
80210108:	dc804117 	ldw	r18,260(sp)
8021010c:	dc404017 	ldw	r17,256(sp)
80210110:	dc003f17 	ldw	r16,252(sp)
80210114:	dec04904 	addi	sp,sp,292
80210118:	f800283a 	ret
8021011c:	d8802d17 	ldw	r2,180(sp)
80210120:	d9002d17 	ldw	r4,180(sp)
80210124:	10800017 	ldw	r2,0(r2)
80210128:	d8803115 	stw	r2,196(sp)
8021012c:	20800104 	addi	r2,r4,4
80210130:	d9003117 	ldw	r4,196(sp)
80210134:	203fb916 	blt	r4,zero,8021001c <__reset+0xfa1f001c>
80210138:	d8802d15 	stw	r2,180(sp)
8021013c:	bc400007 	ldb	r17,0(r23)
80210140:	003f5406 	br	8020fe94 <__reset+0xfa1efe94>
80210144:	bc400007 	ldb	r17,0(r23)
80210148:	bac00044 	addi	r11,r23,1
8021014c:	8a873926 	beq	r17,r10,80211e34 <___svfprintf_internal_r+0x20f0>
80210150:	88bff404 	addi	r2,r17,-48
80210154:	0009883a 	mov	r4,zero
80210158:	30868836 	bltu	r6,r2,80211b7c <___svfprintf_internal_r+0x1e38>
8021015c:	5c400007 	ldb	r17,0(r11)
80210160:	210002a4 	muli	r4,r4,10
80210164:	5dc00044 	addi	r23,r11,1
80210168:	b817883a 	mov	r11,r23
8021016c:	2089883a 	add	r4,r4,r2
80210170:	88bff404 	addi	r2,r17,-48
80210174:	30bff92e 	bgeu	r6,r2,8021015c <__reset+0xfa1f015c>
80210178:	2005d716 	blt	r4,zero,802118d8 <___svfprintf_internal_r+0x1b94>
8021017c:	d9002915 	stw	r4,164(sp)
80210180:	003f4506 	br	8020fe98 <__reset+0xfa1efe98>
80210184:	b809883a 	mov	r4,r23
80210188:	d8003115 	stw	zero,196(sp)
8021018c:	88bff404 	addi	r2,r17,-48
80210190:	0017883a 	mov	r11,zero
80210194:	24400007 	ldb	r17,0(r4)
80210198:	5ac002a4 	muli	r11,r11,10
8021019c:	bdc00044 	addi	r23,r23,1
802101a0:	b809883a 	mov	r4,r23
802101a4:	12d7883a 	add	r11,r2,r11
802101a8:	88bff404 	addi	r2,r17,-48
802101ac:	30bff92e 	bgeu	r6,r2,80210194 <__reset+0xfa1f0194>
802101b0:	dac03115 	stw	r11,196(sp)
802101b4:	003f3806 	br	8020fe98 <__reset+0xfa1efe98>
802101b8:	94802014 	ori	r18,r18,128
802101bc:	bc400007 	ldb	r17,0(r23)
802101c0:	003f3406 	br	8020fe94 <__reset+0xfa1efe94>
802101c4:	18c03fcc 	andi	r3,r3,255
802101c8:	1807471e 	bne	r3,zero,80211ee8 <___svfprintf_internal_r+0x21a4>
802101cc:	9080020c 	andi	r2,r18,8
802101d0:	10047d26 	beq	r2,zero,802113c8 <___svfprintf_internal_r+0x1684>
802101d4:	d8c02d17 	ldw	r3,180(sp)
802101d8:	d9002d17 	ldw	r4,180(sp)
802101dc:	d9402d17 	ldw	r5,180(sp)
802101e0:	18c00017 	ldw	r3,0(r3)
802101e4:	21000117 	ldw	r4,4(r4)
802101e8:	29400204 	addi	r5,r5,8
802101ec:	d8c03615 	stw	r3,216(sp)
802101f0:	d9003715 	stw	r4,220(sp)
802101f4:	d9402d15 	stw	r5,180(sp)
802101f8:	d9003617 	ldw	r4,216(sp)
802101fc:	d9403717 	ldw	r5,220(sp)
80210200:	da003e15 	stw	r8,248(sp)
80210204:	04000044 	movi	r16,1
80210208:	0218ff40 	call	80218ff4 <__fpclassifyd>
8021020c:	da003e17 	ldw	r8,248(sp)
80210210:	14044b1e 	bne	r2,r16,80211340 <___svfprintf_internal_r+0x15fc>
80210214:	d9003617 	ldw	r4,216(sp)
80210218:	d9403717 	ldw	r5,220(sp)
8021021c:	000d883a 	mov	r6,zero
80210220:	000f883a 	mov	r7,zero
80210224:	021e4dc0 	call	8021e4dc <__ledf2>
80210228:	da003e17 	ldw	r8,248(sp)
8021022c:	1005f316 	blt	r2,zero,802119fc <___svfprintf_internal_r+0x1cb8>
80210230:	df002783 	ldbu	fp,158(sp)
80210234:	008011c4 	movi	r2,71
80210238:	1445590e 	bge	r2,r17,802117a0 <___svfprintf_internal_r+0x1a5c>
8021023c:	042008b4 	movhi	r16,32802
80210240:	84129604 	addi	r16,r16,19032
80210244:	00c000c4 	movi	r3,3
80210248:	00bfdfc4 	movi	r2,-129
8021024c:	d8c02a15 	stw	r3,168(sp)
80210250:	90a4703a 	and	r18,r18,r2
80210254:	d8c02e15 	stw	r3,184(sp)
80210258:	d8002915 	stw	zero,164(sp)
8021025c:	d8003215 	stw	zero,200(sp)
80210260:	00006606 	br	802103fc <___svfprintf_internal_r+0x6b8>
80210264:	94800214 	ori	r18,r18,8
80210268:	bc400007 	ldb	r17,0(r23)
8021026c:	003f0906 	br	8020fe94 <__reset+0xfa1efe94>
80210270:	18c03fcc 	andi	r3,r3,255
80210274:	1807181e 	bne	r3,zero,80211ed8 <___svfprintf_internal_r+0x2194>
80210278:	94800414 	ori	r18,r18,16
8021027c:	9080080c 	andi	r2,r18,32
80210280:	10039626 	beq	r2,zero,802110dc <___svfprintf_internal_r+0x1398>
80210284:	d9402d17 	ldw	r5,180(sp)
80210288:	28800117 	ldw	r2,4(r5)
8021028c:	2d000017 	ldw	r20,0(r5)
80210290:	29400204 	addi	r5,r5,8
80210294:	d9402d15 	stw	r5,180(sp)
80210298:	102d883a 	mov	r22,r2
8021029c:	10039816 	blt	r2,zero,80211100 <___svfprintf_internal_r+0x13bc>
802102a0:	d9402917 	ldw	r5,164(sp)
802102a4:	df002783 	ldbu	fp,158(sp)
802102a8:	2803ab16 	blt	r5,zero,80211158 <___svfprintf_internal_r+0x1414>
802102ac:	00ffdfc4 	movi	r3,-129
802102b0:	a584b03a 	or	r2,r20,r22
802102b4:	90e4703a 	and	r18,r18,r3
802102b8:	10014a26 	beq	r2,zero,802107e4 <___svfprintf_internal_r+0xaa0>
802102bc:	b0034b26 	beq	r22,zero,80210fec <___svfprintf_internal_r+0x12a8>
802102c0:	dc402a15 	stw	r17,168(sp)
802102c4:	dc001e04 	addi	r16,sp,120
802102c8:	b023883a 	mov	r17,r22
802102cc:	402d883a 	mov	r22,r8
802102d0:	a009883a 	mov	r4,r20
802102d4:	880b883a 	mov	r5,r17
802102d8:	01800284 	movi	r6,10
802102dc:	000f883a 	mov	r7,zero
802102e0:	021cbd40 	call	8021cbd4 <__umoddi3>
802102e4:	10800c04 	addi	r2,r2,48
802102e8:	843fffc4 	addi	r16,r16,-1
802102ec:	a009883a 	mov	r4,r20
802102f0:	880b883a 	mov	r5,r17
802102f4:	80800005 	stb	r2,0(r16)
802102f8:	01800284 	movi	r6,10
802102fc:	000f883a 	mov	r7,zero
80210300:	021c65c0 	call	8021c65c <__udivdi3>
80210304:	1029883a 	mov	r20,r2
80210308:	10c4b03a 	or	r2,r2,r3
8021030c:	1823883a 	mov	r17,r3
80210310:	103fef1e 	bne	r2,zero,802102d0 <__reset+0xfa1f02d0>
80210314:	d8c02817 	ldw	r3,160(sp)
80210318:	dc402a17 	ldw	r17,168(sp)
8021031c:	b011883a 	mov	r8,r22
80210320:	1c07c83a 	sub	r3,r3,r16
80210324:	d8c02e15 	stw	r3,184(sp)
80210328:	00002e06 	br	802103e4 <___svfprintf_internal_r+0x6a0>
8021032c:	18c03fcc 	andi	r3,r3,255
80210330:	1806e71e 	bne	r3,zero,80211ed0 <___svfprintf_internal_r+0x218c>
80210334:	94800414 	ori	r18,r18,16
80210338:	9080080c 	andi	r2,r18,32
8021033c:	1002d426 	beq	r2,zero,80210e90 <___svfprintf_internal_r+0x114c>
80210340:	d9402d17 	ldw	r5,180(sp)
80210344:	d8c02917 	ldw	r3,164(sp)
80210348:	d8002785 	stb	zero,158(sp)
8021034c:	28800204 	addi	r2,r5,8
80210350:	2d000017 	ldw	r20,0(r5)
80210354:	2d800117 	ldw	r22,4(r5)
80210358:	18041516 	blt	r3,zero,802113b0 <___svfprintf_internal_r+0x166c>
8021035c:	013fdfc4 	movi	r4,-129
80210360:	a586b03a 	or	r3,r20,r22
80210364:	d8802d15 	stw	r2,180(sp)
80210368:	9124703a 	and	r18,r18,r4
8021036c:	1802d51e 	bne	r3,zero,80210ec4 <___svfprintf_internal_r+0x1180>
80210370:	d9402917 	ldw	r5,164(sp)
80210374:	0039883a 	mov	fp,zero
80210378:	2806be26 	beq	r5,zero,80211e74 <___svfprintf_internal_r+0x2130>
8021037c:	0029883a 	mov	r20,zero
80210380:	002d883a 	mov	r22,zero
80210384:	dc001e04 	addi	r16,sp,120
80210388:	a006d0fa 	srli	r3,r20,3
8021038c:	b008977a 	slli	r4,r22,29
80210390:	b02cd0fa 	srli	r22,r22,3
80210394:	a50001cc 	andi	r20,r20,7
80210398:	a0800c04 	addi	r2,r20,48
8021039c:	843fffc4 	addi	r16,r16,-1
802103a0:	20e8b03a 	or	r20,r4,r3
802103a4:	80800005 	stb	r2,0(r16)
802103a8:	a586b03a 	or	r3,r20,r22
802103ac:	183ff61e 	bne	r3,zero,80210388 <__reset+0xfa1f0388>
802103b0:	90c0004c 	andi	r3,r18,1
802103b4:	18013926 	beq	r3,zero,8021089c <___svfprintf_internal_r+0xb58>
802103b8:	10803fcc 	andi	r2,r2,255
802103bc:	1080201c 	xori	r2,r2,128
802103c0:	10bfe004 	addi	r2,r2,-128
802103c4:	00c00c04 	movi	r3,48
802103c8:	10c13426 	beq	r2,r3,8021089c <___svfprintf_internal_r+0xb58>
802103cc:	80ffffc5 	stb	r3,-1(r16)
802103d0:	d8c02817 	ldw	r3,160(sp)
802103d4:	80bfffc4 	addi	r2,r16,-1
802103d8:	1021883a 	mov	r16,r2
802103dc:	1887c83a 	sub	r3,r3,r2
802103e0:	d8c02e15 	stw	r3,184(sp)
802103e4:	d8802e17 	ldw	r2,184(sp)
802103e8:	d9002917 	ldw	r4,164(sp)
802103ec:	1100010e 	bge	r2,r4,802103f4 <___svfprintf_internal_r+0x6b0>
802103f0:	2005883a 	mov	r2,r4
802103f4:	d8802a15 	stw	r2,168(sp)
802103f8:	d8003215 	stw	zero,200(sp)
802103fc:	e7003fcc 	andi	fp,fp,255
80210400:	e700201c 	xori	fp,fp,128
80210404:	e73fe004 	addi	fp,fp,-128
80210408:	e0000326 	beq	fp,zero,80210418 <___svfprintf_internal_r+0x6d4>
8021040c:	d8c02a17 	ldw	r3,168(sp)
80210410:	18c00044 	addi	r3,r3,1
80210414:	d8c02a15 	stw	r3,168(sp)
80210418:	90c0008c 	andi	r3,r18,2
8021041c:	d8c02b15 	stw	r3,172(sp)
80210420:	18000326 	beq	r3,zero,80210430 <___svfprintf_internal_r+0x6ec>
80210424:	d8c02a17 	ldw	r3,168(sp)
80210428:	18c00084 	addi	r3,r3,2
8021042c:	d8c02a15 	stw	r3,168(sp)
80210430:	90c0210c 	andi	r3,r18,132
80210434:	d8c03015 	stw	r3,192(sp)
80210438:	1801a11e 	bne	r3,zero,80210ac0 <___svfprintf_internal_r+0xd7c>
8021043c:	d9003117 	ldw	r4,196(sp)
80210440:	d8c02a17 	ldw	r3,168(sp)
80210444:	20e9c83a 	sub	r20,r4,r3
80210448:	05019d0e 	bge	zero,r20,80210ac0 <___svfprintf_internal_r+0xd7c>
8021044c:	02400404 	movi	r9,16
80210450:	d8c02017 	ldw	r3,128(sp)
80210454:	d8801f17 	ldw	r2,124(sp)
80210458:	4d051b0e 	bge	r9,r20,802118c8 <___svfprintf_internal_r+0x1b84>
8021045c:	016008b4 	movhi	r5,32802
80210460:	2952a984 	addi	r5,r5,19110
80210464:	dc403c15 	stw	r17,240(sp)
80210468:	d9403515 	stw	r5,212(sp)
8021046c:	a023883a 	mov	r17,r20
80210470:	482d883a 	mov	r22,r9
80210474:	9029883a 	mov	r20,r18
80210478:	070001c4 	movi	fp,7
8021047c:	8025883a 	mov	r18,r16
80210480:	dc002c17 	ldw	r16,176(sp)
80210484:	00000306 	br	80210494 <___svfprintf_internal_r+0x750>
80210488:	8c7ffc04 	addi	r17,r17,-16
8021048c:	42000204 	addi	r8,r8,8
80210490:	b440130e 	bge	r22,r17,802104e0 <___svfprintf_internal_r+0x79c>
80210494:	012008b4 	movhi	r4,32802
80210498:	18c00404 	addi	r3,r3,16
8021049c:	10800044 	addi	r2,r2,1
802104a0:	2112a984 	addi	r4,r4,19110
802104a4:	41000015 	stw	r4,0(r8)
802104a8:	45800115 	stw	r22,4(r8)
802104ac:	d8c02015 	stw	r3,128(sp)
802104b0:	d8801f15 	stw	r2,124(sp)
802104b4:	e0bff40e 	bge	fp,r2,80210488 <__reset+0xfa1f0488>
802104b8:	d9801e04 	addi	r6,sp,120
802104bc:	800b883a 	mov	r5,r16
802104c0:	9809883a 	mov	r4,r19
802104c4:	02192d40 	call	802192d4 <__ssprint_r>
802104c8:	103f031e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802104cc:	8c7ffc04 	addi	r17,r17,-16
802104d0:	d8c02017 	ldw	r3,128(sp)
802104d4:	d8801f17 	ldw	r2,124(sp)
802104d8:	da000404 	addi	r8,sp,16
802104dc:	b47fed16 	blt	r22,r17,80210494 <__reset+0xfa1f0494>
802104e0:	9021883a 	mov	r16,r18
802104e4:	a025883a 	mov	r18,r20
802104e8:	8829883a 	mov	r20,r17
802104ec:	dc403c17 	ldw	r17,240(sp)
802104f0:	d9403517 	ldw	r5,212(sp)
802104f4:	a0c7883a 	add	r3,r20,r3
802104f8:	10800044 	addi	r2,r2,1
802104fc:	41400015 	stw	r5,0(r8)
80210500:	45000115 	stw	r20,4(r8)
80210504:	d8c02015 	stw	r3,128(sp)
80210508:	d8801f15 	stw	r2,124(sp)
8021050c:	010001c4 	movi	r4,7
80210510:	20829f16 	blt	r4,r2,80210f90 <___svfprintf_internal_r+0x124c>
80210514:	df002787 	ldb	fp,158(sp)
80210518:	42000204 	addi	r8,r8,8
8021051c:	e0000c26 	beq	fp,zero,80210550 <___svfprintf_internal_r+0x80c>
80210520:	d8801f17 	ldw	r2,124(sp)
80210524:	d9002784 	addi	r4,sp,158
80210528:	18c00044 	addi	r3,r3,1
8021052c:	10800044 	addi	r2,r2,1
80210530:	41000015 	stw	r4,0(r8)
80210534:	01000044 	movi	r4,1
80210538:	41000115 	stw	r4,4(r8)
8021053c:	d8c02015 	stw	r3,128(sp)
80210540:	d8801f15 	stw	r2,124(sp)
80210544:	010001c4 	movi	r4,7
80210548:	20823816 	blt	r4,r2,80210e2c <___svfprintf_internal_r+0x10e8>
8021054c:	42000204 	addi	r8,r8,8
80210550:	d8802b17 	ldw	r2,172(sp)
80210554:	10000c26 	beq	r2,zero,80210588 <___svfprintf_internal_r+0x844>
80210558:	d8801f17 	ldw	r2,124(sp)
8021055c:	d9002704 	addi	r4,sp,156
80210560:	18c00084 	addi	r3,r3,2
80210564:	10800044 	addi	r2,r2,1
80210568:	41000015 	stw	r4,0(r8)
8021056c:	01000084 	movi	r4,2
80210570:	41000115 	stw	r4,4(r8)
80210574:	d8c02015 	stw	r3,128(sp)
80210578:	d8801f15 	stw	r2,124(sp)
8021057c:	010001c4 	movi	r4,7
80210580:	20823216 	blt	r4,r2,80210e4c <___svfprintf_internal_r+0x1108>
80210584:	42000204 	addi	r8,r8,8
80210588:	d9003017 	ldw	r4,192(sp)
8021058c:	00802004 	movi	r2,128
80210590:	20819726 	beq	r4,r2,80210bf0 <___svfprintf_internal_r+0xeac>
80210594:	d9402917 	ldw	r5,164(sp)
80210598:	d8802e17 	ldw	r2,184(sp)
8021059c:	28adc83a 	sub	r22,r5,r2
802105a0:	05802f0e 	bge	zero,r22,80210660 <___svfprintf_internal_r+0x91c>
802105a4:	07000404 	movi	fp,16
802105a8:	d8801f17 	ldw	r2,124(sp)
802105ac:	e583c00e 	bge	fp,r22,802114b0 <___svfprintf_internal_r+0x176c>
802105b0:	016008b4 	movhi	r5,32802
802105b4:	2952a584 	addi	r5,r5,19094
802105b8:	dc402915 	stw	r17,164(sp)
802105bc:	d9402b15 	stw	r5,172(sp)
802105c0:	b023883a 	mov	r17,r22
802105c4:	050001c4 	movi	r20,7
802105c8:	902d883a 	mov	r22,r18
802105cc:	8025883a 	mov	r18,r16
802105d0:	dc002c17 	ldw	r16,176(sp)
802105d4:	00000306 	br	802105e4 <___svfprintf_internal_r+0x8a0>
802105d8:	8c7ffc04 	addi	r17,r17,-16
802105dc:	42000204 	addi	r8,r8,8
802105e0:	e440110e 	bge	fp,r17,80210628 <___svfprintf_internal_r+0x8e4>
802105e4:	18c00404 	addi	r3,r3,16
802105e8:	10800044 	addi	r2,r2,1
802105ec:	45400015 	stw	r21,0(r8)
802105f0:	47000115 	stw	fp,4(r8)
802105f4:	d8c02015 	stw	r3,128(sp)
802105f8:	d8801f15 	stw	r2,124(sp)
802105fc:	a0bff60e 	bge	r20,r2,802105d8 <__reset+0xfa1f05d8>
80210600:	d9801e04 	addi	r6,sp,120
80210604:	800b883a 	mov	r5,r16
80210608:	9809883a 	mov	r4,r19
8021060c:	02192d40 	call	802192d4 <__ssprint_r>
80210610:	103eb11e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210614:	8c7ffc04 	addi	r17,r17,-16
80210618:	d8c02017 	ldw	r3,128(sp)
8021061c:	d8801f17 	ldw	r2,124(sp)
80210620:	da000404 	addi	r8,sp,16
80210624:	e47fef16 	blt	fp,r17,802105e4 <__reset+0xfa1f05e4>
80210628:	9021883a 	mov	r16,r18
8021062c:	b025883a 	mov	r18,r22
80210630:	882d883a 	mov	r22,r17
80210634:	dc402917 	ldw	r17,164(sp)
80210638:	d9002b17 	ldw	r4,172(sp)
8021063c:	1d87883a 	add	r3,r3,r22
80210640:	10800044 	addi	r2,r2,1
80210644:	41000015 	stw	r4,0(r8)
80210648:	45800115 	stw	r22,4(r8)
8021064c:	d8c02015 	stw	r3,128(sp)
80210650:	d8801f15 	stw	r2,124(sp)
80210654:	010001c4 	movi	r4,7
80210658:	2081ec16 	blt	r4,r2,80210e0c <___svfprintf_internal_r+0x10c8>
8021065c:	42000204 	addi	r8,r8,8
80210660:	9080400c 	andi	r2,r18,256
80210664:	1001181e 	bne	r2,zero,80210ac8 <___svfprintf_internal_r+0xd84>
80210668:	d9402e17 	ldw	r5,184(sp)
8021066c:	d8801f17 	ldw	r2,124(sp)
80210670:	44000015 	stw	r16,0(r8)
80210674:	1947883a 	add	r3,r3,r5
80210678:	10800044 	addi	r2,r2,1
8021067c:	41400115 	stw	r5,4(r8)
80210680:	d8c02015 	stw	r3,128(sp)
80210684:	d8801f15 	stw	r2,124(sp)
80210688:	010001c4 	movi	r4,7
8021068c:	2081d116 	blt	r4,r2,80210dd4 <___svfprintf_internal_r+0x1090>
80210690:	42000204 	addi	r8,r8,8
80210694:	9480010c 	andi	r18,r18,4
80210698:	90003226 	beq	r18,zero,80210764 <___svfprintf_internal_r+0xa20>
8021069c:	d9403117 	ldw	r5,196(sp)
802106a0:	d8802a17 	ldw	r2,168(sp)
802106a4:	28a1c83a 	sub	r16,r5,r2
802106a8:	04002e0e 	bge	zero,r16,80210764 <___svfprintf_internal_r+0xa20>
802106ac:	04400404 	movi	r17,16
802106b0:	d8801f17 	ldw	r2,124(sp)
802106b4:	8c04b90e 	bge	r17,r16,8021199c <___svfprintf_internal_r+0x1c58>
802106b8:	016008b4 	movhi	r5,32802
802106bc:	2952a984 	addi	r5,r5,19110
802106c0:	d9403515 	stw	r5,212(sp)
802106c4:	048001c4 	movi	r18,7
802106c8:	dd002c17 	ldw	r20,176(sp)
802106cc:	00000306 	br	802106dc <___svfprintf_internal_r+0x998>
802106d0:	843ffc04 	addi	r16,r16,-16
802106d4:	42000204 	addi	r8,r8,8
802106d8:	8c00130e 	bge	r17,r16,80210728 <___svfprintf_internal_r+0x9e4>
802106dc:	012008b4 	movhi	r4,32802
802106e0:	18c00404 	addi	r3,r3,16
802106e4:	10800044 	addi	r2,r2,1
802106e8:	2112a984 	addi	r4,r4,19110
802106ec:	41000015 	stw	r4,0(r8)
802106f0:	44400115 	stw	r17,4(r8)
802106f4:	d8c02015 	stw	r3,128(sp)
802106f8:	d8801f15 	stw	r2,124(sp)
802106fc:	90bff40e 	bge	r18,r2,802106d0 <__reset+0xfa1f06d0>
80210700:	d9801e04 	addi	r6,sp,120
80210704:	a00b883a 	mov	r5,r20
80210708:	9809883a 	mov	r4,r19
8021070c:	02192d40 	call	802192d4 <__ssprint_r>
80210710:	103e711e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210714:	843ffc04 	addi	r16,r16,-16
80210718:	d8c02017 	ldw	r3,128(sp)
8021071c:	d8801f17 	ldw	r2,124(sp)
80210720:	da000404 	addi	r8,sp,16
80210724:	8c3fed16 	blt	r17,r16,802106dc <__reset+0xfa1f06dc>
80210728:	d9403517 	ldw	r5,212(sp)
8021072c:	1c07883a 	add	r3,r3,r16
80210730:	10800044 	addi	r2,r2,1
80210734:	41400015 	stw	r5,0(r8)
80210738:	44000115 	stw	r16,4(r8)
8021073c:	d8c02015 	stw	r3,128(sp)
80210740:	d8801f15 	stw	r2,124(sp)
80210744:	010001c4 	movi	r4,7
80210748:	2080060e 	bge	r4,r2,80210764 <___svfprintf_internal_r+0xa20>
8021074c:	d9402c17 	ldw	r5,176(sp)
80210750:	d9801e04 	addi	r6,sp,120
80210754:	9809883a 	mov	r4,r19
80210758:	02192d40 	call	802192d4 <__ssprint_r>
8021075c:	103e5e1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210760:	d8c02017 	ldw	r3,128(sp)
80210764:	d8803117 	ldw	r2,196(sp)
80210768:	d9002a17 	ldw	r4,168(sp)
8021076c:	1100010e 	bge	r2,r4,80210774 <___svfprintf_internal_r+0xa30>
80210770:	2005883a 	mov	r2,r4
80210774:	d9402f17 	ldw	r5,188(sp)
80210778:	288b883a 	add	r5,r5,r2
8021077c:	d9402f15 	stw	r5,188(sp)
80210780:	18019c1e 	bne	r3,zero,80210df4 <___svfprintf_internal_r+0x10b0>
80210784:	b8800007 	ldb	r2,0(r23)
80210788:	d8001f15 	stw	zero,124(sp)
8021078c:	da000404 	addi	r8,sp,16
80210790:	103d991e 	bne	r2,zero,8020fdf8 <__reset+0xfa1efdf8>
80210794:	b821883a 	mov	r16,r23
80210798:	003daf06 	br	8020fe58 <__reset+0xfa1efe58>
8021079c:	18c03fcc 	andi	r3,r3,255
802107a0:	1805c71e 	bne	r3,zero,80211ec0 <___svfprintf_internal_r+0x217c>
802107a4:	94800414 	ori	r18,r18,16
802107a8:	9080080c 	andi	r2,r18,32
802107ac:	10020126 	beq	r2,zero,80210fb4 <___svfprintf_internal_r+0x1270>
802107b0:	d8802d17 	ldw	r2,180(sp)
802107b4:	d9002917 	ldw	r4,164(sp)
802107b8:	d8002785 	stb	zero,158(sp)
802107bc:	10c00204 	addi	r3,r2,8
802107c0:	15000017 	ldw	r20,0(r2)
802107c4:	15800117 	ldw	r22,4(r2)
802107c8:	20038e16 	blt	r4,zero,80211604 <___svfprintf_internal_r+0x18c0>
802107cc:	013fdfc4 	movi	r4,-129
802107d0:	a584b03a 	or	r2,r20,r22
802107d4:	d8c02d15 	stw	r3,180(sp)
802107d8:	9124703a 	and	r18,r18,r4
802107dc:	0039883a 	mov	fp,zero
802107e0:	103eb61e 	bne	r2,zero,802102bc <__reset+0xfa1f02bc>
802107e4:	d8802917 	ldw	r2,164(sp)
802107e8:	1002c81e 	bne	r2,zero,8021130c <___svfprintf_internal_r+0x15c8>
802107ec:	d8002915 	stw	zero,164(sp)
802107f0:	d8002e15 	stw	zero,184(sp)
802107f4:	dc001e04 	addi	r16,sp,120
802107f8:	003efa06 	br	802103e4 <__reset+0xfa1f03e4>
802107fc:	18c03fcc 	andi	r3,r3,255
80210800:	1805ad1e 	bne	r3,zero,80211eb8 <___svfprintf_internal_r+0x2174>
80210804:	016008b4 	movhi	r5,32802
80210808:	29529904 	addi	r5,r5,19044
8021080c:	d9403a15 	stw	r5,232(sp)
80210810:	9080080c 	andi	r2,r18,32
80210814:	10006126 	beq	r2,zero,8021099c <___svfprintf_internal_r+0xc58>
80210818:	d8802d17 	ldw	r2,180(sp)
8021081c:	15000017 	ldw	r20,0(r2)
80210820:	15800117 	ldw	r22,4(r2)
80210824:	10800204 	addi	r2,r2,8
80210828:	d8802d15 	stw	r2,180(sp)
8021082c:	9080004c 	andi	r2,r18,1
80210830:	10018e26 	beq	r2,zero,80210e6c <___svfprintf_internal_r+0x1128>
80210834:	a584b03a 	or	r2,r20,r22
80210838:	10030926 	beq	r2,zero,80211460 <___svfprintf_internal_r+0x171c>
8021083c:	d8c02917 	ldw	r3,164(sp)
80210840:	00800c04 	movi	r2,48
80210844:	d8802705 	stb	r2,156(sp)
80210848:	dc402745 	stb	r17,157(sp)
8021084c:	d8002785 	stb	zero,158(sp)
80210850:	90800094 	ori	r2,r18,2
80210854:	18048716 	blt	r3,zero,80211a74 <___svfprintf_internal_r+0x1d30>
80210858:	00bfdfc4 	movi	r2,-129
8021085c:	90a4703a 	and	r18,r18,r2
80210860:	94800094 	ori	r18,r18,2
80210864:	0039883a 	mov	fp,zero
80210868:	d9003a17 	ldw	r4,232(sp)
8021086c:	dc001e04 	addi	r16,sp,120
80210870:	a08003cc 	andi	r2,r20,15
80210874:	b006973a 	slli	r3,r22,28
80210878:	2085883a 	add	r2,r4,r2
8021087c:	a028d13a 	srli	r20,r20,4
80210880:	10800003 	ldbu	r2,0(r2)
80210884:	b02cd13a 	srli	r22,r22,4
80210888:	843fffc4 	addi	r16,r16,-1
8021088c:	1d28b03a 	or	r20,r3,r20
80210890:	80800005 	stb	r2,0(r16)
80210894:	a584b03a 	or	r2,r20,r22
80210898:	103ff51e 	bne	r2,zero,80210870 <__reset+0xfa1f0870>
8021089c:	d8c02817 	ldw	r3,160(sp)
802108a0:	1c07c83a 	sub	r3,r3,r16
802108a4:	d8c02e15 	stw	r3,184(sp)
802108a8:	003ece06 	br	802103e4 <__reset+0xfa1f03e4>
802108ac:	d8c02d17 	ldw	r3,180(sp)
802108b0:	d9002d17 	ldw	r4,180(sp)
802108b4:	d8002785 	stb	zero,158(sp)
802108b8:	18800017 	ldw	r2,0(r3)
802108bc:	21000104 	addi	r4,r4,4
802108c0:	00c00044 	movi	r3,1
802108c4:	d8c02a15 	stw	r3,168(sp)
802108c8:	d8801405 	stb	r2,80(sp)
802108cc:	d9002d15 	stw	r4,180(sp)
802108d0:	d8c02e15 	stw	r3,184(sp)
802108d4:	d8002915 	stw	zero,164(sp)
802108d8:	d8003215 	stw	zero,200(sp)
802108dc:	dc001404 	addi	r16,sp,80
802108e0:	0039883a 	mov	fp,zero
802108e4:	003ecc06 	br	80210418 <__reset+0xfa1f0418>
802108e8:	18c03fcc 	andi	r3,r3,255
802108ec:	183e9226 	beq	r3,zero,80210338 <__reset+0xfa1f0338>
802108f0:	d9c02785 	stb	r7,158(sp)
802108f4:	003e9006 	br	80210338 <__reset+0xfa1f0338>
802108f8:	00c00044 	movi	r3,1
802108fc:	01c00ac4 	movi	r7,43
80210900:	bc400007 	ldb	r17,0(r23)
80210904:	003d6306 	br	8020fe94 <__reset+0xfa1efe94>
80210908:	94800814 	ori	r18,r18,32
8021090c:	bc400007 	ldb	r17,0(r23)
80210910:	003d6006 	br	8020fe94 <__reset+0xfa1efe94>
80210914:	d8c02d17 	ldw	r3,180(sp)
80210918:	d8002785 	stb	zero,158(sp)
8021091c:	1c000017 	ldw	r16,0(r3)
80210920:	1d000104 	addi	r20,r3,4
80210924:	80040f26 	beq	r16,zero,80211964 <___svfprintf_internal_r+0x1c20>
80210928:	d9002917 	ldw	r4,164(sp)
8021092c:	2003dc16 	blt	r4,zero,802118a0 <___svfprintf_internal_r+0x1b5c>
80210930:	200d883a 	mov	r6,r4
80210934:	000b883a 	mov	r5,zero
80210938:	8009883a 	mov	r4,r16
8021093c:	da003e15 	stw	r8,248(sp)
80210940:	021772c0 	call	8021772c <memchr>
80210944:	da003e17 	ldw	r8,248(sp)
80210948:	10045826 	beq	r2,zero,80211aac <___svfprintf_internal_r+0x1d68>
8021094c:	1405c83a 	sub	r2,r2,r16
80210950:	d8802e15 	stw	r2,184(sp)
80210954:	1003d816 	blt	r2,zero,802118b8 <___svfprintf_internal_r+0x1b74>
80210958:	df002783 	ldbu	fp,158(sp)
8021095c:	d8802a15 	stw	r2,168(sp)
80210960:	dd002d15 	stw	r20,180(sp)
80210964:	d8002915 	stw	zero,164(sp)
80210968:	d8003215 	stw	zero,200(sp)
8021096c:	003ea306 	br	802103fc <__reset+0xfa1f03fc>
80210970:	18c03fcc 	andi	r3,r3,255
80210974:	183f8c26 	beq	r3,zero,802107a8 <__reset+0xfa1f07a8>
80210978:	d9c02785 	stb	r7,158(sp)
8021097c:	003f8a06 	br	802107a8 <__reset+0xfa1f07a8>
80210980:	18c03fcc 	andi	r3,r3,255
80210984:	1805631e 	bne	r3,zero,80211f14 <___svfprintf_internal_r+0x21d0>
80210988:	016008b4 	movhi	r5,32802
8021098c:	29529e04 	addi	r5,r5,19064
80210990:	d9403a15 	stw	r5,232(sp)
80210994:	9080080c 	andi	r2,r18,32
80210998:	103f9f1e 	bne	r2,zero,80210818 <__reset+0xfa1f0818>
8021099c:	9080040c 	andi	r2,r18,16
802109a0:	10029c26 	beq	r2,zero,80211414 <___svfprintf_internal_r+0x16d0>
802109a4:	d8c02d17 	ldw	r3,180(sp)
802109a8:	002d883a 	mov	r22,zero
802109ac:	1d000017 	ldw	r20,0(r3)
802109b0:	18c00104 	addi	r3,r3,4
802109b4:	d8c02d15 	stw	r3,180(sp)
802109b8:	003f9c06 	br	8021082c <__reset+0xfa1f082c>
802109bc:	94800054 	ori	r18,r18,1
802109c0:	bc400007 	ldb	r17,0(r23)
802109c4:	003d3306 	br	8020fe94 <__reset+0xfa1efe94>
802109c8:	38803fcc 	andi	r2,r7,255
802109cc:	1080201c 	xori	r2,r2,128
802109d0:	10bfe004 	addi	r2,r2,-128
802109d4:	1002971e 	bne	r2,zero,80211434 <___svfprintf_internal_r+0x16f0>
802109d8:	00c00044 	movi	r3,1
802109dc:	01c00804 	movi	r7,32
802109e0:	bc400007 	ldb	r17,0(r23)
802109e4:	003d2b06 	br	8020fe94 <__reset+0xfa1efe94>
802109e8:	18c03fcc 	andi	r3,r3,255
802109ec:	183e2326 	beq	r3,zero,8021027c <__reset+0xfa1f027c>
802109f0:	d9c02785 	stb	r7,158(sp)
802109f4:	003e2106 	br	8021027c <__reset+0xfa1f027c>
802109f8:	bc400007 	ldb	r17,0(r23)
802109fc:	8a430426 	beq	r17,r9,80211610 <___svfprintf_internal_r+0x18cc>
80210a00:	94800414 	ori	r18,r18,16
80210a04:	003d2306 	br	8020fe94 <__reset+0xfa1efe94>
80210a08:	18c03fcc 	andi	r3,r3,255
80210a0c:	18053f1e 	bne	r3,zero,80211f0c <___svfprintf_internal_r+0x21c8>
80210a10:	9080080c 	andi	r2,r18,32
80210a14:	10028926 	beq	r2,zero,8021143c <___svfprintf_internal_r+0x16f8>
80210a18:	d9402d17 	ldw	r5,180(sp)
80210a1c:	d9002f17 	ldw	r4,188(sp)
80210a20:	28800017 	ldw	r2,0(r5)
80210a24:	2007d7fa 	srai	r3,r4,31
80210a28:	29400104 	addi	r5,r5,4
80210a2c:	d9402d15 	stw	r5,180(sp)
80210a30:	11000015 	stw	r4,0(r2)
80210a34:	10c00115 	stw	r3,4(r2)
80210a38:	003ced06 	br	8020fdf0 <__reset+0xfa1efdf0>
80210a3c:	94801014 	ori	r18,r18,64
80210a40:	bc400007 	ldb	r17,0(r23)
80210a44:	003d1306 	br	8020fe94 <__reset+0xfa1efe94>
80210a48:	012008b4 	movhi	r4,32802
80210a4c:	21129e04 	addi	r4,r4,19064
80210a50:	0039883a 	mov	fp,zero
80210a54:	d9003a15 	stw	r4,232(sp)
80210a58:	04401e04 	movi	r17,120
80210a5c:	003f8206 	br	80210868 <__reset+0xfa1f0868>
80210a60:	18c03fcc 	andi	r3,r3,255
80210a64:	1805221e 	bne	r3,zero,80211ef0 <___svfprintf_internal_r+0x21ac>
80210a68:	883d9526 	beq	r17,zero,802100c0 <__reset+0xfa1f00c0>
80210a6c:	00c00044 	movi	r3,1
80210a70:	d8c02a15 	stw	r3,168(sp)
80210a74:	dc401405 	stb	r17,80(sp)
80210a78:	d8002785 	stb	zero,158(sp)
80210a7c:	003f9406 	br	802108d0 <__reset+0xfa1f08d0>
80210a80:	012008b4 	movhi	r4,32802
80210a84:	21129e04 	addi	r4,r4,19064
80210a88:	d9003a15 	stw	r4,232(sp)
80210a8c:	d8c02d15 	stw	r3,180(sp)
80210a90:	1025883a 	mov	r18,r2
80210a94:	04401e04 	movi	r17,120
80210a98:	a584b03a 	or	r2,r20,r22
80210a9c:	1000fa1e 	bne	r2,zero,80210e88 <___svfprintf_internal_r+0x1144>
80210aa0:	0039883a 	mov	fp,zero
80210aa4:	00800084 	movi	r2,2
80210aa8:	10803fcc 	andi	r2,r2,255
80210aac:	00c00044 	movi	r3,1
80210ab0:	10c21626 	beq	r2,r3,8021130c <___svfprintf_internal_r+0x15c8>
80210ab4:	00c00084 	movi	r3,2
80210ab8:	10fe301e 	bne	r2,r3,8021037c <__reset+0xfa1f037c>
80210abc:	003d7606 	br	80210098 <__reset+0xfa1f0098>
80210ac0:	d8c02017 	ldw	r3,128(sp)
80210ac4:	003e9506 	br	8021051c <__reset+0xfa1f051c>
80210ac8:	00801944 	movi	r2,101
80210acc:	14407c0e 	bge	r2,r17,80210cc0 <___svfprintf_internal_r+0xf7c>
80210ad0:	d9003617 	ldw	r4,216(sp)
80210ad4:	d9403717 	ldw	r5,220(sp)
80210ad8:	000d883a 	mov	r6,zero
80210adc:	000f883a 	mov	r7,zero
80210ae0:	d8c03d15 	stw	r3,244(sp)
80210ae4:	da003e15 	stw	r8,248(sp)
80210ae8:	021e4540 	call	8021e454 <__eqdf2>
80210aec:	d8c03d17 	ldw	r3,244(sp)
80210af0:	da003e17 	ldw	r8,248(sp)
80210af4:	1000f51e 	bne	r2,zero,80210ecc <___svfprintf_internal_r+0x1188>
80210af8:	d8801f17 	ldw	r2,124(sp)
80210afc:	012008b4 	movhi	r4,32802
80210b00:	2112a504 	addi	r4,r4,19092
80210b04:	18c00044 	addi	r3,r3,1
80210b08:	10800044 	addi	r2,r2,1
80210b0c:	41000015 	stw	r4,0(r8)
80210b10:	01000044 	movi	r4,1
80210b14:	41000115 	stw	r4,4(r8)
80210b18:	d8c02015 	stw	r3,128(sp)
80210b1c:	d8801f15 	stw	r2,124(sp)
80210b20:	010001c4 	movi	r4,7
80210b24:	20826616 	blt	r4,r2,802114c0 <___svfprintf_internal_r+0x177c>
80210b28:	42000204 	addi	r8,r8,8
80210b2c:	d8802617 	ldw	r2,152(sp)
80210b30:	d9403317 	ldw	r5,204(sp)
80210b34:	11400216 	blt	r2,r5,80210b40 <___svfprintf_internal_r+0xdfc>
80210b38:	9080004c 	andi	r2,r18,1
80210b3c:	103ed526 	beq	r2,zero,80210694 <__reset+0xfa1f0694>
80210b40:	d8803817 	ldw	r2,224(sp)
80210b44:	d9003417 	ldw	r4,208(sp)
80210b48:	d9403817 	ldw	r5,224(sp)
80210b4c:	1887883a 	add	r3,r3,r2
80210b50:	d8801f17 	ldw	r2,124(sp)
80210b54:	41000015 	stw	r4,0(r8)
80210b58:	41400115 	stw	r5,4(r8)
80210b5c:	10800044 	addi	r2,r2,1
80210b60:	d8c02015 	stw	r3,128(sp)
80210b64:	d8801f15 	stw	r2,124(sp)
80210b68:	010001c4 	movi	r4,7
80210b6c:	2082af16 	blt	r4,r2,8021162c <___svfprintf_internal_r+0x18e8>
80210b70:	42000204 	addi	r8,r8,8
80210b74:	d8803317 	ldw	r2,204(sp)
80210b78:	143fffc4 	addi	r16,r2,-1
80210b7c:	043ec50e 	bge	zero,r16,80210694 <__reset+0xfa1f0694>
80210b80:	04400404 	movi	r17,16
80210b84:	d8801f17 	ldw	r2,124(sp)
80210b88:	8c00860e 	bge	r17,r16,80210da4 <___svfprintf_internal_r+0x1060>
80210b8c:	016008b4 	movhi	r5,32802
80210b90:	2952a584 	addi	r5,r5,19094
80210b94:	d9402b15 	stw	r5,172(sp)
80210b98:	058001c4 	movi	r22,7
80210b9c:	dd002c17 	ldw	r20,176(sp)
80210ba0:	00000306 	br	80210bb0 <___svfprintf_internal_r+0xe6c>
80210ba4:	42000204 	addi	r8,r8,8
80210ba8:	843ffc04 	addi	r16,r16,-16
80210bac:	8c00800e 	bge	r17,r16,80210db0 <___svfprintf_internal_r+0x106c>
80210bb0:	18c00404 	addi	r3,r3,16
80210bb4:	10800044 	addi	r2,r2,1
80210bb8:	45400015 	stw	r21,0(r8)
80210bbc:	44400115 	stw	r17,4(r8)
80210bc0:	d8c02015 	stw	r3,128(sp)
80210bc4:	d8801f15 	stw	r2,124(sp)
80210bc8:	b0bff60e 	bge	r22,r2,80210ba4 <__reset+0xfa1f0ba4>
80210bcc:	d9801e04 	addi	r6,sp,120
80210bd0:	a00b883a 	mov	r5,r20
80210bd4:	9809883a 	mov	r4,r19
80210bd8:	02192d40 	call	802192d4 <__ssprint_r>
80210bdc:	103d3e1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210be0:	d8c02017 	ldw	r3,128(sp)
80210be4:	d8801f17 	ldw	r2,124(sp)
80210be8:	da000404 	addi	r8,sp,16
80210bec:	003fee06 	br	80210ba8 <__reset+0xfa1f0ba8>
80210bf0:	d9403117 	ldw	r5,196(sp)
80210bf4:	d8802a17 	ldw	r2,168(sp)
80210bf8:	28adc83a 	sub	r22,r5,r2
80210bfc:	05be650e 	bge	zero,r22,80210594 <__reset+0xfa1f0594>
80210c00:	07000404 	movi	fp,16
80210c04:	d8801f17 	ldw	r2,124(sp)
80210c08:	e583a20e 	bge	fp,r22,80211a94 <___svfprintf_internal_r+0x1d50>
80210c0c:	016008b4 	movhi	r5,32802
80210c10:	2952a584 	addi	r5,r5,19094
80210c14:	dc403015 	stw	r17,192(sp)
80210c18:	d9402b15 	stw	r5,172(sp)
80210c1c:	b023883a 	mov	r17,r22
80210c20:	050001c4 	movi	r20,7
80210c24:	902d883a 	mov	r22,r18
80210c28:	8025883a 	mov	r18,r16
80210c2c:	dc002c17 	ldw	r16,176(sp)
80210c30:	00000306 	br	80210c40 <___svfprintf_internal_r+0xefc>
80210c34:	8c7ffc04 	addi	r17,r17,-16
80210c38:	42000204 	addi	r8,r8,8
80210c3c:	e440110e 	bge	fp,r17,80210c84 <___svfprintf_internal_r+0xf40>
80210c40:	18c00404 	addi	r3,r3,16
80210c44:	10800044 	addi	r2,r2,1
80210c48:	45400015 	stw	r21,0(r8)
80210c4c:	47000115 	stw	fp,4(r8)
80210c50:	d8c02015 	stw	r3,128(sp)
80210c54:	d8801f15 	stw	r2,124(sp)
80210c58:	a0bff60e 	bge	r20,r2,80210c34 <__reset+0xfa1f0c34>
80210c5c:	d9801e04 	addi	r6,sp,120
80210c60:	800b883a 	mov	r5,r16
80210c64:	9809883a 	mov	r4,r19
80210c68:	02192d40 	call	802192d4 <__ssprint_r>
80210c6c:	103d1a1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210c70:	8c7ffc04 	addi	r17,r17,-16
80210c74:	d8c02017 	ldw	r3,128(sp)
80210c78:	d8801f17 	ldw	r2,124(sp)
80210c7c:	da000404 	addi	r8,sp,16
80210c80:	e47fef16 	blt	fp,r17,80210c40 <__reset+0xfa1f0c40>
80210c84:	9021883a 	mov	r16,r18
80210c88:	b025883a 	mov	r18,r22
80210c8c:	882d883a 	mov	r22,r17
80210c90:	dc403017 	ldw	r17,192(sp)
80210c94:	d9002b17 	ldw	r4,172(sp)
80210c98:	1d87883a 	add	r3,r3,r22
80210c9c:	10800044 	addi	r2,r2,1
80210ca0:	41000015 	stw	r4,0(r8)
80210ca4:	45800115 	stw	r22,4(r8)
80210ca8:	d8c02015 	stw	r3,128(sp)
80210cac:	d8801f15 	stw	r2,124(sp)
80210cb0:	010001c4 	movi	r4,7
80210cb4:	20819a16 	blt	r4,r2,80211320 <___svfprintf_internal_r+0x15dc>
80210cb8:	42000204 	addi	r8,r8,8
80210cbc:	003e3506 	br	80210594 <__reset+0xfa1f0594>
80210cc0:	d9403317 	ldw	r5,204(sp)
80210cc4:	00800044 	movi	r2,1
80210cc8:	18c00044 	addi	r3,r3,1
80210ccc:	1141710e 	bge	r2,r5,80211294 <___svfprintf_internal_r+0x1550>
80210cd0:	dc401f17 	ldw	r17,124(sp)
80210cd4:	00800044 	movi	r2,1
80210cd8:	40800115 	stw	r2,4(r8)
80210cdc:	8c400044 	addi	r17,r17,1
80210ce0:	44000015 	stw	r16,0(r8)
80210ce4:	d8c02015 	stw	r3,128(sp)
80210ce8:	dc401f15 	stw	r17,124(sp)
80210cec:	008001c4 	movi	r2,7
80210cf0:	14417416 	blt	r2,r17,802112c4 <___svfprintf_internal_r+0x1580>
80210cf4:	42000204 	addi	r8,r8,8
80210cf8:	d8803817 	ldw	r2,224(sp)
80210cfc:	d9003417 	ldw	r4,208(sp)
80210d00:	8c400044 	addi	r17,r17,1
80210d04:	10c7883a 	add	r3,r2,r3
80210d08:	40800115 	stw	r2,4(r8)
80210d0c:	41000015 	stw	r4,0(r8)
80210d10:	d8c02015 	stw	r3,128(sp)
80210d14:	dc401f15 	stw	r17,124(sp)
80210d18:	008001c4 	movi	r2,7
80210d1c:	14417216 	blt	r2,r17,802112e8 <___svfprintf_internal_r+0x15a4>
80210d20:	45800204 	addi	r22,r8,8
80210d24:	d9003617 	ldw	r4,216(sp)
80210d28:	d9403717 	ldw	r5,220(sp)
80210d2c:	000d883a 	mov	r6,zero
80210d30:	000f883a 	mov	r7,zero
80210d34:	d8c03d15 	stw	r3,244(sp)
80210d38:	021e4540 	call	8021e454 <__eqdf2>
80210d3c:	d8c03d17 	ldw	r3,244(sp)
80210d40:	1000b326 	beq	r2,zero,80211010 <___svfprintf_internal_r+0x12cc>
80210d44:	d9403317 	ldw	r5,204(sp)
80210d48:	84000044 	addi	r16,r16,1
80210d4c:	8c400044 	addi	r17,r17,1
80210d50:	28bfffc4 	addi	r2,r5,-1
80210d54:	1887883a 	add	r3,r3,r2
80210d58:	b0800115 	stw	r2,4(r22)
80210d5c:	b4000015 	stw	r16,0(r22)
80210d60:	d8c02015 	stw	r3,128(sp)
80210d64:	dc401f15 	stw	r17,124(sp)
80210d68:	008001c4 	movi	r2,7
80210d6c:	1440d216 	blt	r2,r17,802110b8 <___svfprintf_internal_r+0x1374>
80210d70:	b5800204 	addi	r22,r22,8
80210d74:	d9003b17 	ldw	r4,236(sp)
80210d78:	df0022c4 	addi	fp,sp,139
80210d7c:	8c400044 	addi	r17,r17,1
80210d80:	20c7883a 	add	r3,r4,r3
80210d84:	b7000015 	stw	fp,0(r22)
80210d88:	b1000115 	stw	r4,4(r22)
80210d8c:	d8c02015 	stw	r3,128(sp)
80210d90:	dc401f15 	stw	r17,124(sp)
80210d94:	008001c4 	movi	r2,7
80210d98:	14400e16 	blt	r2,r17,80210dd4 <___svfprintf_internal_r+0x1090>
80210d9c:	b2000204 	addi	r8,r22,8
80210da0:	003e3c06 	br	80210694 <__reset+0xfa1f0694>
80210da4:	012008b4 	movhi	r4,32802
80210da8:	2112a584 	addi	r4,r4,19094
80210dac:	d9002b15 	stw	r4,172(sp)
80210db0:	d9002b17 	ldw	r4,172(sp)
80210db4:	1c07883a 	add	r3,r3,r16
80210db8:	44000115 	stw	r16,4(r8)
80210dbc:	41000015 	stw	r4,0(r8)
80210dc0:	10800044 	addi	r2,r2,1
80210dc4:	d8c02015 	stw	r3,128(sp)
80210dc8:	d8801f15 	stw	r2,124(sp)
80210dcc:	010001c4 	movi	r4,7
80210dd0:	20be2f0e 	bge	r4,r2,80210690 <__reset+0xfa1f0690>
80210dd4:	d9402c17 	ldw	r5,176(sp)
80210dd8:	d9801e04 	addi	r6,sp,120
80210ddc:	9809883a 	mov	r4,r19
80210de0:	02192d40 	call	802192d4 <__ssprint_r>
80210de4:	103cbc1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210de8:	d8c02017 	ldw	r3,128(sp)
80210dec:	da000404 	addi	r8,sp,16
80210df0:	003e2806 	br	80210694 <__reset+0xfa1f0694>
80210df4:	d9402c17 	ldw	r5,176(sp)
80210df8:	d9801e04 	addi	r6,sp,120
80210dfc:	9809883a 	mov	r4,r19
80210e00:	02192d40 	call	802192d4 <__ssprint_r>
80210e04:	103e5f26 	beq	r2,zero,80210784 <__reset+0xfa1f0784>
80210e08:	003cb306 	br	802100d8 <__reset+0xfa1f00d8>
80210e0c:	d9402c17 	ldw	r5,176(sp)
80210e10:	d9801e04 	addi	r6,sp,120
80210e14:	9809883a 	mov	r4,r19
80210e18:	02192d40 	call	802192d4 <__ssprint_r>
80210e1c:	103cae1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210e20:	d8c02017 	ldw	r3,128(sp)
80210e24:	da000404 	addi	r8,sp,16
80210e28:	003e0d06 	br	80210660 <__reset+0xfa1f0660>
80210e2c:	d9402c17 	ldw	r5,176(sp)
80210e30:	d9801e04 	addi	r6,sp,120
80210e34:	9809883a 	mov	r4,r19
80210e38:	02192d40 	call	802192d4 <__ssprint_r>
80210e3c:	103ca61e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210e40:	d8c02017 	ldw	r3,128(sp)
80210e44:	da000404 	addi	r8,sp,16
80210e48:	003dc106 	br	80210550 <__reset+0xfa1f0550>
80210e4c:	d9402c17 	ldw	r5,176(sp)
80210e50:	d9801e04 	addi	r6,sp,120
80210e54:	9809883a 	mov	r4,r19
80210e58:	02192d40 	call	802192d4 <__ssprint_r>
80210e5c:	103c9e1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210e60:	d8c02017 	ldw	r3,128(sp)
80210e64:	da000404 	addi	r8,sp,16
80210e68:	003dc706 	br	80210588 <__reset+0xfa1f0588>
80210e6c:	d8802917 	ldw	r2,164(sp)
80210e70:	d8002785 	stb	zero,158(sp)
80210e74:	103f0816 	blt	r2,zero,80210a98 <__reset+0xfa1f0a98>
80210e78:	00ffdfc4 	movi	r3,-129
80210e7c:	a584b03a 	or	r2,r20,r22
80210e80:	90e4703a 	and	r18,r18,r3
80210e84:	103c8126 	beq	r2,zero,8021008c <__reset+0xfa1f008c>
80210e88:	0039883a 	mov	fp,zero
80210e8c:	003e7606 	br	80210868 <__reset+0xfa1f0868>
80210e90:	9080040c 	andi	r2,r18,16
80210e94:	10013d26 	beq	r2,zero,8021138c <___svfprintf_internal_r+0x1648>
80210e98:	d9002d17 	ldw	r4,180(sp)
80210e9c:	d9402917 	ldw	r5,164(sp)
80210ea0:	d8002785 	stb	zero,158(sp)
80210ea4:	20800104 	addi	r2,r4,4
80210ea8:	25000017 	ldw	r20,0(r4)
80210eac:	002d883a 	mov	r22,zero
80210eb0:	28013f16 	blt	r5,zero,802113b0 <___svfprintf_internal_r+0x166c>
80210eb4:	00ffdfc4 	movi	r3,-129
80210eb8:	d8802d15 	stw	r2,180(sp)
80210ebc:	90e4703a 	and	r18,r18,r3
80210ec0:	a03d2b26 	beq	r20,zero,80210370 <__reset+0xfa1f0370>
80210ec4:	0039883a 	mov	fp,zero
80210ec8:	003d2e06 	br	80210384 <__reset+0xfa1f0384>
80210ecc:	dc402617 	ldw	r17,152(sp)
80210ed0:	0441830e 	bge	zero,r17,802114e0 <___svfprintf_internal_r+0x179c>
80210ed4:	dc403217 	ldw	r17,200(sp)
80210ed8:	d8803317 	ldw	r2,204(sp)
80210edc:	1440010e 	bge	r2,r17,80210ee4 <___svfprintf_internal_r+0x11a0>
80210ee0:	1023883a 	mov	r17,r2
80210ee4:	04400a0e 	bge	zero,r17,80210f10 <___svfprintf_internal_r+0x11cc>
80210ee8:	d8801f17 	ldw	r2,124(sp)
80210eec:	1c47883a 	add	r3,r3,r17
80210ef0:	44000015 	stw	r16,0(r8)
80210ef4:	10800044 	addi	r2,r2,1
80210ef8:	44400115 	stw	r17,4(r8)
80210efc:	d8c02015 	stw	r3,128(sp)
80210f00:	d8801f15 	stw	r2,124(sp)
80210f04:	010001c4 	movi	r4,7
80210f08:	20827516 	blt	r4,r2,802118e0 <___svfprintf_internal_r+0x1b9c>
80210f0c:	42000204 	addi	r8,r8,8
80210f10:	88027b16 	blt	r17,zero,80211900 <___svfprintf_internal_r+0x1bbc>
80210f14:	d9003217 	ldw	r4,200(sp)
80210f18:	2463c83a 	sub	r17,r4,r17
80210f1c:	0440990e 	bge	zero,r17,80211184 <___svfprintf_internal_r+0x1440>
80210f20:	05800404 	movi	r22,16
80210f24:	d8801f17 	ldw	r2,124(sp)
80210f28:	b441530e 	bge	r22,r17,80211478 <___svfprintf_internal_r+0x1734>
80210f2c:	012008b4 	movhi	r4,32802
80210f30:	2112a584 	addi	r4,r4,19094
80210f34:	d9002b15 	stw	r4,172(sp)
80210f38:	070001c4 	movi	fp,7
80210f3c:	dd002c17 	ldw	r20,176(sp)
80210f40:	00000306 	br	80210f50 <___svfprintf_internal_r+0x120c>
80210f44:	42000204 	addi	r8,r8,8
80210f48:	8c7ffc04 	addi	r17,r17,-16
80210f4c:	b4414d0e 	bge	r22,r17,80211484 <___svfprintf_internal_r+0x1740>
80210f50:	18c00404 	addi	r3,r3,16
80210f54:	10800044 	addi	r2,r2,1
80210f58:	45400015 	stw	r21,0(r8)
80210f5c:	45800115 	stw	r22,4(r8)
80210f60:	d8c02015 	stw	r3,128(sp)
80210f64:	d8801f15 	stw	r2,124(sp)
80210f68:	e0bff60e 	bge	fp,r2,80210f44 <__reset+0xfa1f0f44>
80210f6c:	d9801e04 	addi	r6,sp,120
80210f70:	a00b883a 	mov	r5,r20
80210f74:	9809883a 	mov	r4,r19
80210f78:	02192d40 	call	802192d4 <__ssprint_r>
80210f7c:	103c561e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210f80:	d8c02017 	ldw	r3,128(sp)
80210f84:	d8801f17 	ldw	r2,124(sp)
80210f88:	da000404 	addi	r8,sp,16
80210f8c:	003fee06 	br	80210f48 <__reset+0xfa1f0f48>
80210f90:	d9402c17 	ldw	r5,176(sp)
80210f94:	d9801e04 	addi	r6,sp,120
80210f98:	9809883a 	mov	r4,r19
80210f9c:	02192d40 	call	802192d4 <__ssprint_r>
80210fa0:	103c4d1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80210fa4:	d8c02017 	ldw	r3,128(sp)
80210fa8:	df002787 	ldb	fp,158(sp)
80210fac:	da000404 	addi	r8,sp,16
80210fb0:	003d5a06 	br	8021051c <__reset+0xfa1f051c>
80210fb4:	9080040c 	andi	r2,r18,16
80210fb8:	10005c26 	beq	r2,zero,8021112c <___svfprintf_internal_r+0x13e8>
80210fbc:	d9402d17 	ldw	r5,180(sp)
80210fc0:	d8c02917 	ldw	r3,164(sp)
80210fc4:	d8002785 	stb	zero,158(sp)
80210fc8:	28800104 	addi	r2,r5,4
80210fcc:	2d000017 	ldw	r20,0(r5)
80210fd0:	002d883a 	mov	r22,zero
80210fd4:	18005e16 	blt	r3,zero,80211150 <___svfprintf_internal_r+0x140c>
80210fd8:	00ffdfc4 	movi	r3,-129
80210fdc:	d8802d15 	stw	r2,180(sp)
80210fe0:	90e4703a 	and	r18,r18,r3
80210fe4:	0039883a 	mov	fp,zero
80210fe8:	a03dfe26 	beq	r20,zero,802107e4 <__reset+0xfa1f07e4>
80210fec:	00800244 	movi	r2,9
80210ff0:	153cb336 	bltu	r2,r20,802102c0 <__reset+0xfa1f02c0>
80210ff4:	a5000c04 	addi	r20,r20,48
80210ff8:	dc001dc4 	addi	r16,sp,119
80210ffc:	dd001dc5 	stb	r20,119(sp)
80211000:	d8c02817 	ldw	r3,160(sp)
80211004:	1c07c83a 	sub	r3,r3,r16
80211008:	d8c02e15 	stw	r3,184(sp)
8021100c:	003cf506 	br	802103e4 <__reset+0xfa1f03e4>
80211010:	d8803317 	ldw	r2,204(sp)
80211014:	143fffc4 	addi	r16,r2,-1
80211018:	043f560e 	bge	zero,r16,80210d74 <__reset+0xfa1f0d74>
8021101c:	07000404 	movi	fp,16
80211020:	e403530e 	bge	fp,r16,80211d70 <___svfprintf_internal_r+0x202c>
80211024:	016008b4 	movhi	r5,32802
80211028:	2952a584 	addi	r5,r5,19094
8021102c:	d9402b15 	stw	r5,172(sp)
80211030:	01c001c4 	movi	r7,7
80211034:	dd002c17 	ldw	r20,176(sp)
80211038:	00000306 	br	80211048 <___svfprintf_internal_r+0x1304>
8021103c:	843ffc04 	addi	r16,r16,-16
80211040:	b5800204 	addi	r22,r22,8
80211044:	e400130e 	bge	fp,r16,80211094 <___svfprintf_internal_r+0x1350>
80211048:	18c00404 	addi	r3,r3,16
8021104c:	8c400044 	addi	r17,r17,1
80211050:	b5400015 	stw	r21,0(r22)
80211054:	b7000115 	stw	fp,4(r22)
80211058:	d8c02015 	stw	r3,128(sp)
8021105c:	dc401f15 	stw	r17,124(sp)
80211060:	3c7ff60e 	bge	r7,r17,8021103c <__reset+0xfa1f103c>
80211064:	d9801e04 	addi	r6,sp,120
80211068:	a00b883a 	mov	r5,r20
8021106c:	9809883a 	mov	r4,r19
80211070:	d9c03d15 	stw	r7,244(sp)
80211074:	02192d40 	call	802192d4 <__ssprint_r>
80211078:	d9c03d17 	ldw	r7,244(sp)
8021107c:	103c161e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211080:	843ffc04 	addi	r16,r16,-16
80211084:	d8c02017 	ldw	r3,128(sp)
80211088:	dc401f17 	ldw	r17,124(sp)
8021108c:	dd800404 	addi	r22,sp,16
80211090:	e43fed16 	blt	fp,r16,80211048 <__reset+0xfa1f1048>
80211094:	d8802b17 	ldw	r2,172(sp)
80211098:	1c07883a 	add	r3,r3,r16
8021109c:	8c400044 	addi	r17,r17,1
802110a0:	b0800015 	stw	r2,0(r22)
802110a4:	b4000115 	stw	r16,4(r22)
802110a8:	d8c02015 	stw	r3,128(sp)
802110ac:	dc401f15 	stw	r17,124(sp)
802110b0:	008001c4 	movi	r2,7
802110b4:	147f2e0e 	bge	r2,r17,80210d70 <__reset+0xfa1f0d70>
802110b8:	d9402c17 	ldw	r5,176(sp)
802110bc:	d9801e04 	addi	r6,sp,120
802110c0:	9809883a 	mov	r4,r19
802110c4:	02192d40 	call	802192d4 <__ssprint_r>
802110c8:	103c031e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802110cc:	d8c02017 	ldw	r3,128(sp)
802110d0:	dc401f17 	ldw	r17,124(sp)
802110d4:	dd800404 	addi	r22,sp,16
802110d8:	003f2606 	br	80210d74 <__reset+0xfa1f0d74>
802110dc:	9080040c 	andi	r2,r18,16
802110e0:	1000c326 	beq	r2,zero,802113f0 <___svfprintf_internal_r+0x16ac>
802110e4:	d8802d17 	ldw	r2,180(sp)
802110e8:	15000017 	ldw	r20,0(r2)
802110ec:	10800104 	addi	r2,r2,4
802110f0:	d8802d15 	stw	r2,180(sp)
802110f4:	a02dd7fa 	srai	r22,r20,31
802110f8:	b005883a 	mov	r2,r22
802110fc:	103c680e 	bge	r2,zero,802102a0 <__reset+0xfa1f02a0>
80211100:	0529c83a 	sub	r20,zero,r20
80211104:	a004c03a 	cmpne	r2,r20,zero
80211108:	05adc83a 	sub	r22,zero,r22
8021110c:	b0adc83a 	sub	r22,r22,r2
80211110:	d8802917 	ldw	r2,164(sp)
80211114:	07000b44 	movi	fp,45
80211118:	df002785 	stb	fp,158(sp)
8021111c:	10022e16 	blt	r2,zero,802119d8 <___svfprintf_internal_r+0x1c94>
80211120:	00bfdfc4 	movi	r2,-129
80211124:	90a4703a 	and	r18,r18,r2
80211128:	003c6406 	br	802102bc <__reset+0xfa1f02bc>
8021112c:	9080100c 	andi	r2,r18,64
80211130:	d8002785 	stb	zero,158(sp)
80211134:	10012526 	beq	r2,zero,802115cc <___svfprintf_internal_r+0x1888>
80211138:	d9002d17 	ldw	r4,180(sp)
8021113c:	d9402917 	ldw	r5,164(sp)
80211140:	002d883a 	mov	r22,zero
80211144:	20800104 	addi	r2,r4,4
80211148:	2500000b 	ldhu	r20,0(r4)
8021114c:	283fa20e 	bge	r5,zero,80210fd8 <__reset+0xfa1f0fd8>
80211150:	d8802d15 	stw	r2,180(sp)
80211154:	0039883a 	mov	fp,zero
80211158:	a584b03a 	or	r2,r20,r22
8021115c:	103c571e 	bne	r2,zero,802102bc <__reset+0xfa1f02bc>
80211160:	00800044 	movi	r2,1
80211164:	003e5006 	br	80210aa8 <__reset+0xfa1f0aa8>
80211168:	d9402c17 	ldw	r5,176(sp)
8021116c:	d9801e04 	addi	r6,sp,120
80211170:	9809883a 	mov	r4,r19
80211174:	02192d40 	call	802192d4 <__ssprint_r>
80211178:	103bd71e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
8021117c:	d8c02017 	ldw	r3,128(sp)
80211180:	da000404 	addi	r8,sp,16
80211184:	d9003217 	ldw	r4,200(sp)
80211188:	d8802617 	ldw	r2,152(sp)
8021118c:	d9403317 	ldw	r5,204(sp)
80211190:	8123883a 	add	r17,r16,r4
80211194:	11400216 	blt	r2,r5,802111a0 <___svfprintf_internal_r+0x145c>
80211198:	9100004c 	andi	r4,r18,1
8021119c:	20000d26 	beq	r4,zero,802111d4 <___svfprintf_internal_r+0x1490>
802111a0:	d9003817 	ldw	r4,224(sp)
802111a4:	d9403417 	ldw	r5,208(sp)
802111a8:	1907883a 	add	r3,r3,r4
802111ac:	d9001f17 	ldw	r4,124(sp)
802111b0:	41400015 	stw	r5,0(r8)
802111b4:	d9403817 	ldw	r5,224(sp)
802111b8:	21000044 	addi	r4,r4,1
802111bc:	d8c02015 	stw	r3,128(sp)
802111c0:	41400115 	stw	r5,4(r8)
802111c4:	d9001f15 	stw	r4,124(sp)
802111c8:	014001c4 	movi	r5,7
802111cc:	2901dc16 	blt	r5,r4,80211940 <___svfprintf_internal_r+0x1bfc>
802111d0:	42000204 	addi	r8,r8,8
802111d4:	d9003317 	ldw	r4,204(sp)
802111d8:	8121883a 	add	r16,r16,r4
802111dc:	2085c83a 	sub	r2,r4,r2
802111e0:	8461c83a 	sub	r16,r16,r17
802111e4:	1400010e 	bge	r2,r16,802111ec <___svfprintf_internal_r+0x14a8>
802111e8:	1021883a 	mov	r16,r2
802111ec:	04000a0e 	bge	zero,r16,80211218 <___svfprintf_internal_r+0x14d4>
802111f0:	d9001f17 	ldw	r4,124(sp)
802111f4:	1c07883a 	add	r3,r3,r16
802111f8:	44400015 	stw	r17,0(r8)
802111fc:	21000044 	addi	r4,r4,1
80211200:	44000115 	stw	r16,4(r8)
80211204:	d8c02015 	stw	r3,128(sp)
80211208:	d9001f15 	stw	r4,124(sp)
8021120c:	014001c4 	movi	r5,7
80211210:	2901e616 	blt	r5,r4,802119ac <___svfprintf_internal_r+0x1c68>
80211214:	42000204 	addi	r8,r8,8
80211218:	8001f616 	blt	r16,zero,802119f4 <___svfprintf_internal_r+0x1cb0>
8021121c:	1421c83a 	sub	r16,r2,r16
80211220:	043d1c0e 	bge	zero,r16,80210694 <__reset+0xfa1f0694>
80211224:	04400404 	movi	r17,16
80211228:	d8801f17 	ldw	r2,124(sp)
8021122c:	8c3edd0e 	bge	r17,r16,80210da4 <__reset+0xfa1f0da4>
80211230:	016008b4 	movhi	r5,32802
80211234:	2952a584 	addi	r5,r5,19094
80211238:	d9402b15 	stw	r5,172(sp)
8021123c:	058001c4 	movi	r22,7
80211240:	dd002c17 	ldw	r20,176(sp)
80211244:	00000306 	br	80211254 <___svfprintf_internal_r+0x1510>
80211248:	42000204 	addi	r8,r8,8
8021124c:	843ffc04 	addi	r16,r16,-16
80211250:	8c3ed70e 	bge	r17,r16,80210db0 <__reset+0xfa1f0db0>
80211254:	18c00404 	addi	r3,r3,16
80211258:	10800044 	addi	r2,r2,1
8021125c:	45400015 	stw	r21,0(r8)
80211260:	44400115 	stw	r17,4(r8)
80211264:	d8c02015 	stw	r3,128(sp)
80211268:	d8801f15 	stw	r2,124(sp)
8021126c:	b0bff60e 	bge	r22,r2,80211248 <__reset+0xfa1f1248>
80211270:	d9801e04 	addi	r6,sp,120
80211274:	a00b883a 	mov	r5,r20
80211278:	9809883a 	mov	r4,r19
8021127c:	02192d40 	call	802192d4 <__ssprint_r>
80211280:	103b951e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211284:	d8c02017 	ldw	r3,128(sp)
80211288:	d8801f17 	ldw	r2,124(sp)
8021128c:	da000404 	addi	r8,sp,16
80211290:	003fee06 	br	8021124c <__reset+0xfa1f124c>
80211294:	9088703a 	and	r4,r18,r2
80211298:	203e8d1e 	bne	r4,zero,80210cd0 <__reset+0xfa1f0cd0>
8021129c:	dc401f17 	ldw	r17,124(sp)
802112a0:	40800115 	stw	r2,4(r8)
802112a4:	44000015 	stw	r16,0(r8)
802112a8:	8c400044 	addi	r17,r17,1
802112ac:	d8c02015 	stw	r3,128(sp)
802112b0:	dc401f15 	stw	r17,124(sp)
802112b4:	008001c4 	movi	r2,7
802112b8:	147f7f16 	blt	r2,r17,802110b8 <__reset+0xfa1f10b8>
802112bc:	45800204 	addi	r22,r8,8
802112c0:	003eac06 	br	80210d74 <__reset+0xfa1f0d74>
802112c4:	d9402c17 	ldw	r5,176(sp)
802112c8:	d9801e04 	addi	r6,sp,120
802112cc:	9809883a 	mov	r4,r19
802112d0:	02192d40 	call	802192d4 <__ssprint_r>
802112d4:	103b801e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802112d8:	d8c02017 	ldw	r3,128(sp)
802112dc:	dc401f17 	ldw	r17,124(sp)
802112e0:	da000404 	addi	r8,sp,16
802112e4:	003e8406 	br	80210cf8 <__reset+0xfa1f0cf8>
802112e8:	d9402c17 	ldw	r5,176(sp)
802112ec:	d9801e04 	addi	r6,sp,120
802112f0:	9809883a 	mov	r4,r19
802112f4:	02192d40 	call	802192d4 <__ssprint_r>
802112f8:	103b771e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802112fc:	d8c02017 	ldw	r3,128(sp)
80211300:	dc401f17 	ldw	r17,124(sp)
80211304:	dd800404 	addi	r22,sp,16
80211308:	003e8606 	br	80210d24 <__reset+0xfa1f0d24>
8021130c:	0029883a 	mov	r20,zero
80211310:	a5000c04 	addi	r20,r20,48
80211314:	dc001dc4 	addi	r16,sp,119
80211318:	dd001dc5 	stb	r20,119(sp)
8021131c:	003f3806 	br	80211000 <__reset+0xfa1f1000>
80211320:	d9402c17 	ldw	r5,176(sp)
80211324:	d9801e04 	addi	r6,sp,120
80211328:	9809883a 	mov	r4,r19
8021132c:	02192d40 	call	802192d4 <__ssprint_r>
80211330:	103b691e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211334:	d8c02017 	ldw	r3,128(sp)
80211338:	da000404 	addi	r8,sp,16
8021133c:	003c9506 	br	80210594 <__reset+0xfa1f0594>
80211340:	d9003617 	ldw	r4,216(sp)
80211344:	d9403717 	ldw	r5,220(sp)
80211348:	da003e15 	stw	r8,248(sp)
8021134c:	0218ff40 	call	80218ff4 <__fpclassifyd>
80211350:	da003e17 	ldw	r8,248(sp)
80211354:	1000bd1e 	bne	r2,zero,8021164c <___svfprintf_internal_r+0x1908>
80211358:	008011c4 	movi	r2,71
8021135c:	14411e0e 	bge	r2,r17,802117d8 <___svfprintf_internal_r+0x1a94>
80211360:	042008b4 	movhi	r16,32802
80211364:	84129804 	addi	r16,r16,19040
80211368:	00c000c4 	movi	r3,3
8021136c:	00bfdfc4 	movi	r2,-129
80211370:	d8c02a15 	stw	r3,168(sp)
80211374:	90a4703a 	and	r18,r18,r2
80211378:	df002783 	ldbu	fp,158(sp)
8021137c:	d8c02e15 	stw	r3,184(sp)
80211380:	d8002915 	stw	zero,164(sp)
80211384:	d8003215 	stw	zero,200(sp)
80211388:	003c1c06 	br	802103fc <__reset+0xfa1f03fc>
8021138c:	9080100c 	andi	r2,r18,64
80211390:	d8002785 	stb	zero,158(sp)
80211394:	10009426 	beq	r2,zero,802115e8 <___svfprintf_internal_r+0x18a4>
80211398:	d8c02d17 	ldw	r3,180(sp)
8021139c:	d9002917 	ldw	r4,164(sp)
802113a0:	002d883a 	mov	r22,zero
802113a4:	18800104 	addi	r2,r3,4
802113a8:	1d00000b 	ldhu	r20,0(r3)
802113ac:	203ec10e 	bge	r4,zero,80210eb4 <__reset+0xfa1f0eb4>
802113b0:	a586b03a 	or	r3,r20,r22
802113b4:	d8802d15 	stw	r2,180(sp)
802113b8:	183ec21e 	bne	r3,zero,80210ec4 <__reset+0xfa1f0ec4>
802113bc:	0039883a 	mov	fp,zero
802113c0:	0005883a 	mov	r2,zero
802113c4:	003db806 	br	80210aa8 <__reset+0xfa1f0aa8>
802113c8:	d8802d17 	ldw	r2,180(sp)
802113cc:	d8c02d17 	ldw	r3,180(sp)
802113d0:	d9002d17 	ldw	r4,180(sp)
802113d4:	10800017 	ldw	r2,0(r2)
802113d8:	18c00117 	ldw	r3,4(r3)
802113dc:	21000204 	addi	r4,r4,8
802113e0:	d8803615 	stw	r2,216(sp)
802113e4:	d8c03715 	stw	r3,220(sp)
802113e8:	d9002d15 	stw	r4,180(sp)
802113ec:	003b8206 	br	802101f8 <__reset+0xfa1f01f8>
802113f0:	9080100c 	andi	r2,r18,64
802113f4:	10010726 	beq	r2,zero,80211814 <___svfprintf_internal_r+0x1ad0>
802113f8:	d8c02d17 	ldw	r3,180(sp)
802113fc:	1d00000f 	ldh	r20,0(r3)
80211400:	18c00104 	addi	r3,r3,4
80211404:	d8c02d15 	stw	r3,180(sp)
80211408:	a02dd7fa 	srai	r22,r20,31
8021140c:	b005883a 	mov	r2,r22
80211410:	003ba206 	br	8021029c <__reset+0xfa1f029c>
80211414:	9080100c 	andi	r2,r18,64
80211418:	10010526 	beq	r2,zero,80211830 <___svfprintf_internal_r+0x1aec>
8021141c:	d9002d17 	ldw	r4,180(sp)
80211420:	002d883a 	mov	r22,zero
80211424:	2500000b 	ldhu	r20,0(r4)
80211428:	21000104 	addi	r4,r4,4
8021142c:	d9002d15 	stw	r4,180(sp)
80211430:	003cfe06 	br	8021082c <__reset+0xfa1f082c>
80211434:	bc400007 	ldb	r17,0(r23)
80211438:	003a9606 	br	8020fe94 <__reset+0xfa1efe94>
8021143c:	9080040c 	andi	r2,r18,16
80211440:	10010126 	beq	r2,zero,80211848 <___svfprintf_internal_r+0x1b04>
80211444:	d9402d17 	ldw	r5,180(sp)
80211448:	d8c02f17 	ldw	r3,188(sp)
8021144c:	28800017 	ldw	r2,0(r5)
80211450:	29400104 	addi	r5,r5,4
80211454:	d9402d15 	stw	r5,180(sp)
80211458:	10c00015 	stw	r3,0(r2)
8021145c:	003a6406 	br	8020fdf0 <__reset+0xfa1efdf0>
80211460:	d9002917 	ldw	r4,164(sp)
80211464:	d8002785 	stb	zero,158(sp)
80211468:	203d8d16 	blt	r4,zero,80210aa0 <__reset+0xfa1f0aa0>
8021146c:	00bfdfc4 	movi	r2,-129
80211470:	90a4703a 	and	r18,r18,r2
80211474:	003b0506 	br	8021008c <__reset+0xfa1f008c>
80211478:	016008b4 	movhi	r5,32802
8021147c:	2952a584 	addi	r5,r5,19094
80211480:	d9402b15 	stw	r5,172(sp)
80211484:	d9402b17 	ldw	r5,172(sp)
80211488:	1c47883a 	add	r3,r3,r17
8021148c:	10800044 	addi	r2,r2,1
80211490:	41400015 	stw	r5,0(r8)
80211494:	44400115 	stw	r17,4(r8)
80211498:	d8c02015 	stw	r3,128(sp)
8021149c:	d8801f15 	stw	r2,124(sp)
802114a0:	010001c4 	movi	r4,7
802114a4:	20bf3016 	blt	r4,r2,80211168 <__reset+0xfa1f1168>
802114a8:	42000204 	addi	r8,r8,8
802114ac:	003f3506 	br	80211184 <__reset+0xfa1f1184>
802114b0:	012008b4 	movhi	r4,32802
802114b4:	2112a584 	addi	r4,r4,19094
802114b8:	d9002b15 	stw	r4,172(sp)
802114bc:	003c5e06 	br	80210638 <__reset+0xfa1f0638>
802114c0:	d9402c17 	ldw	r5,176(sp)
802114c4:	d9801e04 	addi	r6,sp,120
802114c8:	9809883a 	mov	r4,r19
802114cc:	02192d40 	call	802192d4 <__ssprint_r>
802114d0:	103b011e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802114d4:	d8c02017 	ldw	r3,128(sp)
802114d8:	da000404 	addi	r8,sp,16
802114dc:	003d9306 	br	80210b2c <__reset+0xfa1f0b2c>
802114e0:	d8801f17 	ldw	r2,124(sp)
802114e4:	016008b4 	movhi	r5,32802
802114e8:	01000044 	movi	r4,1
802114ec:	18c00044 	addi	r3,r3,1
802114f0:	10800044 	addi	r2,r2,1
802114f4:	2952a504 	addi	r5,r5,19092
802114f8:	41000115 	stw	r4,4(r8)
802114fc:	41400015 	stw	r5,0(r8)
80211500:	d8c02015 	stw	r3,128(sp)
80211504:	d8801f15 	stw	r2,124(sp)
80211508:	010001c4 	movi	r4,7
8021150c:	2080b516 	blt	r4,r2,802117e4 <___svfprintf_internal_r+0x1aa0>
80211510:	42000204 	addi	r8,r8,8
80211514:	8800041e 	bne	r17,zero,80211528 <___svfprintf_internal_r+0x17e4>
80211518:	d8803317 	ldw	r2,204(sp)
8021151c:	1000021e 	bne	r2,zero,80211528 <___svfprintf_internal_r+0x17e4>
80211520:	9080004c 	andi	r2,r18,1
80211524:	103c5b26 	beq	r2,zero,80210694 <__reset+0xfa1f0694>
80211528:	d9003817 	ldw	r4,224(sp)
8021152c:	d8801f17 	ldw	r2,124(sp)
80211530:	d9403417 	ldw	r5,208(sp)
80211534:	20c7883a 	add	r3,r4,r3
80211538:	10800044 	addi	r2,r2,1
8021153c:	41000115 	stw	r4,4(r8)
80211540:	41400015 	stw	r5,0(r8)
80211544:	d8c02015 	stw	r3,128(sp)
80211548:	d8801f15 	stw	r2,124(sp)
8021154c:	010001c4 	movi	r4,7
80211550:	20818016 	blt	r4,r2,80211b54 <___svfprintf_internal_r+0x1e10>
80211554:	42000204 	addi	r8,r8,8
80211558:	0463c83a 	sub	r17,zero,r17
8021155c:	0440cb0e 	bge	zero,r17,8021188c <___svfprintf_internal_r+0x1b48>
80211560:	05800404 	movi	r22,16
80211564:	b440e80e 	bge	r22,r17,80211908 <___svfprintf_internal_r+0x1bc4>
80211568:	016008b4 	movhi	r5,32802
8021156c:	2952a584 	addi	r5,r5,19094
80211570:	d9402b15 	stw	r5,172(sp)
80211574:	070001c4 	movi	fp,7
80211578:	dd002c17 	ldw	r20,176(sp)
8021157c:	00000306 	br	8021158c <___svfprintf_internal_r+0x1848>
80211580:	42000204 	addi	r8,r8,8
80211584:	8c7ffc04 	addi	r17,r17,-16
80211588:	b440e20e 	bge	r22,r17,80211914 <___svfprintf_internal_r+0x1bd0>
8021158c:	18c00404 	addi	r3,r3,16
80211590:	10800044 	addi	r2,r2,1
80211594:	45400015 	stw	r21,0(r8)
80211598:	45800115 	stw	r22,4(r8)
8021159c:	d8c02015 	stw	r3,128(sp)
802115a0:	d8801f15 	stw	r2,124(sp)
802115a4:	e0bff60e 	bge	fp,r2,80211580 <__reset+0xfa1f1580>
802115a8:	d9801e04 	addi	r6,sp,120
802115ac:	a00b883a 	mov	r5,r20
802115b0:	9809883a 	mov	r4,r19
802115b4:	02192d40 	call	802192d4 <__ssprint_r>
802115b8:	103ac71e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802115bc:	d8c02017 	ldw	r3,128(sp)
802115c0:	d8801f17 	ldw	r2,124(sp)
802115c4:	da000404 	addi	r8,sp,16
802115c8:	003fee06 	br	80211584 <__reset+0xfa1f1584>
802115cc:	d8c02d17 	ldw	r3,180(sp)
802115d0:	d9002917 	ldw	r4,164(sp)
802115d4:	002d883a 	mov	r22,zero
802115d8:	18800104 	addi	r2,r3,4
802115dc:	1d000017 	ldw	r20,0(r3)
802115e0:	203e7d0e 	bge	r4,zero,80210fd8 <__reset+0xfa1f0fd8>
802115e4:	003eda06 	br	80211150 <__reset+0xfa1f1150>
802115e8:	d9402d17 	ldw	r5,180(sp)
802115ec:	d8c02917 	ldw	r3,164(sp)
802115f0:	002d883a 	mov	r22,zero
802115f4:	28800104 	addi	r2,r5,4
802115f8:	2d000017 	ldw	r20,0(r5)
802115fc:	183e2d0e 	bge	r3,zero,80210eb4 <__reset+0xfa1f0eb4>
80211600:	003f6b06 	br	802113b0 <__reset+0xfa1f13b0>
80211604:	d8c02d15 	stw	r3,180(sp)
80211608:	0039883a 	mov	fp,zero
8021160c:	003ed206 	br	80211158 <__reset+0xfa1f1158>
80211610:	bc400043 	ldbu	r17,1(r23)
80211614:	94800814 	ori	r18,r18,32
80211618:	bdc00044 	addi	r23,r23,1
8021161c:	8c403fcc 	andi	r17,r17,255
80211620:	8c40201c 	xori	r17,r17,128
80211624:	8c7fe004 	addi	r17,r17,-128
80211628:	003a1a06 	br	8020fe94 <__reset+0xfa1efe94>
8021162c:	d9402c17 	ldw	r5,176(sp)
80211630:	d9801e04 	addi	r6,sp,120
80211634:	9809883a 	mov	r4,r19
80211638:	02192d40 	call	802192d4 <__ssprint_r>
8021163c:	103aa61e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211640:	d8c02017 	ldw	r3,128(sp)
80211644:	da000404 	addi	r8,sp,16
80211648:	003d4a06 	br	80210b74 <__reset+0xfa1f0b74>
8021164c:	d9002917 	ldw	r4,164(sp)
80211650:	05bff7c4 	movi	r22,-33
80211654:	00bfffc4 	movi	r2,-1
80211658:	8dac703a 	and	r22,r17,r22
8021165c:	20806a26 	beq	r4,r2,80211808 <___svfprintf_internal_r+0x1ac4>
80211660:	008011c4 	movi	r2,71
80211664:	b0813726 	beq	r22,r2,80211b44 <___svfprintf_internal_r+0x1e00>
80211668:	d9003717 	ldw	r4,220(sp)
8021166c:	90c04014 	ori	r3,r18,256
80211670:	d8c02b15 	stw	r3,172(sp)
80211674:	20015d16 	blt	r4,zero,80211bec <___svfprintf_internal_r+0x1ea8>
80211678:	dd003717 	ldw	r20,220(sp)
8021167c:	d8002a05 	stb	zero,168(sp)
80211680:	00801984 	movi	r2,102
80211684:	88814026 	beq	r17,r2,80211b88 <___svfprintf_internal_r+0x1e44>
80211688:	00801184 	movi	r2,70
8021168c:	88817126 	beq	r17,r2,80211c54 <___svfprintf_internal_r+0x1f10>
80211690:	00801144 	movi	r2,69
80211694:	b0816226 	beq	r22,r2,80211c20 <___svfprintf_internal_r+0x1edc>
80211698:	d8c02917 	ldw	r3,164(sp)
8021169c:	d8802104 	addi	r2,sp,132
802116a0:	d8800315 	stw	r2,12(sp)
802116a4:	d9403617 	ldw	r5,216(sp)
802116a8:	d8802504 	addi	r2,sp,148
802116ac:	d8800215 	stw	r2,8(sp)
802116b0:	d8802604 	addi	r2,sp,152
802116b4:	d8c00015 	stw	r3,0(sp)
802116b8:	d8800115 	stw	r2,4(sp)
802116bc:	01c00084 	movi	r7,2
802116c0:	a00d883a 	mov	r6,r20
802116c4:	9809883a 	mov	r4,r19
802116c8:	d8c03d15 	stw	r3,244(sp)
802116cc:	da003e15 	stw	r8,248(sp)
802116d0:	02145400 	call	80214540 <_dtoa_r>
802116d4:	1021883a 	mov	r16,r2
802116d8:	008019c4 	movi	r2,103
802116dc:	d8c03d17 	ldw	r3,244(sp)
802116e0:	da003e17 	ldw	r8,248(sp)
802116e4:	8880e726 	beq	r17,r2,80211a84 <___svfprintf_internal_r+0x1d40>
802116e8:	008011c4 	movi	r2,71
802116ec:	8880d426 	beq	r17,r2,80211a40 <___svfprintf_internal_r+0x1cfc>
802116f0:	80f9883a 	add	fp,r16,r3
802116f4:	d9003617 	ldw	r4,216(sp)
802116f8:	000d883a 	mov	r6,zero
802116fc:	000f883a 	mov	r7,zero
80211700:	a00b883a 	mov	r5,r20
80211704:	da003e15 	stw	r8,248(sp)
80211708:	021e4540 	call	8021e454 <__eqdf2>
8021170c:	da003e17 	ldw	r8,248(sp)
80211710:	1000e426 	beq	r2,zero,80211aa4 <___svfprintf_internal_r+0x1d60>
80211714:	d8802117 	ldw	r2,132(sp)
80211718:	1700062e 	bgeu	r2,fp,80211734 <___svfprintf_internal_r+0x19f0>
8021171c:	01000c04 	movi	r4,48
80211720:	10c00044 	addi	r3,r2,1
80211724:	d8c02115 	stw	r3,132(sp)
80211728:	11000005 	stb	r4,0(r2)
8021172c:	d8802117 	ldw	r2,132(sp)
80211730:	173ffb36 	bltu	r2,fp,80211720 <__reset+0xfa1f1720>
80211734:	1405c83a 	sub	r2,r2,r16
80211738:	d8803315 	stw	r2,204(sp)
8021173c:	008011c4 	movi	r2,71
80211740:	b080c526 	beq	r22,r2,80211a58 <___svfprintf_internal_r+0x1d14>
80211744:	00801944 	movi	r2,101
80211748:	1441d90e 	bge	r2,r17,80211eb0 <___svfprintf_internal_r+0x216c>
8021174c:	d8c02617 	ldw	r3,152(sp)
80211750:	00801984 	movi	r2,102
80211754:	d8c03215 	stw	r3,200(sp)
80211758:	88813426 	beq	r17,r2,80211c2c <___svfprintf_internal_r+0x1ee8>
8021175c:	d8c03217 	ldw	r3,200(sp)
80211760:	d9003317 	ldw	r4,204(sp)
80211764:	19012516 	blt	r3,r4,80211bfc <___svfprintf_internal_r+0x1eb8>
80211768:	9480004c 	andi	r18,r18,1
8021176c:	9001841e 	bne	r18,zero,80211d80 <___svfprintf_internal_r+0x203c>
80211770:	1805883a 	mov	r2,r3
80211774:	1801cc16 	blt	r3,zero,80211ea8 <___svfprintf_internal_r+0x2164>
80211778:	d8c03217 	ldw	r3,200(sp)
8021177c:	044019c4 	movi	r17,103
80211780:	d8c02e15 	stw	r3,184(sp)
80211784:	df002a07 	ldb	fp,168(sp)
80211788:	e000a61e 	bne	fp,zero,80211a24 <___svfprintf_internal_r+0x1ce0>
8021178c:	df002783 	ldbu	fp,158(sp)
80211790:	d8802a15 	stw	r2,168(sp)
80211794:	dc802b17 	ldw	r18,172(sp)
80211798:	d8002915 	stw	zero,164(sp)
8021179c:	003b1706 	br	802103fc <__reset+0xfa1f03fc>
802117a0:	042008b4 	movhi	r16,32802
802117a4:	84129504 	addi	r16,r16,19028
802117a8:	003aa606 	br	80210244 <__reset+0xfa1f0244>
802117ac:	d9003917 	ldw	r4,228(sp)
802117b0:	04001004 	movi	r16,64
802117b4:	800b883a 	mov	r5,r16
802117b8:	0216f200 	call	80216f20 <_malloc_r>
802117bc:	d9002c17 	ldw	r4,176(sp)
802117c0:	20800015 	stw	r2,0(r4)
802117c4:	20800415 	stw	r2,16(r4)
802117c8:	1001cb26 	beq	r2,zero,80211ef8 <___svfprintf_internal_r+0x21b4>
802117cc:	d8802c17 	ldw	r2,176(sp)
802117d0:	14000515 	stw	r16,20(r2)
802117d4:	00397606 	br	8020fdb0 <__reset+0xfa1efdb0>
802117d8:	042008b4 	movhi	r16,32802
802117dc:	84129704 	addi	r16,r16,19036
802117e0:	003ee106 	br	80211368 <__reset+0xfa1f1368>
802117e4:	d9402c17 	ldw	r5,176(sp)
802117e8:	d9801e04 	addi	r6,sp,120
802117ec:	9809883a 	mov	r4,r19
802117f0:	02192d40 	call	802192d4 <__ssprint_r>
802117f4:	103a381e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802117f8:	dc402617 	ldw	r17,152(sp)
802117fc:	d8c02017 	ldw	r3,128(sp)
80211800:	da000404 	addi	r8,sp,16
80211804:	003f4306 	br	80211514 <__reset+0xfa1f1514>
80211808:	01400184 	movi	r5,6
8021180c:	d9402915 	stw	r5,164(sp)
80211810:	003f9506 	br	80211668 <__reset+0xfa1f1668>
80211814:	d9002d17 	ldw	r4,180(sp)
80211818:	25000017 	ldw	r20,0(r4)
8021181c:	21000104 	addi	r4,r4,4
80211820:	d9002d15 	stw	r4,180(sp)
80211824:	a02dd7fa 	srai	r22,r20,31
80211828:	b005883a 	mov	r2,r22
8021182c:	003a9b06 	br	8021029c <__reset+0xfa1f029c>
80211830:	d9402d17 	ldw	r5,180(sp)
80211834:	002d883a 	mov	r22,zero
80211838:	2d000017 	ldw	r20,0(r5)
8021183c:	29400104 	addi	r5,r5,4
80211840:	d9402d15 	stw	r5,180(sp)
80211844:	003bf906 	br	8021082c <__reset+0xfa1f082c>
80211848:	9480100c 	andi	r18,r18,64
8021184c:	90006e26 	beq	r18,zero,80211a08 <___svfprintf_internal_r+0x1cc4>
80211850:	d9002d17 	ldw	r4,180(sp)
80211854:	d9402f17 	ldw	r5,188(sp)
80211858:	20800017 	ldw	r2,0(r4)
8021185c:	21000104 	addi	r4,r4,4
80211860:	d9002d15 	stw	r4,180(sp)
80211864:	1140000d 	sth	r5,0(r2)
80211868:	00396106 	br	8020fdf0 <__reset+0xfa1efdf0>
8021186c:	d9402c17 	ldw	r5,176(sp)
80211870:	d9801e04 	addi	r6,sp,120
80211874:	9809883a 	mov	r4,r19
80211878:	02192d40 	call	802192d4 <__ssprint_r>
8021187c:	103a161e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211880:	d8c02017 	ldw	r3,128(sp)
80211884:	d8801f17 	ldw	r2,124(sp)
80211888:	da000404 	addi	r8,sp,16
8021188c:	d9403317 	ldw	r5,204(sp)
80211890:	10800044 	addi	r2,r2,1
80211894:	44000015 	stw	r16,0(r8)
80211898:	28c7883a 	add	r3,r5,r3
8021189c:	003b7706 	br	8021067c <__reset+0xfa1f067c>
802118a0:	8009883a 	mov	r4,r16
802118a4:	da003e15 	stw	r8,248(sp)
802118a8:	020fcac0 	call	8020fcac <strlen>
802118ac:	d8802e15 	stw	r2,184(sp)
802118b0:	da003e17 	ldw	r8,248(sp)
802118b4:	103c280e 	bge	r2,zero,80210958 <__reset+0xfa1f0958>
802118b8:	0005883a 	mov	r2,zero
802118bc:	003c2606 	br	80210958 <__reset+0xfa1f0958>
802118c0:	00bfffc4 	movi	r2,-1
802118c4:	003a0906 	br	802100ec <__reset+0xfa1f00ec>
802118c8:	012008b4 	movhi	r4,32802
802118cc:	2112a984 	addi	r4,r4,19110
802118d0:	d9003515 	stw	r4,212(sp)
802118d4:	003b0606 	br	802104f0 <__reset+0xfa1f04f0>
802118d8:	013fffc4 	movi	r4,-1
802118dc:	003a2706 	br	8021017c <__reset+0xfa1f017c>
802118e0:	d9402c17 	ldw	r5,176(sp)
802118e4:	d9801e04 	addi	r6,sp,120
802118e8:	9809883a 	mov	r4,r19
802118ec:	02192d40 	call	802192d4 <__ssprint_r>
802118f0:	1039f91e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802118f4:	d8c02017 	ldw	r3,128(sp)
802118f8:	da000404 	addi	r8,sp,16
802118fc:	003d8406 	br	80210f10 <__reset+0xfa1f0f10>
80211900:	0023883a 	mov	r17,zero
80211904:	003d8306 	br	80210f14 <__reset+0xfa1f0f14>
80211908:	012008b4 	movhi	r4,32802
8021190c:	2112a584 	addi	r4,r4,19094
80211910:	d9002b15 	stw	r4,172(sp)
80211914:	d9002b17 	ldw	r4,172(sp)
80211918:	1c47883a 	add	r3,r3,r17
8021191c:	10800044 	addi	r2,r2,1
80211920:	41000015 	stw	r4,0(r8)
80211924:	44400115 	stw	r17,4(r8)
80211928:	d8c02015 	stw	r3,128(sp)
8021192c:	d8801f15 	stw	r2,124(sp)
80211930:	010001c4 	movi	r4,7
80211934:	20bfcd16 	blt	r4,r2,8021186c <__reset+0xfa1f186c>
80211938:	42000204 	addi	r8,r8,8
8021193c:	003fd306 	br	8021188c <__reset+0xfa1f188c>
80211940:	d9402c17 	ldw	r5,176(sp)
80211944:	d9801e04 	addi	r6,sp,120
80211948:	9809883a 	mov	r4,r19
8021194c:	02192d40 	call	802192d4 <__ssprint_r>
80211950:	1039e11e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211954:	d8802617 	ldw	r2,152(sp)
80211958:	d8c02017 	ldw	r3,128(sp)
8021195c:	da000404 	addi	r8,sp,16
80211960:	003e1c06 	br	802111d4 <__reset+0xfa1f11d4>
80211964:	d8802917 	ldw	r2,164(sp)
80211968:	00c00184 	movi	r3,6
8021196c:	1880012e 	bgeu	r3,r2,80211974 <___svfprintf_internal_r+0x1c30>
80211970:	1805883a 	mov	r2,r3
80211974:	d8802e15 	stw	r2,184(sp)
80211978:	1000f316 	blt	r2,zero,80211d48 <___svfprintf_internal_r+0x2004>
8021197c:	042008b4 	movhi	r16,32802
80211980:	d8802a15 	stw	r2,168(sp)
80211984:	dd002d15 	stw	r20,180(sp)
80211988:	d8002915 	stw	zero,164(sp)
8021198c:	d8003215 	stw	zero,200(sp)
80211990:	8412a304 	addi	r16,r16,19084
80211994:	0039883a 	mov	fp,zero
80211998:	003a9f06 	br	80210418 <__reset+0xfa1f0418>
8021199c:	012008b4 	movhi	r4,32802
802119a0:	2112a984 	addi	r4,r4,19110
802119a4:	d9003515 	stw	r4,212(sp)
802119a8:	003b5f06 	br	80210728 <__reset+0xfa1f0728>
802119ac:	d9402c17 	ldw	r5,176(sp)
802119b0:	d9801e04 	addi	r6,sp,120
802119b4:	9809883a 	mov	r4,r19
802119b8:	02192d40 	call	802192d4 <__ssprint_r>
802119bc:	1039c61e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
802119c0:	d8802617 	ldw	r2,152(sp)
802119c4:	d9403317 	ldw	r5,204(sp)
802119c8:	d8c02017 	ldw	r3,128(sp)
802119cc:	da000404 	addi	r8,sp,16
802119d0:	2885c83a 	sub	r2,r5,r2
802119d4:	003e1006 	br	80211218 <__reset+0xfa1f1218>
802119d8:	00800044 	movi	r2,1
802119dc:	10803fcc 	andi	r2,r2,255
802119e0:	00c00044 	movi	r3,1
802119e4:	10fa3526 	beq	r2,r3,802102bc <__reset+0xfa1f02bc>
802119e8:	00c00084 	movi	r3,2
802119ec:	10fb9e26 	beq	r2,r3,80210868 <__reset+0xfa1f0868>
802119f0:	003a6406 	br	80210384 <__reset+0xfa1f0384>
802119f4:	0021883a 	mov	r16,zero
802119f8:	003e0806 	br	8021121c <__reset+0xfa1f121c>
802119fc:	07000b44 	movi	fp,45
80211a00:	df002785 	stb	fp,158(sp)
80211a04:	003a0b06 	br	80210234 <__reset+0xfa1f0234>
80211a08:	d8c02d17 	ldw	r3,180(sp)
80211a0c:	d9002f17 	ldw	r4,188(sp)
80211a10:	18800017 	ldw	r2,0(r3)
80211a14:	18c00104 	addi	r3,r3,4
80211a18:	d8c02d15 	stw	r3,180(sp)
80211a1c:	11000015 	stw	r4,0(r2)
80211a20:	0038f306 	br	8020fdf0 <__reset+0xfa1efdf0>
80211a24:	00c00b44 	movi	r3,45
80211a28:	d8c02785 	stb	r3,158(sp)
80211a2c:	d8802a15 	stw	r2,168(sp)
80211a30:	dc802b17 	ldw	r18,172(sp)
80211a34:	d8002915 	stw	zero,164(sp)
80211a38:	07000b44 	movi	fp,45
80211a3c:	003a7306 	br	8021040c <__reset+0xfa1f040c>
80211a40:	9080004c 	andi	r2,r18,1
80211a44:	1000941e 	bne	r2,zero,80211c98 <___svfprintf_internal_r+0x1f54>
80211a48:	d8802117 	ldw	r2,132(sp)
80211a4c:	1405c83a 	sub	r2,r2,r16
80211a50:	d8803315 	stw	r2,204(sp)
80211a54:	b441161e 	bne	r22,r17,80211eb0 <___svfprintf_internal_r+0x216c>
80211a58:	dd802617 	ldw	r22,152(sp)
80211a5c:	00bfff44 	movi	r2,-3
80211a60:	b0801a16 	blt	r22,r2,80211acc <___svfprintf_internal_r+0x1d88>
80211a64:	d9402917 	ldw	r5,164(sp)
80211a68:	2d801816 	blt	r5,r22,80211acc <___svfprintf_internal_r+0x1d88>
80211a6c:	dd803215 	stw	r22,200(sp)
80211a70:	003f3a06 	br	8021175c <__reset+0xfa1f175c>
80211a74:	1025883a 	mov	r18,r2
80211a78:	0039883a 	mov	fp,zero
80211a7c:	00800084 	movi	r2,2
80211a80:	003fd606 	br	802119dc <__reset+0xfa1f19dc>
80211a84:	9080004c 	andi	r2,r18,1
80211a88:	103f191e 	bne	r2,zero,802116f0 <__reset+0xfa1f16f0>
80211a8c:	d8802117 	ldw	r2,132(sp)
80211a90:	003f2806 	br	80211734 <__reset+0xfa1f1734>
80211a94:	012008b4 	movhi	r4,32802
80211a98:	2112a584 	addi	r4,r4,19094
80211a9c:	d9002b15 	stw	r4,172(sp)
80211aa0:	003c7c06 	br	80210c94 <__reset+0xfa1f0c94>
80211aa4:	e005883a 	mov	r2,fp
80211aa8:	003f2206 	br	80211734 <__reset+0xfa1f1734>
80211aac:	d9402917 	ldw	r5,164(sp)
80211ab0:	df002783 	ldbu	fp,158(sp)
80211ab4:	dd002d15 	stw	r20,180(sp)
80211ab8:	d9402a15 	stw	r5,168(sp)
80211abc:	d9402e15 	stw	r5,184(sp)
80211ac0:	d8002915 	stw	zero,164(sp)
80211ac4:	d8003215 	stw	zero,200(sp)
80211ac8:	003a4c06 	br	802103fc <__reset+0xfa1f03fc>
80211acc:	8c7fff84 	addi	r17,r17,-2
80211ad0:	b5bfffc4 	addi	r22,r22,-1
80211ad4:	dd802615 	stw	r22,152(sp)
80211ad8:	dc4022c5 	stb	r17,139(sp)
80211adc:	b000c316 	blt	r22,zero,80211dec <___svfprintf_internal_r+0x20a8>
80211ae0:	00800ac4 	movi	r2,43
80211ae4:	d8802305 	stb	r2,140(sp)
80211ae8:	00800244 	movi	r2,9
80211aec:	15806e16 	blt	r2,r22,80211ca8 <___svfprintf_internal_r+0x1f64>
80211af0:	00800c04 	movi	r2,48
80211af4:	b5800c04 	addi	r22,r22,48
80211af8:	d8802345 	stb	r2,141(sp)
80211afc:	dd802385 	stb	r22,142(sp)
80211b00:	d88023c4 	addi	r2,sp,143
80211b04:	df0022c4 	addi	fp,sp,139
80211b08:	d8c03317 	ldw	r3,204(sp)
80211b0c:	1739c83a 	sub	fp,r2,fp
80211b10:	d9003317 	ldw	r4,204(sp)
80211b14:	e0c7883a 	add	r3,fp,r3
80211b18:	df003b15 	stw	fp,236(sp)
80211b1c:	d8c02e15 	stw	r3,184(sp)
80211b20:	00800044 	movi	r2,1
80211b24:	1100b70e 	bge	r2,r4,80211e04 <___svfprintf_internal_r+0x20c0>
80211b28:	d8c02e17 	ldw	r3,184(sp)
80211b2c:	18c00044 	addi	r3,r3,1
80211b30:	d8c02e15 	stw	r3,184(sp)
80211b34:	1805883a 	mov	r2,r3
80211b38:	1800b016 	blt	r3,zero,80211dfc <___svfprintf_internal_r+0x20b8>
80211b3c:	d8003215 	stw	zero,200(sp)
80211b40:	003f1006 	br	80211784 <__reset+0xfa1f1784>
80211b44:	d8802917 	ldw	r2,164(sp)
80211b48:	103ec71e 	bne	r2,zero,80211668 <__reset+0xfa1f1668>
80211b4c:	dc002915 	stw	r16,164(sp)
80211b50:	003ec506 	br	80211668 <__reset+0xfa1f1668>
80211b54:	d9402c17 	ldw	r5,176(sp)
80211b58:	d9801e04 	addi	r6,sp,120
80211b5c:	9809883a 	mov	r4,r19
80211b60:	02192d40 	call	802192d4 <__ssprint_r>
80211b64:	10395c1e 	bne	r2,zero,802100d8 <__reset+0xfa1f00d8>
80211b68:	dc402617 	ldw	r17,152(sp)
80211b6c:	d8c02017 	ldw	r3,128(sp)
80211b70:	d8801f17 	ldw	r2,124(sp)
80211b74:	da000404 	addi	r8,sp,16
80211b78:	003e7706 	br	80211558 <__reset+0xfa1f1558>
80211b7c:	582f883a 	mov	r23,r11
80211b80:	d8002915 	stw	zero,164(sp)
80211b84:	0038c406 	br	8020fe98 <__reset+0xfa1efe98>
80211b88:	d8c02917 	ldw	r3,164(sp)
80211b8c:	d8802104 	addi	r2,sp,132
80211b90:	d8800315 	stw	r2,12(sp)
80211b94:	d9403617 	ldw	r5,216(sp)
80211b98:	d8802504 	addi	r2,sp,148
80211b9c:	d8800215 	stw	r2,8(sp)
80211ba0:	d8802604 	addi	r2,sp,152
80211ba4:	d8c00015 	stw	r3,0(sp)
80211ba8:	9809883a 	mov	r4,r19
80211bac:	d8800115 	stw	r2,4(sp)
80211bb0:	01c000c4 	movi	r7,3
80211bb4:	a00d883a 	mov	r6,r20
80211bb8:	da003e15 	stw	r8,248(sp)
80211bbc:	02145400 	call	80214540 <_dtoa_r>
80211bc0:	d9002917 	ldw	r4,164(sp)
80211bc4:	da003e17 	ldw	r8,248(sp)
80211bc8:	1021883a 	mov	r16,r2
80211bcc:	1139883a 	add	fp,r2,r4
80211bd0:	2007883a 	mov	r3,r4
80211bd4:	81000007 	ldb	r4,0(r16)
80211bd8:	00800c04 	movi	r2,48
80211bdc:	20806f26 	beq	r4,r2,80211d9c <___svfprintf_internal_r+0x2058>
80211be0:	d8c02617 	ldw	r3,152(sp)
80211be4:	e0f9883a 	add	fp,fp,r3
80211be8:	003ec206 	br	802116f4 <__reset+0xfa1f16f4>
80211bec:	00c00b44 	movi	r3,45
80211bf0:	2520003c 	xorhi	r20,r4,32768
80211bf4:	d8c02a05 	stb	r3,168(sp)
80211bf8:	003ea106 	br	80211680 <__reset+0xfa1f1680>
80211bfc:	d8c03217 	ldw	r3,200(sp)
80211c00:	00c0890e 	bge	zero,r3,80211e28 <___svfprintf_internal_r+0x20e4>
80211c04:	00800044 	movi	r2,1
80211c08:	d9003317 	ldw	r4,204(sp)
80211c0c:	1105883a 	add	r2,r2,r4
80211c10:	d8802e15 	stw	r2,184(sp)
80211c14:	10005f16 	blt	r2,zero,80211d94 <___svfprintf_internal_r+0x2050>
80211c18:	044019c4 	movi	r17,103
80211c1c:	003ed906 	br	80211784 <__reset+0xfa1f1784>
80211c20:	d9002917 	ldw	r4,164(sp)
80211c24:	20c00044 	addi	r3,r4,1
80211c28:	003e9c06 	br	8021169c <__reset+0xfa1f169c>
80211c2c:	d9002917 	ldw	r4,164(sp)
80211c30:	00c0680e 	bge	zero,r3,80211dd4 <___svfprintf_internal_r+0x2090>
80211c34:	2000461e 	bne	r4,zero,80211d50 <___svfprintf_internal_r+0x200c>
80211c38:	9480004c 	andi	r18,r18,1
80211c3c:	9000441e 	bne	r18,zero,80211d50 <___svfprintf_internal_r+0x200c>
80211c40:	1805883a 	mov	r2,r3
80211c44:	1800a016 	blt	r3,zero,80211ec8 <___svfprintf_internal_r+0x2184>
80211c48:	d8c03217 	ldw	r3,200(sp)
80211c4c:	d8c02e15 	stw	r3,184(sp)
80211c50:	003ecc06 	br	80211784 <__reset+0xfa1f1784>
80211c54:	d9402917 	ldw	r5,164(sp)
80211c58:	d8802104 	addi	r2,sp,132
80211c5c:	d8800315 	stw	r2,12(sp)
80211c60:	d9400015 	stw	r5,0(sp)
80211c64:	d8802504 	addi	r2,sp,148
80211c68:	d9403617 	ldw	r5,216(sp)
80211c6c:	d8800215 	stw	r2,8(sp)
80211c70:	d8802604 	addi	r2,sp,152
80211c74:	d8800115 	stw	r2,4(sp)
80211c78:	01c000c4 	movi	r7,3
80211c7c:	a00d883a 	mov	r6,r20
80211c80:	9809883a 	mov	r4,r19
80211c84:	da003e15 	stw	r8,248(sp)
80211c88:	02145400 	call	80214540 <_dtoa_r>
80211c8c:	d8c02917 	ldw	r3,164(sp)
80211c90:	da003e17 	ldw	r8,248(sp)
80211c94:	1021883a 	mov	r16,r2
80211c98:	00801184 	movi	r2,70
80211c9c:	80f9883a 	add	fp,r16,r3
80211ca0:	88bfcc26 	beq	r17,r2,80211bd4 <__reset+0xfa1f1bd4>
80211ca4:	003e9306 	br	802116f4 <__reset+0xfa1f16f4>
80211ca8:	df0022c4 	addi	fp,sp,139
80211cac:	dc002915 	stw	r16,164(sp)
80211cb0:	9829883a 	mov	r20,r19
80211cb4:	e021883a 	mov	r16,fp
80211cb8:	4027883a 	mov	r19,r8
80211cbc:	b009883a 	mov	r4,r22
80211cc0:	01400284 	movi	r5,10
80211cc4:	021d1900 	call	8021d190 <__modsi3>
80211cc8:	10800c04 	addi	r2,r2,48
80211ccc:	843fffc4 	addi	r16,r16,-1
80211cd0:	b009883a 	mov	r4,r22
80211cd4:	01400284 	movi	r5,10
80211cd8:	80800005 	stb	r2,0(r16)
80211cdc:	021d10c0 	call	8021d10c <__divsi3>
80211ce0:	102d883a 	mov	r22,r2
80211ce4:	00800244 	movi	r2,9
80211ce8:	15bff416 	blt	r2,r22,80211cbc <__reset+0xfa1f1cbc>
80211cec:	9811883a 	mov	r8,r19
80211cf0:	b0800c04 	addi	r2,r22,48
80211cf4:	a027883a 	mov	r19,r20
80211cf8:	8029883a 	mov	r20,r16
80211cfc:	a17fffc4 	addi	r5,r20,-1
80211d00:	a0bfffc5 	stb	r2,-1(r20)
80211d04:	dc002917 	ldw	r16,164(sp)
80211d08:	2f00752e 	bgeu	r5,fp,80211ee0 <___svfprintf_internal_r+0x219c>
80211d0c:	d9c02384 	addi	r7,sp,142
80211d10:	3d0fc83a 	sub	r7,r7,r20
80211d14:	d9002344 	addi	r4,sp,141
80211d18:	e1cf883a 	add	r7,fp,r7
80211d1c:	00000106 	br	80211d24 <___svfprintf_internal_r+0x1fe0>
80211d20:	28800003 	ldbu	r2,0(r5)
80211d24:	20800005 	stb	r2,0(r4)
80211d28:	21000044 	addi	r4,r4,1
80211d2c:	29400044 	addi	r5,r5,1
80211d30:	21fffb1e 	bne	r4,r7,80211d20 <__reset+0xfa1f1d20>
80211d34:	d8802304 	addi	r2,sp,140
80211d38:	1505c83a 	sub	r2,r2,r20
80211d3c:	d8c02344 	addi	r3,sp,141
80211d40:	1885883a 	add	r2,r3,r2
80211d44:	003f7006 	br	80211b08 <__reset+0xfa1f1b08>
80211d48:	0005883a 	mov	r2,zero
80211d4c:	003f0b06 	br	8021197c <__reset+0xfa1f197c>
80211d50:	d9002917 	ldw	r4,164(sp)
80211d54:	d8c03217 	ldw	r3,200(sp)
80211d58:	20800044 	addi	r2,r4,1
80211d5c:	1885883a 	add	r2,r3,r2
80211d60:	d8802e15 	stw	r2,184(sp)
80211d64:	103e870e 	bge	r2,zero,80211784 <__reset+0xfa1f1784>
80211d68:	0005883a 	mov	r2,zero
80211d6c:	003e8506 	br	80211784 <__reset+0xfa1f1784>
80211d70:	012008b4 	movhi	r4,32802
80211d74:	2112a584 	addi	r4,r4,19094
80211d78:	d9002b15 	stw	r4,172(sp)
80211d7c:	003cc506 	br	80211094 <__reset+0xfa1f1094>
80211d80:	d8c03217 	ldw	r3,200(sp)
80211d84:	18c00044 	addi	r3,r3,1
80211d88:	d8c02e15 	stw	r3,184(sp)
80211d8c:	1805883a 	mov	r2,r3
80211d90:	183fa10e 	bge	r3,zero,80211c18 <__reset+0xfa1f1c18>
80211d94:	0005883a 	mov	r2,zero
80211d98:	003f9f06 	br	80211c18 <__reset+0xfa1f1c18>
80211d9c:	d9003617 	ldw	r4,216(sp)
80211da0:	000d883a 	mov	r6,zero
80211da4:	000f883a 	mov	r7,zero
80211da8:	a00b883a 	mov	r5,r20
80211dac:	d8c03d15 	stw	r3,244(sp)
80211db0:	da003e15 	stw	r8,248(sp)
80211db4:	021e4540 	call	8021e454 <__eqdf2>
80211db8:	d8c03d17 	ldw	r3,244(sp)
80211dbc:	da003e17 	ldw	r8,248(sp)
80211dc0:	103f8726 	beq	r2,zero,80211be0 <__reset+0xfa1f1be0>
80211dc4:	00800044 	movi	r2,1
80211dc8:	10c7c83a 	sub	r3,r2,r3
80211dcc:	d8c02615 	stw	r3,152(sp)
80211dd0:	003f8406 	br	80211be4 <__reset+0xfa1f1be4>
80211dd4:	20000e1e 	bne	r4,zero,80211e10 <___svfprintf_internal_r+0x20cc>
80211dd8:	9480004c 	andi	r18,r18,1
80211ddc:	90000c1e 	bne	r18,zero,80211e10 <___svfprintf_internal_r+0x20cc>
80211de0:	00800044 	movi	r2,1
80211de4:	d8802e15 	stw	r2,184(sp)
80211de8:	003e6606 	br	80211784 <__reset+0xfa1f1784>
80211dec:	00800b44 	movi	r2,45
80211df0:	05adc83a 	sub	r22,zero,r22
80211df4:	d8802305 	stb	r2,140(sp)
80211df8:	003f3b06 	br	80211ae8 <__reset+0xfa1f1ae8>
80211dfc:	0005883a 	mov	r2,zero
80211e00:	003f4e06 	br	80211b3c <__reset+0xfa1f1b3c>
80211e04:	90a4703a 	and	r18,r18,r2
80211e08:	903f4a26 	beq	r18,zero,80211b34 <__reset+0xfa1f1b34>
80211e0c:	003f4606 	br	80211b28 <__reset+0xfa1f1b28>
80211e10:	d8c02917 	ldw	r3,164(sp)
80211e14:	18c00084 	addi	r3,r3,2
80211e18:	d8c02e15 	stw	r3,184(sp)
80211e1c:	1805883a 	mov	r2,r3
80211e20:	183e580e 	bge	r3,zero,80211784 <__reset+0xfa1f1784>
80211e24:	003fd006 	br	80211d68 <__reset+0xfa1f1d68>
80211e28:	00800084 	movi	r2,2
80211e2c:	10c5c83a 	sub	r2,r2,r3
80211e30:	003f7506 	br	80211c08 <__reset+0xfa1f1c08>
80211e34:	d8802d17 	ldw	r2,180(sp)
80211e38:	d9002d17 	ldw	r4,180(sp)
80211e3c:	bc400043 	ldbu	r17,1(r23)
80211e40:	10800017 	ldw	r2,0(r2)
80211e44:	582f883a 	mov	r23,r11
80211e48:	d8802915 	stw	r2,164(sp)
80211e4c:	20800104 	addi	r2,r4,4
80211e50:	d9002917 	ldw	r4,164(sp)
80211e54:	d8802d15 	stw	r2,180(sp)
80211e58:	203df00e 	bge	r4,zero,8021161c <__reset+0xfa1f161c>
80211e5c:	8c403fcc 	andi	r17,r17,255
80211e60:	00bfffc4 	movi	r2,-1
80211e64:	8c40201c 	xori	r17,r17,128
80211e68:	d8802915 	stw	r2,164(sp)
80211e6c:	8c7fe004 	addi	r17,r17,-128
80211e70:	00380806 	br	8020fe94 <__reset+0xfa1efe94>
80211e74:	9080004c 	andi	r2,r18,1
80211e78:	0039883a 	mov	fp,zero
80211e7c:	10000726 	beq	r2,zero,80211e9c <___svfprintf_internal_r+0x2158>
80211e80:	d8c02817 	ldw	r3,160(sp)
80211e84:	dc001dc4 	addi	r16,sp,119
80211e88:	00800c04 	movi	r2,48
80211e8c:	1c07c83a 	sub	r3,r3,r16
80211e90:	d8801dc5 	stb	r2,119(sp)
80211e94:	d8c02e15 	stw	r3,184(sp)
80211e98:	00395206 	br	802103e4 <__reset+0xfa1f03e4>
80211e9c:	d8002e15 	stw	zero,184(sp)
80211ea0:	dc001e04 	addi	r16,sp,120
80211ea4:	00394f06 	br	802103e4 <__reset+0xfa1f03e4>
80211ea8:	0005883a 	mov	r2,zero
80211eac:	003e3206 	br	80211778 <__reset+0xfa1f1778>
80211eb0:	dd802617 	ldw	r22,152(sp)
80211eb4:	003f0606 	br	80211ad0 <__reset+0xfa1f1ad0>
80211eb8:	d9c02785 	stb	r7,158(sp)
80211ebc:	003a5106 	br	80210804 <__reset+0xfa1f0804>
80211ec0:	d9c02785 	stb	r7,158(sp)
80211ec4:	003a3706 	br	802107a4 <__reset+0xfa1f07a4>
80211ec8:	0005883a 	mov	r2,zero
80211ecc:	003f5e06 	br	80211c48 <__reset+0xfa1f1c48>
80211ed0:	d9c02785 	stb	r7,158(sp)
80211ed4:	00391706 	br	80210334 <__reset+0xfa1f0334>
80211ed8:	d9c02785 	stb	r7,158(sp)
80211edc:	0038e606 	br	80210278 <__reset+0xfa1f0278>
80211ee0:	d8802344 	addi	r2,sp,141
80211ee4:	003f0806 	br	80211b08 <__reset+0xfa1f1b08>
80211ee8:	d9c02785 	stb	r7,158(sp)
80211eec:	0038b706 	br	802101cc <__reset+0xfa1f01cc>
80211ef0:	d9c02785 	stb	r7,158(sp)
80211ef4:	003adc06 	br	80210a68 <__reset+0xfa1f0a68>
80211ef8:	d9403917 	ldw	r5,228(sp)
80211efc:	00800304 	movi	r2,12
80211f00:	28800015 	stw	r2,0(r5)
80211f04:	00bfffc4 	movi	r2,-1
80211f08:	00387806 	br	802100ec <__reset+0xfa1f00ec>
80211f0c:	d9c02785 	stb	r7,158(sp)
80211f10:	003abf06 	br	80210a10 <__reset+0xfa1f0a10>
80211f14:	d9c02785 	stb	r7,158(sp)
80211f18:	003a9b06 	br	80210988 <__reset+0xfa1f0988>

80211f1c <___vfprintf_internal_r>:
80211f1c:	deffb804 	addi	sp,sp,-288
80211f20:	dfc04715 	stw	ra,284(sp)
80211f24:	ddc04515 	stw	r23,276(sp)
80211f28:	dd404315 	stw	r21,268(sp)
80211f2c:	d9002c15 	stw	r4,176(sp)
80211f30:	282f883a 	mov	r23,r5
80211f34:	302b883a 	mov	r21,r6
80211f38:	d9c02d15 	stw	r7,180(sp)
80211f3c:	df004615 	stw	fp,280(sp)
80211f40:	dd804415 	stw	r22,272(sp)
80211f44:	dd004215 	stw	r20,264(sp)
80211f48:	dcc04115 	stw	r19,260(sp)
80211f4c:	dc804015 	stw	r18,256(sp)
80211f50:	dc403f15 	stw	r17,252(sp)
80211f54:	dc003e15 	stw	r16,248(sp)
80211f58:	0216d340 	call	80216d34 <_localeconv_r>
80211f5c:	10800017 	ldw	r2,0(r2)
80211f60:	1009883a 	mov	r4,r2
80211f64:	d8803415 	stw	r2,208(sp)
80211f68:	020fcac0 	call	8020fcac <strlen>
80211f6c:	d8803715 	stw	r2,220(sp)
80211f70:	d8802c17 	ldw	r2,176(sp)
80211f74:	10000226 	beq	r2,zero,80211f80 <___vfprintf_internal_r+0x64>
80211f78:	10800e17 	ldw	r2,56(r2)
80211f7c:	1000f926 	beq	r2,zero,80212364 <___vfprintf_internal_r+0x448>
80211f80:	b880030b 	ldhu	r2,12(r23)
80211f84:	10c8000c 	andi	r3,r2,8192
80211f88:	1800061e 	bne	r3,zero,80211fa4 <___vfprintf_internal_r+0x88>
80211f8c:	b9001917 	ldw	r4,100(r23)
80211f90:	00f7ffc4 	movi	r3,-8193
80211f94:	10880014 	ori	r2,r2,8192
80211f98:	20c6703a 	and	r3,r4,r3
80211f9c:	b880030d 	sth	r2,12(r23)
80211fa0:	b8c01915 	stw	r3,100(r23)
80211fa4:	10c0020c 	andi	r3,r2,8
80211fa8:	1800c126 	beq	r3,zero,802122b0 <___vfprintf_internal_r+0x394>
80211fac:	b8c00417 	ldw	r3,16(r23)
80211fb0:	1800bf26 	beq	r3,zero,802122b0 <___vfprintf_internal_r+0x394>
80211fb4:	1080068c 	andi	r2,r2,26
80211fb8:	00c00284 	movi	r3,10
80211fbc:	10c0c426 	beq	r2,r3,802122d0 <___vfprintf_internal_r+0x3b4>
80211fc0:	d8c00404 	addi	r3,sp,16
80211fc4:	052008b4 	movhi	r20,32802
80211fc8:	d9001e04 	addi	r4,sp,120
80211fcc:	a512ad84 	addi	r20,r20,19126
80211fd0:	d8c01e15 	stw	r3,120(sp)
80211fd4:	d8002015 	stw	zero,128(sp)
80211fd8:	d8001f15 	stw	zero,124(sp)
80211fdc:	d8003315 	stw	zero,204(sp)
80211fe0:	d8003615 	stw	zero,216(sp)
80211fe4:	d8003815 	stw	zero,224(sp)
80211fe8:	1811883a 	mov	r8,r3
80211fec:	d8003915 	stw	zero,228(sp)
80211ff0:	d8003a15 	stw	zero,232(sp)
80211ff4:	d8002f15 	stw	zero,188(sp)
80211ff8:	d9002815 	stw	r4,160(sp)
80211ffc:	a8800007 	ldb	r2,0(r21)
80212000:	10027b26 	beq	r2,zero,802129f0 <___vfprintf_internal_r+0xad4>
80212004:	00c00944 	movi	r3,37
80212008:	a821883a 	mov	r16,r21
8021200c:	10c0021e 	bne	r2,r3,80212018 <___vfprintf_internal_r+0xfc>
80212010:	00001406 	br	80212064 <___vfprintf_internal_r+0x148>
80212014:	10c00326 	beq	r2,r3,80212024 <___vfprintf_internal_r+0x108>
80212018:	84000044 	addi	r16,r16,1
8021201c:	80800007 	ldb	r2,0(r16)
80212020:	103ffc1e 	bne	r2,zero,80212014 <__reset+0xfa1f2014>
80212024:	8563c83a 	sub	r17,r16,r21
80212028:	88000e26 	beq	r17,zero,80212064 <___vfprintf_internal_r+0x148>
8021202c:	d8c02017 	ldw	r3,128(sp)
80212030:	d8801f17 	ldw	r2,124(sp)
80212034:	45400015 	stw	r21,0(r8)
80212038:	1c47883a 	add	r3,r3,r17
8021203c:	10800044 	addi	r2,r2,1
80212040:	d8c02015 	stw	r3,128(sp)
80212044:	44400115 	stw	r17,4(r8)
80212048:	d8801f15 	stw	r2,124(sp)
8021204c:	00c001c4 	movi	r3,7
80212050:	1880a716 	blt	r3,r2,802122f0 <___vfprintf_internal_r+0x3d4>
80212054:	42000204 	addi	r8,r8,8
80212058:	d9402f17 	ldw	r5,188(sp)
8021205c:	2c4b883a 	add	r5,r5,r17
80212060:	d9402f15 	stw	r5,188(sp)
80212064:	80800007 	ldb	r2,0(r16)
80212068:	1000a826 	beq	r2,zero,8021230c <___vfprintf_internal_r+0x3f0>
8021206c:	84400047 	ldb	r17,1(r16)
80212070:	00bfffc4 	movi	r2,-1
80212074:	85400044 	addi	r21,r16,1
80212078:	d8002785 	stb	zero,158(sp)
8021207c:	0007883a 	mov	r3,zero
80212080:	000f883a 	mov	r7,zero
80212084:	d8802915 	stw	r2,164(sp)
80212088:	d8003115 	stw	zero,196(sp)
8021208c:	0025883a 	mov	r18,zero
80212090:	01401604 	movi	r5,88
80212094:	01800244 	movi	r6,9
80212098:	02800a84 	movi	r10,42
8021209c:	02401b04 	movi	r9,108
802120a0:	ad400044 	addi	r21,r21,1
802120a4:	88bff804 	addi	r2,r17,-32
802120a8:	28830436 	bltu	r5,r2,80212cbc <___vfprintf_internal_r+0xda0>
802120ac:	100490ba 	slli	r2,r2,2
802120b0:	01200874 	movhi	r4,32801
802120b4:	21083104 	addi	r4,r4,8388
802120b8:	1105883a 	add	r2,r2,r4
802120bc:	10800017 	ldw	r2,0(r2)
802120c0:	1000683a 	jmp	r2
802120c4:	80212bdc 	xori	zero,r16,33967
802120c8:	80212cbc 	xorhi	zero,r16,33970
802120cc:	80212cbc 	xorhi	zero,r16,33970
802120d0:	80212bfc 	xorhi	zero,r16,33967
802120d4:	80212cbc 	xorhi	zero,r16,33970
802120d8:	80212cbc 	xorhi	zero,r16,33970
802120dc:	80212cbc 	xorhi	zero,r16,33970
802120e0:	80212cbc 	xorhi	zero,r16,33970
802120e4:	80212cbc 	xorhi	zero,r16,33970
802120e8:	80212cbc 	xorhi	zero,r16,33970
802120ec:	80212370 	cmpltui	zero,r16,33933
802120f0:	80212b18 	cmpnei	zero,r16,-31572
802120f4:	80212cbc 	xorhi	zero,r16,33970
802120f8:	80212238 	rdprs	zero,r16,-31608
802120fc:	80212398 	cmpnei	zero,r16,-31602
80212100:	80212cbc 	xorhi	zero,r16,33970
80212104:	802123d8 	cmpnei	zero,r16,-31601
80212108:	802123e4 	muli	zero,r16,-31601
8021210c:	802123e4 	muli	zero,r16,-31601
80212110:	802123e4 	muli	zero,r16,-31601
80212114:	802123e4 	muli	zero,r16,-31601
80212118:	802123e4 	muli	zero,r16,-31601
8021211c:	802123e4 	muli	zero,r16,-31601
80212120:	802123e4 	muli	zero,r16,-31601
80212124:	802123e4 	muli	zero,r16,-31601
80212128:	802123e4 	muli	zero,r16,-31601
8021212c:	80212cbc 	xorhi	zero,r16,33970
80212130:	80212cbc 	xorhi	zero,r16,33970
80212134:	80212cbc 	xorhi	zero,r16,33970
80212138:	80212cbc 	xorhi	zero,r16,33970
8021213c:	80212cbc 	xorhi	zero,r16,33970
80212140:	80212cbc 	xorhi	zero,r16,33970
80212144:	80212cbc 	xorhi	zero,r16,33970
80212148:	80212cbc 	xorhi	zero,r16,33970
8021214c:	80212cbc 	xorhi	zero,r16,33970
80212150:	80212cbc 	xorhi	zero,r16,33970
80212154:	80212418 	cmpnei	zero,r16,-31600
80212158:	802124d4 	ori	zero,r16,33939
8021215c:	80212cbc 	xorhi	zero,r16,33970
80212160:	802124d4 	ori	zero,r16,33939
80212164:	80212cbc 	xorhi	zero,r16,33970
80212168:	80212cbc 	xorhi	zero,r16,33970
8021216c:	80212cbc 	xorhi	zero,r16,33970
80212170:	80212cbc 	xorhi	zero,r16,33970
80212174:	80212574 	orhi	zero,r16,33941
80212178:	80212cbc 	xorhi	zero,r16,33970
8021217c:	80212cbc 	xorhi	zero,r16,33970
80212180:	80212580 	call	88021258 <__reset+0x2001258>
80212184:	80212cbc 	xorhi	zero,r16,33970
80212188:	80212cbc 	xorhi	zero,r16,33970
8021218c:	80212cbc 	xorhi	zero,r16,33970
80212190:	80212cbc 	xorhi	zero,r16,33970
80212194:	80212cbc 	xorhi	zero,r16,33970
80212198:	802129f8 	rdprs	zero,r16,-31577
8021219c:	80212cbc 	xorhi	zero,r16,33970
802121a0:	80212cbc 	xorhi	zero,r16,33970
802121a4:	80212a58 	cmpnei	zero,r16,-31575
802121a8:	80212cbc 	xorhi	zero,r16,33970
802121ac:	80212cbc 	xorhi	zero,r16,33970
802121b0:	80212cbc 	xorhi	zero,r16,33970
802121b4:	80212cbc 	xorhi	zero,r16,33970
802121b8:	80212cbc 	xorhi	zero,r16,33970
802121bc:	80212cbc 	xorhi	zero,r16,33970
802121c0:	80212cbc 	xorhi	zero,r16,33970
802121c4:	80212cbc 	xorhi	zero,r16,33970
802121c8:	80212cbc 	xorhi	zero,r16,33970
802121cc:	80212cbc 	xorhi	zero,r16,33970
802121d0:	80212c68 	cmpgeui	zero,r16,33969
802121d4:	80212c08 	cmpgei	zero,r16,-31568
802121d8:	802124d4 	ori	zero,r16,33939
802121dc:	802124d4 	ori	zero,r16,33939
802121e0:	802124d4 	ori	zero,r16,33939
802121e4:	80212c18 	cmpnei	zero,r16,-31568
802121e8:	80212c08 	cmpgei	zero,r16,-31568
802121ec:	80212cbc 	xorhi	zero,r16,33970
802121f0:	80212cbc 	xorhi	zero,r16,33970
802121f4:	80212c24 	muli	zero,r16,-31568
802121f8:	80212cbc 	xorhi	zero,r16,33970
802121fc:	80212c34 	orhi	zero,r16,33968
80212200:	80212b08 	cmpgei	zero,r16,-31572
80212204:	80212244 	addi	zero,r16,-31607
80212208:	80212b28 	cmpgeui	zero,r16,33964
8021220c:	80212cbc 	xorhi	zero,r16,33970
80212210:	80212b34 	orhi	zero,r16,33964
80212214:	80212cbc 	xorhi	zero,r16,33970
80212218:	80212b90 	cmplti	zero,r16,-31570
8021221c:	80212cbc 	xorhi	zero,r16,33970
80212220:	80212cbc 	xorhi	zero,r16,33970
80212224:	80212ba0 	cmpeqi	zero,r16,-31570
80212228:	d9003117 	ldw	r4,196(sp)
8021222c:	d8802d15 	stw	r2,180(sp)
80212230:	0109c83a 	sub	r4,zero,r4
80212234:	d9003115 	stw	r4,196(sp)
80212238:	94800114 	ori	r18,r18,4
8021223c:	ac400007 	ldb	r17,0(r21)
80212240:	003f9706 	br	802120a0 <__reset+0xfa1f20a0>
80212244:	00800c04 	movi	r2,48
80212248:	d9002d17 	ldw	r4,180(sp)
8021224c:	d9402917 	ldw	r5,164(sp)
80212250:	d8802705 	stb	r2,156(sp)
80212254:	00801e04 	movi	r2,120
80212258:	d8802745 	stb	r2,157(sp)
8021225c:	d8002785 	stb	zero,158(sp)
80212260:	20c00104 	addi	r3,r4,4
80212264:	24c00017 	ldw	r19,0(r4)
80212268:	002d883a 	mov	r22,zero
8021226c:	90800094 	ori	r2,r18,2
80212270:	28029a16 	blt	r5,zero,80212cdc <___vfprintf_internal_r+0xdc0>
80212274:	00bfdfc4 	movi	r2,-129
80212278:	90a4703a 	and	r18,r18,r2
8021227c:	d8c02d15 	stw	r3,180(sp)
80212280:	94800094 	ori	r18,r18,2
80212284:	9802871e 	bne	r19,zero,80212ca4 <___vfprintf_internal_r+0xd88>
80212288:	00a008b4 	movhi	r2,32802
8021228c:	10929e04 	addi	r2,r2,19064
80212290:	d8803915 	stw	r2,228(sp)
80212294:	04401e04 	movi	r17,120
80212298:	d8802917 	ldw	r2,164(sp)
8021229c:	0039883a 	mov	fp,zero
802122a0:	1001e926 	beq	r2,zero,80212a48 <___vfprintf_internal_r+0xb2c>
802122a4:	0027883a 	mov	r19,zero
802122a8:	002d883a 	mov	r22,zero
802122ac:	00020506 	br	80212ac4 <___vfprintf_internal_r+0xba8>
802122b0:	d9002c17 	ldw	r4,176(sp)
802122b4:	b80b883a 	mov	r5,r23
802122b8:	02141ec0 	call	802141ec <__swsetup_r>
802122bc:	1005ac1e 	bne	r2,zero,80213970 <___vfprintf_internal_r+0x1a54>
802122c0:	b880030b 	ldhu	r2,12(r23)
802122c4:	00c00284 	movi	r3,10
802122c8:	1080068c 	andi	r2,r2,26
802122cc:	10ff3c1e 	bne	r2,r3,80211fc0 <__reset+0xfa1f1fc0>
802122d0:	b880038f 	ldh	r2,14(r23)
802122d4:	103f3a16 	blt	r2,zero,80211fc0 <__reset+0xfa1f1fc0>
802122d8:	d9c02d17 	ldw	r7,180(sp)
802122dc:	d9002c17 	ldw	r4,176(sp)
802122e0:	a80d883a 	mov	r6,r21
802122e4:	b80b883a 	mov	r5,r23
802122e8:	02141300 	call	80214130 <__sbprintf>
802122ec:	00001106 	br	80212334 <___vfprintf_internal_r+0x418>
802122f0:	d9002c17 	ldw	r4,176(sp)
802122f4:	d9801e04 	addi	r6,sp,120
802122f8:	b80b883a 	mov	r5,r23
802122fc:	021a7dc0 	call	8021a7dc <__sprint_r>
80212300:	1000081e 	bne	r2,zero,80212324 <___vfprintf_internal_r+0x408>
80212304:	da000404 	addi	r8,sp,16
80212308:	003f5306 	br	80212058 <__reset+0xfa1f2058>
8021230c:	d8802017 	ldw	r2,128(sp)
80212310:	10000426 	beq	r2,zero,80212324 <___vfprintf_internal_r+0x408>
80212314:	d9002c17 	ldw	r4,176(sp)
80212318:	d9801e04 	addi	r6,sp,120
8021231c:	b80b883a 	mov	r5,r23
80212320:	021a7dc0 	call	8021a7dc <__sprint_r>
80212324:	b880030b 	ldhu	r2,12(r23)
80212328:	1080100c 	andi	r2,r2,64
8021232c:	1005901e 	bne	r2,zero,80213970 <___vfprintf_internal_r+0x1a54>
80212330:	d8802f17 	ldw	r2,188(sp)
80212334:	dfc04717 	ldw	ra,284(sp)
80212338:	df004617 	ldw	fp,280(sp)
8021233c:	ddc04517 	ldw	r23,276(sp)
80212340:	dd804417 	ldw	r22,272(sp)
80212344:	dd404317 	ldw	r21,268(sp)
80212348:	dd004217 	ldw	r20,264(sp)
8021234c:	dcc04117 	ldw	r19,260(sp)
80212350:	dc804017 	ldw	r18,256(sp)
80212354:	dc403f17 	ldw	r17,252(sp)
80212358:	dc003e17 	ldw	r16,248(sp)
8021235c:	dec04804 	addi	sp,sp,288
80212360:	f800283a 	ret
80212364:	d9002c17 	ldw	r4,176(sp)
80212368:	02161c00 	call	802161c0 <__sinit>
8021236c:	003f0406 	br	80211f80 <__reset+0xfa1f1f80>
80212370:	d8802d17 	ldw	r2,180(sp)
80212374:	d9002d17 	ldw	r4,180(sp)
80212378:	10800017 	ldw	r2,0(r2)
8021237c:	d8803115 	stw	r2,196(sp)
80212380:	20800104 	addi	r2,r4,4
80212384:	d9003117 	ldw	r4,196(sp)
80212388:	203fa716 	blt	r4,zero,80212228 <__reset+0xfa1f2228>
8021238c:	d8802d15 	stw	r2,180(sp)
80212390:	ac400007 	ldb	r17,0(r21)
80212394:	003f4206 	br	802120a0 <__reset+0xfa1f20a0>
80212398:	ac400007 	ldb	r17,0(r21)
8021239c:	aac00044 	addi	r11,r21,1
802123a0:	8a872826 	beq	r17,r10,80214044 <___vfprintf_internal_r+0x2128>
802123a4:	88bff404 	addi	r2,r17,-48
802123a8:	0009883a 	mov	r4,zero
802123ac:	30867d36 	bltu	r6,r2,80213da4 <___vfprintf_internal_r+0x1e88>
802123b0:	5c400007 	ldb	r17,0(r11)
802123b4:	210002a4 	muli	r4,r4,10
802123b8:	5d400044 	addi	r21,r11,1
802123bc:	a817883a 	mov	r11,r21
802123c0:	2089883a 	add	r4,r4,r2
802123c4:	88bff404 	addi	r2,r17,-48
802123c8:	30bff92e 	bgeu	r6,r2,802123b0 <__reset+0xfa1f23b0>
802123cc:	2005c916 	blt	r4,zero,80213af4 <___vfprintf_internal_r+0x1bd8>
802123d0:	d9002915 	stw	r4,164(sp)
802123d4:	003f3306 	br	802120a4 <__reset+0xfa1f20a4>
802123d8:	94802014 	ori	r18,r18,128
802123dc:	ac400007 	ldb	r17,0(r21)
802123e0:	003f2f06 	br	802120a0 <__reset+0xfa1f20a0>
802123e4:	a809883a 	mov	r4,r21
802123e8:	d8003115 	stw	zero,196(sp)
802123ec:	88bff404 	addi	r2,r17,-48
802123f0:	0017883a 	mov	r11,zero
802123f4:	24400007 	ldb	r17,0(r4)
802123f8:	5ac002a4 	muli	r11,r11,10
802123fc:	ad400044 	addi	r21,r21,1
80212400:	a809883a 	mov	r4,r21
80212404:	12d7883a 	add	r11,r2,r11
80212408:	88bff404 	addi	r2,r17,-48
8021240c:	30bff92e 	bgeu	r6,r2,802123f4 <__reset+0xfa1f23f4>
80212410:	dac03115 	stw	r11,196(sp)
80212414:	003f2306 	br	802120a4 <__reset+0xfa1f20a4>
80212418:	18c03fcc 	andi	r3,r3,255
8021241c:	18072b1e 	bne	r3,zero,802140cc <___vfprintf_internal_r+0x21b0>
80212420:	94800414 	ori	r18,r18,16
80212424:	9080080c 	andi	r2,r18,32
80212428:	10037b26 	beq	r2,zero,80213218 <___vfprintf_internal_r+0x12fc>
8021242c:	d9402d17 	ldw	r5,180(sp)
80212430:	28800117 	ldw	r2,4(r5)
80212434:	2cc00017 	ldw	r19,0(r5)
80212438:	29400204 	addi	r5,r5,8
8021243c:	d9402d15 	stw	r5,180(sp)
80212440:	102d883a 	mov	r22,r2
80212444:	10044b16 	blt	r2,zero,80213574 <___vfprintf_internal_r+0x1658>
80212448:	d9402917 	ldw	r5,164(sp)
8021244c:	df002783 	ldbu	fp,158(sp)
80212450:	2803bc16 	blt	r5,zero,80213344 <___vfprintf_internal_r+0x1428>
80212454:	00ffdfc4 	movi	r3,-129
80212458:	9d84b03a 	or	r2,r19,r22
8021245c:	90e4703a 	and	r18,r18,r3
80212460:	10017726 	beq	r2,zero,80212a40 <___vfprintf_internal_r+0xb24>
80212464:	b0038326 	beq	r22,zero,80213274 <___vfprintf_internal_r+0x1358>
80212468:	dc402a15 	stw	r17,168(sp)
8021246c:	dc001e04 	addi	r16,sp,120
80212470:	b023883a 	mov	r17,r22
80212474:	402d883a 	mov	r22,r8
80212478:	9809883a 	mov	r4,r19
8021247c:	880b883a 	mov	r5,r17
80212480:	01800284 	movi	r6,10
80212484:	000f883a 	mov	r7,zero
80212488:	021cbd40 	call	8021cbd4 <__umoddi3>
8021248c:	10800c04 	addi	r2,r2,48
80212490:	843fffc4 	addi	r16,r16,-1
80212494:	9809883a 	mov	r4,r19
80212498:	880b883a 	mov	r5,r17
8021249c:	80800005 	stb	r2,0(r16)
802124a0:	01800284 	movi	r6,10
802124a4:	000f883a 	mov	r7,zero
802124a8:	021c65c0 	call	8021c65c <__udivdi3>
802124ac:	1027883a 	mov	r19,r2
802124b0:	10c4b03a 	or	r2,r2,r3
802124b4:	1823883a 	mov	r17,r3
802124b8:	103fef1e 	bne	r2,zero,80212478 <__reset+0xfa1f2478>
802124bc:	d8c02817 	ldw	r3,160(sp)
802124c0:	dc402a17 	ldw	r17,168(sp)
802124c4:	b011883a 	mov	r8,r22
802124c8:	1c07c83a 	sub	r3,r3,r16
802124cc:	d8c02e15 	stw	r3,184(sp)
802124d0:	00005906 	br	80212638 <___vfprintf_internal_r+0x71c>
802124d4:	18c03fcc 	andi	r3,r3,255
802124d8:	1806fa1e 	bne	r3,zero,802140c4 <___vfprintf_internal_r+0x21a8>
802124dc:	9080020c 	andi	r2,r18,8
802124e0:	10048a26 	beq	r2,zero,8021370c <___vfprintf_internal_r+0x17f0>
802124e4:	d8c02d17 	ldw	r3,180(sp)
802124e8:	d9002d17 	ldw	r4,180(sp)
802124ec:	d9402d17 	ldw	r5,180(sp)
802124f0:	18c00017 	ldw	r3,0(r3)
802124f4:	21000117 	ldw	r4,4(r4)
802124f8:	29400204 	addi	r5,r5,8
802124fc:	d8c03615 	stw	r3,216(sp)
80212500:	d9003815 	stw	r4,224(sp)
80212504:	d9402d15 	stw	r5,180(sp)
80212508:	d9003617 	ldw	r4,216(sp)
8021250c:	d9403817 	ldw	r5,224(sp)
80212510:	da003d15 	stw	r8,244(sp)
80212514:	04000044 	movi	r16,1
80212518:	0218ff40 	call	80218ff4 <__fpclassifyd>
8021251c:	da003d17 	ldw	r8,244(sp)
80212520:	14041f1e 	bne	r2,r16,802135a0 <___vfprintf_internal_r+0x1684>
80212524:	d9003617 	ldw	r4,216(sp)
80212528:	d9403817 	ldw	r5,224(sp)
8021252c:	000d883a 	mov	r6,zero
80212530:	000f883a 	mov	r7,zero
80212534:	021e4dc0 	call	8021e4dc <__ledf2>
80212538:	da003d17 	ldw	r8,244(sp)
8021253c:	1005be16 	blt	r2,zero,80213c38 <___vfprintf_internal_r+0x1d1c>
80212540:	df002783 	ldbu	fp,158(sp)
80212544:	008011c4 	movi	r2,71
80212548:	1445330e 	bge	r2,r17,80213a18 <___vfprintf_internal_r+0x1afc>
8021254c:	042008b4 	movhi	r16,32802
80212550:	84129604 	addi	r16,r16,19032
80212554:	00c000c4 	movi	r3,3
80212558:	00bfdfc4 	movi	r2,-129
8021255c:	d8c02a15 	stw	r3,168(sp)
80212560:	90a4703a 	and	r18,r18,r2
80212564:	d8c02e15 	stw	r3,184(sp)
80212568:	d8002915 	stw	zero,164(sp)
8021256c:	d8003215 	stw	zero,200(sp)
80212570:	00003706 	br	80212650 <___vfprintf_internal_r+0x734>
80212574:	94800214 	ori	r18,r18,8
80212578:	ac400007 	ldb	r17,0(r21)
8021257c:	003ec806 	br	802120a0 <__reset+0xfa1f20a0>
80212580:	18c03fcc 	andi	r3,r3,255
80212584:	1806db1e 	bne	r3,zero,802140f4 <___vfprintf_internal_r+0x21d8>
80212588:	94800414 	ori	r18,r18,16
8021258c:	9080080c 	andi	r2,r18,32
80212590:	1002d826 	beq	r2,zero,802130f4 <___vfprintf_internal_r+0x11d8>
80212594:	d9402d17 	ldw	r5,180(sp)
80212598:	d8c02917 	ldw	r3,164(sp)
8021259c:	d8002785 	stb	zero,158(sp)
802125a0:	28800204 	addi	r2,r5,8
802125a4:	2cc00017 	ldw	r19,0(r5)
802125a8:	2d800117 	ldw	r22,4(r5)
802125ac:	18048f16 	blt	r3,zero,802137ec <___vfprintf_internal_r+0x18d0>
802125b0:	013fdfc4 	movi	r4,-129
802125b4:	9d86b03a 	or	r3,r19,r22
802125b8:	d8802d15 	stw	r2,180(sp)
802125bc:	9124703a 	and	r18,r18,r4
802125c0:	1802d91e 	bne	r3,zero,80213128 <___vfprintf_internal_r+0x120c>
802125c4:	d8c02917 	ldw	r3,164(sp)
802125c8:	0039883a 	mov	fp,zero
802125cc:	1805c326 	beq	r3,zero,80213cdc <___vfprintf_internal_r+0x1dc0>
802125d0:	0027883a 	mov	r19,zero
802125d4:	002d883a 	mov	r22,zero
802125d8:	dc001e04 	addi	r16,sp,120
802125dc:	9806d0fa 	srli	r3,r19,3
802125e0:	b008977a 	slli	r4,r22,29
802125e4:	b02cd0fa 	srli	r22,r22,3
802125e8:	9cc001cc 	andi	r19,r19,7
802125ec:	98800c04 	addi	r2,r19,48
802125f0:	843fffc4 	addi	r16,r16,-1
802125f4:	20e6b03a 	or	r19,r4,r3
802125f8:	80800005 	stb	r2,0(r16)
802125fc:	9d86b03a 	or	r3,r19,r22
80212600:	183ff61e 	bne	r3,zero,802125dc <__reset+0xfa1f25dc>
80212604:	90c0004c 	andi	r3,r18,1
80212608:	18013b26 	beq	r3,zero,80212af8 <___vfprintf_internal_r+0xbdc>
8021260c:	10803fcc 	andi	r2,r2,255
80212610:	1080201c 	xori	r2,r2,128
80212614:	10bfe004 	addi	r2,r2,-128
80212618:	00c00c04 	movi	r3,48
8021261c:	10c13626 	beq	r2,r3,80212af8 <___vfprintf_internal_r+0xbdc>
80212620:	80ffffc5 	stb	r3,-1(r16)
80212624:	d8c02817 	ldw	r3,160(sp)
80212628:	80bfffc4 	addi	r2,r16,-1
8021262c:	1021883a 	mov	r16,r2
80212630:	1887c83a 	sub	r3,r3,r2
80212634:	d8c02e15 	stw	r3,184(sp)
80212638:	d8802e17 	ldw	r2,184(sp)
8021263c:	d9002917 	ldw	r4,164(sp)
80212640:	1100010e 	bge	r2,r4,80212648 <___vfprintf_internal_r+0x72c>
80212644:	2005883a 	mov	r2,r4
80212648:	d8802a15 	stw	r2,168(sp)
8021264c:	d8003215 	stw	zero,200(sp)
80212650:	e7003fcc 	andi	fp,fp,255
80212654:	e700201c 	xori	fp,fp,128
80212658:	e73fe004 	addi	fp,fp,-128
8021265c:	e0000326 	beq	fp,zero,8021266c <___vfprintf_internal_r+0x750>
80212660:	d8c02a17 	ldw	r3,168(sp)
80212664:	18c00044 	addi	r3,r3,1
80212668:	d8c02a15 	stw	r3,168(sp)
8021266c:	90c0008c 	andi	r3,r18,2
80212670:	d8c02b15 	stw	r3,172(sp)
80212674:	18000326 	beq	r3,zero,80212684 <___vfprintf_internal_r+0x768>
80212678:	d8c02a17 	ldw	r3,168(sp)
8021267c:	18c00084 	addi	r3,r3,2
80212680:	d8c02a15 	stw	r3,168(sp)
80212684:	90c0210c 	andi	r3,r18,132
80212688:	d8c03015 	stw	r3,192(sp)
8021268c:	1801a31e 	bne	r3,zero,80212d1c <___vfprintf_internal_r+0xe00>
80212690:	d9003117 	ldw	r4,196(sp)
80212694:	d8c02a17 	ldw	r3,168(sp)
80212698:	20e7c83a 	sub	r19,r4,r3
8021269c:	04c19f0e 	bge	zero,r19,80212d1c <___vfprintf_internal_r+0xe00>
802126a0:	02400404 	movi	r9,16
802126a4:	d8c02017 	ldw	r3,128(sp)
802126a8:	d8801f17 	ldw	r2,124(sp)
802126ac:	4cc50d0e 	bge	r9,r19,80213ae4 <___vfprintf_internal_r+0x1bc8>
802126b0:	016008b4 	movhi	r5,32802
802126b4:	2952b184 	addi	r5,r5,19142
802126b8:	dc403b15 	stw	r17,236(sp)
802126bc:	d9403515 	stw	r5,212(sp)
802126c0:	9823883a 	mov	r17,r19
802126c4:	482d883a 	mov	r22,r9
802126c8:	9027883a 	mov	r19,r18
802126cc:	070001c4 	movi	fp,7
802126d0:	8025883a 	mov	r18,r16
802126d4:	dc002c17 	ldw	r16,176(sp)
802126d8:	00000306 	br	802126e8 <___vfprintf_internal_r+0x7cc>
802126dc:	8c7ffc04 	addi	r17,r17,-16
802126e0:	42000204 	addi	r8,r8,8
802126e4:	b440130e 	bge	r22,r17,80212734 <___vfprintf_internal_r+0x818>
802126e8:	012008b4 	movhi	r4,32802
802126ec:	18c00404 	addi	r3,r3,16
802126f0:	10800044 	addi	r2,r2,1
802126f4:	2112b184 	addi	r4,r4,19142
802126f8:	41000015 	stw	r4,0(r8)
802126fc:	45800115 	stw	r22,4(r8)
80212700:	d8c02015 	stw	r3,128(sp)
80212704:	d8801f15 	stw	r2,124(sp)
80212708:	e0bff40e 	bge	fp,r2,802126dc <__reset+0xfa1f26dc>
8021270c:	d9801e04 	addi	r6,sp,120
80212710:	b80b883a 	mov	r5,r23
80212714:	8009883a 	mov	r4,r16
80212718:	021a7dc0 	call	8021a7dc <__sprint_r>
8021271c:	103f011e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80212720:	8c7ffc04 	addi	r17,r17,-16
80212724:	d8c02017 	ldw	r3,128(sp)
80212728:	d8801f17 	ldw	r2,124(sp)
8021272c:	da000404 	addi	r8,sp,16
80212730:	b47fed16 	blt	r22,r17,802126e8 <__reset+0xfa1f26e8>
80212734:	9021883a 	mov	r16,r18
80212738:	9825883a 	mov	r18,r19
8021273c:	8827883a 	mov	r19,r17
80212740:	dc403b17 	ldw	r17,236(sp)
80212744:	d9403517 	ldw	r5,212(sp)
80212748:	98c7883a 	add	r3,r19,r3
8021274c:	10800044 	addi	r2,r2,1
80212750:	41400015 	stw	r5,0(r8)
80212754:	44c00115 	stw	r19,4(r8)
80212758:	d8c02015 	stw	r3,128(sp)
8021275c:	d8801f15 	stw	r2,124(sp)
80212760:	010001c4 	movi	r4,7
80212764:	2082a316 	blt	r4,r2,802131f4 <___vfprintf_internal_r+0x12d8>
80212768:	df002787 	ldb	fp,158(sp)
8021276c:	42000204 	addi	r8,r8,8
80212770:	e0000c26 	beq	fp,zero,802127a4 <___vfprintf_internal_r+0x888>
80212774:	d8801f17 	ldw	r2,124(sp)
80212778:	d9002784 	addi	r4,sp,158
8021277c:	18c00044 	addi	r3,r3,1
80212780:	10800044 	addi	r2,r2,1
80212784:	41000015 	stw	r4,0(r8)
80212788:	01000044 	movi	r4,1
8021278c:	41000115 	stw	r4,4(r8)
80212790:	d8c02015 	stw	r3,128(sp)
80212794:	d8801f15 	stw	r2,124(sp)
80212798:	010001c4 	movi	r4,7
8021279c:	20823c16 	blt	r4,r2,80213090 <___vfprintf_internal_r+0x1174>
802127a0:	42000204 	addi	r8,r8,8
802127a4:	d8802b17 	ldw	r2,172(sp)
802127a8:	10000c26 	beq	r2,zero,802127dc <___vfprintf_internal_r+0x8c0>
802127ac:	d8801f17 	ldw	r2,124(sp)
802127b0:	d9002704 	addi	r4,sp,156
802127b4:	18c00084 	addi	r3,r3,2
802127b8:	10800044 	addi	r2,r2,1
802127bc:	41000015 	stw	r4,0(r8)
802127c0:	01000084 	movi	r4,2
802127c4:	41000115 	stw	r4,4(r8)
802127c8:	d8c02015 	stw	r3,128(sp)
802127cc:	d8801f15 	stw	r2,124(sp)
802127d0:	010001c4 	movi	r4,7
802127d4:	20823616 	blt	r4,r2,802130b0 <___vfprintf_internal_r+0x1194>
802127d8:	42000204 	addi	r8,r8,8
802127dc:	d9003017 	ldw	r4,192(sp)
802127e0:	00802004 	movi	r2,128
802127e4:	20819926 	beq	r4,r2,80212e4c <___vfprintf_internal_r+0xf30>
802127e8:	d9402917 	ldw	r5,164(sp)
802127ec:	d8802e17 	ldw	r2,184(sp)
802127f0:	28adc83a 	sub	r22,r5,r2
802127f4:	0580310e 	bge	zero,r22,802128bc <___vfprintf_internal_r+0x9a0>
802127f8:	07000404 	movi	fp,16
802127fc:	d8801f17 	ldw	r2,124(sp)
80212800:	e584140e 	bge	fp,r22,80213854 <___vfprintf_internal_r+0x1938>
80212804:	016008b4 	movhi	r5,32802
80212808:	2952ad84 	addi	r5,r5,19126
8021280c:	dc402915 	stw	r17,164(sp)
80212810:	d9402b15 	stw	r5,172(sp)
80212814:	b023883a 	mov	r17,r22
80212818:	04c001c4 	movi	r19,7
8021281c:	a82d883a 	mov	r22,r21
80212820:	902b883a 	mov	r21,r18
80212824:	8025883a 	mov	r18,r16
80212828:	dc002c17 	ldw	r16,176(sp)
8021282c:	00000306 	br	8021283c <___vfprintf_internal_r+0x920>
80212830:	8c7ffc04 	addi	r17,r17,-16
80212834:	42000204 	addi	r8,r8,8
80212838:	e440110e 	bge	fp,r17,80212880 <___vfprintf_internal_r+0x964>
8021283c:	18c00404 	addi	r3,r3,16
80212840:	10800044 	addi	r2,r2,1
80212844:	45000015 	stw	r20,0(r8)
80212848:	47000115 	stw	fp,4(r8)
8021284c:	d8c02015 	stw	r3,128(sp)
80212850:	d8801f15 	stw	r2,124(sp)
80212854:	98bff60e 	bge	r19,r2,80212830 <__reset+0xfa1f2830>
80212858:	d9801e04 	addi	r6,sp,120
8021285c:	b80b883a 	mov	r5,r23
80212860:	8009883a 	mov	r4,r16
80212864:	021a7dc0 	call	8021a7dc <__sprint_r>
80212868:	103eae1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
8021286c:	8c7ffc04 	addi	r17,r17,-16
80212870:	d8c02017 	ldw	r3,128(sp)
80212874:	d8801f17 	ldw	r2,124(sp)
80212878:	da000404 	addi	r8,sp,16
8021287c:	e47fef16 	blt	fp,r17,8021283c <__reset+0xfa1f283c>
80212880:	9021883a 	mov	r16,r18
80212884:	a825883a 	mov	r18,r21
80212888:	b02b883a 	mov	r21,r22
8021288c:	882d883a 	mov	r22,r17
80212890:	dc402917 	ldw	r17,164(sp)
80212894:	d9002b17 	ldw	r4,172(sp)
80212898:	1d87883a 	add	r3,r3,r22
8021289c:	10800044 	addi	r2,r2,1
802128a0:	41000015 	stw	r4,0(r8)
802128a4:	45800115 	stw	r22,4(r8)
802128a8:	d8c02015 	stw	r3,128(sp)
802128ac:	d8801f15 	stw	r2,124(sp)
802128b0:	010001c4 	movi	r4,7
802128b4:	2081ee16 	blt	r4,r2,80213070 <___vfprintf_internal_r+0x1154>
802128b8:	42000204 	addi	r8,r8,8
802128bc:	9080400c 	andi	r2,r18,256
802128c0:	1001181e 	bne	r2,zero,80212d24 <___vfprintf_internal_r+0xe08>
802128c4:	d9402e17 	ldw	r5,184(sp)
802128c8:	d8801f17 	ldw	r2,124(sp)
802128cc:	44000015 	stw	r16,0(r8)
802128d0:	1947883a 	add	r3,r3,r5
802128d4:	10800044 	addi	r2,r2,1
802128d8:	41400115 	stw	r5,4(r8)
802128dc:	d8c02015 	stw	r3,128(sp)
802128e0:	d8801f15 	stw	r2,124(sp)
802128e4:	010001c4 	movi	r4,7
802128e8:	2081d316 	blt	r4,r2,80213038 <___vfprintf_internal_r+0x111c>
802128ec:	42000204 	addi	r8,r8,8
802128f0:	9480010c 	andi	r18,r18,4
802128f4:	90003226 	beq	r18,zero,802129c0 <___vfprintf_internal_r+0xaa4>
802128f8:	d9403117 	ldw	r5,196(sp)
802128fc:	d8802a17 	ldw	r2,168(sp)
80212900:	28a1c83a 	sub	r16,r5,r2
80212904:	04002e0e 	bge	zero,r16,802129c0 <___vfprintf_internal_r+0xaa4>
80212908:	04400404 	movi	r17,16
8021290c:	d8801f17 	ldw	r2,124(sp)
80212910:	8c04a20e 	bge	r17,r16,80213b9c <___vfprintf_internal_r+0x1c80>
80212914:	016008b4 	movhi	r5,32802
80212918:	2952b184 	addi	r5,r5,19142
8021291c:	d9403515 	stw	r5,212(sp)
80212920:	048001c4 	movi	r18,7
80212924:	dcc02c17 	ldw	r19,176(sp)
80212928:	00000306 	br	80212938 <___vfprintf_internal_r+0xa1c>
8021292c:	843ffc04 	addi	r16,r16,-16
80212930:	42000204 	addi	r8,r8,8
80212934:	8c00130e 	bge	r17,r16,80212984 <___vfprintf_internal_r+0xa68>
80212938:	012008b4 	movhi	r4,32802
8021293c:	18c00404 	addi	r3,r3,16
80212940:	10800044 	addi	r2,r2,1
80212944:	2112b184 	addi	r4,r4,19142
80212948:	41000015 	stw	r4,0(r8)
8021294c:	44400115 	stw	r17,4(r8)
80212950:	d8c02015 	stw	r3,128(sp)
80212954:	d8801f15 	stw	r2,124(sp)
80212958:	90bff40e 	bge	r18,r2,8021292c <__reset+0xfa1f292c>
8021295c:	d9801e04 	addi	r6,sp,120
80212960:	b80b883a 	mov	r5,r23
80212964:	9809883a 	mov	r4,r19
80212968:	021a7dc0 	call	8021a7dc <__sprint_r>
8021296c:	103e6d1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80212970:	843ffc04 	addi	r16,r16,-16
80212974:	d8c02017 	ldw	r3,128(sp)
80212978:	d8801f17 	ldw	r2,124(sp)
8021297c:	da000404 	addi	r8,sp,16
80212980:	8c3fed16 	blt	r17,r16,80212938 <__reset+0xfa1f2938>
80212984:	d9403517 	ldw	r5,212(sp)
80212988:	1c07883a 	add	r3,r3,r16
8021298c:	10800044 	addi	r2,r2,1
80212990:	41400015 	stw	r5,0(r8)
80212994:	44000115 	stw	r16,4(r8)
80212998:	d8c02015 	stw	r3,128(sp)
8021299c:	d8801f15 	stw	r2,124(sp)
802129a0:	010001c4 	movi	r4,7
802129a4:	2080060e 	bge	r4,r2,802129c0 <___vfprintf_internal_r+0xaa4>
802129a8:	d9002c17 	ldw	r4,176(sp)
802129ac:	d9801e04 	addi	r6,sp,120
802129b0:	b80b883a 	mov	r5,r23
802129b4:	021a7dc0 	call	8021a7dc <__sprint_r>
802129b8:	103e5a1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
802129bc:	d8c02017 	ldw	r3,128(sp)
802129c0:	d8803117 	ldw	r2,196(sp)
802129c4:	d9002a17 	ldw	r4,168(sp)
802129c8:	1100010e 	bge	r2,r4,802129d0 <___vfprintf_internal_r+0xab4>
802129cc:	2005883a 	mov	r2,r4
802129d0:	d9402f17 	ldw	r5,188(sp)
802129d4:	288b883a 	add	r5,r5,r2
802129d8:	d9402f15 	stw	r5,188(sp)
802129dc:	18019e1e 	bne	r3,zero,80213058 <___vfprintf_internal_r+0x113c>
802129e0:	a8800007 	ldb	r2,0(r21)
802129e4:	d8001f15 	stw	zero,124(sp)
802129e8:	da000404 	addi	r8,sp,16
802129ec:	103d851e 	bne	r2,zero,80212004 <__reset+0xfa1f2004>
802129f0:	a821883a 	mov	r16,r21
802129f4:	003d9b06 	br	80212064 <__reset+0xfa1f2064>
802129f8:	18c03fcc 	andi	r3,r3,255
802129fc:	1805c11e 	bne	r3,zero,80214104 <___vfprintf_internal_r+0x21e8>
80212a00:	94800414 	ori	r18,r18,16
80212a04:	9080080c 	andi	r2,r18,32
80212a08:	10020c26 	beq	r2,zero,8021323c <___vfprintf_internal_r+0x1320>
80212a0c:	d8802d17 	ldw	r2,180(sp)
80212a10:	d9002917 	ldw	r4,164(sp)
80212a14:	d8002785 	stb	zero,158(sp)
80212a18:	10c00204 	addi	r3,r2,8
80212a1c:	14c00017 	ldw	r19,0(r2)
80212a20:	15800117 	ldw	r22,4(r2)
80212a24:	20040f16 	blt	r4,zero,80213a64 <___vfprintf_internal_r+0x1b48>
80212a28:	013fdfc4 	movi	r4,-129
80212a2c:	9d84b03a 	or	r2,r19,r22
80212a30:	d8c02d15 	stw	r3,180(sp)
80212a34:	9124703a 	and	r18,r18,r4
80212a38:	0039883a 	mov	fp,zero
80212a3c:	103e891e 	bne	r2,zero,80212464 <__reset+0xfa1f2464>
80212a40:	d9002917 	ldw	r4,164(sp)
80212a44:	2002c11e 	bne	r4,zero,8021354c <___vfprintf_internal_r+0x1630>
80212a48:	d8002915 	stw	zero,164(sp)
80212a4c:	d8002e15 	stw	zero,184(sp)
80212a50:	dc001e04 	addi	r16,sp,120
80212a54:	003ef806 	br	80212638 <__reset+0xfa1f2638>
80212a58:	18c03fcc 	andi	r3,r3,255
80212a5c:	18059d1e 	bne	r3,zero,802140d4 <___vfprintf_internal_r+0x21b8>
80212a60:	016008b4 	movhi	r5,32802
80212a64:	29529904 	addi	r5,r5,19044
80212a68:	d9403915 	stw	r5,228(sp)
80212a6c:	9080080c 	andi	r2,r18,32
80212a70:	10005226 	beq	r2,zero,80212bbc <___vfprintf_internal_r+0xca0>
80212a74:	d8802d17 	ldw	r2,180(sp)
80212a78:	14c00017 	ldw	r19,0(r2)
80212a7c:	15800117 	ldw	r22,4(r2)
80212a80:	10800204 	addi	r2,r2,8
80212a84:	d8802d15 	stw	r2,180(sp)
80212a88:	9080004c 	andi	r2,r18,1
80212a8c:	10019026 	beq	r2,zero,802130d0 <___vfprintf_internal_r+0x11b4>
80212a90:	9d84b03a 	or	r2,r19,r22
80212a94:	10036926 	beq	r2,zero,8021383c <___vfprintf_internal_r+0x1920>
80212a98:	d8c02917 	ldw	r3,164(sp)
80212a9c:	00800c04 	movi	r2,48
80212aa0:	d8802705 	stb	r2,156(sp)
80212aa4:	dc402745 	stb	r17,157(sp)
80212aa8:	d8002785 	stb	zero,158(sp)
80212aac:	90800094 	ori	r2,r18,2
80212ab0:	18045d16 	blt	r3,zero,80213c28 <___vfprintf_internal_r+0x1d0c>
80212ab4:	00bfdfc4 	movi	r2,-129
80212ab8:	90a4703a 	and	r18,r18,r2
80212abc:	94800094 	ori	r18,r18,2
80212ac0:	0039883a 	mov	fp,zero
80212ac4:	d9003917 	ldw	r4,228(sp)
80212ac8:	dc001e04 	addi	r16,sp,120
80212acc:	988003cc 	andi	r2,r19,15
80212ad0:	b006973a 	slli	r3,r22,28
80212ad4:	2085883a 	add	r2,r4,r2
80212ad8:	9826d13a 	srli	r19,r19,4
80212adc:	10800003 	ldbu	r2,0(r2)
80212ae0:	b02cd13a 	srli	r22,r22,4
80212ae4:	843fffc4 	addi	r16,r16,-1
80212ae8:	1ce6b03a 	or	r19,r3,r19
80212aec:	80800005 	stb	r2,0(r16)
80212af0:	9d84b03a 	or	r2,r19,r22
80212af4:	103ff51e 	bne	r2,zero,80212acc <__reset+0xfa1f2acc>
80212af8:	d8c02817 	ldw	r3,160(sp)
80212afc:	1c07c83a 	sub	r3,r3,r16
80212b00:	d8c02e15 	stw	r3,184(sp)
80212b04:	003ecc06 	br	80212638 <__reset+0xfa1f2638>
80212b08:	18c03fcc 	andi	r3,r3,255
80212b0c:	183e9f26 	beq	r3,zero,8021258c <__reset+0xfa1f258c>
80212b10:	d9c02785 	stb	r7,158(sp)
80212b14:	003e9d06 	br	8021258c <__reset+0xfa1f258c>
80212b18:	00c00044 	movi	r3,1
80212b1c:	01c00ac4 	movi	r7,43
80212b20:	ac400007 	ldb	r17,0(r21)
80212b24:	003d5e06 	br	802120a0 <__reset+0xfa1f20a0>
80212b28:	94800814 	ori	r18,r18,32
80212b2c:	ac400007 	ldb	r17,0(r21)
80212b30:	003d5b06 	br	802120a0 <__reset+0xfa1f20a0>
80212b34:	d8c02d17 	ldw	r3,180(sp)
80212b38:	d8002785 	stb	zero,158(sp)
80212b3c:	1c000017 	ldw	r16,0(r3)
80212b40:	1cc00104 	addi	r19,r3,4
80212b44:	80041926 	beq	r16,zero,80213bac <___vfprintf_internal_r+0x1c90>
80212b48:	d9002917 	ldw	r4,164(sp)
80212b4c:	2003d016 	blt	r4,zero,80213a90 <___vfprintf_internal_r+0x1b74>
80212b50:	200d883a 	mov	r6,r4
80212b54:	000b883a 	mov	r5,zero
80212b58:	8009883a 	mov	r4,r16
80212b5c:	da003d15 	stw	r8,244(sp)
80212b60:	021772c0 	call	8021772c <memchr>
80212b64:	da003d17 	ldw	r8,244(sp)
80212b68:	10045426 	beq	r2,zero,80213cbc <___vfprintf_internal_r+0x1da0>
80212b6c:	1405c83a 	sub	r2,r2,r16
80212b70:	d8802e15 	stw	r2,184(sp)
80212b74:	1003cc16 	blt	r2,zero,80213aa8 <___vfprintf_internal_r+0x1b8c>
80212b78:	df002783 	ldbu	fp,158(sp)
80212b7c:	d8802a15 	stw	r2,168(sp)
80212b80:	dcc02d15 	stw	r19,180(sp)
80212b84:	d8002915 	stw	zero,164(sp)
80212b88:	d8003215 	stw	zero,200(sp)
80212b8c:	003eb006 	br	80212650 <__reset+0xfa1f2650>
80212b90:	18c03fcc 	andi	r3,r3,255
80212b94:	183f9b26 	beq	r3,zero,80212a04 <__reset+0xfa1f2a04>
80212b98:	d9c02785 	stb	r7,158(sp)
80212b9c:	003f9906 	br	80212a04 <__reset+0xfa1f2a04>
80212ba0:	18c03fcc 	andi	r3,r3,255
80212ba4:	1805551e 	bne	r3,zero,802140fc <___vfprintf_internal_r+0x21e0>
80212ba8:	016008b4 	movhi	r5,32802
80212bac:	29529e04 	addi	r5,r5,19064
80212bb0:	d9403915 	stw	r5,228(sp)
80212bb4:	9080080c 	andi	r2,r18,32
80212bb8:	103fae1e 	bne	r2,zero,80212a74 <__reset+0xfa1f2a74>
80212bbc:	9080040c 	andi	r2,r18,16
80212bc0:	1002de26 	beq	r2,zero,8021373c <___vfprintf_internal_r+0x1820>
80212bc4:	d8c02d17 	ldw	r3,180(sp)
80212bc8:	002d883a 	mov	r22,zero
80212bcc:	1cc00017 	ldw	r19,0(r3)
80212bd0:	18c00104 	addi	r3,r3,4
80212bd4:	d8c02d15 	stw	r3,180(sp)
80212bd8:	003fab06 	br	80212a88 <__reset+0xfa1f2a88>
80212bdc:	38803fcc 	andi	r2,r7,255
80212be0:	1080201c 	xori	r2,r2,128
80212be4:	10bfe004 	addi	r2,r2,-128
80212be8:	1002d21e 	bne	r2,zero,80213734 <___vfprintf_internal_r+0x1818>
80212bec:	00c00044 	movi	r3,1
80212bf0:	01c00804 	movi	r7,32
80212bf4:	ac400007 	ldb	r17,0(r21)
80212bf8:	003d2906 	br	802120a0 <__reset+0xfa1f20a0>
80212bfc:	94800054 	ori	r18,r18,1
80212c00:	ac400007 	ldb	r17,0(r21)
80212c04:	003d2606 	br	802120a0 <__reset+0xfa1f20a0>
80212c08:	18c03fcc 	andi	r3,r3,255
80212c0c:	183e0526 	beq	r3,zero,80212424 <__reset+0xfa1f2424>
80212c10:	d9c02785 	stb	r7,158(sp)
80212c14:	003e0306 	br	80212424 <__reset+0xfa1f2424>
80212c18:	94801014 	ori	r18,r18,64
80212c1c:	ac400007 	ldb	r17,0(r21)
80212c20:	003d1f06 	br	802120a0 <__reset+0xfa1f20a0>
80212c24:	ac400007 	ldb	r17,0(r21)
80212c28:	8a438726 	beq	r17,r9,80213a48 <___vfprintf_internal_r+0x1b2c>
80212c2c:	94800414 	ori	r18,r18,16
80212c30:	003d1b06 	br	802120a0 <__reset+0xfa1f20a0>
80212c34:	18c03fcc 	andi	r3,r3,255
80212c38:	1805341e 	bne	r3,zero,8021410c <___vfprintf_internal_r+0x21f0>
80212c3c:	9080080c 	andi	r2,r18,32
80212c40:	1002cd26 	beq	r2,zero,80213778 <___vfprintf_internal_r+0x185c>
80212c44:	d9402d17 	ldw	r5,180(sp)
80212c48:	d9002f17 	ldw	r4,188(sp)
80212c4c:	28800017 	ldw	r2,0(r5)
80212c50:	2007d7fa 	srai	r3,r4,31
80212c54:	29400104 	addi	r5,r5,4
80212c58:	d9402d15 	stw	r5,180(sp)
80212c5c:	11000015 	stw	r4,0(r2)
80212c60:	10c00115 	stw	r3,4(r2)
80212c64:	003ce506 	br	80211ffc <__reset+0xfa1f1ffc>
80212c68:	d8c02d17 	ldw	r3,180(sp)
80212c6c:	d9002d17 	ldw	r4,180(sp)
80212c70:	d8002785 	stb	zero,158(sp)
80212c74:	18800017 	ldw	r2,0(r3)
80212c78:	21000104 	addi	r4,r4,4
80212c7c:	00c00044 	movi	r3,1
80212c80:	d8c02a15 	stw	r3,168(sp)
80212c84:	d8801405 	stb	r2,80(sp)
80212c88:	d9002d15 	stw	r4,180(sp)
80212c8c:	d8c02e15 	stw	r3,184(sp)
80212c90:	d8002915 	stw	zero,164(sp)
80212c94:	d8003215 	stw	zero,200(sp)
80212c98:	dc001404 	addi	r16,sp,80
80212c9c:	0039883a 	mov	fp,zero
80212ca0:	003e7206 	br	8021266c <__reset+0xfa1f266c>
80212ca4:	012008b4 	movhi	r4,32802
80212ca8:	21129e04 	addi	r4,r4,19064
80212cac:	0039883a 	mov	fp,zero
80212cb0:	d9003915 	stw	r4,228(sp)
80212cb4:	04401e04 	movi	r17,120
80212cb8:	003f8206 	br	80212ac4 <__reset+0xfa1f2ac4>
80212cbc:	18c03fcc 	andi	r3,r3,255
80212cc0:	1805061e 	bne	r3,zero,802140dc <___vfprintf_internal_r+0x21c0>
80212cc4:	883d9126 	beq	r17,zero,8021230c <__reset+0xfa1f230c>
80212cc8:	00c00044 	movi	r3,1
80212ccc:	d8c02a15 	stw	r3,168(sp)
80212cd0:	dc401405 	stb	r17,80(sp)
80212cd4:	d8002785 	stb	zero,158(sp)
80212cd8:	003fec06 	br	80212c8c <__reset+0xfa1f2c8c>
80212cdc:	016008b4 	movhi	r5,32802
80212ce0:	29529e04 	addi	r5,r5,19064
80212ce4:	d9403915 	stw	r5,228(sp)
80212ce8:	d8c02d15 	stw	r3,180(sp)
80212cec:	1025883a 	mov	r18,r2
80212cf0:	04401e04 	movi	r17,120
80212cf4:	9d84b03a 	or	r2,r19,r22
80212cf8:	1000fc1e 	bne	r2,zero,802130ec <___vfprintf_internal_r+0x11d0>
80212cfc:	0039883a 	mov	fp,zero
80212d00:	00800084 	movi	r2,2
80212d04:	10803fcc 	andi	r2,r2,255
80212d08:	00c00044 	movi	r3,1
80212d0c:	10c20f26 	beq	r2,r3,8021354c <___vfprintf_internal_r+0x1630>
80212d10:	00c00084 	movi	r3,2
80212d14:	10fd6326 	beq	r2,r3,802122a4 <__reset+0xfa1f22a4>
80212d18:	003e2d06 	br	802125d0 <__reset+0xfa1f25d0>
80212d1c:	d8c02017 	ldw	r3,128(sp)
80212d20:	003e9306 	br	80212770 <__reset+0xfa1f2770>
80212d24:	00801944 	movi	r2,101
80212d28:	14407e0e 	bge	r2,r17,80212f24 <___vfprintf_internal_r+0x1008>
80212d2c:	d9003617 	ldw	r4,216(sp)
80212d30:	d9403817 	ldw	r5,224(sp)
80212d34:	000d883a 	mov	r6,zero
80212d38:	000f883a 	mov	r7,zero
80212d3c:	d8c03c15 	stw	r3,240(sp)
80212d40:	da003d15 	stw	r8,244(sp)
80212d44:	021e4540 	call	8021e454 <__eqdf2>
80212d48:	d8c03c17 	ldw	r3,240(sp)
80212d4c:	da003d17 	ldw	r8,244(sp)
80212d50:	1000f71e 	bne	r2,zero,80213130 <___vfprintf_internal_r+0x1214>
80212d54:	d8801f17 	ldw	r2,124(sp)
80212d58:	012008b4 	movhi	r4,32802
80212d5c:	2112a504 	addi	r4,r4,19092
80212d60:	18c00044 	addi	r3,r3,1
80212d64:	10800044 	addi	r2,r2,1
80212d68:	41000015 	stw	r4,0(r8)
80212d6c:	01000044 	movi	r4,1
80212d70:	41000115 	stw	r4,4(r8)
80212d74:	d8c02015 	stw	r3,128(sp)
80212d78:	d8801f15 	stw	r2,124(sp)
80212d7c:	010001c4 	movi	r4,7
80212d80:	2082b816 	blt	r4,r2,80213864 <___vfprintf_internal_r+0x1948>
80212d84:	42000204 	addi	r8,r8,8
80212d88:	d8802617 	ldw	r2,152(sp)
80212d8c:	d9403317 	ldw	r5,204(sp)
80212d90:	11400216 	blt	r2,r5,80212d9c <___vfprintf_internal_r+0xe80>
80212d94:	9080004c 	andi	r2,r18,1
80212d98:	103ed526 	beq	r2,zero,802128f0 <__reset+0xfa1f28f0>
80212d9c:	d8803717 	ldw	r2,220(sp)
80212da0:	d9003417 	ldw	r4,208(sp)
80212da4:	d9403717 	ldw	r5,220(sp)
80212da8:	1887883a 	add	r3,r3,r2
80212dac:	d8801f17 	ldw	r2,124(sp)
80212db0:	41000015 	stw	r4,0(r8)
80212db4:	41400115 	stw	r5,4(r8)
80212db8:	10800044 	addi	r2,r2,1
80212dbc:	d8c02015 	stw	r3,128(sp)
80212dc0:	d8801f15 	stw	r2,124(sp)
80212dc4:	010001c4 	movi	r4,7
80212dc8:	20832916 	blt	r4,r2,80213a70 <___vfprintf_internal_r+0x1b54>
80212dcc:	42000204 	addi	r8,r8,8
80212dd0:	d8803317 	ldw	r2,204(sp)
80212dd4:	143fffc4 	addi	r16,r2,-1
80212dd8:	043ec50e 	bge	zero,r16,802128f0 <__reset+0xfa1f28f0>
80212ddc:	04400404 	movi	r17,16
80212de0:	d8801f17 	ldw	r2,124(sp)
80212de4:	8c00880e 	bge	r17,r16,80213008 <___vfprintf_internal_r+0x10ec>
80212de8:	016008b4 	movhi	r5,32802
80212dec:	2952ad84 	addi	r5,r5,19126
80212df0:	d9402b15 	stw	r5,172(sp)
80212df4:	058001c4 	movi	r22,7
80212df8:	dcc02c17 	ldw	r19,176(sp)
80212dfc:	00000306 	br	80212e0c <___vfprintf_internal_r+0xef0>
80212e00:	42000204 	addi	r8,r8,8
80212e04:	843ffc04 	addi	r16,r16,-16
80212e08:	8c00820e 	bge	r17,r16,80213014 <___vfprintf_internal_r+0x10f8>
80212e0c:	18c00404 	addi	r3,r3,16
80212e10:	10800044 	addi	r2,r2,1
80212e14:	45000015 	stw	r20,0(r8)
80212e18:	44400115 	stw	r17,4(r8)
80212e1c:	d8c02015 	stw	r3,128(sp)
80212e20:	d8801f15 	stw	r2,124(sp)
80212e24:	b0bff60e 	bge	r22,r2,80212e00 <__reset+0xfa1f2e00>
80212e28:	d9801e04 	addi	r6,sp,120
80212e2c:	b80b883a 	mov	r5,r23
80212e30:	9809883a 	mov	r4,r19
80212e34:	021a7dc0 	call	8021a7dc <__sprint_r>
80212e38:	103d3a1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80212e3c:	d8c02017 	ldw	r3,128(sp)
80212e40:	d8801f17 	ldw	r2,124(sp)
80212e44:	da000404 	addi	r8,sp,16
80212e48:	003fee06 	br	80212e04 <__reset+0xfa1f2e04>
80212e4c:	d9403117 	ldw	r5,196(sp)
80212e50:	d8802a17 	ldw	r2,168(sp)
80212e54:	28adc83a 	sub	r22,r5,r2
80212e58:	05be630e 	bge	zero,r22,802127e8 <__reset+0xfa1f27e8>
80212e5c:	07000404 	movi	fp,16
80212e60:	d8801f17 	ldw	r2,124(sp)
80212e64:	e5838f0e 	bge	fp,r22,80213ca4 <___vfprintf_internal_r+0x1d88>
80212e68:	016008b4 	movhi	r5,32802
80212e6c:	2952ad84 	addi	r5,r5,19126
80212e70:	dc403015 	stw	r17,192(sp)
80212e74:	d9402b15 	stw	r5,172(sp)
80212e78:	b023883a 	mov	r17,r22
80212e7c:	04c001c4 	movi	r19,7
80212e80:	a82d883a 	mov	r22,r21
80212e84:	902b883a 	mov	r21,r18
80212e88:	8025883a 	mov	r18,r16
80212e8c:	dc002c17 	ldw	r16,176(sp)
80212e90:	00000306 	br	80212ea0 <___vfprintf_internal_r+0xf84>
80212e94:	8c7ffc04 	addi	r17,r17,-16
80212e98:	42000204 	addi	r8,r8,8
80212e9c:	e440110e 	bge	fp,r17,80212ee4 <___vfprintf_internal_r+0xfc8>
80212ea0:	18c00404 	addi	r3,r3,16
80212ea4:	10800044 	addi	r2,r2,1
80212ea8:	45000015 	stw	r20,0(r8)
80212eac:	47000115 	stw	fp,4(r8)
80212eb0:	d8c02015 	stw	r3,128(sp)
80212eb4:	d8801f15 	stw	r2,124(sp)
80212eb8:	98bff60e 	bge	r19,r2,80212e94 <__reset+0xfa1f2e94>
80212ebc:	d9801e04 	addi	r6,sp,120
80212ec0:	b80b883a 	mov	r5,r23
80212ec4:	8009883a 	mov	r4,r16
80212ec8:	021a7dc0 	call	8021a7dc <__sprint_r>
80212ecc:	103d151e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80212ed0:	8c7ffc04 	addi	r17,r17,-16
80212ed4:	d8c02017 	ldw	r3,128(sp)
80212ed8:	d8801f17 	ldw	r2,124(sp)
80212edc:	da000404 	addi	r8,sp,16
80212ee0:	e47fef16 	blt	fp,r17,80212ea0 <__reset+0xfa1f2ea0>
80212ee4:	9021883a 	mov	r16,r18
80212ee8:	a825883a 	mov	r18,r21
80212eec:	b02b883a 	mov	r21,r22
80212ef0:	882d883a 	mov	r22,r17
80212ef4:	dc403017 	ldw	r17,192(sp)
80212ef8:	d9002b17 	ldw	r4,172(sp)
80212efc:	1d87883a 	add	r3,r3,r22
80212f00:	10800044 	addi	r2,r2,1
80212f04:	41000015 	stw	r4,0(r8)
80212f08:	45800115 	stw	r22,4(r8)
80212f0c:	d8c02015 	stw	r3,128(sp)
80212f10:	d8801f15 	stw	r2,124(sp)
80212f14:	010001c4 	movi	r4,7
80212f18:	20818e16 	blt	r4,r2,80213554 <___vfprintf_internal_r+0x1638>
80212f1c:	42000204 	addi	r8,r8,8
80212f20:	003e3106 	br	802127e8 <__reset+0xfa1f27e8>
80212f24:	d9403317 	ldw	r5,204(sp)
80212f28:	00800044 	movi	r2,1
80212f2c:	18c00044 	addi	r3,r3,1
80212f30:	1141530e 	bge	r2,r5,80213480 <___vfprintf_internal_r+0x1564>
80212f34:	dc401f17 	ldw	r17,124(sp)
80212f38:	00800044 	movi	r2,1
80212f3c:	40800115 	stw	r2,4(r8)
80212f40:	8c400044 	addi	r17,r17,1
80212f44:	44000015 	stw	r16,0(r8)
80212f48:	d8c02015 	stw	r3,128(sp)
80212f4c:	dc401f15 	stw	r17,124(sp)
80212f50:	008001c4 	movi	r2,7
80212f54:	14416b16 	blt	r2,r17,80213504 <___vfprintf_internal_r+0x15e8>
80212f58:	42000204 	addi	r8,r8,8
80212f5c:	d8803717 	ldw	r2,220(sp)
80212f60:	d9003417 	ldw	r4,208(sp)
80212f64:	8c400044 	addi	r17,r17,1
80212f68:	10c7883a 	add	r3,r2,r3
80212f6c:	40800115 	stw	r2,4(r8)
80212f70:	41000015 	stw	r4,0(r8)
80212f74:	d8c02015 	stw	r3,128(sp)
80212f78:	dc401f15 	stw	r17,124(sp)
80212f7c:	008001c4 	movi	r2,7
80212f80:	14416916 	blt	r2,r17,80213528 <___vfprintf_internal_r+0x160c>
80212f84:	45800204 	addi	r22,r8,8
80212f88:	d9003617 	ldw	r4,216(sp)
80212f8c:	d9403817 	ldw	r5,224(sp)
80212f90:	000d883a 	mov	r6,zero
80212f94:	000f883a 	mov	r7,zero
80212f98:	d8c03c15 	stw	r3,240(sp)
80212f9c:	021e4540 	call	8021e454 <__eqdf2>
80212fa0:	d8c03c17 	ldw	r3,240(sp)
80212fa4:	1000bc26 	beq	r2,zero,80213298 <___vfprintf_internal_r+0x137c>
80212fa8:	d9403317 	ldw	r5,204(sp)
80212fac:	84000044 	addi	r16,r16,1
80212fb0:	8c400044 	addi	r17,r17,1
80212fb4:	28bfffc4 	addi	r2,r5,-1
80212fb8:	1887883a 	add	r3,r3,r2
80212fbc:	b0800115 	stw	r2,4(r22)
80212fc0:	b4000015 	stw	r16,0(r22)
80212fc4:	d8c02015 	stw	r3,128(sp)
80212fc8:	dc401f15 	stw	r17,124(sp)
80212fcc:	008001c4 	movi	r2,7
80212fd0:	14414316 	blt	r2,r17,802134e0 <___vfprintf_internal_r+0x15c4>
80212fd4:	b5800204 	addi	r22,r22,8
80212fd8:	d9003a17 	ldw	r4,232(sp)
80212fdc:	df0022c4 	addi	fp,sp,139
80212fe0:	8c400044 	addi	r17,r17,1
80212fe4:	20c7883a 	add	r3,r4,r3
80212fe8:	b7000015 	stw	fp,0(r22)
80212fec:	b1000115 	stw	r4,4(r22)
80212ff0:	d8c02015 	stw	r3,128(sp)
80212ff4:	dc401f15 	stw	r17,124(sp)
80212ff8:	008001c4 	movi	r2,7
80212ffc:	14400e16 	blt	r2,r17,80213038 <___vfprintf_internal_r+0x111c>
80213000:	b2000204 	addi	r8,r22,8
80213004:	003e3a06 	br	802128f0 <__reset+0xfa1f28f0>
80213008:	012008b4 	movhi	r4,32802
8021300c:	2112ad84 	addi	r4,r4,19126
80213010:	d9002b15 	stw	r4,172(sp)
80213014:	d9002b17 	ldw	r4,172(sp)
80213018:	1c07883a 	add	r3,r3,r16
8021301c:	44000115 	stw	r16,4(r8)
80213020:	41000015 	stw	r4,0(r8)
80213024:	10800044 	addi	r2,r2,1
80213028:	d8c02015 	stw	r3,128(sp)
8021302c:	d8801f15 	stw	r2,124(sp)
80213030:	010001c4 	movi	r4,7
80213034:	20be2d0e 	bge	r4,r2,802128ec <__reset+0xfa1f28ec>
80213038:	d9002c17 	ldw	r4,176(sp)
8021303c:	d9801e04 	addi	r6,sp,120
80213040:	b80b883a 	mov	r5,r23
80213044:	021a7dc0 	call	8021a7dc <__sprint_r>
80213048:	103cb61e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
8021304c:	d8c02017 	ldw	r3,128(sp)
80213050:	da000404 	addi	r8,sp,16
80213054:	003e2606 	br	802128f0 <__reset+0xfa1f28f0>
80213058:	d9002c17 	ldw	r4,176(sp)
8021305c:	d9801e04 	addi	r6,sp,120
80213060:	b80b883a 	mov	r5,r23
80213064:	021a7dc0 	call	8021a7dc <__sprint_r>
80213068:	103e5d26 	beq	r2,zero,802129e0 <__reset+0xfa1f29e0>
8021306c:	003cad06 	br	80212324 <__reset+0xfa1f2324>
80213070:	d9002c17 	ldw	r4,176(sp)
80213074:	d9801e04 	addi	r6,sp,120
80213078:	b80b883a 	mov	r5,r23
8021307c:	021a7dc0 	call	8021a7dc <__sprint_r>
80213080:	103ca81e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213084:	d8c02017 	ldw	r3,128(sp)
80213088:	da000404 	addi	r8,sp,16
8021308c:	003e0b06 	br	802128bc <__reset+0xfa1f28bc>
80213090:	d9002c17 	ldw	r4,176(sp)
80213094:	d9801e04 	addi	r6,sp,120
80213098:	b80b883a 	mov	r5,r23
8021309c:	021a7dc0 	call	8021a7dc <__sprint_r>
802130a0:	103ca01e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
802130a4:	d8c02017 	ldw	r3,128(sp)
802130a8:	da000404 	addi	r8,sp,16
802130ac:	003dbd06 	br	802127a4 <__reset+0xfa1f27a4>
802130b0:	d9002c17 	ldw	r4,176(sp)
802130b4:	d9801e04 	addi	r6,sp,120
802130b8:	b80b883a 	mov	r5,r23
802130bc:	021a7dc0 	call	8021a7dc <__sprint_r>
802130c0:	103c981e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
802130c4:	d8c02017 	ldw	r3,128(sp)
802130c8:	da000404 	addi	r8,sp,16
802130cc:	003dc306 	br	802127dc <__reset+0xfa1f27dc>
802130d0:	d8802917 	ldw	r2,164(sp)
802130d4:	d8002785 	stb	zero,158(sp)
802130d8:	103f0616 	blt	r2,zero,80212cf4 <__reset+0xfa1f2cf4>
802130dc:	00ffdfc4 	movi	r3,-129
802130e0:	9d84b03a 	or	r2,r19,r22
802130e4:	90e4703a 	and	r18,r18,r3
802130e8:	103c6b26 	beq	r2,zero,80212298 <__reset+0xfa1f2298>
802130ec:	0039883a 	mov	fp,zero
802130f0:	003e7406 	br	80212ac4 <__reset+0xfa1f2ac4>
802130f4:	9080040c 	andi	r2,r18,16
802130f8:	1001b326 	beq	r2,zero,802137c8 <___vfprintf_internal_r+0x18ac>
802130fc:	d9002d17 	ldw	r4,180(sp)
80213100:	d9402917 	ldw	r5,164(sp)
80213104:	d8002785 	stb	zero,158(sp)
80213108:	20800104 	addi	r2,r4,4
8021310c:	24c00017 	ldw	r19,0(r4)
80213110:	002d883a 	mov	r22,zero
80213114:	2801b516 	blt	r5,zero,802137ec <___vfprintf_internal_r+0x18d0>
80213118:	00ffdfc4 	movi	r3,-129
8021311c:	d8802d15 	stw	r2,180(sp)
80213120:	90e4703a 	and	r18,r18,r3
80213124:	983d2726 	beq	r19,zero,802125c4 <__reset+0xfa1f25c4>
80213128:	0039883a 	mov	fp,zero
8021312c:	003d2a06 	br	802125d8 <__reset+0xfa1f25d8>
80213130:	dc402617 	ldw	r17,152(sp)
80213134:	0441d30e 	bge	zero,r17,80213884 <___vfprintf_internal_r+0x1968>
80213138:	dc403217 	ldw	r17,200(sp)
8021313c:	d8803317 	ldw	r2,204(sp)
80213140:	1440010e 	bge	r2,r17,80213148 <___vfprintf_internal_r+0x122c>
80213144:	1023883a 	mov	r17,r2
80213148:	04400a0e 	bge	zero,r17,80213174 <___vfprintf_internal_r+0x1258>
8021314c:	d8801f17 	ldw	r2,124(sp)
80213150:	1c47883a 	add	r3,r3,r17
80213154:	44000015 	stw	r16,0(r8)
80213158:	10800044 	addi	r2,r2,1
8021315c:	44400115 	stw	r17,4(r8)
80213160:	d8c02015 	stw	r3,128(sp)
80213164:	d8801f15 	stw	r2,124(sp)
80213168:	010001c4 	movi	r4,7
8021316c:	20826516 	blt	r4,r2,80213b04 <___vfprintf_internal_r+0x1be8>
80213170:	42000204 	addi	r8,r8,8
80213174:	88026116 	blt	r17,zero,80213afc <___vfprintf_internal_r+0x1be0>
80213178:	d9003217 	ldw	r4,200(sp)
8021317c:	2463c83a 	sub	r17,r4,r17
80213180:	04407b0e 	bge	zero,r17,80213370 <___vfprintf_internal_r+0x1454>
80213184:	05800404 	movi	r22,16
80213188:	d8801f17 	ldw	r2,124(sp)
8021318c:	b4419d0e 	bge	r22,r17,80213804 <___vfprintf_internal_r+0x18e8>
80213190:	012008b4 	movhi	r4,32802
80213194:	2112ad84 	addi	r4,r4,19126
80213198:	d9002b15 	stw	r4,172(sp)
8021319c:	070001c4 	movi	fp,7
802131a0:	dcc02c17 	ldw	r19,176(sp)
802131a4:	00000306 	br	802131b4 <___vfprintf_internal_r+0x1298>
802131a8:	42000204 	addi	r8,r8,8
802131ac:	8c7ffc04 	addi	r17,r17,-16
802131b0:	b441970e 	bge	r22,r17,80213810 <___vfprintf_internal_r+0x18f4>
802131b4:	18c00404 	addi	r3,r3,16
802131b8:	10800044 	addi	r2,r2,1
802131bc:	45000015 	stw	r20,0(r8)
802131c0:	45800115 	stw	r22,4(r8)
802131c4:	d8c02015 	stw	r3,128(sp)
802131c8:	d8801f15 	stw	r2,124(sp)
802131cc:	e0bff60e 	bge	fp,r2,802131a8 <__reset+0xfa1f31a8>
802131d0:	d9801e04 	addi	r6,sp,120
802131d4:	b80b883a 	mov	r5,r23
802131d8:	9809883a 	mov	r4,r19
802131dc:	021a7dc0 	call	8021a7dc <__sprint_r>
802131e0:	103c501e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
802131e4:	d8c02017 	ldw	r3,128(sp)
802131e8:	d8801f17 	ldw	r2,124(sp)
802131ec:	da000404 	addi	r8,sp,16
802131f0:	003fee06 	br	802131ac <__reset+0xfa1f31ac>
802131f4:	d9002c17 	ldw	r4,176(sp)
802131f8:	d9801e04 	addi	r6,sp,120
802131fc:	b80b883a 	mov	r5,r23
80213200:	021a7dc0 	call	8021a7dc <__sprint_r>
80213204:	103c471e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213208:	d8c02017 	ldw	r3,128(sp)
8021320c:	df002787 	ldb	fp,158(sp)
80213210:	da000404 	addi	r8,sp,16
80213214:	003d5606 	br	80212770 <__reset+0xfa1f2770>
80213218:	9080040c 	andi	r2,r18,16
8021321c:	10016126 	beq	r2,zero,802137a4 <___vfprintf_internal_r+0x1888>
80213220:	d8802d17 	ldw	r2,180(sp)
80213224:	14c00017 	ldw	r19,0(r2)
80213228:	10800104 	addi	r2,r2,4
8021322c:	d8802d15 	stw	r2,180(sp)
80213230:	982dd7fa 	srai	r22,r19,31
80213234:	b005883a 	mov	r2,r22
80213238:	003c8206 	br	80212444 <__reset+0xfa1f2444>
8021323c:	9080040c 	andi	r2,r18,16
80213240:	10003526 	beq	r2,zero,80213318 <___vfprintf_internal_r+0x13fc>
80213244:	d9402d17 	ldw	r5,180(sp)
80213248:	d8c02917 	ldw	r3,164(sp)
8021324c:	d8002785 	stb	zero,158(sp)
80213250:	28800104 	addi	r2,r5,4
80213254:	2cc00017 	ldw	r19,0(r5)
80213258:	002d883a 	mov	r22,zero
8021325c:	18003716 	blt	r3,zero,8021333c <___vfprintf_internal_r+0x1420>
80213260:	00ffdfc4 	movi	r3,-129
80213264:	d8802d15 	stw	r2,180(sp)
80213268:	90e4703a 	and	r18,r18,r3
8021326c:	0039883a 	mov	fp,zero
80213270:	983df326 	beq	r19,zero,80212a40 <__reset+0xfa1f2a40>
80213274:	00800244 	movi	r2,9
80213278:	14fc7b36 	bltu	r2,r19,80212468 <__reset+0xfa1f2468>
8021327c:	d8c02817 	ldw	r3,160(sp)
80213280:	dc001dc4 	addi	r16,sp,119
80213284:	9cc00c04 	addi	r19,r19,48
80213288:	1c07c83a 	sub	r3,r3,r16
8021328c:	dcc01dc5 	stb	r19,119(sp)
80213290:	d8c02e15 	stw	r3,184(sp)
80213294:	003ce806 	br	80212638 <__reset+0xfa1f2638>
80213298:	d8803317 	ldw	r2,204(sp)
8021329c:	143fffc4 	addi	r16,r2,-1
802132a0:	043f4d0e 	bge	zero,r16,80212fd8 <__reset+0xfa1f2fd8>
802132a4:	07000404 	movi	fp,16
802132a8:	e400810e 	bge	fp,r16,802134b0 <___vfprintf_internal_r+0x1594>
802132ac:	016008b4 	movhi	r5,32802
802132b0:	2952ad84 	addi	r5,r5,19126
802132b4:	d9402b15 	stw	r5,172(sp)
802132b8:	01c001c4 	movi	r7,7
802132bc:	dcc02c17 	ldw	r19,176(sp)
802132c0:	00000306 	br	802132d0 <___vfprintf_internal_r+0x13b4>
802132c4:	b5800204 	addi	r22,r22,8
802132c8:	843ffc04 	addi	r16,r16,-16
802132cc:	e4007b0e 	bge	fp,r16,802134bc <___vfprintf_internal_r+0x15a0>
802132d0:	18c00404 	addi	r3,r3,16
802132d4:	8c400044 	addi	r17,r17,1
802132d8:	b5000015 	stw	r20,0(r22)
802132dc:	b7000115 	stw	fp,4(r22)
802132e0:	d8c02015 	stw	r3,128(sp)
802132e4:	dc401f15 	stw	r17,124(sp)
802132e8:	3c7ff60e 	bge	r7,r17,802132c4 <__reset+0xfa1f32c4>
802132ec:	d9801e04 	addi	r6,sp,120
802132f0:	b80b883a 	mov	r5,r23
802132f4:	9809883a 	mov	r4,r19
802132f8:	d9c03c15 	stw	r7,240(sp)
802132fc:	021a7dc0 	call	8021a7dc <__sprint_r>
80213300:	d9c03c17 	ldw	r7,240(sp)
80213304:	103c071e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213308:	d8c02017 	ldw	r3,128(sp)
8021330c:	dc401f17 	ldw	r17,124(sp)
80213310:	dd800404 	addi	r22,sp,16
80213314:	003fec06 	br	802132c8 <__reset+0xfa1f32c8>
80213318:	9080100c 	andi	r2,r18,64
8021331c:	d8002785 	stb	zero,158(sp)
80213320:	10010e26 	beq	r2,zero,8021375c <___vfprintf_internal_r+0x1840>
80213324:	d9002d17 	ldw	r4,180(sp)
80213328:	d9402917 	ldw	r5,164(sp)
8021332c:	002d883a 	mov	r22,zero
80213330:	20800104 	addi	r2,r4,4
80213334:	24c0000b 	ldhu	r19,0(r4)
80213338:	283fc90e 	bge	r5,zero,80213260 <__reset+0xfa1f3260>
8021333c:	d8802d15 	stw	r2,180(sp)
80213340:	0039883a 	mov	fp,zero
80213344:	9d84b03a 	or	r2,r19,r22
80213348:	103c461e 	bne	r2,zero,80212464 <__reset+0xfa1f2464>
8021334c:	00800044 	movi	r2,1
80213350:	003e6c06 	br	80212d04 <__reset+0xfa1f2d04>
80213354:	d9002c17 	ldw	r4,176(sp)
80213358:	d9801e04 	addi	r6,sp,120
8021335c:	b80b883a 	mov	r5,r23
80213360:	021a7dc0 	call	8021a7dc <__sprint_r>
80213364:	103bef1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213368:	d8c02017 	ldw	r3,128(sp)
8021336c:	da000404 	addi	r8,sp,16
80213370:	d9003217 	ldw	r4,200(sp)
80213374:	d8802617 	ldw	r2,152(sp)
80213378:	d9403317 	ldw	r5,204(sp)
8021337c:	8123883a 	add	r17,r16,r4
80213380:	11400216 	blt	r2,r5,8021338c <___vfprintf_internal_r+0x1470>
80213384:	9100004c 	andi	r4,r18,1
80213388:	20000d26 	beq	r4,zero,802133c0 <___vfprintf_internal_r+0x14a4>
8021338c:	d9003717 	ldw	r4,220(sp)
80213390:	d9403417 	ldw	r5,208(sp)
80213394:	1907883a 	add	r3,r3,r4
80213398:	d9001f17 	ldw	r4,124(sp)
8021339c:	41400015 	stw	r5,0(r8)
802133a0:	d9403717 	ldw	r5,220(sp)
802133a4:	21000044 	addi	r4,r4,1
802133a8:	d8c02015 	stw	r3,128(sp)
802133ac:	41400115 	stw	r5,4(r8)
802133b0:	d9001f15 	stw	r4,124(sp)
802133b4:	014001c4 	movi	r5,7
802133b8:	2901e816 	blt	r5,r4,80213b5c <___vfprintf_internal_r+0x1c40>
802133bc:	42000204 	addi	r8,r8,8
802133c0:	d9003317 	ldw	r4,204(sp)
802133c4:	8121883a 	add	r16,r16,r4
802133c8:	2085c83a 	sub	r2,r4,r2
802133cc:	8461c83a 	sub	r16,r16,r17
802133d0:	1400010e 	bge	r2,r16,802133d8 <___vfprintf_internal_r+0x14bc>
802133d4:	1021883a 	mov	r16,r2
802133d8:	04000a0e 	bge	zero,r16,80213404 <___vfprintf_internal_r+0x14e8>
802133dc:	d9001f17 	ldw	r4,124(sp)
802133e0:	1c07883a 	add	r3,r3,r16
802133e4:	44400015 	stw	r17,0(r8)
802133e8:	21000044 	addi	r4,r4,1
802133ec:	44000115 	stw	r16,4(r8)
802133f0:	d8c02015 	stw	r3,128(sp)
802133f4:	d9001f15 	stw	r4,124(sp)
802133f8:	014001c4 	movi	r5,7
802133fc:	2901fb16 	blt	r5,r4,80213bec <___vfprintf_internal_r+0x1cd0>
80213400:	42000204 	addi	r8,r8,8
80213404:	8001f716 	blt	r16,zero,80213be4 <___vfprintf_internal_r+0x1cc8>
80213408:	1421c83a 	sub	r16,r2,r16
8021340c:	043d380e 	bge	zero,r16,802128f0 <__reset+0xfa1f28f0>
80213410:	04400404 	movi	r17,16
80213414:	d8801f17 	ldw	r2,124(sp)
80213418:	8c3efb0e 	bge	r17,r16,80213008 <__reset+0xfa1f3008>
8021341c:	016008b4 	movhi	r5,32802
80213420:	2952ad84 	addi	r5,r5,19126
80213424:	d9402b15 	stw	r5,172(sp)
80213428:	058001c4 	movi	r22,7
8021342c:	dcc02c17 	ldw	r19,176(sp)
80213430:	00000306 	br	80213440 <___vfprintf_internal_r+0x1524>
80213434:	42000204 	addi	r8,r8,8
80213438:	843ffc04 	addi	r16,r16,-16
8021343c:	8c3ef50e 	bge	r17,r16,80213014 <__reset+0xfa1f3014>
80213440:	18c00404 	addi	r3,r3,16
80213444:	10800044 	addi	r2,r2,1
80213448:	45000015 	stw	r20,0(r8)
8021344c:	44400115 	stw	r17,4(r8)
80213450:	d8c02015 	stw	r3,128(sp)
80213454:	d8801f15 	stw	r2,124(sp)
80213458:	b0bff60e 	bge	r22,r2,80213434 <__reset+0xfa1f3434>
8021345c:	d9801e04 	addi	r6,sp,120
80213460:	b80b883a 	mov	r5,r23
80213464:	9809883a 	mov	r4,r19
80213468:	021a7dc0 	call	8021a7dc <__sprint_r>
8021346c:	103bad1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213470:	d8c02017 	ldw	r3,128(sp)
80213474:	d8801f17 	ldw	r2,124(sp)
80213478:	da000404 	addi	r8,sp,16
8021347c:	003fee06 	br	80213438 <__reset+0xfa1f3438>
80213480:	9088703a 	and	r4,r18,r2
80213484:	203eab1e 	bne	r4,zero,80212f34 <__reset+0xfa1f2f34>
80213488:	dc401f17 	ldw	r17,124(sp)
8021348c:	40800115 	stw	r2,4(r8)
80213490:	44000015 	stw	r16,0(r8)
80213494:	8c400044 	addi	r17,r17,1
80213498:	d8c02015 	stw	r3,128(sp)
8021349c:	dc401f15 	stw	r17,124(sp)
802134a0:	008001c4 	movi	r2,7
802134a4:	14400e16 	blt	r2,r17,802134e0 <___vfprintf_internal_r+0x15c4>
802134a8:	45800204 	addi	r22,r8,8
802134ac:	003eca06 	br	80212fd8 <__reset+0xfa1f2fd8>
802134b0:	012008b4 	movhi	r4,32802
802134b4:	2112ad84 	addi	r4,r4,19126
802134b8:	d9002b15 	stw	r4,172(sp)
802134bc:	d8802b17 	ldw	r2,172(sp)
802134c0:	1c07883a 	add	r3,r3,r16
802134c4:	8c400044 	addi	r17,r17,1
802134c8:	b0800015 	stw	r2,0(r22)
802134cc:	b4000115 	stw	r16,4(r22)
802134d0:	d8c02015 	stw	r3,128(sp)
802134d4:	dc401f15 	stw	r17,124(sp)
802134d8:	008001c4 	movi	r2,7
802134dc:	147ebd0e 	bge	r2,r17,80212fd4 <__reset+0xfa1f2fd4>
802134e0:	d9002c17 	ldw	r4,176(sp)
802134e4:	d9801e04 	addi	r6,sp,120
802134e8:	b80b883a 	mov	r5,r23
802134ec:	021a7dc0 	call	8021a7dc <__sprint_r>
802134f0:	103b8c1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
802134f4:	d8c02017 	ldw	r3,128(sp)
802134f8:	dc401f17 	ldw	r17,124(sp)
802134fc:	dd800404 	addi	r22,sp,16
80213500:	003eb506 	br	80212fd8 <__reset+0xfa1f2fd8>
80213504:	d9002c17 	ldw	r4,176(sp)
80213508:	d9801e04 	addi	r6,sp,120
8021350c:	b80b883a 	mov	r5,r23
80213510:	021a7dc0 	call	8021a7dc <__sprint_r>
80213514:	103b831e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213518:	d8c02017 	ldw	r3,128(sp)
8021351c:	dc401f17 	ldw	r17,124(sp)
80213520:	da000404 	addi	r8,sp,16
80213524:	003e8d06 	br	80212f5c <__reset+0xfa1f2f5c>
80213528:	d9002c17 	ldw	r4,176(sp)
8021352c:	d9801e04 	addi	r6,sp,120
80213530:	b80b883a 	mov	r5,r23
80213534:	021a7dc0 	call	8021a7dc <__sprint_r>
80213538:	103b7a1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
8021353c:	d8c02017 	ldw	r3,128(sp)
80213540:	dc401f17 	ldw	r17,124(sp)
80213544:	dd800404 	addi	r22,sp,16
80213548:	003e8f06 	br	80212f88 <__reset+0xfa1f2f88>
8021354c:	0027883a 	mov	r19,zero
80213550:	003f4a06 	br	8021327c <__reset+0xfa1f327c>
80213554:	d9002c17 	ldw	r4,176(sp)
80213558:	d9801e04 	addi	r6,sp,120
8021355c:	b80b883a 	mov	r5,r23
80213560:	021a7dc0 	call	8021a7dc <__sprint_r>
80213564:	103b6f1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213568:	d8c02017 	ldw	r3,128(sp)
8021356c:	da000404 	addi	r8,sp,16
80213570:	003c9d06 	br	802127e8 <__reset+0xfa1f27e8>
80213574:	04e7c83a 	sub	r19,zero,r19
80213578:	9804c03a 	cmpne	r2,r19,zero
8021357c:	05adc83a 	sub	r22,zero,r22
80213580:	b0adc83a 	sub	r22,r22,r2
80213584:	d8802917 	ldw	r2,164(sp)
80213588:	07000b44 	movi	fp,45
8021358c:	df002785 	stb	fp,158(sp)
80213590:	10017b16 	blt	r2,zero,80213b80 <___vfprintf_internal_r+0x1c64>
80213594:	00bfdfc4 	movi	r2,-129
80213598:	90a4703a 	and	r18,r18,r2
8021359c:	003bb106 	br	80212464 <__reset+0xfa1f2464>
802135a0:	d9003617 	ldw	r4,216(sp)
802135a4:	d9403817 	ldw	r5,224(sp)
802135a8:	da003d15 	stw	r8,244(sp)
802135ac:	0218ff40 	call	80218ff4 <__fpclassifyd>
802135b0:	da003d17 	ldw	r8,244(sp)
802135b4:	1000f026 	beq	r2,zero,80213978 <___vfprintf_internal_r+0x1a5c>
802135b8:	d9002917 	ldw	r4,164(sp)
802135bc:	05bff7c4 	movi	r22,-33
802135c0:	00bfffc4 	movi	r2,-1
802135c4:	8dac703a 	and	r22,r17,r22
802135c8:	20820026 	beq	r4,r2,80213dcc <___vfprintf_internal_r+0x1eb0>
802135cc:	008011c4 	movi	r2,71
802135d0:	b081f726 	beq	r22,r2,80213db0 <___vfprintf_internal_r+0x1e94>
802135d4:	d9003817 	ldw	r4,224(sp)
802135d8:	90c04014 	ori	r3,r18,256
802135dc:	d8c02b15 	stw	r3,172(sp)
802135e0:	20021516 	blt	r4,zero,80213e38 <___vfprintf_internal_r+0x1f1c>
802135e4:	dcc03817 	ldw	r19,224(sp)
802135e8:	d8002a05 	stb	zero,168(sp)
802135ec:	00801984 	movi	r2,102
802135f0:	8881f926 	beq	r17,r2,80213dd8 <___vfprintf_internal_r+0x1ebc>
802135f4:	00801184 	movi	r2,70
802135f8:	88821c26 	beq	r17,r2,80213e6c <___vfprintf_internal_r+0x1f50>
802135fc:	00801144 	movi	r2,69
80213600:	b081ef26 	beq	r22,r2,80213dc0 <___vfprintf_internal_r+0x1ea4>
80213604:	d8c02917 	ldw	r3,164(sp)
80213608:	d8802104 	addi	r2,sp,132
8021360c:	d8800315 	stw	r2,12(sp)
80213610:	d9403617 	ldw	r5,216(sp)
80213614:	d8802504 	addi	r2,sp,148
80213618:	d9002c17 	ldw	r4,176(sp)
8021361c:	d8800215 	stw	r2,8(sp)
80213620:	d8802604 	addi	r2,sp,152
80213624:	d8c00015 	stw	r3,0(sp)
80213628:	d8800115 	stw	r2,4(sp)
8021362c:	01c00084 	movi	r7,2
80213630:	980d883a 	mov	r6,r19
80213634:	d8c03c15 	stw	r3,240(sp)
80213638:	da003d15 	stw	r8,244(sp)
8021363c:	02145400 	call	80214540 <_dtoa_r>
80213640:	1021883a 	mov	r16,r2
80213644:	008019c4 	movi	r2,103
80213648:	d8c03c17 	ldw	r3,240(sp)
8021364c:	da003d17 	ldw	r8,244(sp)
80213650:	88817126 	beq	r17,r2,80213c18 <___vfprintf_internal_r+0x1cfc>
80213654:	008011c4 	movi	r2,71
80213658:	88829226 	beq	r17,r2,802140a4 <___vfprintf_internal_r+0x2188>
8021365c:	80f9883a 	add	fp,r16,r3
80213660:	d9003617 	ldw	r4,216(sp)
80213664:	000d883a 	mov	r6,zero
80213668:	000f883a 	mov	r7,zero
8021366c:	980b883a 	mov	r5,r19
80213670:	da003d15 	stw	r8,244(sp)
80213674:	021e4540 	call	8021e454 <__eqdf2>
80213678:	da003d17 	ldw	r8,244(sp)
8021367c:	10018d26 	beq	r2,zero,80213cb4 <___vfprintf_internal_r+0x1d98>
80213680:	d8802117 	ldw	r2,132(sp)
80213684:	1700062e 	bgeu	r2,fp,802136a0 <___vfprintf_internal_r+0x1784>
80213688:	01000c04 	movi	r4,48
8021368c:	10c00044 	addi	r3,r2,1
80213690:	d8c02115 	stw	r3,132(sp)
80213694:	11000005 	stb	r4,0(r2)
80213698:	d8802117 	ldw	r2,132(sp)
8021369c:	173ffb36 	bltu	r2,fp,8021368c <__reset+0xfa1f368c>
802136a0:	1405c83a 	sub	r2,r2,r16
802136a4:	d8803315 	stw	r2,204(sp)
802136a8:	008011c4 	movi	r2,71
802136ac:	b0817626 	beq	r22,r2,80213c88 <___vfprintf_internal_r+0x1d6c>
802136b0:	00801944 	movi	r2,101
802136b4:	1442810e 	bge	r2,r17,802140bc <___vfprintf_internal_r+0x21a0>
802136b8:	d8c02617 	ldw	r3,152(sp)
802136bc:	00801984 	movi	r2,102
802136c0:	d8c03215 	stw	r3,200(sp)
802136c4:	8881fe26 	beq	r17,r2,80213ec0 <___vfprintf_internal_r+0x1fa4>
802136c8:	d8c03217 	ldw	r3,200(sp)
802136cc:	d9003317 	ldw	r4,204(sp)
802136d0:	1901dd16 	blt	r3,r4,80213e48 <___vfprintf_internal_r+0x1f2c>
802136d4:	9480004c 	andi	r18,r18,1
802136d8:	90022b1e 	bne	r18,zero,80213f88 <___vfprintf_internal_r+0x206c>
802136dc:	1805883a 	mov	r2,r3
802136e0:	18028016 	blt	r3,zero,802140e4 <___vfprintf_internal_r+0x21c8>
802136e4:	d8c03217 	ldw	r3,200(sp)
802136e8:	044019c4 	movi	r17,103
802136ec:	d8c02e15 	stw	r3,184(sp)
802136f0:	df002a07 	ldb	fp,168(sp)
802136f4:	e001531e 	bne	fp,zero,80213c44 <___vfprintf_internal_r+0x1d28>
802136f8:	df002783 	ldbu	fp,158(sp)
802136fc:	d8802a15 	stw	r2,168(sp)
80213700:	dc802b17 	ldw	r18,172(sp)
80213704:	d8002915 	stw	zero,164(sp)
80213708:	003bd106 	br	80212650 <__reset+0xfa1f2650>
8021370c:	d8802d17 	ldw	r2,180(sp)
80213710:	d8c02d17 	ldw	r3,180(sp)
80213714:	d9002d17 	ldw	r4,180(sp)
80213718:	10800017 	ldw	r2,0(r2)
8021371c:	18c00117 	ldw	r3,4(r3)
80213720:	21000204 	addi	r4,r4,8
80213724:	d8803615 	stw	r2,216(sp)
80213728:	d8c03815 	stw	r3,224(sp)
8021372c:	d9002d15 	stw	r4,180(sp)
80213730:	003b7506 	br	80212508 <__reset+0xfa1f2508>
80213734:	ac400007 	ldb	r17,0(r21)
80213738:	003a5906 	br	802120a0 <__reset+0xfa1f20a0>
8021373c:	9080100c 	andi	r2,r18,64
80213740:	1000a826 	beq	r2,zero,802139e4 <___vfprintf_internal_r+0x1ac8>
80213744:	d9002d17 	ldw	r4,180(sp)
80213748:	002d883a 	mov	r22,zero
8021374c:	24c0000b 	ldhu	r19,0(r4)
80213750:	21000104 	addi	r4,r4,4
80213754:	d9002d15 	stw	r4,180(sp)
80213758:	003ccb06 	br	80212a88 <__reset+0xfa1f2a88>
8021375c:	d8c02d17 	ldw	r3,180(sp)
80213760:	d9002917 	ldw	r4,164(sp)
80213764:	002d883a 	mov	r22,zero
80213768:	18800104 	addi	r2,r3,4
8021376c:	1cc00017 	ldw	r19,0(r3)
80213770:	203ebb0e 	bge	r4,zero,80213260 <__reset+0xfa1f3260>
80213774:	003ef106 	br	8021333c <__reset+0xfa1f333c>
80213778:	9080040c 	andi	r2,r18,16
8021377c:	1000921e 	bne	r2,zero,802139c8 <___vfprintf_internal_r+0x1aac>
80213780:	9480100c 	andi	r18,r18,64
80213784:	90013926 	beq	r18,zero,80213c6c <___vfprintf_internal_r+0x1d50>
80213788:	d9002d17 	ldw	r4,180(sp)
8021378c:	d9402f17 	ldw	r5,188(sp)
80213790:	20800017 	ldw	r2,0(r4)
80213794:	21000104 	addi	r4,r4,4
80213798:	d9002d15 	stw	r4,180(sp)
8021379c:	1140000d 	sth	r5,0(r2)
802137a0:	003a1606 	br	80211ffc <__reset+0xfa1f1ffc>
802137a4:	9080100c 	andi	r2,r18,64
802137a8:	10008026 	beq	r2,zero,802139ac <___vfprintf_internal_r+0x1a90>
802137ac:	d8c02d17 	ldw	r3,180(sp)
802137b0:	1cc0000f 	ldh	r19,0(r3)
802137b4:	18c00104 	addi	r3,r3,4
802137b8:	d8c02d15 	stw	r3,180(sp)
802137bc:	982dd7fa 	srai	r22,r19,31
802137c0:	b005883a 	mov	r2,r22
802137c4:	003b1f06 	br	80212444 <__reset+0xfa1f2444>
802137c8:	9080100c 	andi	r2,r18,64
802137cc:	d8002785 	stb	zero,158(sp)
802137d0:	10008a1e 	bne	r2,zero,802139fc <___vfprintf_internal_r+0x1ae0>
802137d4:	d9402d17 	ldw	r5,180(sp)
802137d8:	d8c02917 	ldw	r3,164(sp)
802137dc:	002d883a 	mov	r22,zero
802137e0:	28800104 	addi	r2,r5,4
802137e4:	2cc00017 	ldw	r19,0(r5)
802137e8:	183e4b0e 	bge	r3,zero,80213118 <__reset+0xfa1f3118>
802137ec:	9d86b03a 	or	r3,r19,r22
802137f0:	d8802d15 	stw	r2,180(sp)
802137f4:	183e4c1e 	bne	r3,zero,80213128 <__reset+0xfa1f3128>
802137f8:	0039883a 	mov	fp,zero
802137fc:	0005883a 	mov	r2,zero
80213800:	003d4006 	br	80212d04 <__reset+0xfa1f2d04>
80213804:	016008b4 	movhi	r5,32802
80213808:	2952ad84 	addi	r5,r5,19126
8021380c:	d9402b15 	stw	r5,172(sp)
80213810:	d9402b17 	ldw	r5,172(sp)
80213814:	1c47883a 	add	r3,r3,r17
80213818:	10800044 	addi	r2,r2,1
8021381c:	41400015 	stw	r5,0(r8)
80213820:	44400115 	stw	r17,4(r8)
80213824:	d8c02015 	stw	r3,128(sp)
80213828:	d8801f15 	stw	r2,124(sp)
8021382c:	010001c4 	movi	r4,7
80213830:	20bec816 	blt	r4,r2,80213354 <__reset+0xfa1f3354>
80213834:	42000204 	addi	r8,r8,8
80213838:	003ecd06 	br	80213370 <__reset+0xfa1f3370>
8021383c:	d9002917 	ldw	r4,164(sp)
80213840:	d8002785 	stb	zero,158(sp)
80213844:	203d2d16 	blt	r4,zero,80212cfc <__reset+0xfa1f2cfc>
80213848:	00bfdfc4 	movi	r2,-129
8021384c:	90a4703a 	and	r18,r18,r2
80213850:	003a9106 	br	80212298 <__reset+0xfa1f2298>
80213854:	012008b4 	movhi	r4,32802
80213858:	2112ad84 	addi	r4,r4,19126
8021385c:	d9002b15 	stw	r4,172(sp)
80213860:	003c0c06 	br	80212894 <__reset+0xfa1f2894>
80213864:	d9002c17 	ldw	r4,176(sp)
80213868:	d9801e04 	addi	r6,sp,120
8021386c:	b80b883a 	mov	r5,r23
80213870:	021a7dc0 	call	8021a7dc <__sprint_r>
80213874:	103aab1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213878:	d8c02017 	ldw	r3,128(sp)
8021387c:	da000404 	addi	r8,sp,16
80213880:	003d4106 	br	80212d88 <__reset+0xfa1f2d88>
80213884:	d8801f17 	ldw	r2,124(sp)
80213888:	016008b4 	movhi	r5,32802
8021388c:	01000044 	movi	r4,1
80213890:	18c00044 	addi	r3,r3,1
80213894:	10800044 	addi	r2,r2,1
80213898:	2952a504 	addi	r5,r5,19092
8021389c:	41000115 	stw	r4,4(r8)
802138a0:	41400015 	stw	r5,0(r8)
802138a4:	d8c02015 	stw	r3,128(sp)
802138a8:	d8801f15 	stw	r2,124(sp)
802138ac:	010001c4 	movi	r4,7
802138b0:	20805c16 	blt	r4,r2,80213a24 <___vfprintf_internal_r+0x1b08>
802138b4:	42000204 	addi	r8,r8,8
802138b8:	8800041e 	bne	r17,zero,802138cc <___vfprintf_internal_r+0x19b0>
802138bc:	d8803317 	ldw	r2,204(sp)
802138c0:	1000021e 	bne	r2,zero,802138cc <___vfprintf_internal_r+0x19b0>
802138c4:	9080004c 	andi	r2,r18,1
802138c8:	103c0926 	beq	r2,zero,802128f0 <__reset+0xfa1f28f0>
802138cc:	d9003717 	ldw	r4,220(sp)
802138d0:	d8801f17 	ldw	r2,124(sp)
802138d4:	d9403417 	ldw	r5,208(sp)
802138d8:	20c7883a 	add	r3,r4,r3
802138dc:	10800044 	addi	r2,r2,1
802138e0:	41000115 	stw	r4,4(r8)
802138e4:	41400015 	stw	r5,0(r8)
802138e8:	d8c02015 	stw	r3,128(sp)
802138ec:	d8801f15 	stw	r2,124(sp)
802138f0:	010001c4 	movi	r4,7
802138f4:	20812116 	blt	r4,r2,80213d7c <___vfprintf_internal_r+0x1e60>
802138f8:	42000204 	addi	r8,r8,8
802138fc:	0463c83a 	sub	r17,zero,r17
80213900:	0440730e 	bge	zero,r17,80213ad0 <___vfprintf_internal_r+0x1bb4>
80213904:	05800404 	movi	r22,16
80213908:	b440860e 	bge	r22,r17,80213b24 <___vfprintf_internal_r+0x1c08>
8021390c:	016008b4 	movhi	r5,32802
80213910:	2952ad84 	addi	r5,r5,19126
80213914:	d9402b15 	stw	r5,172(sp)
80213918:	070001c4 	movi	fp,7
8021391c:	dcc02c17 	ldw	r19,176(sp)
80213920:	00000306 	br	80213930 <___vfprintf_internal_r+0x1a14>
80213924:	42000204 	addi	r8,r8,8
80213928:	8c7ffc04 	addi	r17,r17,-16
8021392c:	b440800e 	bge	r22,r17,80213b30 <___vfprintf_internal_r+0x1c14>
80213930:	18c00404 	addi	r3,r3,16
80213934:	10800044 	addi	r2,r2,1
80213938:	45000015 	stw	r20,0(r8)
8021393c:	45800115 	stw	r22,4(r8)
80213940:	d8c02015 	stw	r3,128(sp)
80213944:	d8801f15 	stw	r2,124(sp)
80213948:	e0bff60e 	bge	fp,r2,80213924 <__reset+0xfa1f3924>
8021394c:	d9801e04 	addi	r6,sp,120
80213950:	b80b883a 	mov	r5,r23
80213954:	9809883a 	mov	r4,r19
80213958:	021a7dc0 	call	8021a7dc <__sprint_r>
8021395c:	103a711e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213960:	d8c02017 	ldw	r3,128(sp)
80213964:	d8801f17 	ldw	r2,124(sp)
80213968:	da000404 	addi	r8,sp,16
8021396c:	003fee06 	br	80213928 <__reset+0xfa1f3928>
80213970:	00bfffc4 	movi	r2,-1
80213974:	003a6f06 	br	80212334 <__reset+0xfa1f2334>
80213978:	008011c4 	movi	r2,71
8021397c:	1440b816 	blt	r2,r17,80213c60 <___vfprintf_internal_r+0x1d44>
80213980:	042008b4 	movhi	r16,32802
80213984:	84129704 	addi	r16,r16,19036
80213988:	00c000c4 	movi	r3,3
8021398c:	00bfdfc4 	movi	r2,-129
80213990:	d8c02a15 	stw	r3,168(sp)
80213994:	90a4703a 	and	r18,r18,r2
80213998:	df002783 	ldbu	fp,158(sp)
8021399c:	d8c02e15 	stw	r3,184(sp)
802139a0:	d8002915 	stw	zero,164(sp)
802139a4:	d8003215 	stw	zero,200(sp)
802139a8:	003b2906 	br	80212650 <__reset+0xfa1f2650>
802139ac:	d9002d17 	ldw	r4,180(sp)
802139b0:	24c00017 	ldw	r19,0(r4)
802139b4:	21000104 	addi	r4,r4,4
802139b8:	d9002d15 	stw	r4,180(sp)
802139bc:	982dd7fa 	srai	r22,r19,31
802139c0:	b005883a 	mov	r2,r22
802139c4:	003a9f06 	br	80212444 <__reset+0xfa1f2444>
802139c8:	d9402d17 	ldw	r5,180(sp)
802139cc:	d8c02f17 	ldw	r3,188(sp)
802139d0:	28800017 	ldw	r2,0(r5)
802139d4:	29400104 	addi	r5,r5,4
802139d8:	d9402d15 	stw	r5,180(sp)
802139dc:	10c00015 	stw	r3,0(r2)
802139e0:	00398606 	br	80211ffc <__reset+0xfa1f1ffc>
802139e4:	d9402d17 	ldw	r5,180(sp)
802139e8:	002d883a 	mov	r22,zero
802139ec:	2cc00017 	ldw	r19,0(r5)
802139f0:	29400104 	addi	r5,r5,4
802139f4:	d9402d15 	stw	r5,180(sp)
802139f8:	003c2306 	br	80212a88 <__reset+0xfa1f2a88>
802139fc:	d8c02d17 	ldw	r3,180(sp)
80213a00:	d9002917 	ldw	r4,164(sp)
80213a04:	002d883a 	mov	r22,zero
80213a08:	18800104 	addi	r2,r3,4
80213a0c:	1cc0000b 	ldhu	r19,0(r3)
80213a10:	203dc10e 	bge	r4,zero,80213118 <__reset+0xfa1f3118>
80213a14:	003f7506 	br	802137ec <__reset+0xfa1f37ec>
80213a18:	042008b4 	movhi	r16,32802
80213a1c:	84129504 	addi	r16,r16,19028
80213a20:	003acc06 	br	80212554 <__reset+0xfa1f2554>
80213a24:	d9002c17 	ldw	r4,176(sp)
80213a28:	d9801e04 	addi	r6,sp,120
80213a2c:	b80b883a 	mov	r5,r23
80213a30:	021a7dc0 	call	8021a7dc <__sprint_r>
80213a34:	103a3b1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213a38:	dc402617 	ldw	r17,152(sp)
80213a3c:	d8c02017 	ldw	r3,128(sp)
80213a40:	da000404 	addi	r8,sp,16
80213a44:	003f9c06 	br	802138b8 <__reset+0xfa1f38b8>
80213a48:	ac400043 	ldbu	r17,1(r21)
80213a4c:	94800814 	ori	r18,r18,32
80213a50:	ad400044 	addi	r21,r21,1
80213a54:	8c403fcc 	andi	r17,r17,255
80213a58:	8c40201c 	xori	r17,r17,128
80213a5c:	8c7fe004 	addi	r17,r17,-128
80213a60:	00398f06 	br	802120a0 <__reset+0xfa1f20a0>
80213a64:	d8c02d15 	stw	r3,180(sp)
80213a68:	0039883a 	mov	fp,zero
80213a6c:	003e3506 	br	80213344 <__reset+0xfa1f3344>
80213a70:	d9002c17 	ldw	r4,176(sp)
80213a74:	d9801e04 	addi	r6,sp,120
80213a78:	b80b883a 	mov	r5,r23
80213a7c:	021a7dc0 	call	8021a7dc <__sprint_r>
80213a80:	103a281e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213a84:	d8c02017 	ldw	r3,128(sp)
80213a88:	da000404 	addi	r8,sp,16
80213a8c:	003cd006 	br	80212dd0 <__reset+0xfa1f2dd0>
80213a90:	8009883a 	mov	r4,r16
80213a94:	da003d15 	stw	r8,244(sp)
80213a98:	020fcac0 	call	8020fcac <strlen>
80213a9c:	d8802e15 	stw	r2,184(sp)
80213aa0:	da003d17 	ldw	r8,244(sp)
80213aa4:	103c340e 	bge	r2,zero,80212b78 <__reset+0xfa1f2b78>
80213aa8:	0005883a 	mov	r2,zero
80213aac:	003c3206 	br	80212b78 <__reset+0xfa1f2b78>
80213ab0:	d9002c17 	ldw	r4,176(sp)
80213ab4:	d9801e04 	addi	r6,sp,120
80213ab8:	b80b883a 	mov	r5,r23
80213abc:	021a7dc0 	call	8021a7dc <__sprint_r>
80213ac0:	103a181e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213ac4:	d8c02017 	ldw	r3,128(sp)
80213ac8:	d8801f17 	ldw	r2,124(sp)
80213acc:	da000404 	addi	r8,sp,16
80213ad0:	d9403317 	ldw	r5,204(sp)
80213ad4:	10800044 	addi	r2,r2,1
80213ad8:	44000015 	stw	r16,0(r8)
80213adc:	28c7883a 	add	r3,r5,r3
80213ae0:	003b7d06 	br	802128d8 <__reset+0xfa1f28d8>
80213ae4:	012008b4 	movhi	r4,32802
80213ae8:	2112b184 	addi	r4,r4,19142
80213aec:	d9003515 	stw	r4,212(sp)
80213af0:	003b1406 	br	80212744 <__reset+0xfa1f2744>
80213af4:	013fffc4 	movi	r4,-1
80213af8:	003a3506 	br	802123d0 <__reset+0xfa1f23d0>
80213afc:	0023883a 	mov	r17,zero
80213b00:	003d9d06 	br	80213178 <__reset+0xfa1f3178>
80213b04:	d9002c17 	ldw	r4,176(sp)
80213b08:	d9801e04 	addi	r6,sp,120
80213b0c:	b80b883a 	mov	r5,r23
80213b10:	021a7dc0 	call	8021a7dc <__sprint_r>
80213b14:	103a031e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213b18:	d8c02017 	ldw	r3,128(sp)
80213b1c:	da000404 	addi	r8,sp,16
80213b20:	003d9406 	br	80213174 <__reset+0xfa1f3174>
80213b24:	012008b4 	movhi	r4,32802
80213b28:	2112ad84 	addi	r4,r4,19126
80213b2c:	d9002b15 	stw	r4,172(sp)
80213b30:	d9002b17 	ldw	r4,172(sp)
80213b34:	1c47883a 	add	r3,r3,r17
80213b38:	10800044 	addi	r2,r2,1
80213b3c:	41000015 	stw	r4,0(r8)
80213b40:	44400115 	stw	r17,4(r8)
80213b44:	d8c02015 	stw	r3,128(sp)
80213b48:	d8801f15 	stw	r2,124(sp)
80213b4c:	010001c4 	movi	r4,7
80213b50:	20bfd716 	blt	r4,r2,80213ab0 <__reset+0xfa1f3ab0>
80213b54:	42000204 	addi	r8,r8,8
80213b58:	003fdd06 	br	80213ad0 <__reset+0xfa1f3ad0>
80213b5c:	d9002c17 	ldw	r4,176(sp)
80213b60:	d9801e04 	addi	r6,sp,120
80213b64:	b80b883a 	mov	r5,r23
80213b68:	021a7dc0 	call	8021a7dc <__sprint_r>
80213b6c:	1039ed1e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213b70:	d8802617 	ldw	r2,152(sp)
80213b74:	d8c02017 	ldw	r3,128(sp)
80213b78:	da000404 	addi	r8,sp,16
80213b7c:	003e1006 	br	802133c0 <__reset+0xfa1f33c0>
80213b80:	00800044 	movi	r2,1
80213b84:	10803fcc 	andi	r2,r2,255
80213b88:	00c00044 	movi	r3,1
80213b8c:	10fa3526 	beq	r2,r3,80212464 <__reset+0xfa1f2464>
80213b90:	00c00084 	movi	r3,2
80213b94:	10fbcb26 	beq	r2,r3,80212ac4 <__reset+0xfa1f2ac4>
80213b98:	003a8f06 	br	802125d8 <__reset+0xfa1f25d8>
80213b9c:	012008b4 	movhi	r4,32802
80213ba0:	2112b184 	addi	r4,r4,19142
80213ba4:	d9003515 	stw	r4,212(sp)
80213ba8:	003b7606 	br	80212984 <__reset+0xfa1f2984>
80213bac:	d8802917 	ldw	r2,164(sp)
80213bb0:	00c00184 	movi	r3,6
80213bb4:	1880012e 	bgeu	r3,r2,80213bbc <___vfprintf_internal_r+0x1ca0>
80213bb8:	1805883a 	mov	r2,r3
80213bbc:	d8802e15 	stw	r2,184(sp)
80213bc0:	1000ef16 	blt	r2,zero,80213f80 <___vfprintf_internal_r+0x2064>
80213bc4:	042008b4 	movhi	r16,32802
80213bc8:	d8802a15 	stw	r2,168(sp)
80213bcc:	dcc02d15 	stw	r19,180(sp)
80213bd0:	d8002915 	stw	zero,164(sp)
80213bd4:	d8003215 	stw	zero,200(sp)
80213bd8:	8412a304 	addi	r16,r16,19084
80213bdc:	0039883a 	mov	fp,zero
80213be0:	003aa206 	br	8021266c <__reset+0xfa1f266c>
80213be4:	0021883a 	mov	r16,zero
80213be8:	003e0706 	br	80213408 <__reset+0xfa1f3408>
80213bec:	d9002c17 	ldw	r4,176(sp)
80213bf0:	d9801e04 	addi	r6,sp,120
80213bf4:	b80b883a 	mov	r5,r23
80213bf8:	021a7dc0 	call	8021a7dc <__sprint_r>
80213bfc:	1039c91e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213c00:	d8802617 	ldw	r2,152(sp)
80213c04:	d9403317 	ldw	r5,204(sp)
80213c08:	d8c02017 	ldw	r3,128(sp)
80213c0c:	da000404 	addi	r8,sp,16
80213c10:	2885c83a 	sub	r2,r5,r2
80213c14:	003dfb06 	br	80213404 <__reset+0xfa1f3404>
80213c18:	9080004c 	andi	r2,r18,1
80213c1c:	103e8f1e 	bne	r2,zero,8021365c <__reset+0xfa1f365c>
80213c20:	d8802117 	ldw	r2,132(sp)
80213c24:	003e9e06 	br	802136a0 <__reset+0xfa1f36a0>
80213c28:	1025883a 	mov	r18,r2
80213c2c:	0039883a 	mov	fp,zero
80213c30:	00800084 	movi	r2,2
80213c34:	003fd306 	br	80213b84 <__reset+0xfa1f3b84>
80213c38:	07000b44 	movi	fp,45
80213c3c:	df002785 	stb	fp,158(sp)
80213c40:	003a4006 	br	80212544 <__reset+0xfa1f2544>
80213c44:	00c00b44 	movi	r3,45
80213c48:	d8c02785 	stb	r3,158(sp)
80213c4c:	d8802a15 	stw	r2,168(sp)
80213c50:	dc802b17 	ldw	r18,172(sp)
80213c54:	d8002915 	stw	zero,164(sp)
80213c58:	07000b44 	movi	fp,45
80213c5c:	003a8006 	br	80212660 <__reset+0xfa1f2660>
80213c60:	042008b4 	movhi	r16,32802
80213c64:	84129804 	addi	r16,r16,19040
80213c68:	003f4706 	br	80213988 <__reset+0xfa1f3988>
80213c6c:	d8c02d17 	ldw	r3,180(sp)
80213c70:	d9002f17 	ldw	r4,188(sp)
80213c74:	18800017 	ldw	r2,0(r3)
80213c78:	18c00104 	addi	r3,r3,4
80213c7c:	d8c02d15 	stw	r3,180(sp)
80213c80:	11000015 	stw	r4,0(r2)
80213c84:	0038dd06 	br	80211ffc <__reset+0xfa1f1ffc>
80213c88:	dd802617 	ldw	r22,152(sp)
80213c8c:	00bfff44 	movi	r2,-3
80213c90:	b0801c16 	blt	r22,r2,80213d04 <___vfprintf_internal_r+0x1de8>
80213c94:	d9402917 	ldw	r5,164(sp)
80213c98:	2d801a16 	blt	r5,r22,80213d04 <___vfprintf_internal_r+0x1de8>
80213c9c:	dd803215 	stw	r22,200(sp)
80213ca0:	003e8906 	br	802136c8 <__reset+0xfa1f36c8>
80213ca4:	012008b4 	movhi	r4,32802
80213ca8:	2112ad84 	addi	r4,r4,19126
80213cac:	d9002b15 	stw	r4,172(sp)
80213cb0:	003c9106 	br	80212ef8 <__reset+0xfa1f2ef8>
80213cb4:	e005883a 	mov	r2,fp
80213cb8:	003e7906 	br	802136a0 <__reset+0xfa1f36a0>
80213cbc:	d9402917 	ldw	r5,164(sp)
80213cc0:	df002783 	ldbu	fp,158(sp)
80213cc4:	dcc02d15 	stw	r19,180(sp)
80213cc8:	d9402a15 	stw	r5,168(sp)
80213ccc:	d9402e15 	stw	r5,184(sp)
80213cd0:	d8002915 	stw	zero,164(sp)
80213cd4:	d8003215 	stw	zero,200(sp)
80213cd8:	003a5d06 	br	80212650 <__reset+0xfa1f2650>
80213cdc:	9080004c 	andi	r2,r18,1
80213ce0:	0039883a 	mov	fp,zero
80213ce4:	10000426 	beq	r2,zero,80213cf8 <___vfprintf_internal_r+0x1ddc>
80213ce8:	00800c04 	movi	r2,48
80213cec:	dc001dc4 	addi	r16,sp,119
80213cf0:	d8801dc5 	stb	r2,119(sp)
80213cf4:	003b8006 	br	80212af8 <__reset+0xfa1f2af8>
80213cf8:	d8002e15 	stw	zero,184(sp)
80213cfc:	dc001e04 	addi	r16,sp,120
80213d00:	003a4d06 	br	80212638 <__reset+0xfa1f2638>
80213d04:	8c7fff84 	addi	r17,r17,-2
80213d08:	b5bfffc4 	addi	r22,r22,-1
80213d0c:	dd802615 	stw	r22,152(sp)
80213d10:	dc4022c5 	stb	r17,139(sp)
80213d14:	b000bf16 	blt	r22,zero,80214014 <___vfprintf_internal_r+0x20f8>
80213d18:	00800ac4 	movi	r2,43
80213d1c:	d8802305 	stb	r2,140(sp)
80213d20:	00800244 	movi	r2,9
80213d24:	15807016 	blt	r2,r22,80213ee8 <___vfprintf_internal_r+0x1fcc>
80213d28:	00800c04 	movi	r2,48
80213d2c:	b5800c04 	addi	r22,r22,48
80213d30:	d8802345 	stb	r2,141(sp)
80213d34:	dd802385 	stb	r22,142(sp)
80213d38:	d88023c4 	addi	r2,sp,143
80213d3c:	df0022c4 	addi	fp,sp,139
80213d40:	d8c03317 	ldw	r3,204(sp)
80213d44:	1739c83a 	sub	fp,r2,fp
80213d48:	d9003317 	ldw	r4,204(sp)
80213d4c:	e0c7883a 	add	r3,fp,r3
80213d50:	df003a15 	stw	fp,232(sp)
80213d54:	d8c02e15 	stw	r3,184(sp)
80213d58:	00800044 	movi	r2,1
80213d5c:	1100b30e 	bge	r2,r4,8021402c <___vfprintf_internal_r+0x2110>
80213d60:	d8c02e17 	ldw	r3,184(sp)
80213d64:	18c00044 	addi	r3,r3,1
80213d68:	d8c02e15 	stw	r3,184(sp)
80213d6c:	1805883a 	mov	r2,r3
80213d70:	1800ac16 	blt	r3,zero,80214024 <___vfprintf_internal_r+0x2108>
80213d74:	d8003215 	stw	zero,200(sp)
80213d78:	003e5d06 	br	802136f0 <__reset+0xfa1f36f0>
80213d7c:	d9002c17 	ldw	r4,176(sp)
80213d80:	d9801e04 	addi	r6,sp,120
80213d84:	b80b883a 	mov	r5,r23
80213d88:	021a7dc0 	call	8021a7dc <__sprint_r>
80213d8c:	1039651e 	bne	r2,zero,80212324 <__reset+0xfa1f2324>
80213d90:	dc402617 	ldw	r17,152(sp)
80213d94:	d8c02017 	ldw	r3,128(sp)
80213d98:	d8801f17 	ldw	r2,124(sp)
80213d9c:	da000404 	addi	r8,sp,16
80213da0:	003ed606 	br	802138fc <__reset+0xfa1f38fc>
80213da4:	582b883a 	mov	r21,r11
80213da8:	d8002915 	stw	zero,164(sp)
80213dac:	0038bd06 	br	802120a4 <__reset+0xfa1f20a4>
80213db0:	d8802917 	ldw	r2,164(sp)
80213db4:	103e071e 	bne	r2,zero,802135d4 <__reset+0xfa1f35d4>
80213db8:	dc002915 	stw	r16,164(sp)
80213dbc:	003e0506 	br	802135d4 <__reset+0xfa1f35d4>
80213dc0:	d9002917 	ldw	r4,164(sp)
80213dc4:	20c00044 	addi	r3,r4,1
80213dc8:	003e0f06 	br	80213608 <__reset+0xfa1f3608>
80213dcc:	01400184 	movi	r5,6
80213dd0:	d9402915 	stw	r5,164(sp)
80213dd4:	003dff06 	br	802135d4 <__reset+0xfa1f35d4>
80213dd8:	d8802104 	addi	r2,sp,132
80213ddc:	d8800315 	stw	r2,12(sp)
80213de0:	d8802504 	addi	r2,sp,148
80213de4:	d8800215 	stw	r2,8(sp)
80213de8:	d8802604 	addi	r2,sp,152
80213dec:	d8800115 	stw	r2,4(sp)
80213df0:	d8802917 	ldw	r2,164(sp)
80213df4:	d9403617 	ldw	r5,216(sp)
80213df8:	d9002c17 	ldw	r4,176(sp)
80213dfc:	d8800015 	stw	r2,0(sp)
80213e00:	01c000c4 	movi	r7,3
80213e04:	980d883a 	mov	r6,r19
80213e08:	da003d15 	stw	r8,244(sp)
80213e0c:	02145400 	call	80214540 <_dtoa_r>
80213e10:	d8c02917 	ldw	r3,164(sp)
80213e14:	da003d17 	ldw	r8,244(sp)
80213e18:	1021883a 	mov	r16,r2
80213e1c:	10f9883a 	add	fp,r2,r3
80213e20:	81000007 	ldb	r4,0(r16)
80213e24:	00800c04 	movi	r2,48
80213e28:	20805e26 	beq	r4,r2,80213fa4 <___vfprintf_internal_r+0x2088>
80213e2c:	d8c02617 	ldw	r3,152(sp)
80213e30:	e0f9883a 	add	fp,fp,r3
80213e34:	003e0a06 	br	80213660 <__reset+0xfa1f3660>
80213e38:	00c00b44 	movi	r3,45
80213e3c:	24e0003c 	xorhi	r19,r4,32768
80213e40:	d8c02a05 	stb	r3,168(sp)
80213e44:	003de906 	br	802135ec <__reset+0xfa1f35ec>
80213e48:	d8c03217 	ldw	r3,200(sp)
80213e4c:	00c07a0e 	bge	zero,r3,80214038 <___vfprintf_internal_r+0x211c>
80213e50:	00800044 	movi	r2,1
80213e54:	d9003317 	ldw	r4,204(sp)
80213e58:	1105883a 	add	r2,r2,r4
80213e5c:	d8802e15 	stw	r2,184(sp)
80213e60:	10004e16 	blt	r2,zero,80213f9c <___vfprintf_internal_r+0x2080>
80213e64:	044019c4 	movi	r17,103
80213e68:	003e2106 	br	802136f0 <__reset+0xfa1f36f0>
80213e6c:	d9002917 	ldw	r4,164(sp)
80213e70:	d8802104 	addi	r2,sp,132
80213e74:	d8800315 	stw	r2,12(sp)
80213e78:	d9000015 	stw	r4,0(sp)
80213e7c:	d8802504 	addi	r2,sp,148
80213e80:	d9403617 	ldw	r5,216(sp)
80213e84:	d9002c17 	ldw	r4,176(sp)
80213e88:	d8800215 	stw	r2,8(sp)
80213e8c:	d8802604 	addi	r2,sp,152
80213e90:	d8800115 	stw	r2,4(sp)
80213e94:	01c000c4 	movi	r7,3
80213e98:	980d883a 	mov	r6,r19
80213e9c:	da003d15 	stw	r8,244(sp)
80213ea0:	02145400 	call	80214540 <_dtoa_r>
80213ea4:	d8c02917 	ldw	r3,164(sp)
80213ea8:	da003d17 	ldw	r8,244(sp)
80213eac:	1021883a 	mov	r16,r2
80213eb0:	00801184 	movi	r2,70
80213eb4:	80f9883a 	add	fp,r16,r3
80213eb8:	88bfd926 	beq	r17,r2,80213e20 <__reset+0xfa1f3e20>
80213ebc:	003de806 	br	80213660 <__reset+0xfa1f3660>
80213ec0:	d9002917 	ldw	r4,164(sp)
80213ec4:	00c04d0e 	bge	zero,r3,80213ffc <___vfprintf_internal_r+0x20e0>
80213ec8:	2000441e 	bne	r4,zero,80213fdc <___vfprintf_internal_r+0x20c0>
80213ecc:	9480004c 	andi	r18,r18,1
80213ed0:	9000421e 	bne	r18,zero,80213fdc <___vfprintf_internal_r+0x20c0>
80213ed4:	1805883a 	mov	r2,r3
80213ed8:	18007016 	blt	r3,zero,8021409c <___vfprintf_internal_r+0x2180>
80213edc:	d8c03217 	ldw	r3,200(sp)
80213ee0:	d8c02e15 	stw	r3,184(sp)
80213ee4:	003e0206 	br	802136f0 <__reset+0xfa1f36f0>
80213ee8:	df0022c4 	addi	fp,sp,139
80213eec:	dc002915 	stw	r16,164(sp)
80213ef0:	4027883a 	mov	r19,r8
80213ef4:	e021883a 	mov	r16,fp
80213ef8:	b009883a 	mov	r4,r22
80213efc:	01400284 	movi	r5,10
80213f00:	021d1900 	call	8021d190 <__modsi3>
80213f04:	10800c04 	addi	r2,r2,48
80213f08:	843fffc4 	addi	r16,r16,-1
80213f0c:	b009883a 	mov	r4,r22
80213f10:	01400284 	movi	r5,10
80213f14:	80800005 	stb	r2,0(r16)
80213f18:	021d10c0 	call	8021d10c <__divsi3>
80213f1c:	102d883a 	mov	r22,r2
80213f20:	00800244 	movi	r2,9
80213f24:	15bff416 	blt	r2,r22,80213ef8 <__reset+0xfa1f3ef8>
80213f28:	9811883a 	mov	r8,r19
80213f2c:	b0800c04 	addi	r2,r22,48
80213f30:	8027883a 	mov	r19,r16
80213f34:	997fffc4 	addi	r5,r19,-1
80213f38:	98bfffc5 	stb	r2,-1(r19)
80213f3c:	dc002917 	ldw	r16,164(sp)
80213f40:	2f006a2e 	bgeu	r5,fp,802140ec <___vfprintf_internal_r+0x21d0>
80213f44:	d9c02384 	addi	r7,sp,142
80213f48:	3ccfc83a 	sub	r7,r7,r19
80213f4c:	d9002344 	addi	r4,sp,141
80213f50:	e1cf883a 	add	r7,fp,r7
80213f54:	00000106 	br	80213f5c <___vfprintf_internal_r+0x2040>
80213f58:	28800003 	ldbu	r2,0(r5)
80213f5c:	20800005 	stb	r2,0(r4)
80213f60:	21000044 	addi	r4,r4,1
80213f64:	29400044 	addi	r5,r5,1
80213f68:	393ffb1e 	bne	r7,r4,80213f58 <__reset+0xfa1f3f58>
80213f6c:	d8802304 	addi	r2,sp,140
80213f70:	14c5c83a 	sub	r2,r2,r19
80213f74:	d8c02344 	addi	r3,sp,141
80213f78:	1885883a 	add	r2,r3,r2
80213f7c:	003f7006 	br	80213d40 <__reset+0xfa1f3d40>
80213f80:	0005883a 	mov	r2,zero
80213f84:	003f0f06 	br	80213bc4 <__reset+0xfa1f3bc4>
80213f88:	d8c03217 	ldw	r3,200(sp)
80213f8c:	18c00044 	addi	r3,r3,1
80213f90:	d8c02e15 	stw	r3,184(sp)
80213f94:	1805883a 	mov	r2,r3
80213f98:	183fb20e 	bge	r3,zero,80213e64 <__reset+0xfa1f3e64>
80213f9c:	0005883a 	mov	r2,zero
80213fa0:	003fb006 	br	80213e64 <__reset+0xfa1f3e64>
80213fa4:	d9003617 	ldw	r4,216(sp)
80213fa8:	000d883a 	mov	r6,zero
80213fac:	000f883a 	mov	r7,zero
80213fb0:	980b883a 	mov	r5,r19
80213fb4:	d8c03c15 	stw	r3,240(sp)
80213fb8:	da003d15 	stw	r8,244(sp)
80213fbc:	021e4540 	call	8021e454 <__eqdf2>
80213fc0:	d8c03c17 	ldw	r3,240(sp)
80213fc4:	da003d17 	ldw	r8,244(sp)
80213fc8:	103f9826 	beq	r2,zero,80213e2c <__reset+0xfa1f3e2c>
80213fcc:	00800044 	movi	r2,1
80213fd0:	10c7c83a 	sub	r3,r2,r3
80213fd4:	d8c02615 	stw	r3,152(sp)
80213fd8:	003f9506 	br	80213e30 <__reset+0xfa1f3e30>
80213fdc:	d9002917 	ldw	r4,164(sp)
80213fe0:	d8c03217 	ldw	r3,200(sp)
80213fe4:	20800044 	addi	r2,r4,1
80213fe8:	1885883a 	add	r2,r3,r2
80213fec:	d8802e15 	stw	r2,184(sp)
80213ff0:	103dbf0e 	bge	r2,zero,802136f0 <__reset+0xfa1f36f0>
80213ff4:	0005883a 	mov	r2,zero
80213ff8:	003dbd06 	br	802136f0 <__reset+0xfa1f36f0>
80213ffc:	2000211e 	bne	r4,zero,80214084 <___vfprintf_internal_r+0x2168>
80214000:	9480004c 	andi	r18,r18,1
80214004:	90001f1e 	bne	r18,zero,80214084 <___vfprintf_internal_r+0x2168>
80214008:	00800044 	movi	r2,1
8021400c:	d8802e15 	stw	r2,184(sp)
80214010:	003db706 	br	802136f0 <__reset+0xfa1f36f0>
80214014:	00800b44 	movi	r2,45
80214018:	05adc83a 	sub	r22,zero,r22
8021401c:	d8802305 	stb	r2,140(sp)
80214020:	003f3f06 	br	80213d20 <__reset+0xfa1f3d20>
80214024:	0005883a 	mov	r2,zero
80214028:	003f5206 	br	80213d74 <__reset+0xfa1f3d74>
8021402c:	90a4703a 	and	r18,r18,r2
80214030:	903f4e26 	beq	r18,zero,80213d6c <__reset+0xfa1f3d6c>
80214034:	003f4a06 	br	80213d60 <__reset+0xfa1f3d60>
80214038:	00800084 	movi	r2,2
8021403c:	10c5c83a 	sub	r2,r2,r3
80214040:	003f8406 	br	80213e54 <__reset+0xfa1f3e54>
80214044:	d8802d17 	ldw	r2,180(sp)
80214048:	d9002d17 	ldw	r4,180(sp)
8021404c:	ac400043 	ldbu	r17,1(r21)
80214050:	10800017 	ldw	r2,0(r2)
80214054:	582b883a 	mov	r21,r11
80214058:	d8802915 	stw	r2,164(sp)
8021405c:	20800104 	addi	r2,r4,4
80214060:	d9002917 	ldw	r4,164(sp)
80214064:	d8802d15 	stw	r2,180(sp)
80214068:	203e7a0e 	bge	r4,zero,80213a54 <__reset+0xfa1f3a54>
8021406c:	8c403fcc 	andi	r17,r17,255
80214070:	00bfffc4 	movi	r2,-1
80214074:	8c40201c 	xori	r17,r17,128
80214078:	d8802915 	stw	r2,164(sp)
8021407c:	8c7fe004 	addi	r17,r17,-128
80214080:	00380706 	br	802120a0 <__reset+0xfa1f20a0>
80214084:	d8c02917 	ldw	r3,164(sp)
80214088:	18c00084 	addi	r3,r3,2
8021408c:	d8c02e15 	stw	r3,184(sp)
80214090:	1805883a 	mov	r2,r3
80214094:	183d960e 	bge	r3,zero,802136f0 <__reset+0xfa1f36f0>
80214098:	003fd606 	br	80213ff4 <__reset+0xfa1f3ff4>
8021409c:	0005883a 	mov	r2,zero
802140a0:	003f8e06 	br	80213edc <__reset+0xfa1f3edc>
802140a4:	9080004c 	andi	r2,r18,1
802140a8:	103f811e 	bne	r2,zero,80213eb0 <__reset+0xfa1f3eb0>
802140ac:	d8802117 	ldw	r2,132(sp)
802140b0:	1405c83a 	sub	r2,r2,r16
802140b4:	d8803315 	stw	r2,204(sp)
802140b8:	b47ef326 	beq	r22,r17,80213c88 <__reset+0xfa1f3c88>
802140bc:	dd802617 	ldw	r22,152(sp)
802140c0:	003f1106 	br	80213d08 <__reset+0xfa1f3d08>
802140c4:	d9c02785 	stb	r7,158(sp)
802140c8:	00390406 	br	802124dc <__reset+0xfa1f24dc>
802140cc:	d9c02785 	stb	r7,158(sp)
802140d0:	0038d306 	br	80212420 <__reset+0xfa1f2420>
802140d4:	d9c02785 	stb	r7,158(sp)
802140d8:	003a6106 	br	80212a60 <__reset+0xfa1f2a60>
802140dc:	d9c02785 	stb	r7,158(sp)
802140e0:	003af806 	br	80212cc4 <__reset+0xfa1f2cc4>
802140e4:	0005883a 	mov	r2,zero
802140e8:	003d7e06 	br	802136e4 <__reset+0xfa1f36e4>
802140ec:	d8802344 	addi	r2,sp,141
802140f0:	003f1306 	br	80213d40 <__reset+0xfa1f3d40>
802140f4:	d9c02785 	stb	r7,158(sp)
802140f8:	00392306 	br	80212588 <__reset+0xfa1f2588>
802140fc:	d9c02785 	stb	r7,158(sp)
80214100:	003aa906 	br	80212ba8 <__reset+0xfa1f2ba8>
80214104:	d9c02785 	stb	r7,158(sp)
80214108:	003a3d06 	br	80212a00 <__reset+0xfa1f2a00>
8021410c:	d9c02785 	stb	r7,158(sp)
80214110:	003aca06 	br	80212c3c <__reset+0xfa1f2c3c>

80214114 <__vfprintf_internal>:
80214114:	00a008b4 	movhi	r2,32802
80214118:	109ade04 	addi	r2,r2,27512
8021411c:	300f883a 	mov	r7,r6
80214120:	280d883a 	mov	r6,r5
80214124:	200b883a 	mov	r5,r4
80214128:	11000017 	ldw	r4,0(r2)
8021412c:	0211f1c1 	jmpi	80211f1c <___vfprintf_internal_r>

80214130 <__sbprintf>:
80214130:	2880030b 	ldhu	r2,12(r5)
80214134:	2ac01917 	ldw	r11,100(r5)
80214138:	2a80038b 	ldhu	r10,14(r5)
8021413c:	2a400717 	ldw	r9,28(r5)
80214140:	2a000917 	ldw	r8,36(r5)
80214144:	defee204 	addi	sp,sp,-1144
80214148:	00c10004 	movi	r3,1024
8021414c:	dc011a15 	stw	r16,1128(sp)
80214150:	10bfff4c 	andi	r2,r2,65533
80214154:	2821883a 	mov	r16,r5
80214158:	d8cb883a 	add	r5,sp,r3
8021415c:	dc811c15 	stw	r18,1136(sp)
80214160:	dc411b15 	stw	r17,1132(sp)
80214164:	dfc11d15 	stw	ra,1140(sp)
80214168:	2025883a 	mov	r18,r4
8021416c:	d881030d 	sth	r2,1036(sp)
80214170:	dac11915 	stw	r11,1124(sp)
80214174:	da81038d 	sth	r10,1038(sp)
80214178:	da410715 	stw	r9,1052(sp)
8021417c:	da010915 	stw	r8,1060(sp)
80214180:	dec10015 	stw	sp,1024(sp)
80214184:	dec10415 	stw	sp,1040(sp)
80214188:	d8c10215 	stw	r3,1032(sp)
8021418c:	d8c10515 	stw	r3,1044(sp)
80214190:	d8010615 	stw	zero,1048(sp)
80214194:	0211f1c0 	call	80211f1c <___vfprintf_internal_r>
80214198:	1023883a 	mov	r17,r2
8021419c:	10000416 	blt	r2,zero,802141b0 <__sbprintf+0x80>
802141a0:	d9410004 	addi	r5,sp,1024
802141a4:	9009883a 	mov	r4,r18
802141a8:	0215de40 	call	80215de4 <_fflush_r>
802141ac:	10000d1e 	bne	r2,zero,802141e4 <__sbprintf+0xb4>
802141b0:	d881030b 	ldhu	r2,1036(sp)
802141b4:	1080100c 	andi	r2,r2,64
802141b8:	10000326 	beq	r2,zero,802141c8 <__sbprintf+0x98>
802141bc:	8080030b 	ldhu	r2,12(r16)
802141c0:	10801014 	ori	r2,r2,64
802141c4:	8080030d 	sth	r2,12(r16)
802141c8:	8805883a 	mov	r2,r17
802141cc:	dfc11d17 	ldw	ra,1140(sp)
802141d0:	dc811c17 	ldw	r18,1136(sp)
802141d4:	dc411b17 	ldw	r17,1132(sp)
802141d8:	dc011a17 	ldw	r16,1128(sp)
802141dc:	dec11e04 	addi	sp,sp,1144
802141e0:	f800283a 	ret
802141e4:	047fffc4 	movi	r17,-1
802141e8:	003ff106 	br	802141b0 <__reset+0xfa1f41b0>

802141ec <__swsetup_r>:
802141ec:	00a008b4 	movhi	r2,32802
802141f0:	defffd04 	addi	sp,sp,-12
802141f4:	109ade04 	addi	r2,r2,27512
802141f8:	dc400115 	stw	r17,4(sp)
802141fc:	2023883a 	mov	r17,r4
80214200:	11000017 	ldw	r4,0(r2)
80214204:	dc000015 	stw	r16,0(sp)
80214208:	dfc00215 	stw	ra,8(sp)
8021420c:	2821883a 	mov	r16,r5
80214210:	20000226 	beq	r4,zero,8021421c <__swsetup_r+0x30>
80214214:	20800e17 	ldw	r2,56(r4)
80214218:	10003126 	beq	r2,zero,802142e0 <__swsetup_r+0xf4>
8021421c:	8080030b 	ldhu	r2,12(r16)
80214220:	10c0020c 	andi	r3,r2,8
80214224:	1009883a 	mov	r4,r2
80214228:	18000f26 	beq	r3,zero,80214268 <__swsetup_r+0x7c>
8021422c:	80c00417 	ldw	r3,16(r16)
80214230:	18001526 	beq	r3,zero,80214288 <__swsetup_r+0x9c>
80214234:	1100004c 	andi	r4,r2,1
80214238:	20001c1e 	bne	r4,zero,802142ac <__swsetup_r+0xc0>
8021423c:	1080008c 	andi	r2,r2,2
80214240:	1000291e 	bne	r2,zero,802142e8 <__swsetup_r+0xfc>
80214244:	80800517 	ldw	r2,20(r16)
80214248:	80800215 	stw	r2,8(r16)
8021424c:	18001c26 	beq	r3,zero,802142c0 <__swsetup_r+0xd4>
80214250:	0005883a 	mov	r2,zero
80214254:	dfc00217 	ldw	ra,8(sp)
80214258:	dc400117 	ldw	r17,4(sp)
8021425c:	dc000017 	ldw	r16,0(sp)
80214260:	dec00304 	addi	sp,sp,12
80214264:	f800283a 	ret
80214268:	2080040c 	andi	r2,r4,16
8021426c:	10002e26 	beq	r2,zero,80214328 <__swsetup_r+0x13c>
80214270:	2080010c 	andi	r2,r4,4
80214274:	10001e1e 	bne	r2,zero,802142f0 <__swsetup_r+0x104>
80214278:	80c00417 	ldw	r3,16(r16)
8021427c:	20800214 	ori	r2,r4,8
80214280:	8080030d 	sth	r2,12(r16)
80214284:	183feb1e 	bne	r3,zero,80214234 <__reset+0xfa1f4234>
80214288:	1100a00c 	andi	r4,r2,640
8021428c:	01408004 	movi	r5,512
80214290:	217fe826 	beq	r4,r5,80214234 <__reset+0xfa1f4234>
80214294:	800b883a 	mov	r5,r16
80214298:	8809883a 	mov	r4,r17
8021429c:	0216d640 	call	80216d64 <__smakebuf_r>
802142a0:	8080030b 	ldhu	r2,12(r16)
802142a4:	80c00417 	ldw	r3,16(r16)
802142a8:	003fe206 	br	80214234 <__reset+0xfa1f4234>
802142ac:	80800517 	ldw	r2,20(r16)
802142b0:	80000215 	stw	zero,8(r16)
802142b4:	0085c83a 	sub	r2,zero,r2
802142b8:	80800615 	stw	r2,24(r16)
802142bc:	183fe41e 	bne	r3,zero,80214250 <__reset+0xfa1f4250>
802142c0:	80c0030b 	ldhu	r3,12(r16)
802142c4:	0005883a 	mov	r2,zero
802142c8:	1900200c 	andi	r4,r3,128
802142cc:	203fe126 	beq	r4,zero,80214254 <__reset+0xfa1f4254>
802142d0:	18c01014 	ori	r3,r3,64
802142d4:	80c0030d 	sth	r3,12(r16)
802142d8:	00bfffc4 	movi	r2,-1
802142dc:	003fdd06 	br	80214254 <__reset+0xfa1f4254>
802142e0:	02161c00 	call	802161c0 <__sinit>
802142e4:	003fcd06 	br	8021421c <__reset+0xfa1f421c>
802142e8:	0005883a 	mov	r2,zero
802142ec:	003fd606 	br	80214248 <__reset+0xfa1f4248>
802142f0:	81400c17 	ldw	r5,48(r16)
802142f4:	28000626 	beq	r5,zero,80214310 <__swsetup_r+0x124>
802142f8:	80801004 	addi	r2,r16,64
802142fc:	28800326 	beq	r5,r2,8021430c <__swsetup_r+0x120>
80214300:	8809883a 	mov	r4,r17
80214304:	02163340 	call	80216334 <_free_r>
80214308:	8100030b 	ldhu	r4,12(r16)
8021430c:	80000c15 	stw	zero,48(r16)
80214310:	80c00417 	ldw	r3,16(r16)
80214314:	00bff6c4 	movi	r2,-37
80214318:	1108703a 	and	r4,r2,r4
8021431c:	80000115 	stw	zero,4(r16)
80214320:	80c00015 	stw	r3,0(r16)
80214324:	003fd506 	br	8021427c <__reset+0xfa1f427c>
80214328:	00800244 	movi	r2,9
8021432c:	88800015 	stw	r2,0(r17)
80214330:	20801014 	ori	r2,r4,64
80214334:	8080030d 	sth	r2,12(r16)
80214338:	00bfffc4 	movi	r2,-1
8021433c:	003fc506 	br	80214254 <__reset+0xfa1f4254>

80214340 <quorem>:
80214340:	defff704 	addi	sp,sp,-36
80214344:	dc800215 	stw	r18,8(sp)
80214348:	20800417 	ldw	r2,16(r4)
8021434c:	2c800417 	ldw	r18,16(r5)
80214350:	dfc00815 	stw	ra,32(sp)
80214354:	ddc00715 	stw	r23,28(sp)
80214358:	dd800615 	stw	r22,24(sp)
8021435c:	dd400515 	stw	r21,20(sp)
80214360:	dd000415 	stw	r20,16(sp)
80214364:	dcc00315 	stw	r19,12(sp)
80214368:	dc400115 	stw	r17,4(sp)
8021436c:	dc000015 	stw	r16,0(sp)
80214370:	14807116 	blt	r2,r18,80214538 <quorem+0x1f8>
80214374:	94bfffc4 	addi	r18,r18,-1
80214378:	94ad883a 	add	r22,r18,r18
8021437c:	b5ad883a 	add	r22,r22,r22
80214380:	2c400504 	addi	r17,r5,20
80214384:	8da9883a 	add	r20,r17,r22
80214388:	25400504 	addi	r21,r4,20
8021438c:	282f883a 	mov	r23,r5
80214390:	adad883a 	add	r22,r21,r22
80214394:	a1400017 	ldw	r5,0(r20)
80214398:	2021883a 	mov	r16,r4
8021439c:	b1000017 	ldw	r4,0(r22)
802143a0:	29400044 	addi	r5,r5,1
802143a4:	021d2040 	call	8021d204 <__udivsi3>
802143a8:	1027883a 	mov	r19,r2
802143ac:	10002c26 	beq	r2,zero,80214460 <quorem+0x120>
802143b0:	a813883a 	mov	r9,r21
802143b4:	880b883a 	mov	r5,r17
802143b8:	0009883a 	mov	r4,zero
802143bc:	000d883a 	mov	r6,zero
802143c0:	2a000017 	ldw	r8,0(r5)
802143c4:	49c00017 	ldw	r7,0(r9)
802143c8:	29400104 	addi	r5,r5,4
802143cc:	40bfffcc 	andi	r2,r8,65535
802143d0:	14c5383a 	mul	r2,r2,r19
802143d4:	4010d43a 	srli	r8,r8,16
802143d8:	38ffffcc 	andi	r3,r7,65535
802143dc:	1105883a 	add	r2,r2,r4
802143e0:	1008d43a 	srli	r4,r2,16
802143e4:	44d1383a 	mul	r8,r8,r19
802143e8:	198d883a 	add	r6,r3,r6
802143ec:	10ffffcc 	andi	r3,r2,65535
802143f0:	30c7c83a 	sub	r3,r6,r3
802143f4:	380ed43a 	srli	r7,r7,16
802143f8:	4105883a 	add	r2,r8,r4
802143fc:	180dd43a 	srai	r6,r3,16
80214400:	113fffcc 	andi	r4,r2,65535
80214404:	390fc83a 	sub	r7,r7,r4
80214408:	398d883a 	add	r6,r7,r6
8021440c:	300e943a 	slli	r7,r6,16
80214410:	18ffffcc 	andi	r3,r3,65535
80214414:	1008d43a 	srli	r4,r2,16
80214418:	38ceb03a 	or	r7,r7,r3
8021441c:	49c00015 	stw	r7,0(r9)
80214420:	300dd43a 	srai	r6,r6,16
80214424:	4a400104 	addi	r9,r9,4
80214428:	a17fe52e 	bgeu	r20,r5,802143c0 <__reset+0xfa1f43c0>
8021442c:	b0800017 	ldw	r2,0(r22)
80214430:	10000b1e 	bne	r2,zero,80214460 <quorem+0x120>
80214434:	b0bfff04 	addi	r2,r22,-4
80214438:	a880082e 	bgeu	r21,r2,8021445c <quorem+0x11c>
8021443c:	b0ffff17 	ldw	r3,-4(r22)
80214440:	18000326 	beq	r3,zero,80214450 <quorem+0x110>
80214444:	00000506 	br	8021445c <quorem+0x11c>
80214448:	10c00017 	ldw	r3,0(r2)
8021444c:	1800031e 	bne	r3,zero,8021445c <quorem+0x11c>
80214450:	10bfff04 	addi	r2,r2,-4
80214454:	94bfffc4 	addi	r18,r18,-1
80214458:	a8bffb36 	bltu	r21,r2,80214448 <__reset+0xfa1f4448>
8021445c:	84800415 	stw	r18,16(r16)
80214460:	b80b883a 	mov	r5,r23
80214464:	8009883a 	mov	r4,r16
80214468:	021835c0 	call	8021835c <__mcmp>
8021446c:	10002616 	blt	r2,zero,80214508 <quorem+0x1c8>
80214470:	9cc00044 	addi	r19,r19,1
80214474:	a805883a 	mov	r2,r21
80214478:	000b883a 	mov	r5,zero
8021447c:	11000017 	ldw	r4,0(r2)
80214480:	89800017 	ldw	r6,0(r17)
80214484:	10800104 	addi	r2,r2,4
80214488:	20ffffcc 	andi	r3,r4,65535
8021448c:	194b883a 	add	r5,r3,r5
80214490:	30ffffcc 	andi	r3,r6,65535
80214494:	28c7c83a 	sub	r3,r5,r3
80214498:	300cd43a 	srli	r6,r6,16
8021449c:	2008d43a 	srli	r4,r4,16
802144a0:	180bd43a 	srai	r5,r3,16
802144a4:	18ffffcc 	andi	r3,r3,65535
802144a8:	2189c83a 	sub	r4,r4,r6
802144ac:	2149883a 	add	r4,r4,r5
802144b0:	200c943a 	slli	r6,r4,16
802144b4:	8c400104 	addi	r17,r17,4
802144b8:	200bd43a 	srai	r5,r4,16
802144bc:	30c6b03a 	or	r3,r6,r3
802144c0:	10ffff15 	stw	r3,-4(r2)
802144c4:	a47fed2e 	bgeu	r20,r17,8021447c <__reset+0xfa1f447c>
802144c8:	9485883a 	add	r2,r18,r18
802144cc:	1085883a 	add	r2,r2,r2
802144d0:	a887883a 	add	r3,r21,r2
802144d4:	18800017 	ldw	r2,0(r3)
802144d8:	10000b1e 	bne	r2,zero,80214508 <quorem+0x1c8>
802144dc:	18bfff04 	addi	r2,r3,-4
802144e0:	a880082e 	bgeu	r21,r2,80214504 <quorem+0x1c4>
802144e4:	18ffff17 	ldw	r3,-4(r3)
802144e8:	18000326 	beq	r3,zero,802144f8 <quorem+0x1b8>
802144ec:	00000506 	br	80214504 <quorem+0x1c4>
802144f0:	10c00017 	ldw	r3,0(r2)
802144f4:	1800031e 	bne	r3,zero,80214504 <quorem+0x1c4>
802144f8:	10bfff04 	addi	r2,r2,-4
802144fc:	94bfffc4 	addi	r18,r18,-1
80214500:	a8bffb36 	bltu	r21,r2,802144f0 <__reset+0xfa1f44f0>
80214504:	84800415 	stw	r18,16(r16)
80214508:	9805883a 	mov	r2,r19
8021450c:	dfc00817 	ldw	ra,32(sp)
80214510:	ddc00717 	ldw	r23,28(sp)
80214514:	dd800617 	ldw	r22,24(sp)
80214518:	dd400517 	ldw	r21,20(sp)
8021451c:	dd000417 	ldw	r20,16(sp)
80214520:	dcc00317 	ldw	r19,12(sp)
80214524:	dc800217 	ldw	r18,8(sp)
80214528:	dc400117 	ldw	r17,4(sp)
8021452c:	dc000017 	ldw	r16,0(sp)
80214530:	dec00904 	addi	sp,sp,36
80214534:	f800283a 	ret
80214538:	0005883a 	mov	r2,zero
8021453c:	003ff306 	br	8021450c <__reset+0xfa1f450c>

80214540 <_dtoa_r>:
80214540:	20801017 	ldw	r2,64(r4)
80214544:	deffde04 	addi	sp,sp,-136
80214548:	df002015 	stw	fp,128(sp)
8021454c:	dcc01b15 	stw	r19,108(sp)
80214550:	dc801a15 	stw	r18,104(sp)
80214554:	dc401915 	stw	r17,100(sp)
80214558:	dc001815 	stw	r16,96(sp)
8021455c:	dfc02115 	stw	ra,132(sp)
80214560:	ddc01f15 	stw	r23,124(sp)
80214564:	dd801e15 	stw	r22,120(sp)
80214568:	dd401d15 	stw	r21,116(sp)
8021456c:	dd001c15 	stw	r20,112(sp)
80214570:	d9c00315 	stw	r7,12(sp)
80214574:	2039883a 	mov	fp,r4
80214578:	3023883a 	mov	r17,r6
8021457c:	2825883a 	mov	r18,r5
80214580:	dc002417 	ldw	r16,144(sp)
80214584:	3027883a 	mov	r19,r6
80214588:	10000826 	beq	r2,zero,802145ac <_dtoa_r+0x6c>
8021458c:	21801117 	ldw	r6,68(r4)
80214590:	00c00044 	movi	r3,1
80214594:	100b883a 	mov	r5,r2
80214598:	1986983a 	sll	r3,r3,r6
8021459c:	11800115 	stw	r6,4(r2)
802145a0:	10c00215 	stw	r3,8(r2)
802145a4:	0217b3c0 	call	80217b3c <_Bfree>
802145a8:	e0001015 	stw	zero,64(fp)
802145ac:	88002e16 	blt	r17,zero,80214668 <_dtoa_r+0x128>
802145b0:	80000015 	stw	zero,0(r16)
802145b4:	889ffc2c 	andhi	r2,r17,32752
802145b8:	00dffc34 	movhi	r3,32752
802145bc:	10c01c26 	beq	r2,r3,80214630 <_dtoa_r+0xf0>
802145c0:	000d883a 	mov	r6,zero
802145c4:	000f883a 	mov	r7,zero
802145c8:	9009883a 	mov	r4,r18
802145cc:	980b883a 	mov	r5,r19
802145d0:	021e4540 	call	8021e454 <__eqdf2>
802145d4:	10002b1e 	bne	r2,zero,80214684 <_dtoa_r+0x144>
802145d8:	d9c02317 	ldw	r7,140(sp)
802145dc:	00800044 	movi	r2,1
802145e0:	38800015 	stw	r2,0(r7)
802145e4:	d8802517 	ldw	r2,148(sp)
802145e8:	10019e26 	beq	r2,zero,80214c64 <_dtoa_r+0x724>
802145ec:	d8c02517 	ldw	r3,148(sp)
802145f0:	00a008b4 	movhi	r2,32802
802145f4:	1092a544 	addi	r2,r2,19093
802145f8:	18800015 	stw	r2,0(r3)
802145fc:	10bfffc4 	addi	r2,r2,-1
80214600:	dfc02117 	ldw	ra,132(sp)
80214604:	df002017 	ldw	fp,128(sp)
80214608:	ddc01f17 	ldw	r23,124(sp)
8021460c:	dd801e17 	ldw	r22,120(sp)
80214610:	dd401d17 	ldw	r21,116(sp)
80214614:	dd001c17 	ldw	r20,112(sp)
80214618:	dcc01b17 	ldw	r19,108(sp)
8021461c:	dc801a17 	ldw	r18,104(sp)
80214620:	dc401917 	ldw	r17,100(sp)
80214624:	dc001817 	ldw	r16,96(sp)
80214628:	dec02204 	addi	sp,sp,136
8021462c:	f800283a 	ret
80214630:	d8c02317 	ldw	r3,140(sp)
80214634:	0089c3c4 	movi	r2,9999
80214638:	18800015 	stw	r2,0(r3)
8021463c:	90017726 	beq	r18,zero,80214c1c <_dtoa_r+0x6dc>
80214640:	00a008b4 	movhi	r2,32802
80214644:	1092b904 	addi	r2,r2,19172
80214648:	d9002517 	ldw	r4,148(sp)
8021464c:	203fec26 	beq	r4,zero,80214600 <__reset+0xfa1f4600>
80214650:	10c000c7 	ldb	r3,3(r2)
80214654:	1801781e 	bne	r3,zero,80214c38 <_dtoa_r+0x6f8>
80214658:	10c000c4 	addi	r3,r2,3
8021465c:	d9802517 	ldw	r6,148(sp)
80214660:	30c00015 	stw	r3,0(r6)
80214664:	003fe606 	br	80214600 <__reset+0xfa1f4600>
80214668:	04e00034 	movhi	r19,32768
8021466c:	9cffffc4 	addi	r19,r19,-1
80214670:	00800044 	movi	r2,1
80214674:	8ce6703a 	and	r19,r17,r19
80214678:	80800015 	stw	r2,0(r16)
8021467c:	9823883a 	mov	r17,r19
80214680:	003fcc06 	br	802145b4 <__reset+0xfa1f45b4>
80214684:	d8800204 	addi	r2,sp,8
80214688:	d8800015 	stw	r2,0(sp)
8021468c:	d9c00104 	addi	r7,sp,4
80214690:	900b883a 	mov	r5,r18
80214694:	980d883a 	mov	r6,r19
80214698:	e009883a 	mov	r4,fp
8021469c:	8820d53a 	srli	r16,r17,20
802146a0:	02187280 	call	80218728 <__d2b>
802146a4:	d8800915 	stw	r2,36(sp)
802146a8:	8001651e 	bne	r16,zero,80214c40 <_dtoa_r+0x700>
802146ac:	dd800217 	ldw	r22,8(sp)
802146b0:	dc000117 	ldw	r16,4(sp)
802146b4:	00800804 	movi	r2,32
802146b8:	b421883a 	add	r16,r22,r16
802146bc:	80c10c84 	addi	r3,r16,1074
802146c0:	10c2d10e 	bge	r2,r3,80215208 <_dtoa_r+0xcc8>
802146c4:	00801004 	movi	r2,64
802146c8:	81010484 	addi	r4,r16,1042
802146cc:	10c7c83a 	sub	r3,r2,r3
802146d0:	9108d83a 	srl	r4,r18,r4
802146d4:	88e2983a 	sll	r17,r17,r3
802146d8:	2448b03a 	or	r4,r4,r17
802146dc:	021e5d00 	call	8021e5d0 <__floatunsidf>
802146e0:	017f8434 	movhi	r5,65040
802146e4:	01800044 	movi	r6,1
802146e8:	1009883a 	mov	r4,r2
802146ec:	194b883a 	add	r5,r3,r5
802146f0:	843fffc4 	addi	r16,r16,-1
802146f4:	d9801115 	stw	r6,68(sp)
802146f8:	000d883a 	mov	r6,zero
802146fc:	01cffe34 	movhi	r7,16376
80214700:	020ec940 	call	8020ec94 <__subdf3>
80214704:	0198dbf4 	movhi	r6,25455
80214708:	01cff4f4 	movhi	r7,16339
8021470c:	3190d844 	addi	r6,r6,17249
80214710:	39e1e9c4 	addi	r7,r7,-30809
80214714:	1009883a 	mov	r4,r2
80214718:	180b883a 	mov	r5,r3
8021471c:	020e57c0 	call	8020e57c <__muldf3>
80214720:	01a2d874 	movhi	r6,35681
80214724:	01cff1f4 	movhi	r7,16327
80214728:	31b22cc4 	addi	r6,r6,-14157
8021472c:	39e28a04 	addi	r7,r7,-30168
80214730:	180b883a 	mov	r5,r3
80214734:	1009883a 	mov	r4,r2
80214738:	021d2c00 	call	8021d2c0 <__adddf3>
8021473c:	8009883a 	mov	r4,r16
80214740:	1029883a 	mov	r20,r2
80214744:	1823883a 	mov	r17,r3
80214748:	020f6100 	call	8020f610 <__floatsidf>
8021474c:	019427f4 	movhi	r6,20639
80214750:	01cff4f4 	movhi	r7,16339
80214754:	319e7ec4 	addi	r6,r6,31227
80214758:	39d104c4 	addi	r7,r7,17427
8021475c:	1009883a 	mov	r4,r2
80214760:	180b883a 	mov	r5,r3
80214764:	020e57c0 	call	8020e57c <__muldf3>
80214768:	100d883a 	mov	r6,r2
8021476c:	180f883a 	mov	r7,r3
80214770:	a009883a 	mov	r4,r20
80214774:	880b883a 	mov	r5,r17
80214778:	021d2c00 	call	8021d2c0 <__adddf3>
8021477c:	1009883a 	mov	r4,r2
80214780:	180b883a 	mov	r5,r3
80214784:	1029883a 	mov	r20,r2
80214788:	1823883a 	mov	r17,r3
8021478c:	020f5900 	call	8020f590 <__fixdfsi>
80214790:	000d883a 	mov	r6,zero
80214794:	000f883a 	mov	r7,zero
80214798:	a009883a 	mov	r4,r20
8021479c:	880b883a 	mov	r5,r17
802147a0:	d8800515 	stw	r2,20(sp)
802147a4:	021e4dc0 	call	8021e4dc <__ledf2>
802147a8:	10028716 	blt	r2,zero,802151c8 <_dtoa_r+0xc88>
802147ac:	d8c00517 	ldw	r3,20(sp)
802147b0:	00800584 	movi	r2,22
802147b4:	10c27536 	bltu	r2,r3,8021518c <_dtoa_r+0xc4c>
802147b8:	180490fa 	slli	r2,r3,3
802147bc:	00e008b4 	movhi	r3,32802
802147c0:	18d2d404 	addi	r3,r3,19280
802147c4:	1885883a 	add	r2,r3,r2
802147c8:	11000017 	ldw	r4,0(r2)
802147cc:	11400117 	ldw	r5,4(r2)
802147d0:	900d883a 	mov	r6,r18
802147d4:	980f883a 	mov	r7,r19
802147d8:	020e4a00 	call	8020e4a0 <__gedf2>
802147dc:	00828d0e 	bge	zero,r2,80215214 <_dtoa_r+0xcd4>
802147e0:	d9000517 	ldw	r4,20(sp)
802147e4:	d8000e15 	stw	zero,56(sp)
802147e8:	213fffc4 	addi	r4,r4,-1
802147ec:	d9000515 	stw	r4,20(sp)
802147f0:	b42dc83a 	sub	r22,r22,r16
802147f4:	b5bfffc4 	addi	r22,r22,-1
802147f8:	b0026f16 	blt	r22,zero,802151b8 <_dtoa_r+0xc78>
802147fc:	d8000815 	stw	zero,32(sp)
80214800:	d9c00517 	ldw	r7,20(sp)
80214804:	38026416 	blt	r7,zero,80215198 <_dtoa_r+0xc58>
80214808:	b1ed883a 	add	r22,r22,r7
8021480c:	d9c00d15 	stw	r7,52(sp)
80214810:	d8000a15 	stw	zero,40(sp)
80214814:	d9800317 	ldw	r6,12(sp)
80214818:	00800244 	movi	r2,9
8021481c:	11811436 	bltu	r2,r6,80214c70 <_dtoa_r+0x730>
80214820:	00800144 	movi	r2,5
80214824:	1184e10e 	bge	r2,r6,80215bac <_dtoa_r+0x166c>
80214828:	31bfff04 	addi	r6,r6,-4
8021482c:	d9800315 	stw	r6,12(sp)
80214830:	0023883a 	mov	r17,zero
80214834:	d9800317 	ldw	r6,12(sp)
80214838:	008000c4 	movi	r2,3
8021483c:	30836726 	beq	r6,r2,802155dc <_dtoa_r+0x109c>
80214840:	1183410e 	bge	r2,r6,80215548 <_dtoa_r+0x1008>
80214844:	d9c00317 	ldw	r7,12(sp)
80214848:	00800104 	movi	r2,4
8021484c:	38827c26 	beq	r7,r2,80215240 <_dtoa_r+0xd00>
80214850:	00800144 	movi	r2,5
80214854:	3884c41e 	bne	r7,r2,80215b68 <_dtoa_r+0x1628>
80214858:	00800044 	movi	r2,1
8021485c:	d8800b15 	stw	r2,44(sp)
80214860:	d8c00517 	ldw	r3,20(sp)
80214864:	d9002217 	ldw	r4,136(sp)
80214868:	1907883a 	add	r3,r3,r4
8021486c:	19800044 	addi	r6,r3,1
80214870:	d8c00c15 	stw	r3,48(sp)
80214874:	d9800615 	stw	r6,24(sp)
80214878:	0183a40e 	bge	zero,r6,8021570c <_dtoa_r+0x11cc>
8021487c:	d9800617 	ldw	r6,24(sp)
80214880:	3021883a 	mov	r16,r6
80214884:	e0001115 	stw	zero,68(fp)
80214888:	008005c4 	movi	r2,23
8021488c:	1184c92e 	bgeu	r2,r6,80215bb4 <_dtoa_r+0x1674>
80214890:	00c00044 	movi	r3,1
80214894:	00800104 	movi	r2,4
80214898:	1085883a 	add	r2,r2,r2
8021489c:	11000504 	addi	r4,r2,20
802148a0:	180b883a 	mov	r5,r3
802148a4:	18c00044 	addi	r3,r3,1
802148a8:	313ffb2e 	bgeu	r6,r4,80214898 <__reset+0xfa1f4898>
802148ac:	e1401115 	stw	r5,68(fp)
802148b0:	e009883a 	mov	r4,fp
802148b4:	0217a940 	call	80217a94 <_Balloc>
802148b8:	d8800715 	stw	r2,28(sp)
802148bc:	e0801015 	stw	r2,64(fp)
802148c0:	00800384 	movi	r2,14
802148c4:	1400f736 	bltu	r2,r16,80214ca4 <_dtoa_r+0x764>
802148c8:	8800f626 	beq	r17,zero,80214ca4 <_dtoa_r+0x764>
802148cc:	d9c00517 	ldw	r7,20(sp)
802148d0:	01c39a0e 	bge	zero,r7,8021573c <_dtoa_r+0x11fc>
802148d4:	388003cc 	andi	r2,r7,15
802148d8:	100490fa 	slli	r2,r2,3
802148dc:	382bd13a 	srai	r21,r7,4
802148e0:	00e008b4 	movhi	r3,32802
802148e4:	18d2d404 	addi	r3,r3,19280
802148e8:	1885883a 	add	r2,r3,r2
802148ec:	a8c0040c 	andi	r3,r21,16
802148f0:	12400017 	ldw	r9,0(r2)
802148f4:	12000117 	ldw	r8,4(r2)
802148f8:	18037926 	beq	r3,zero,802156e0 <_dtoa_r+0x11a0>
802148fc:	00a008b4 	movhi	r2,32802
80214900:	1092ca04 	addi	r2,r2,19240
80214904:	11800817 	ldw	r6,32(r2)
80214908:	11c00917 	ldw	r7,36(r2)
8021490c:	9009883a 	mov	r4,r18
80214910:	980b883a 	mov	r5,r19
80214914:	da001715 	stw	r8,92(sp)
80214918:	da401615 	stw	r9,88(sp)
8021491c:	021db6c0 	call	8021db6c <__divdf3>
80214920:	da001717 	ldw	r8,92(sp)
80214924:	da401617 	ldw	r9,88(sp)
80214928:	ad4003cc 	andi	r21,r21,15
8021492c:	040000c4 	movi	r16,3
80214930:	1023883a 	mov	r17,r2
80214934:	1829883a 	mov	r20,r3
80214938:	a8001126 	beq	r21,zero,80214980 <_dtoa_r+0x440>
8021493c:	05e008b4 	movhi	r23,32802
80214940:	bdd2ca04 	addi	r23,r23,19240
80214944:	4805883a 	mov	r2,r9
80214948:	4007883a 	mov	r3,r8
8021494c:	a980004c 	andi	r6,r21,1
80214950:	1009883a 	mov	r4,r2
80214954:	a82bd07a 	srai	r21,r21,1
80214958:	180b883a 	mov	r5,r3
8021495c:	30000426 	beq	r6,zero,80214970 <_dtoa_r+0x430>
80214960:	b9800017 	ldw	r6,0(r23)
80214964:	b9c00117 	ldw	r7,4(r23)
80214968:	84000044 	addi	r16,r16,1
8021496c:	020e57c0 	call	8020e57c <__muldf3>
80214970:	bdc00204 	addi	r23,r23,8
80214974:	a83ff51e 	bne	r21,zero,8021494c <__reset+0xfa1f494c>
80214978:	1013883a 	mov	r9,r2
8021497c:	1811883a 	mov	r8,r3
80214980:	480d883a 	mov	r6,r9
80214984:	400f883a 	mov	r7,r8
80214988:	8809883a 	mov	r4,r17
8021498c:	a00b883a 	mov	r5,r20
80214990:	021db6c0 	call	8021db6c <__divdf3>
80214994:	d8800f15 	stw	r2,60(sp)
80214998:	d8c01015 	stw	r3,64(sp)
8021499c:	d8c00e17 	ldw	r3,56(sp)
802149a0:	18000626 	beq	r3,zero,802149bc <_dtoa_r+0x47c>
802149a4:	d9000f17 	ldw	r4,60(sp)
802149a8:	d9401017 	ldw	r5,64(sp)
802149ac:	000d883a 	mov	r6,zero
802149b0:	01cffc34 	movhi	r7,16368
802149b4:	021e4dc0 	call	8021e4dc <__ledf2>
802149b8:	10040b16 	blt	r2,zero,802159e8 <_dtoa_r+0x14a8>
802149bc:	8009883a 	mov	r4,r16
802149c0:	020f6100 	call	8020f610 <__floatsidf>
802149c4:	d9800f17 	ldw	r6,60(sp)
802149c8:	d9c01017 	ldw	r7,64(sp)
802149cc:	1009883a 	mov	r4,r2
802149d0:	180b883a 	mov	r5,r3
802149d4:	020e57c0 	call	8020e57c <__muldf3>
802149d8:	000d883a 	mov	r6,zero
802149dc:	01d00734 	movhi	r7,16412
802149e0:	1009883a 	mov	r4,r2
802149e4:	180b883a 	mov	r5,r3
802149e8:	021d2c00 	call	8021d2c0 <__adddf3>
802149ec:	1021883a 	mov	r16,r2
802149f0:	d8800617 	ldw	r2,24(sp)
802149f4:	047f3034 	movhi	r17,64704
802149f8:	1c63883a 	add	r17,r3,r17
802149fc:	10031826 	beq	r2,zero,80215660 <_dtoa_r+0x1120>
80214a00:	d8c00517 	ldw	r3,20(sp)
80214a04:	db000617 	ldw	r12,24(sp)
80214a08:	d8c01315 	stw	r3,76(sp)
80214a0c:	d9000b17 	ldw	r4,44(sp)
80214a10:	20038f26 	beq	r4,zero,80215850 <_dtoa_r+0x1310>
80214a14:	60bfffc4 	addi	r2,r12,-1
80214a18:	100490fa 	slli	r2,r2,3
80214a1c:	00e008b4 	movhi	r3,32802
80214a20:	18d2d404 	addi	r3,r3,19280
80214a24:	1885883a 	add	r2,r3,r2
80214a28:	11800017 	ldw	r6,0(r2)
80214a2c:	11c00117 	ldw	r7,4(r2)
80214a30:	d8800717 	ldw	r2,28(sp)
80214a34:	0009883a 	mov	r4,zero
80214a38:	014ff834 	movhi	r5,16352
80214a3c:	db001615 	stw	r12,88(sp)
80214a40:	15c00044 	addi	r23,r2,1
80214a44:	021db6c0 	call	8021db6c <__divdf3>
80214a48:	800d883a 	mov	r6,r16
80214a4c:	880f883a 	mov	r7,r17
80214a50:	1009883a 	mov	r4,r2
80214a54:	180b883a 	mov	r5,r3
80214a58:	020ec940 	call	8020ec94 <__subdf3>
80214a5c:	d9401017 	ldw	r5,64(sp)
80214a60:	d9000f17 	ldw	r4,60(sp)
80214a64:	102b883a 	mov	r21,r2
80214a68:	d8c01215 	stw	r3,72(sp)
80214a6c:	020f5900 	call	8020f590 <__fixdfsi>
80214a70:	1009883a 	mov	r4,r2
80214a74:	1029883a 	mov	r20,r2
80214a78:	020f6100 	call	8020f610 <__floatsidf>
80214a7c:	d9000f17 	ldw	r4,60(sp)
80214a80:	d9401017 	ldw	r5,64(sp)
80214a84:	100d883a 	mov	r6,r2
80214a88:	180f883a 	mov	r7,r3
80214a8c:	020ec940 	call	8020ec94 <__subdf3>
80214a90:	1823883a 	mov	r17,r3
80214a94:	d8c00717 	ldw	r3,28(sp)
80214a98:	d9401217 	ldw	r5,72(sp)
80214a9c:	a2000c04 	addi	r8,r20,48
80214aa0:	1021883a 	mov	r16,r2
80214aa4:	1a000005 	stb	r8,0(r3)
80214aa8:	800d883a 	mov	r6,r16
80214aac:	880f883a 	mov	r7,r17
80214ab0:	a809883a 	mov	r4,r21
80214ab4:	4029883a 	mov	r20,r8
80214ab8:	020e4a00 	call	8020e4a0 <__gedf2>
80214abc:	00841d16 	blt	zero,r2,80215b34 <_dtoa_r+0x15f4>
80214ac0:	800d883a 	mov	r6,r16
80214ac4:	880f883a 	mov	r7,r17
80214ac8:	0009883a 	mov	r4,zero
80214acc:	014ffc34 	movhi	r5,16368
80214ad0:	020ec940 	call	8020ec94 <__subdf3>
80214ad4:	d9401217 	ldw	r5,72(sp)
80214ad8:	100d883a 	mov	r6,r2
80214adc:	180f883a 	mov	r7,r3
80214ae0:	a809883a 	mov	r4,r21
80214ae4:	020e4a00 	call	8020e4a0 <__gedf2>
80214ae8:	db001617 	ldw	r12,88(sp)
80214aec:	00840e16 	blt	zero,r2,80215b28 <_dtoa_r+0x15e8>
80214af0:	00800044 	movi	r2,1
80214af4:	13006b0e 	bge	r2,r12,80214ca4 <_dtoa_r+0x764>
80214af8:	d9000717 	ldw	r4,28(sp)
80214afc:	dd800f15 	stw	r22,60(sp)
80214b00:	dcc01015 	stw	r19,64(sp)
80214b04:	2319883a 	add	r12,r4,r12
80214b08:	dcc01217 	ldw	r19,72(sp)
80214b0c:	602d883a 	mov	r22,r12
80214b10:	dc801215 	stw	r18,72(sp)
80214b14:	b825883a 	mov	r18,r23
80214b18:	00000906 	br	80214b40 <_dtoa_r+0x600>
80214b1c:	020ec940 	call	8020ec94 <__subdf3>
80214b20:	a80d883a 	mov	r6,r21
80214b24:	980f883a 	mov	r7,r19
80214b28:	1009883a 	mov	r4,r2
80214b2c:	180b883a 	mov	r5,r3
80214b30:	021e4dc0 	call	8021e4dc <__ledf2>
80214b34:	1003e816 	blt	r2,zero,80215ad8 <_dtoa_r+0x1598>
80214b38:	b825883a 	mov	r18,r23
80214b3c:	bd83e926 	beq	r23,r22,80215ae4 <_dtoa_r+0x15a4>
80214b40:	a809883a 	mov	r4,r21
80214b44:	980b883a 	mov	r5,r19
80214b48:	000d883a 	mov	r6,zero
80214b4c:	01d00934 	movhi	r7,16420
80214b50:	020e57c0 	call	8020e57c <__muldf3>
80214b54:	000d883a 	mov	r6,zero
80214b58:	01d00934 	movhi	r7,16420
80214b5c:	8009883a 	mov	r4,r16
80214b60:	880b883a 	mov	r5,r17
80214b64:	102b883a 	mov	r21,r2
80214b68:	1827883a 	mov	r19,r3
80214b6c:	020e57c0 	call	8020e57c <__muldf3>
80214b70:	180b883a 	mov	r5,r3
80214b74:	1009883a 	mov	r4,r2
80214b78:	1821883a 	mov	r16,r3
80214b7c:	1023883a 	mov	r17,r2
80214b80:	020f5900 	call	8020f590 <__fixdfsi>
80214b84:	1009883a 	mov	r4,r2
80214b88:	1029883a 	mov	r20,r2
80214b8c:	020f6100 	call	8020f610 <__floatsidf>
80214b90:	8809883a 	mov	r4,r17
80214b94:	800b883a 	mov	r5,r16
80214b98:	100d883a 	mov	r6,r2
80214b9c:	180f883a 	mov	r7,r3
80214ba0:	020ec940 	call	8020ec94 <__subdf3>
80214ba4:	a5000c04 	addi	r20,r20,48
80214ba8:	a80d883a 	mov	r6,r21
80214bac:	980f883a 	mov	r7,r19
80214bb0:	1009883a 	mov	r4,r2
80214bb4:	180b883a 	mov	r5,r3
80214bb8:	95000005 	stb	r20,0(r18)
80214bbc:	1021883a 	mov	r16,r2
80214bc0:	1823883a 	mov	r17,r3
80214bc4:	021e4dc0 	call	8021e4dc <__ledf2>
80214bc8:	bdc00044 	addi	r23,r23,1
80214bcc:	800d883a 	mov	r6,r16
80214bd0:	880f883a 	mov	r7,r17
80214bd4:	0009883a 	mov	r4,zero
80214bd8:	014ffc34 	movhi	r5,16368
80214bdc:	103fcf0e 	bge	r2,zero,80214b1c <__reset+0xfa1f4b1c>
80214be0:	d8c01317 	ldw	r3,76(sp)
80214be4:	d8c00515 	stw	r3,20(sp)
80214be8:	d9400917 	ldw	r5,36(sp)
80214bec:	e009883a 	mov	r4,fp
80214bf0:	0217b3c0 	call	80217b3c <_Bfree>
80214bf4:	d9000517 	ldw	r4,20(sp)
80214bf8:	d9802317 	ldw	r6,140(sp)
80214bfc:	d9c02517 	ldw	r7,148(sp)
80214c00:	b8000005 	stb	zero,0(r23)
80214c04:	20800044 	addi	r2,r4,1
80214c08:	30800015 	stw	r2,0(r6)
80214c0c:	3802aa26 	beq	r7,zero,802156b8 <_dtoa_r+0x1178>
80214c10:	3dc00015 	stw	r23,0(r7)
80214c14:	d8800717 	ldw	r2,28(sp)
80214c18:	003e7906 	br	80214600 <__reset+0xfa1f4600>
80214c1c:	00800434 	movhi	r2,16
80214c20:	10bfffc4 	addi	r2,r2,-1
80214c24:	88a2703a 	and	r17,r17,r2
80214c28:	883e851e 	bne	r17,zero,80214640 <__reset+0xfa1f4640>
80214c2c:	00a008b4 	movhi	r2,32802
80214c30:	1092b604 	addi	r2,r2,19160
80214c34:	003e8406 	br	80214648 <__reset+0xfa1f4648>
80214c38:	10c00204 	addi	r3,r2,8
80214c3c:	003e8706 	br	8021465c <__reset+0xfa1f465c>
80214c40:	01400434 	movhi	r5,16
80214c44:	297fffc4 	addi	r5,r5,-1
80214c48:	994a703a 	and	r5,r19,r5
80214c4c:	9009883a 	mov	r4,r18
80214c50:	843f0044 	addi	r16,r16,-1023
80214c54:	294ffc34 	orhi	r5,r5,16368
80214c58:	dd800217 	ldw	r22,8(sp)
80214c5c:	d8001115 	stw	zero,68(sp)
80214c60:	003ea506 	br	802146f8 <__reset+0xfa1f46f8>
80214c64:	00a008b4 	movhi	r2,32802
80214c68:	1092a504 	addi	r2,r2,19092
80214c6c:	003e6406 	br	80214600 <__reset+0xfa1f4600>
80214c70:	e0001115 	stw	zero,68(fp)
80214c74:	000b883a 	mov	r5,zero
80214c78:	e009883a 	mov	r4,fp
80214c7c:	0217a940 	call	80217a94 <_Balloc>
80214c80:	01bfffc4 	movi	r6,-1
80214c84:	01c00044 	movi	r7,1
80214c88:	d8800715 	stw	r2,28(sp)
80214c8c:	d9800c15 	stw	r6,48(sp)
80214c90:	e0801015 	stw	r2,64(fp)
80214c94:	d8000315 	stw	zero,12(sp)
80214c98:	d9c00b15 	stw	r7,44(sp)
80214c9c:	d9800615 	stw	r6,24(sp)
80214ca0:	d8002215 	stw	zero,136(sp)
80214ca4:	d8800117 	ldw	r2,4(sp)
80214ca8:	10008916 	blt	r2,zero,80214ed0 <_dtoa_r+0x990>
80214cac:	d9000517 	ldw	r4,20(sp)
80214cb0:	00c00384 	movi	r3,14
80214cb4:	19008616 	blt	r3,r4,80214ed0 <_dtoa_r+0x990>
80214cb8:	200490fa 	slli	r2,r4,3
80214cbc:	00e008b4 	movhi	r3,32802
80214cc0:	d9802217 	ldw	r6,136(sp)
80214cc4:	18d2d404 	addi	r3,r3,19280
80214cc8:	1885883a 	add	r2,r3,r2
80214ccc:	14000017 	ldw	r16,0(r2)
80214cd0:	14400117 	ldw	r17,4(r2)
80214cd4:	30016316 	blt	r6,zero,80215264 <_dtoa_r+0xd24>
80214cd8:	800d883a 	mov	r6,r16
80214cdc:	880f883a 	mov	r7,r17
80214ce0:	9009883a 	mov	r4,r18
80214ce4:	980b883a 	mov	r5,r19
80214ce8:	021db6c0 	call	8021db6c <__divdf3>
80214cec:	180b883a 	mov	r5,r3
80214cf0:	1009883a 	mov	r4,r2
80214cf4:	020f5900 	call	8020f590 <__fixdfsi>
80214cf8:	1009883a 	mov	r4,r2
80214cfc:	102b883a 	mov	r21,r2
80214d00:	020f6100 	call	8020f610 <__floatsidf>
80214d04:	800d883a 	mov	r6,r16
80214d08:	880f883a 	mov	r7,r17
80214d0c:	1009883a 	mov	r4,r2
80214d10:	180b883a 	mov	r5,r3
80214d14:	020e57c0 	call	8020e57c <__muldf3>
80214d18:	100d883a 	mov	r6,r2
80214d1c:	180f883a 	mov	r7,r3
80214d20:	9009883a 	mov	r4,r18
80214d24:	980b883a 	mov	r5,r19
80214d28:	020ec940 	call	8020ec94 <__subdf3>
80214d2c:	d9c00717 	ldw	r7,28(sp)
80214d30:	1009883a 	mov	r4,r2
80214d34:	a8800c04 	addi	r2,r21,48
80214d38:	38800005 	stb	r2,0(r7)
80214d3c:	3dc00044 	addi	r23,r7,1
80214d40:	d9c00617 	ldw	r7,24(sp)
80214d44:	01800044 	movi	r6,1
80214d48:	180b883a 	mov	r5,r3
80214d4c:	2005883a 	mov	r2,r4
80214d50:	39803826 	beq	r7,r6,80214e34 <_dtoa_r+0x8f4>
80214d54:	000d883a 	mov	r6,zero
80214d58:	01d00934 	movhi	r7,16420
80214d5c:	020e57c0 	call	8020e57c <__muldf3>
80214d60:	000d883a 	mov	r6,zero
80214d64:	000f883a 	mov	r7,zero
80214d68:	1009883a 	mov	r4,r2
80214d6c:	180b883a 	mov	r5,r3
80214d70:	1025883a 	mov	r18,r2
80214d74:	1827883a 	mov	r19,r3
80214d78:	021e4540 	call	8021e454 <__eqdf2>
80214d7c:	103f9a26 	beq	r2,zero,80214be8 <__reset+0xfa1f4be8>
80214d80:	d9c00617 	ldw	r7,24(sp)
80214d84:	d8c00717 	ldw	r3,28(sp)
80214d88:	b829883a 	mov	r20,r23
80214d8c:	38bfffc4 	addi	r2,r7,-1
80214d90:	18ad883a 	add	r22,r3,r2
80214d94:	00000a06 	br	80214dc0 <_dtoa_r+0x880>
80214d98:	020e57c0 	call	8020e57c <__muldf3>
80214d9c:	000d883a 	mov	r6,zero
80214da0:	000f883a 	mov	r7,zero
80214da4:	1009883a 	mov	r4,r2
80214da8:	180b883a 	mov	r5,r3
80214dac:	1025883a 	mov	r18,r2
80214db0:	1827883a 	mov	r19,r3
80214db4:	b829883a 	mov	r20,r23
80214db8:	021e4540 	call	8021e454 <__eqdf2>
80214dbc:	103f8a26 	beq	r2,zero,80214be8 <__reset+0xfa1f4be8>
80214dc0:	800d883a 	mov	r6,r16
80214dc4:	880f883a 	mov	r7,r17
80214dc8:	9009883a 	mov	r4,r18
80214dcc:	980b883a 	mov	r5,r19
80214dd0:	021db6c0 	call	8021db6c <__divdf3>
80214dd4:	180b883a 	mov	r5,r3
80214dd8:	1009883a 	mov	r4,r2
80214ddc:	020f5900 	call	8020f590 <__fixdfsi>
80214de0:	1009883a 	mov	r4,r2
80214de4:	102b883a 	mov	r21,r2
80214de8:	020f6100 	call	8020f610 <__floatsidf>
80214dec:	800d883a 	mov	r6,r16
80214df0:	880f883a 	mov	r7,r17
80214df4:	1009883a 	mov	r4,r2
80214df8:	180b883a 	mov	r5,r3
80214dfc:	020e57c0 	call	8020e57c <__muldf3>
80214e00:	100d883a 	mov	r6,r2
80214e04:	180f883a 	mov	r7,r3
80214e08:	9009883a 	mov	r4,r18
80214e0c:	980b883a 	mov	r5,r19
80214e10:	020ec940 	call	8020ec94 <__subdf3>
80214e14:	aa000c04 	addi	r8,r21,48
80214e18:	a2000005 	stb	r8,0(r20)
80214e1c:	000d883a 	mov	r6,zero
80214e20:	01d00934 	movhi	r7,16420
80214e24:	1009883a 	mov	r4,r2
80214e28:	180b883a 	mov	r5,r3
80214e2c:	a5c00044 	addi	r23,r20,1
80214e30:	b53fd91e 	bne	r22,r20,80214d98 <__reset+0xfa1f4d98>
80214e34:	100d883a 	mov	r6,r2
80214e38:	180f883a 	mov	r7,r3
80214e3c:	1009883a 	mov	r4,r2
80214e40:	180b883a 	mov	r5,r3
80214e44:	021d2c00 	call	8021d2c0 <__adddf3>
80214e48:	100d883a 	mov	r6,r2
80214e4c:	180f883a 	mov	r7,r3
80214e50:	8009883a 	mov	r4,r16
80214e54:	880b883a 	mov	r5,r17
80214e58:	1027883a 	mov	r19,r2
80214e5c:	1825883a 	mov	r18,r3
80214e60:	021e4dc0 	call	8021e4dc <__ledf2>
80214e64:	10000816 	blt	r2,zero,80214e88 <_dtoa_r+0x948>
80214e68:	980d883a 	mov	r6,r19
80214e6c:	900f883a 	mov	r7,r18
80214e70:	8009883a 	mov	r4,r16
80214e74:	880b883a 	mov	r5,r17
80214e78:	021e4540 	call	8021e454 <__eqdf2>
80214e7c:	103f5a1e 	bne	r2,zero,80214be8 <__reset+0xfa1f4be8>
80214e80:	ad40004c 	andi	r21,r21,1
80214e84:	a83f5826 	beq	r21,zero,80214be8 <__reset+0xfa1f4be8>
80214e88:	bd3fffc3 	ldbu	r20,-1(r23)
80214e8c:	b8bfffc4 	addi	r2,r23,-1
80214e90:	1007883a 	mov	r3,r2
80214e94:	01400e44 	movi	r5,57
80214e98:	d9800717 	ldw	r6,28(sp)
80214e9c:	00000506 	br	80214eb4 <_dtoa_r+0x974>
80214ea0:	18ffffc4 	addi	r3,r3,-1
80214ea4:	11824726 	beq	r2,r6,802157c4 <_dtoa_r+0x1284>
80214ea8:	1d000003 	ldbu	r20,0(r3)
80214eac:	102f883a 	mov	r23,r2
80214eb0:	10bfffc4 	addi	r2,r2,-1
80214eb4:	a1003fcc 	andi	r4,r20,255
80214eb8:	2100201c 	xori	r4,r4,128
80214ebc:	213fe004 	addi	r4,r4,-128
80214ec0:	217ff726 	beq	r4,r5,80214ea0 <__reset+0xfa1f4ea0>
80214ec4:	a2000044 	addi	r8,r20,1
80214ec8:	12000005 	stb	r8,0(r2)
80214ecc:	003f4606 	br	80214be8 <__reset+0xfa1f4be8>
80214ed0:	d9000b17 	ldw	r4,44(sp)
80214ed4:	2000c826 	beq	r4,zero,802151f8 <_dtoa_r+0xcb8>
80214ed8:	d9800317 	ldw	r6,12(sp)
80214edc:	00c00044 	movi	r3,1
80214ee0:	1980f90e 	bge	r3,r6,802152c8 <_dtoa_r+0xd88>
80214ee4:	d8800617 	ldw	r2,24(sp)
80214ee8:	d8c00a17 	ldw	r3,40(sp)
80214eec:	157fffc4 	addi	r21,r2,-1
80214ef0:	1d41f316 	blt	r3,r21,802156c0 <_dtoa_r+0x1180>
80214ef4:	1d6bc83a 	sub	r21,r3,r21
80214ef8:	d9c00617 	ldw	r7,24(sp)
80214efc:	3802aa16 	blt	r7,zero,802159a8 <_dtoa_r+0x1468>
80214f00:	dd000817 	ldw	r20,32(sp)
80214f04:	d8800617 	ldw	r2,24(sp)
80214f08:	d8c00817 	ldw	r3,32(sp)
80214f0c:	01400044 	movi	r5,1
80214f10:	e009883a 	mov	r4,fp
80214f14:	1887883a 	add	r3,r3,r2
80214f18:	d8c00815 	stw	r3,32(sp)
80214f1c:	b0ad883a 	add	r22,r22,r2
80214f20:	0217ea00 	call	80217ea0 <__i2b>
80214f24:	1023883a 	mov	r17,r2
80214f28:	a0000826 	beq	r20,zero,80214f4c <_dtoa_r+0xa0c>
80214f2c:	0580070e 	bge	zero,r22,80214f4c <_dtoa_r+0xa0c>
80214f30:	a005883a 	mov	r2,r20
80214f34:	b500b916 	blt	r22,r20,8021521c <_dtoa_r+0xcdc>
80214f38:	d9000817 	ldw	r4,32(sp)
80214f3c:	a0a9c83a 	sub	r20,r20,r2
80214f40:	b0adc83a 	sub	r22,r22,r2
80214f44:	2089c83a 	sub	r4,r4,r2
80214f48:	d9000815 	stw	r4,32(sp)
80214f4c:	d9800a17 	ldw	r6,40(sp)
80214f50:	0181810e 	bge	zero,r6,80215558 <_dtoa_r+0x1018>
80214f54:	d9c00b17 	ldw	r7,44(sp)
80214f58:	3800b326 	beq	r7,zero,80215228 <_dtoa_r+0xce8>
80214f5c:	a800b226 	beq	r21,zero,80215228 <_dtoa_r+0xce8>
80214f60:	880b883a 	mov	r5,r17
80214f64:	a80d883a 	mov	r6,r21
80214f68:	e009883a 	mov	r4,fp
80214f6c:	02180d40 	call	802180d4 <__pow5mult>
80214f70:	d9800917 	ldw	r6,36(sp)
80214f74:	100b883a 	mov	r5,r2
80214f78:	e009883a 	mov	r4,fp
80214f7c:	1023883a 	mov	r17,r2
80214f80:	0217edc0 	call	80217edc <__multiply>
80214f84:	1021883a 	mov	r16,r2
80214f88:	d8800a17 	ldw	r2,40(sp)
80214f8c:	d9400917 	ldw	r5,36(sp)
80214f90:	e009883a 	mov	r4,fp
80214f94:	1545c83a 	sub	r2,r2,r21
80214f98:	d8800a15 	stw	r2,40(sp)
80214f9c:	0217b3c0 	call	80217b3c <_Bfree>
80214fa0:	d8c00a17 	ldw	r3,40(sp)
80214fa4:	18009f1e 	bne	r3,zero,80215224 <_dtoa_r+0xce4>
80214fa8:	05c00044 	movi	r23,1
80214fac:	e009883a 	mov	r4,fp
80214fb0:	b80b883a 	mov	r5,r23
80214fb4:	0217ea00 	call	80217ea0 <__i2b>
80214fb8:	d9000d17 	ldw	r4,52(sp)
80214fbc:	102b883a 	mov	r21,r2
80214fc0:	2000ce26 	beq	r4,zero,802152fc <_dtoa_r+0xdbc>
80214fc4:	200d883a 	mov	r6,r4
80214fc8:	100b883a 	mov	r5,r2
80214fcc:	e009883a 	mov	r4,fp
80214fd0:	02180d40 	call	802180d4 <__pow5mult>
80214fd4:	d9800317 	ldw	r6,12(sp)
80214fd8:	102b883a 	mov	r21,r2
80214fdc:	b981810e 	bge	r23,r6,802155e4 <_dtoa_r+0x10a4>
80214fe0:	0027883a 	mov	r19,zero
80214fe4:	a8800417 	ldw	r2,16(r21)
80214fe8:	05c00804 	movi	r23,32
80214fec:	10800104 	addi	r2,r2,4
80214ff0:	1085883a 	add	r2,r2,r2
80214ff4:	1085883a 	add	r2,r2,r2
80214ff8:	a885883a 	add	r2,r21,r2
80214ffc:	11000017 	ldw	r4,0(r2)
80215000:	0217d880 	call	80217d88 <__hi0bits>
80215004:	b885c83a 	sub	r2,r23,r2
80215008:	1585883a 	add	r2,r2,r22
8021500c:	108007cc 	andi	r2,r2,31
80215010:	1000b326 	beq	r2,zero,802152e0 <_dtoa_r+0xda0>
80215014:	00c00804 	movi	r3,32
80215018:	1887c83a 	sub	r3,r3,r2
8021501c:	01000104 	movi	r4,4
80215020:	20c2cd0e 	bge	r4,r3,80215b58 <_dtoa_r+0x1618>
80215024:	00c00704 	movi	r3,28
80215028:	1885c83a 	sub	r2,r3,r2
8021502c:	d8c00817 	ldw	r3,32(sp)
80215030:	a0a9883a 	add	r20,r20,r2
80215034:	b0ad883a 	add	r22,r22,r2
80215038:	1887883a 	add	r3,r3,r2
8021503c:	d8c00815 	stw	r3,32(sp)
80215040:	d9800817 	ldw	r6,32(sp)
80215044:	0180040e 	bge	zero,r6,80215058 <_dtoa_r+0xb18>
80215048:	800b883a 	mov	r5,r16
8021504c:	e009883a 	mov	r4,fp
80215050:	02182140 	call	80218214 <__lshift>
80215054:	1021883a 	mov	r16,r2
80215058:	0580050e 	bge	zero,r22,80215070 <_dtoa_r+0xb30>
8021505c:	a80b883a 	mov	r5,r21
80215060:	b00d883a 	mov	r6,r22
80215064:	e009883a 	mov	r4,fp
80215068:	02182140 	call	80218214 <__lshift>
8021506c:	102b883a 	mov	r21,r2
80215070:	d9c00e17 	ldw	r7,56(sp)
80215074:	3801211e 	bne	r7,zero,802154fc <_dtoa_r+0xfbc>
80215078:	d9800617 	ldw	r6,24(sp)
8021507c:	0181380e 	bge	zero,r6,80215560 <_dtoa_r+0x1020>
80215080:	d8c00b17 	ldw	r3,44(sp)
80215084:	1800ab1e 	bne	r3,zero,80215334 <_dtoa_r+0xdf4>
80215088:	dc800717 	ldw	r18,28(sp)
8021508c:	dcc00617 	ldw	r19,24(sp)
80215090:	9029883a 	mov	r20,r18
80215094:	00000206 	br	802150a0 <_dtoa_r+0xb60>
80215098:	0217b640 	call	80217b64 <__multadd>
8021509c:	1021883a 	mov	r16,r2
802150a0:	a80b883a 	mov	r5,r21
802150a4:	8009883a 	mov	r4,r16
802150a8:	02143400 	call	80214340 <quorem>
802150ac:	10800c04 	addi	r2,r2,48
802150b0:	90800005 	stb	r2,0(r18)
802150b4:	94800044 	addi	r18,r18,1
802150b8:	9507c83a 	sub	r3,r18,r20
802150bc:	000f883a 	mov	r7,zero
802150c0:	01800284 	movi	r6,10
802150c4:	800b883a 	mov	r5,r16
802150c8:	e009883a 	mov	r4,fp
802150cc:	1cfff216 	blt	r3,r19,80215098 <__reset+0xfa1f5098>
802150d0:	1011883a 	mov	r8,r2
802150d4:	d8800617 	ldw	r2,24(sp)
802150d8:	0082370e 	bge	zero,r2,802159b8 <_dtoa_r+0x1478>
802150dc:	d9000717 	ldw	r4,28(sp)
802150e0:	0025883a 	mov	r18,zero
802150e4:	20af883a 	add	r23,r4,r2
802150e8:	01800044 	movi	r6,1
802150ec:	800b883a 	mov	r5,r16
802150f0:	e009883a 	mov	r4,fp
802150f4:	da001715 	stw	r8,92(sp)
802150f8:	02182140 	call	80218214 <__lshift>
802150fc:	a80b883a 	mov	r5,r21
80215100:	1009883a 	mov	r4,r2
80215104:	d8800915 	stw	r2,36(sp)
80215108:	021835c0 	call	8021835c <__mcmp>
8021510c:	da001717 	ldw	r8,92(sp)
80215110:	0081800e 	bge	zero,r2,80215714 <_dtoa_r+0x11d4>
80215114:	b93fffc3 	ldbu	r4,-1(r23)
80215118:	b8bfffc4 	addi	r2,r23,-1
8021511c:	1007883a 	mov	r3,r2
80215120:	01800e44 	movi	r6,57
80215124:	d9c00717 	ldw	r7,28(sp)
80215128:	00000506 	br	80215140 <_dtoa_r+0xc00>
8021512c:	18ffffc4 	addi	r3,r3,-1
80215130:	11c12326 	beq	r2,r7,802155c0 <_dtoa_r+0x1080>
80215134:	19000003 	ldbu	r4,0(r3)
80215138:	102f883a 	mov	r23,r2
8021513c:	10bfffc4 	addi	r2,r2,-1
80215140:	21403fcc 	andi	r5,r4,255
80215144:	2940201c 	xori	r5,r5,128
80215148:	297fe004 	addi	r5,r5,-128
8021514c:	29bff726 	beq	r5,r6,8021512c <__reset+0xfa1f512c>
80215150:	21000044 	addi	r4,r4,1
80215154:	11000005 	stb	r4,0(r2)
80215158:	a80b883a 	mov	r5,r21
8021515c:	e009883a 	mov	r4,fp
80215160:	0217b3c0 	call	80217b3c <_Bfree>
80215164:	883ea026 	beq	r17,zero,80214be8 <__reset+0xfa1f4be8>
80215168:	90000426 	beq	r18,zero,8021517c <_dtoa_r+0xc3c>
8021516c:	94400326 	beq	r18,r17,8021517c <_dtoa_r+0xc3c>
80215170:	900b883a 	mov	r5,r18
80215174:	e009883a 	mov	r4,fp
80215178:	0217b3c0 	call	80217b3c <_Bfree>
8021517c:	880b883a 	mov	r5,r17
80215180:	e009883a 	mov	r4,fp
80215184:	0217b3c0 	call	80217b3c <_Bfree>
80215188:	003e9706 	br	80214be8 <__reset+0xfa1f4be8>
8021518c:	01800044 	movi	r6,1
80215190:	d9800e15 	stw	r6,56(sp)
80215194:	003d9606 	br	802147f0 <__reset+0xfa1f47f0>
80215198:	d8800817 	ldw	r2,32(sp)
8021519c:	d8c00517 	ldw	r3,20(sp)
802151a0:	d8000d15 	stw	zero,52(sp)
802151a4:	10c5c83a 	sub	r2,r2,r3
802151a8:	00c9c83a 	sub	r4,zero,r3
802151ac:	d8800815 	stw	r2,32(sp)
802151b0:	d9000a15 	stw	r4,40(sp)
802151b4:	003d9706 	br	80214814 <__reset+0xfa1f4814>
802151b8:	05adc83a 	sub	r22,zero,r22
802151bc:	dd800815 	stw	r22,32(sp)
802151c0:	002d883a 	mov	r22,zero
802151c4:	003d8e06 	br	80214800 <__reset+0xfa1f4800>
802151c8:	d9000517 	ldw	r4,20(sp)
802151cc:	020f6100 	call	8020f610 <__floatsidf>
802151d0:	100d883a 	mov	r6,r2
802151d4:	180f883a 	mov	r7,r3
802151d8:	a009883a 	mov	r4,r20
802151dc:	880b883a 	mov	r5,r17
802151e0:	021e4540 	call	8021e454 <__eqdf2>
802151e4:	103d7126 	beq	r2,zero,802147ac <__reset+0xfa1f47ac>
802151e8:	d9c00517 	ldw	r7,20(sp)
802151ec:	39ffffc4 	addi	r7,r7,-1
802151f0:	d9c00515 	stw	r7,20(sp)
802151f4:	003d6d06 	br	802147ac <__reset+0xfa1f47ac>
802151f8:	dd400a17 	ldw	r21,40(sp)
802151fc:	dd000817 	ldw	r20,32(sp)
80215200:	0023883a 	mov	r17,zero
80215204:	003f4806 	br	80214f28 <__reset+0xfa1f4f28>
80215208:	10e3c83a 	sub	r17,r2,r3
8021520c:	9448983a 	sll	r4,r18,r17
80215210:	003d3206 	br	802146dc <__reset+0xfa1f46dc>
80215214:	d8000e15 	stw	zero,56(sp)
80215218:	003d7506 	br	802147f0 <__reset+0xfa1f47f0>
8021521c:	b005883a 	mov	r2,r22
80215220:	003f4506 	br	80214f38 <__reset+0xfa1f4f38>
80215224:	dc000915 	stw	r16,36(sp)
80215228:	d9800a17 	ldw	r6,40(sp)
8021522c:	d9400917 	ldw	r5,36(sp)
80215230:	e009883a 	mov	r4,fp
80215234:	02180d40 	call	802180d4 <__pow5mult>
80215238:	1021883a 	mov	r16,r2
8021523c:	003f5a06 	br	80214fa8 <__reset+0xfa1f4fa8>
80215240:	01c00044 	movi	r7,1
80215244:	d9c00b15 	stw	r7,44(sp)
80215248:	d8802217 	ldw	r2,136(sp)
8021524c:	0081280e 	bge	zero,r2,802156f0 <_dtoa_r+0x11b0>
80215250:	100d883a 	mov	r6,r2
80215254:	1021883a 	mov	r16,r2
80215258:	d8800c15 	stw	r2,48(sp)
8021525c:	d8800615 	stw	r2,24(sp)
80215260:	003d8806 	br	80214884 <__reset+0xfa1f4884>
80215264:	d8800617 	ldw	r2,24(sp)
80215268:	00be9b16 	blt	zero,r2,80214cd8 <__reset+0xfa1f4cd8>
8021526c:	10010f1e 	bne	r2,zero,802156ac <_dtoa_r+0x116c>
80215270:	880b883a 	mov	r5,r17
80215274:	000d883a 	mov	r6,zero
80215278:	01d00534 	movhi	r7,16404
8021527c:	8009883a 	mov	r4,r16
80215280:	020e57c0 	call	8020e57c <__muldf3>
80215284:	900d883a 	mov	r6,r18
80215288:	980f883a 	mov	r7,r19
8021528c:	1009883a 	mov	r4,r2
80215290:	180b883a 	mov	r5,r3
80215294:	020e4a00 	call	8020e4a0 <__gedf2>
80215298:	002b883a 	mov	r21,zero
8021529c:	0023883a 	mov	r17,zero
802152a0:	1000bf16 	blt	r2,zero,802155a0 <_dtoa_r+0x1060>
802152a4:	d9802217 	ldw	r6,136(sp)
802152a8:	ddc00717 	ldw	r23,28(sp)
802152ac:	018c303a 	nor	r6,zero,r6
802152b0:	d9800515 	stw	r6,20(sp)
802152b4:	a80b883a 	mov	r5,r21
802152b8:	e009883a 	mov	r4,fp
802152bc:	0217b3c0 	call	80217b3c <_Bfree>
802152c0:	883e4926 	beq	r17,zero,80214be8 <__reset+0xfa1f4be8>
802152c4:	003fad06 	br	8021517c <__reset+0xfa1f517c>
802152c8:	d9c01117 	ldw	r7,68(sp)
802152cc:	3801bc26 	beq	r7,zero,802159c0 <_dtoa_r+0x1480>
802152d0:	10810cc4 	addi	r2,r2,1075
802152d4:	dd400a17 	ldw	r21,40(sp)
802152d8:	dd000817 	ldw	r20,32(sp)
802152dc:	003f0a06 	br	80214f08 <__reset+0xfa1f4f08>
802152e0:	00800704 	movi	r2,28
802152e4:	d9000817 	ldw	r4,32(sp)
802152e8:	a0a9883a 	add	r20,r20,r2
802152ec:	b0ad883a 	add	r22,r22,r2
802152f0:	2089883a 	add	r4,r4,r2
802152f4:	d9000815 	stw	r4,32(sp)
802152f8:	003f5106 	br	80215040 <__reset+0xfa1f5040>
802152fc:	d8c00317 	ldw	r3,12(sp)
80215300:	b8c1fc0e 	bge	r23,r3,80215af4 <_dtoa_r+0x15b4>
80215304:	0027883a 	mov	r19,zero
80215308:	b805883a 	mov	r2,r23
8021530c:	003f3e06 	br	80215008 <__reset+0xfa1f5008>
80215310:	880b883a 	mov	r5,r17
80215314:	e009883a 	mov	r4,fp
80215318:	000f883a 	mov	r7,zero
8021531c:	01800284 	movi	r6,10
80215320:	0217b640 	call	80217b64 <__multadd>
80215324:	d9000c17 	ldw	r4,48(sp)
80215328:	1023883a 	mov	r17,r2
8021532c:	0102040e 	bge	zero,r4,80215b40 <_dtoa_r+0x1600>
80215330:	d9000615 	stw	r4,24(sp)
80215334:	0500050e 	bge	zero,r20,8021534c <_dtoa_r+0xe0c>
80215338:	880b883a 	mov	r5,r17
8021533c:	a00d883a 	mov	r6,r20
80215340:	e009883a 	mov	r4,fp
80215344:	02182140 	call	80218214 <__lshift>
80215348:	1023883a 	mov	r17,r2
8021534c:	9801241e 	bne	r19,zero,802157e0 <_dtoa_r+0x12a0>
80215350:	8829883a 	mov	r20,r17
80215354:	d9000617 	ldw	r4,24(sp)
80215358:	dcc00717 	ldw	r19,28(sp)
8021535c:	9480004c 	andi	r18,r18,1
80215360:	20bfffc4 	addi	r2,r4,-1
80215364:	9885883a 	add	r2,r19,r2
80215368:	d8800415 	stw	r2,16(sp)
8021536c:	dc800615 	stw	r18,24(sp)
80215370:	a80b883a 	mov	r5,r21
80215374:	8009883a 	mov	r4,r16
80215378:	02143400 	call	80214340 <quorem>
8021537c:	880b883a 	mov	r5,r17
80215380:	8009883a 	mov	r4,r16
80215384:	102f883a 	mov	r23,r2
80215388:	021835c0 	call	8021835c <__mcmp>
8021538c:	a80b883a 	mov	r5,r21
80215390:	a00d883a 	mov	r6,r20
80215394:	e009883a 	mov	r4,fp
80215398:	102d883a 	mov	r22,r2
8021539c:	02183bc0 	call	802183bc <__mdiff>
802153a0:	1007883a 	mov	r3,r2
802153a4:	10800317 	ldw	r2,12(r2)
802153a8:	bc800c04 	addi	r18,r23,48
802153ac:	180b883a 	mov	r5,r3
802153b0:	10004e1e 	bne	r2,zero,802154ec <_dtoa_r+0xfac>
802153b4:	8009883a 	mov	r4,r16
802153b8:	d8c01615 	stw	r3,88(sp)
802153bc:	021835c0 	call	8021835c <__mcmp>
802153c0:	d8c01617 	ldw	r3,88(sp)
802153c4:	e009883a 	mov	r4,fp
802153c8:	d8801615 	stw	r2,88(sp)
802153cc:	180b883a 	mov	r5,r3
802153d0:	0217b3c0 	call	80217b3c <_Bfree>
802153d4:	d8801617 	ldw	r2,88(sp)
802153d8:	1000041e 	bne	r2,zero,802153ec <_dtoa_r+0xeac>
802153dc:	d9800317 	ldw	r6,12(sp)
802153e0:	3000021e 	bne	r6,zero,802153ec <_dtoa_r+0xeac>
802153e4:	d8c00617 	ldw	r3,24(sp)
802153e8:	18003726 	beq	r3,zero,802154c8 <_dtoa_r+0xf88>
802153ec:	b0002016 	blt	r22,zero,80215470 <_dtoa_r+0xf30>
802153f0:	b000041e 	bne	r22,zero,80215404 <_dtoa_r+0xec4>
802153f4:	d9000317 	ldw	r4,12(sp)
802153f8:	2000021e 	bne	r4,zero,80215404 <_dtoa_r+0xec4>
802153fc:	d8c00617 	ldw	r3,24(sp)
80215400:	18001b26 	beq	r3,zero,80215470 <_dtoa_r+0xf30>
80215404:	00810716 	blt	zero,r2,80215824 <_dtoa_r+0x12e4>
80215408:	d8c00417 	ldw	r3,16(sp)
8021540c:	9d800044 	addi	r22,r19,1
80215410:	9c800005 	stb	r18,0(r19)
80215414:	b02f883a 	mov	r23,r22
80215418:	98c10626 	beq	r19,r3,80215834 <_dtoa_r+0x12f4>
8021541c:	800b883a 	mov	r5,r16
80215420:	000f883a 	mov	r7,zero
80215424:	01800284 	movi	r6,10
80215428:	e009883a 	mov	r4,fp
8021542c:	0217b640 	call	80217b64 <__multadd>
80215430:	1021883a 	mov	r16,r2
80215434:	000f883a 	mov	r7,zero
80215438:	01800284 	movi	r6,10
8021543c:	880b883a 	mov	r5,r17
80215440:	e009883a 	mov	r4,fp
80215444:	8d002526 	beq	r17,r20,802154dc <_dtoa_r+0xf9c>
80215448:	0217b640 	call	80217b64 <__multadd>
8021544c:	a00b883a 	mov	r5,r20
80215450:	000f883a 	mov	r7,zero
80215454:	01800284 	movi	r6,10
80215458:	e009883a 	mov	r4,fp
8021545c:	1023883a 	mov	r17,r2
80215460:	0217b640 	call	80217b64 <__multadd>
80215464:	1029883a 	mov	r20,r2
80215468:	b027883a 	mov	r19,r22
8021546c:	003fc006 	br	80215370 <__reset+0xfa1f5370>
80215470:	9011883a 	mov	r8,r18
80215474:	00800e0e 	bge	zero,r2,802154b0 <_dtoa_r+0xf70>
80215478:	800b883a 	mov	r5,r16
8021547c:	01800044 	movi	r6,1
80215480:	e009883a 	mov	r4,fp
80215484:	da001715 	stw	r8,92(sp)
80215488:	02182140 	call	80218214 <__lshift>
8021548c:	a80b883a 	mov	r5,r21
80215490:	1009883a 	mov	r4,r2
80215494:	1021883a 	mov	r16,r2
80215498:	021835c0 	call	8021835c <__mcmp>
8021549c:	da001717 	ldw	r8,92(sp)
802154a0:	0081960e 	bge	zero,r2,80215afc <_dtoa_r+0x15bc>
802154a4:	00800e44 	movi	r2,57
802154a8:	40817026 	beq	r8,r2,80215a6c <_dtoa_r+0x152c>
802154ac:	ba000c44 	addi	r8,r23,49
802154b0:	8825883a 	mov	r18,r17
802154b4:	9dc00044 	addi	r23,r19,1
802154b8:	9a000005 	stb	r8,0(r19)
802154bc:	a023883a 	mov	r17,r20
802154c0:	dc000915 	stw	r16,36(sp)
802154c4:	003f2406 	br	80215158 <__reset+0xfa1f5158>
802154c8:	00800e44 	movi	r2,57
802154cc:	9011883a 	mov	r8,r18
802154d0:	90816626 	beq	r18,r2,80215a6c <_dtoa_r+0x152c>
802154d4:	05bff516 	blt	zero,r22,802154ac <__reset+0xfa1f54ac>
802154d8:	003ff506 	br	802154b0 <__reset+0xfa1f54b0>
802154dc:	0217b640 	call	80217b64 <__multadd>
802154e0:	1023883a 	mov	r17,r2
802154e4:	1029883a 	mov	r20,r2
802154e8:	003fdf06 	br	80215468 <__reset+0xfa1f5468>
802154ec:	e009883a 	mov	r4,fp
802154f0:	0217b3c0 	call	80217b3c <_Bfree>
802154f4:	00800044 	movi	r2,1
802154f8:	003fbc06 	br	802153ec <__reset+0xfa1f53ec>
802154fc:	a80b883a 	mov	r5,r21
80215500:	8009883a 	mov	r4,r16
80215504:	021835c0 	call	8021835c <__mcmp>
80215508:	103edb0e 	bge	r2,zero,80215078 <__reset+0xfa1f5078>
8021550c:	800b883a 	mov	r5,r16
80215510:	000f883a 	mov	r7,zero
80215514:	01800284 	movi	r6,10
80215518:	e009883a 	mov	r4,fp
8021551c:	0217b640 	call	80217b64 <__multadd>
80215520:	1021883a 	mov	r16,r2
80215524:	d8800517 	ldw	r2,20(sp)
80215528:	d8c00b17 	ldw	r3,44(sp)
8021552c:	10bfffc4 	addi	r2,r2,-1
80215530:	d8800515 	stw	r2,20(sp)
80215534:	183f761e 	bne	r3,zero,80215310 <__reset+0xfa1f5310>
80215538:	d9000c17 	ldw	r4,48(sp)
8021553c:	0101730e 	bge	zero,r4,80215b0c <_dtoa_r+0x15cc>
80215540:	d9000615 	stw	r4,24(sp)
80215544:	003ed006 	br	80215088 <__reset+0xfa1f5088>
80215548:	00800084 	movi	r2,2
8021554c:	3081861e 	bne	r6,r2,80215b68 <_dtoa_r+0x1628>
80215550:	d8000b15 	stw	zero,44(sp)
80215554:	003f3c06 	br	80215248 <__reset+0xfa1f5248>
80215558:	dc000917 	ldw	r16,36(sp)
8021555c:	003e9206 	br	80214fa8 <__reset+0xfa1f4fa8>
80215560:	d9c00317 	ldw	r7,12(sp)
80215564:	00800084 	movi	r2,2
80215568:	11fec50e 	bge	r2,r7,80215080 <__reset+0xfa1f5080>
8021556c:	d9000617 	ldw	r4,24(sp)
80215570:	20013c1e 	bne	r4,zero,80215a64 <_dtoa_r+0x1524>
80215574:	a80b883a 	mov	r5,r21
80215578:	000f883a 	mov	r7,zero
8021557c:	01800144 	movi	r6,5
80215580:	e009883a 	mov	r4,fp
80215584:	0217b640 	call	80217b64 <__multadd>
80215588:	100b883a 	mov	r5,r2
8021558c:	8009883a 	mov	r4,r16
80215590:	102b883a 	mov	r21,r2
80215594:	021835c0 	call	8021835c <__mcmp>
80215598:	dc000915 	stw	r16,36(sp)
8021559c:	00bf410e 	bge	zero,r2,802152a4 <__reset+0xfa1f52a4>
802155a0:	d9c00717 	ldw	r7,28(sp)
802155a4:	00800c44 	movi	r2,49
802155a8:	38800005 	stb	r2,0(r7)
802155ac:	d8800517 	ldw	r2,20(sp)
802155b0:	3dc00044 	addi	r23,r7,1
802155b4:	10800044 	addi	r2,r2,1
802155b8:	d8800515 	stw	r2,20(sp)
802155bc:	003f3d06 	br	802152b4 <__reset+0xfa1f52b4>
802155c0:	d9800517 	ldw	r6,20(sp)
802155c4:	d9c00717 	ldw	r7,28(sp)
802155c8:	00800c44 	movi	r2,49
802155cc:	31800044 	addi	r6,r6,1
802155d0:	d9800515 	stw	r6,20(sp)
802155d4:	38800005 	stb	r2,0(r7)
802155d8:	003edf06 	br	80215158 <__reset+0xfa1f5158>
802155dc:	d8000b15 	stw	zero,44(sp)
802155e0:	003c9f06 	br	80214860 <__reset+0xfa1f4860>
802155e4:	903e7e1e 	bne	r18,zero,80214fe0 <__reset+0xfa1f4fe0>
802155e8:	00800434 	movhi	r2,16
802155ec:	10bfffc4 	addi	r2,r2,-1
802155f0:	9884703a 	and	r2,r19,r2
802155f4:	1000ea1e 	bne	r2,zero,802159a0 <_dtoa_r+0x1460>
802155f8:	9cdffc2c 	andhi	r19,r19,32752
802155fc:	9800e826 	beq	r19,zero,802159a0 <_dtoa_r+0x1460>
80215600:	d9c00817 	ldw	r7,32(sp)
80215604:	b5800044 	addi	r22,r22,1
80215608:	04c00044 	movi	r19,1
8021560c:	39c00044 	addi	r7,r7,1
80215610:	d9c00815 	stw	r7,32(sp)
80215614:	d8800d17 	ldw	r2,52(sp)
80215618:	103e721e 	bne	r2,zero,80214fe4 <__reset+0xfa1f4fe4>
8021561c:	00800044 	movi	r2,1
80215620:	003e7906 	br	80215008 <__reset+0xfa1f5008>
80215624:	8009883a 	mov	r4,r16
80215628:	020f6100 	call	8020f610 <__floatsidf>
8021562c:	d9800f17 	ldw	r6,60(sp)
80215630:	d9c01017 	ldw	r7,64(sp)
80215634:	1009883a 	mov	r4,r2
80215638:	180b883a 	mov	r5,r3
8021563c:	020e57c0 	call	8020e57c <__muldf3>
80215640:	000d883a 	mov	r6,zero
80215644:	01d00734 	movhi	r7,16412
80215648:	1009883a 	mov	r4,r2
8021564c:	180b883a 	mov	r5,r3
80215650:	021d2c00 	call	8021d2c0 <__adddf3>
80215654:	047f3034 	movhi	r17,64704
80215658:	1021883a 	mov	r16,r2
8021565c:	1c63883a 	add	r17,r3,r17
80215660:	d9000f17 	ldw	r4,60(sp)
80215664:	d9401017 	ldw	r5,64(sp)
80215668:	000d883a 	mov	r6,zero
8021566c:	01d00534 	movhi	r7,16404
80215670:	020ec940 	call	8020ec94 <__subdf3>
80215674:	800d883a 	mov	r6,r16
80215678:	880f883a 	mov	r7,r17
8021567c:	1009883a 	mov	r4,r2
80215680:	180b883a 	mov	r5,r3
80215684:	102b883a 	mov	r21,r2
80215688:	1829883a 	mov	r20,r3
8021568c:	020e4a00 	call	8020e4a0 <__gedf2>
80215690:	00806c16 	blt	zero,r2,80215844 <_dtoa_r+0x1304>
80215694:	89e0003c 	xorhi	r7,r17,32768
80215698:	800d883a 	mov	r6,r16
8021569c:	a809883a 	mov	r4,r21
802156a0:	a00b883a 	mov	r5,r20
802156a4:	021e4dc0 	call	8021e4dc <__ledf2>
802156a8:	103d7e0e 	bge	r2,zero,80214ca4 <__reset+0xfa1f4ca4>
802156ac:	002b883a 	mov	r21,zero
802156b0:	0023883a 	mov	r17,zero
802156b4:	003efb06 	br	802152a4 <__reset+0xfa1f52a4>
802156b8:	d8800717 	ldw	r2,28(sp)
802156bc:	003bd006 	br	80214600 <__reset+0xfa1f4600>
802156c0:	d9000a17 	ldw	r4,40(sp)
802156c4:	d9800d17 	ldw	r6,52(sp)
802156c8:	dd400a15 	stw	r21,40(sp)
802156cc:	a905c83a 	sub	r2,r21,r4
802156d0:	308d883a 	add	r6,r6,r2
802156d4:	d9800d15 	stw	r6,52(sp)
802156d8:	002b883a 	mov	r21,zero
802156dc:	003e0606 	br	80214ef8 <__reset+0xfa1f4ef8>
802156e0:	9023883a 	mov	r17,r18
802156e4:	9829883a 	mov	r20,r19
802156e8:	04000084 	movi	r16,2
802156ec:	003c9206 	br	80214938 <__reset+0xfa1f4938>
802156f0:	04000044 	movi	r16,1
802156f4:	dc000c15 	stw	r16,48(sp)
802156f8:	dc000615 	stw	r16,24(sp)
802156fc:	dc002215 	stw	r16,136(sp)
80215700:	e0001115 	stw	zero,68(fp)
80215704:	000b883a 	mov	r5,zero
80215708:	003c6906 	br	802148b0 <__reset+0xfa1f48b0>
8021570c:	3021883a 	mov	r16,r6
80215710:	003ffb06 	br	80215700 <__reset+0xfa1f5700>
80215714:	1000021e 	bne	r2,zero,80215720 <_dtoa_r+0x11e0>
80215718:	4200004c 	andi	r8,r8,1
8021571c:	403e7d1e 	bne	r8,zero,80215114 <__reset+0xfa1f5114>
80215720:	01000c04 	movi	r4,48
80215724:	00000106 	br	8021572c <_dtoa_r+0x11ec>
80215728:	102f883a 	mov	r23,r2
8021572c:	b8bfffc4 	addi	r2,r23,-1
80215730:	10c00007 	ldb	r3,0(r2)
80215734:	193ffc26 	beq	r3,r4,80215728 <__reset+0xfa1f5728>
80215738:	003e8706 	br	80215158 <__reset+0xfa1f5158>
8021573c:	d8800517 	ldw	r2,20(sp)
80215740:	00a3c83a 	sub	r17,zero,r2
80215744:	8800a426 	beq	r17,zero,802159d8 <_dtoa_r+0x1498>
80215748:	888003cc 	andi	r2,r17,15
8021574c:	100490fa 	slli	r2,r2,3
80215750:	00e008b4 	movhi	r3,32802
80215754:	18d2d404 	addi	r3,r3,19280
80215758:	1885883a 	add	r2,r3,r2
8021575c:	11800017 	ldw	r6,0(r2)
80215760:	11c00117 	ldw	r7,4(r2)
80215764:	9009883a 	mov	r4,r18
80215768:	980b883a 	mov	r5,r19
8021576c:	8823d13a 	srai	r17,r17,4
80215770:	020e57c0 	call	8020e57c <__muldf3>
80215774:	d8800f15 	stw	r2,60(sp)
80215778:	d8c01015 	stw	r3,64(sp)
8021577c:	8800e826 	beq	r17,zero,80215b20 <_dtoa_r+0x15e0>
80215780:	052008b4 	movhi	r20,32802
80215784:	a512ca04 	addi	r20,r20,19240
80215788:	04000084 	movi	r16,2
8021578c:	8980004c 	andi	r6,r17,1
80215790:	1009883a 	mov	r4,r2
80215794:	8823d07a 	srai	r17,r17,1
80215798:	180b883a 	mov	r5,r3
8021579c:	30000426 	beq	r6,zero,802157b0 <_dtoa_r+0x1270>
802157a0:	a1800017 	ldw	r6,0(r20)
802157a4:	a1c00117 	ldw	r7,4(r20)
802157a8:	84000044 	addi	r16,r16,1
802157ac:	020e57c0 	call	8020e57c <__muldf3>
802157b0:	a5000204 	addi	r20,r20,8
802157b4:	883ff51e 	bne	r17,zero,8021578c <__reset+0xfa1f578c>
802157b8:	d8800f15 	stw	r2,60(sp)
802157bc:	d8c01015 	stw	r3,64(sp)
802157c0:	003c7606 	br	8021499c <__reset+0xfa1f499c>
802157c4:	00c00c04 	movi	r3,48
802157c8:	10c00005 	stb	r3,0(r2)
802157cc:	d8c00517 	ldw	r3,20(sp)
802157d0:	bd3fffc3 	ldbu	r20,-1(r23)
802157d4:	18c00044 	addi	r3,r3,1
802157d8:	d8c00515 	stw	r3,20(sp)
802157dc:	003db906 	br	80214ec4 <__reset+0xfa1f4ec4>
802157e0:	89400117 	ldw	r5,4(r17)
802157e4:	e009883a 	mov	r4,fp
802157e8:	0217a940 	call	80217a94 <_Balloc>
802157ec:	89800417 	ldw	r6,16(r17)
802157f0:	89400304 	addi	r5,r17,12
802157f4:	11000304 	addi	r4,r2,12
802157f8:	31800084 	addi	r6,r6,2
802157fc:	318d883a 	add	r6,r6,r6
80215800:	318d883a 	add	r6,r6,r6
80215804:	1027883a 	mov	r19,r2
80215808:	020f9600 	call	8020f960 <memcpy>
8021580c:	01800044 	movi	r6,1
80215810:	980b883a 	mov	r5,r19
80215814:	e009883a 	mov	r4,fp
80215818:	02182140 	call	80218214 <__lshift>
8021581c:	1029883a 	mov	r20,r2
80215820:	003ecc06 	br	80215354 <__reset+0xfa1f5354>
80215824:	00800e44 	movi	r2,57
80215828:	90809026 	beq	r18,r2,80215a6c <_dtoa_r+0x152c>
8021582c:	92000044 	addi	r8,r18,1
80215830:	003f1f06 	br	802154b0 <__reset+0xfa1f54b0>
80215834:	9011883a 	mov	r8,r18
80215838:	8825883a 	mov	r18,r17
8021583c:	a023883a 	mov	r17,r20
80215840:	003e2906 	br	802150e8 <__reset+0xfa1f50e8>
80215844:	002b883a 	mov	r21,zero
80215848:	0023883a 	mov	r17,zero
8021584c:	003f5406 	br	802155a0 <__reset+0xfa1f55a0>
80215850:	61bfffc4 	addi	r6,r12,-1
80215854:	300490fa 	slli	r2,r6,3
80215858:	00e008b4 	movhi	r3,32802
8021585c:	18d2d404 	addi	r3,r3,19280
80215860:	1885883a 	add	r2,r3,r2
80215864:	11000017 	ldw	r4,0(r2)
80215868:	11400117 	ldw	r5,4(r2)
8021586c:	d8800717 	ldw	r2,28(sp)
80215870:	880f883a 	mov	r7,r17
80215874:	d9801215 	stw	r6,72(sp)
80215878:	800d883a 	mov	r6,r16
8021587c:	db001615 	stw	r12,88(sp)
80215880:	15c00044 	addi	r23,r2,1
80215884:	020e57c0 	call	8020e57c <__muldf3>
80215888:	d9401017 	ldw	r5,64(sp)
8021588c:	d9000f17 	ldw	r4,60(sp)
80215890:	d8c01515 	stw	r3,84(sp)
80215894:	d8801415 	stw	r2,80(sp)
80215898:	020f5900 	call	8020f590 <__fixdfsi>
8021589c:	1009883a 	mov	r4,r2
802158a0:	1021883a 	mov	r16,r2
802158a4:	020f6100 	call	8020f610 <__floatsidf>
802158a8:	d9000f17 	ldw	r4,60(sp)
802158ac:	d9401017 	ldw	r5,64(sp)
802158b0:	100d883a 	mov	r6,r2
802158b4:	180f883a 	mov	r7,r3
802158b8:	020ec940 	call	8020ec94 <__subdf3>
802158bc:	1829883a 	mov	r20,r3
802158c0:	d8c00717 	ldw	r3,28(sp)
802158c4:	84000c04 	addi	r16,r16,48
802158c8:	1023883a 	mov	r17,r2
802158cc:	1c000005 	stb	r16,0(r3)
802158d0:	db001617 	ldw	r12,88(sp)
802158d4:	00800044 	movi	r2,1
802158d8:	60802226 	beq	r12,r2,80215964 <_dtoa_r+0x1424>
802158dc:	d9c00717 	ldw	r7,28(sp)
802158e0:	8805883a 	mov	r2,r17
802158e4:	b82b883a 	mov	r21,r23
802158e8:	3b19883a 	add	r12,r7,r12
802158ec:	6023883a 	mov	r17,r12
802158f0:	a007883a 	mov	r3,r20
802158f4:	dc800f15 	stw	r18,60(sp)
802158f8:	000d883a 	mov	r6,zero
802158fc:	01d00934 	movhi	r7,16420
80215900:	1009883a 	mov	r4,r2
80215904:	180b883a 	mov	r5,r3
80215908:	020e57c0 	call	8020e57c <__muldf3>
8021590c:	180b883a 	mov	r5,r3
80215910:	1009883a 	mov	r4,r2
80215914:	1829883a 	mov	r20,r3
80215918:	1025883a 	mov	r18,r2
8021591c:	020f5900 	call	8020f590 <__fixdfsi>
80215920:	1009883a 	mov	r4,r2
80215924:	1021883a 	mov	r16,r2
80215928:	020f6100 	call	8020f610 <__floatsidf>
8021592c:	100d883a 	mov	r6,r2
80215930:	180f883a 	mov	r7,r3
80215934:	9009883a 	mov	r4,r18
80215938:	a00b883a 	mov	r5,r20
8021593c:	84000c04 	addi	r16,r16,48
80215940:	020ec940 	call	8020ec94 <__subdf3>
80215944:	ad400044 	addi	r21,r21,1
80215948:	ac3fffc5 	stb	r16,-1(r21)
8021594c:	ac7fea1e 	bne	r21,r17,802158f8 <__reset+0xfa1f58f8>
80215950:	1023883a 	mov	r17,r2
80215954:	d8801217 	ldw	r2,72(sp)
80215958:	dc800f17 	ldw	r18,60(sp)
8021595c:	1829883a 	mov	r20,r3
80215960:	b8af883a 	add	r23,r23,r2
80215964:	d9001417 	ldw	r4,80(sp)
80215968:	d9401517 	ldw	r5,84(sp)
8021596c:	000d883a 	mov	r6,zero
80215970:	01cff834 	movhi	r7,16352
80215974:	021d2c00 	call	8021d2c0 <__adddf3>
80215978:	880d883a 	mov	r6,r17
8021597c:	a00f883a 	mov	r7,r20
80215980:	1009883a 	mov	r4,r2
80215984:	180b883a 	mov	r5,r3
80215988:	021e4dc0 	call	8021e4dc <__ledf2>
8021598c:	10003e0e 	bge	r2,zero,80215a88 <_dtoa_r+0x1548>
80215990:	d9001317 	ldw	r4,76(sp)
80215994:	bd3fffc3 	ldbu	r20,-1(r23)
80215998:	d9000515 	stw	r4,20(sp)
8021599c:	003d3b06 	br	80214e8c <__reset+0xfa1f4e8c>
802159a0:	0027883a 	mov	r19,zero
802159a4:	003f1b06 	br	80215614 <__reset+0xfa1f5614>
802159a8:	d8800817 	ldw	r2,32(sp)
802159ac:	11e9c83a 	sub	r20,r2,r7
802159b0:	0005883a 	mov	r2,zero
802159b4:	003d5406 	br	80214f08 <__reset+0xfa1f4f08>
802159b8:	00800044 	movi	r2,1
802159bc:	003dc706 	br	802150dc <__reset+0xfa1f50dc>
802159c0:	d8c00217 	ldw	r3,8(sp)
802159c4:	00800d84 	movi	r2,54
802159c8:	dd400a17 	ldw	r21,40(sp)
802159cc:	10c5c83a 	sub	r2,r2,r3
802159d0:	dd000817 	ldw	r20,32(sp)
802159d4:	003d4c06 	br	80214f08 <__reset+0xfa1f4f08>
802159d8:	dc800f15 	stw	r18,60(sp)
802159dc:	dcc01015 	stw	r19,64(sp)
802159e0:	04000084 	movi	r16,2
802159e4:	003bed06 	br	8021499c <__reset+0xfa1f499c>
802159e8:	d9000617 	ldw	r4,24(sp)
802159ec:	203f0d26 	beq	r4,zero,80215624 <__reset+0xfa1f5624>
802159f0:	d9800c17 	ldw	r6,48(sp)
802159f4:	01bcab0e 	bge	zero,r6,80214ca4 <__reset+0xfa1f4ca4>
802159f8:	d9401017 	ldw	r5,64(sp)
802159fc:	d9000f17 	ldw	r4,60(sp)
80215a00:	000d883a 	mov	r6,zero
80215a04:	01d00934 	movhi	r7,16420
80215a08:	020e57c0 	call	8020e57c <__muldf3>
80215a0c:	81000044 	addi	r4,r16,1
80215a10:	d8800f15 	stw	r2,60(sp)
80215a14:	d8c01015 	stw	r3,64(sp)
80215a18:	020f6100 	call	8020f610 <__floatsidf>
80215a1c:	d9800f17 	ldw	r6,60(sp)
80215a20:	d9c01017 	ldw	r7,64(sp)
80215a24:	1009883a 	mov	r4,r2
80215a28:	180b883a 	mov	r5,r3
80215a2c:	020e57c0 	call	8020e57c <__muldf3>
80215a30:	01d00734 	movhi	r7,16412
80215a34:	000d883a 	mov	r6,zero
80215a38:	1009883a 	mov	r4,r2
80215a3c:	180b883a 	mov	r5,r3
80215a40:	021d2c00 	call	8021d2c0 <__adddf3>
80215a44:	d9c00517 	ldw	r7,20(sp)
80215a48:	047f3034 	movhi	r17,64704
80215a4c:	1021883a 	mov	r16,r2
80215a50:	39ffffc4 	addi	r7,r7,-1
80215a54:	d9c01315 	stw	r7,76(sp)
80215a58:	1c63883a 	add	r17,r3,r17
80215a5c:	db000c17 	ldw	r12,48(sp)
80215a60:	003bea06 	br	80214a0c <__reset+0xfa1f4a0c>
80215a64:	dc000915 	stw	r16,36(sp)
80215a68:	003e0e06 	br	802152a4 <__reset+0xfa1f52a4>
80215a6c:	01000e44 	movi	r4,57
80215a70:	8825883a 	mov	r18,r17
80215a74:	9dc00044 	addi	r23,r19,1
80215a78:	99000005 	stb	r4,0(r19)
80215a7c:	a023883a 	mov	r17,r20
80215a80:	dc000915 	stw	r16,36(sp)
80215a84:	003da406 	br	80215118 <__reset+0xfa1f5118>
80215a88:	d9801417 	ldw	r6,80(sp)
80215a8c:	d9c01517 	ldw	r7,84(sp)
80215a90:	0009883a 	mov	r4,zero
80215a94:	014ff834 	movhi	r5,16352
80215a98:	020ec940 	call	8020ec94 <__subdf3>
80215a9c:	880d883a 	mov	r6,r17
80215aa0:	a00f883a 	mov	r7,r20
80215aa4:	1009883a 	mov	r4,r2
80215aa8:	180b883a 	mov	r5,r3
80215aac:	020e4a00 	call	8020e4a0 <__gedf2>
80215ab0:	00bc7c0e 	bge	zero,r2,80214ca4 <__reset+0xfa1f4ca4>
80215ab4:	01000c04 	movi	r4,48
80215ab8:	00000106 	br	80215ac0 <_dtoa_r+0x1580>
80215abc:	102f883a 	mov	r23,r2
80215ac0:	b8bfffc4 	addi	r2,r23,-1
80215ac4:	10c00007 	ldb	r3,0(r2)
80215ac8:	193ffc26 	beq	r3,r4,80215abc <__reset+0xfa1f5abc>
80215acc:	d9801317 	ldw	r6,76(sp)
80215ad0:	d9800515 	stw	r6,20(sp)
80215ad4:	003c4406 	br	80214be8 <__reset+0xfa1f4be8>
80215ad8:	d9801317 	ldw	r6,76(sp)
80215adc:	d9800515 	stw	r6,20(sp)
80215ae0:	003cea06 	br	80214e8c <__reset+0xfa1f4e8c>
80215ae4:	dd800f17 	ldw	r22,60(sp)
80215ae8:	dcc01017 	ldw	r19,64(sp)
80215aec:	dc801217 	ldw	r18,72(sp)
80215af0:	003c6c06 	br	80214ca4 <__reset+0xfa1f4ca4>
80215af4:	903e031e 	bne	r18,zero,80215304 <__reset+0xfa1f5304>
80215af8:	003ebb06 	br	802155e8 <__reset+0xfa1f55e8>
80215afc:	103e6c1e 	bne	r2,zero,802154b0 <__reset+0xfa1f54b0>
80215b00:	4080004c 	andi	r2,r8,1
80215b04:	103e6a26 	beq	r2,zero,802154b0 <__reset+0xfa1f54b0>
80215b08:	003e6606 	br	802154a4 <__reset+0xfa1f54a4>
80215b0c:	d8c00317 	ldw	r3,12(sp)
80215b10:	00800084 	movi	r2,2
80215b14:	10c02916 	blt	r2,r3,80215bbc <_dtoa_r+0x167c>
80215b18:	d9000c17 	ldw	r4,48(sp)
80215b1c:	003e8806 	br	80215540 <__reset+0xfa1f5540>
80215b20:	04000084 	movi	r16,2
80215b24:	003b9d06 	br	8021499c <__reset+0xfa1f499c>
80215b28:	d9001317 	ldw	r4,76(sp)
80215b2c:	d9000515 	stw	r4,20(sp)
80215b30:	003cd606 	br	80214e8c <__reset+0xfa1f4e8c>
80215b34:	d8801317 	ldw	r2,76(sp)
80215b38:	d8800515 	stw	r2,20(sp)
80215b3c:	003c2a06 	br	80214be8 <__reset+0xfa1f4be8>
80215b40:	d9800317 	ldw	r6,12(sp)
80215b44:	00800084 	movi	r2,2
80215b48:	11801516 	blt	r2,r6,80215ba0 <_dtoa_r+0x1660>
80215b4c:	d9c00c17 	ldw	r7,48(sp)
80215b50:	d9c00615 	stw	r7,24(sp)
80215b54:	003df706 	br	80215334 <__reset+0xfa1f5334>
80215b58:	193d3926 	beq	r3,r4,80215040 <__reset+0xfa1f5040>
80215b5c:	00c00f04 	movi	r3,60
80215b60:	1885c83a 	sub	r2,r3,r2
80215b64:	003ddf06 	br	802152e4 <__reset+0xfa1f52e4>
80215b68:	e009883a 	mov	r4,fp
80215b6c:	e0001115 	stw	zero,68(fp)
80215b70:	000b883a 	mov	r5,zero
80215b74:	0217a940 	call	80217a94 <_Balloc>
80215b78:	d8800715 	stw	r2,28(sp)
80215b7c:	d8c00717 	ldw	r3,28(sp)
80215b80:	00bfffc4 	movi	r2,-1
80215b84:	01000044 	movi	r4,1
80215b88:	d8800c15 	stw	r2,48(sp)
80215b8c:	e0c01015 	stw	r3,64(fp)
80215b90:	d9000b15 	stw	r4,44(sp)
80215b94:	d8800615 	stw	r2,24(sp)
80215b98:	d8002215 	stw	zero,136(sp)
80215b9c:	003c4106 	br	80214ca4 <__reset+0xfa1f4ca4>
80215ba0:	d8c00c17 	ldw	r3,48(sp)
80215ba4:	d8c00615 	stw	r3,24(sp)
80215ba8:	003e7006 	br	8021556c <__reset+0xfa1f556c>
80215bac:	04400044 	movi	r17,1
80215bb0:	003b2006 	br	80214834 <__reset+0xfa1f4834>
80215bb4:	000b883a 	mov	r5,zero
80215bb8:	003b3d06 	br	802148b0 <__reset+0xfa1f48b0>
80215bbc:	d8800c17 	ldw	r2,48(sp)
80215bc0:	d8800615 	stw	r2,24(sp)
80215bc4:	003e6906 	br	8021556c <__reset+0xfa1f556c>

80215bc8 <__sflush_r>:
80215bc8:	2880030b 	ldhu	r2,12(r5)
80215bcc:	defffb04 	addi	sp,sp,-20
80215bd0:	dcc00315 	stw	r19,12(sp)
80215bd4:	dc400115 	stw	r17,4(sp)
80215bd8:	dfc00415 	stw	ra,16(sp)
80215bdc:	dc800215 	stw	r18,8(sp)
80215be0:	dc000015 	stw	r16,0(sp)
80215be4:	10c0020c 	andi	r3,r2,8
80215be8:	2823883a 	mov	r17,r5
80215bec:	2027883a 	mov	r19,r4
80215bf0:	1800311e 	bne	r3,zero,80215cb8 <__sflush_r+0xf0>
80215bf4:	28c00117 	ldw	r3,4(r5)
80215bf8:	10820014 	ori	r2,r2,2048
80215bfc:	2880030d 	sth	r2,12(r5)
80215c00:	00c04b0e 	bge	zero,r3,80215d30 <__sflush_r+0x168>
80215c04:	8a000a17 	ldw	r8,40(r17)
80215c08:	40002326 	beq	r8,zero,80215c98 <__sflush_r+0xd0>
80215c0c:	9c000017 	ldw	r16,0(r19)
80215c10:	10c4000c 	andi	r3,r2,4096
80215c14:	98000015 	stw	zero,0(r19)
80215c18:	18004826 	beq	r3,zero,80215d3c <__sflush_r+0x174>
80215c1c:	89801417 	ldw	r6,80(r17)
80215c20:	10c0010c 	andi	r3,r2,4
80215c24:	18000626 	beq	r3,zero,80215c40 <__sflush_r+0x78>
80215c28:	88c00117 	ldw	r3,4(r17)
80215c2c:	88800c17 	ldw	r2,48(r17)
80215c30:	30cdc83a 	sub	r6,r6,r3
80215c34:	10000226 	beq	r2,zero,80215c40 <__sflush_r+0x78>
80215c38:	88800f17 	ldw	r2,60(r17)
80215c3c:	308dc83a 	sub	r6,r6,r2
80215c40:	89400717 	ldw	r5,28(r17)
80215c44:	000f883a 	mov	r7,zero
80215c48:	9809883a 	mov	r4,r19
80215c4c:	403ee83a 	callr	r8
80215c50:	00ffffc4 	movi	r3,-1
80215c54:	10c04426 	beq	r2,r3,80215d68 <__sflush_r+0x1a0>
80215c58:	88c0030b 	ldhu	r3,12(r17)
80215c5c:	89000417 	ldw	r4,16(r17)
80215c60:	88000115 	stw	zero,4(r17)
80215c64:	197dffcc 	andi	r5,r3,63487
80215c68:	8940030d 	sth	r5,12(r17)
80215c6c:	89000015 	stw	r4,0(r17)
80215c70:	18c4000c 	andi	r3,r3,4096
80215c74:	18002c1e 	bne	r3,zero,80215d28 <__sflush_r+0x160>
80215c78:	89400c17 	ldw	r5,48(r17)
80215c7c:	9c000015 	stw	r16,0(r19)
80215c80:	28000526 	beq	r5,zero,80215c98 <__sflush_r+0xd0>
80215c84:	88801004 	addi	r2,r17,64
80215c88:	28800226 	beq	r5,r2,80215c94 <__sflush_r+0xcc>
80215c8c:	9809883a 	mov	r4,r19
80215c90:	02163340 	call	80216334 <_free_r>
80215c94:	88000c15 	stw	zero,48(r17)
80215c98:	0005883a 	mov	r2,zero
80215c9c:	dfc00417 	ldw	ra,16(sp)
80215ca0:	dcc00317 	ldw	r19,12(sp)
80215ca4:	dc800217 	ldw	r18,8(sp)
80215ca8:	dc400117 	ldw	r17,4(sp)
80215cac:	dc000017 	ldw	r16,0(sp)
80215cb0:	dec00504 	addi	sp,sp,20
80215cb4:	f800283a 	ret
80215cb8:	2c800417 	ldw	r18,16(r5)
80215cbc:	903ff626 	beq	r18,zero,80215c98 <__reset+0xfa1f5c98>
80215cc0:	2c000017 	ldw	r16,0(r5)
80215cc4:	108000cc 	andi	r2,r2,3
80215cc8:	2c800015 	stw	r18,0(r5)
80215ccc:	84a1c83a 	sub	r16,r16,r18
80215cd0:	1000131e 	bne	r2,zero,80215d20 <__sflush_r+0x158>
80215cd4:	28800517 	ldw	r2,20(r5)
80215cd8:	88800215 	stw	r2,8(r17)
80215cdc:	04000316 	blt	zero,r16,80215cec <__sflush_r+0x124>
80215ce0:	003fed06 	br	80215c98 <__reset+0xfa1f5c98>
80215ce4:	90a5883a 	add	r18,r18,r2
80215ce8:	043feb0e 	bge	zero,r16,80215c98 <__reset+0xfa1f5c98>
80215cec:	88800917 	ldw	r2,36(r17)
80215cf0:	89400717 	ldw	r5,28(r17)
80215cf4:	800f883a 	mov	r7,r16
80215cf8:	900d883a 	mov	r6,r18
80215cfc:	9809883a 	mov	r4,r19
80215d00:	103ee83a 	callr	r2
80215d04:	80a1c83a 	sub	r16,r16,r2
80215d08:	00bff616 	blt	zero,r2,80215ce4 <__reset+0xfa1f5ce4>
80215d0c:	88c0030b 	ldhu	r3,12(r17)
80215d10:	00bfffc4 	movi	r2,-1
80215d14:	18c01014 	ori	r3,r3,64
80215d18:	88c0030d 	sth	r3,12(r17)
80215d1c:	003fdf06 	br	80215c9c <__reset+0xfa1f5c9c>
80215d20:	0005883a 	mov	r2,zero
80215d24:	003fec06 	br	80215cd8 <__reset+0xfa1f5cd8>
80215d28:	88801415 	stw	r2,80(r17)
80215d2c:	003fd206 	br	80215c78 <__reset+0xfa1f5c78>
80215d30:	28c00f17 	ldw	r3,60(r5)
80215d34:	00ffb316 	blt	zero,r3,80215c04 <__reset+0xfa1f5c04>
80215d38:	003fd706 	br	80215c98 <__reset+0xfa1f5c98>
80215d3c:	89400717 	ldw	r5,28(r17)
80215d40:	000d883a 	mov	r6,zero
80215d44:	01c00044 	movi	r7,1
80215d48:	9809883a 	mov	r4,r19
80215d4c:	403ee83a 	callr	r8
80215d50:	100d883a 	mov	r6,r2
80215d54:	00bfffc4 	movi	r2,-1
80215d58:	30801426 	beq	r6,r2,80215dac <__sflush_r+0x1e4>
80215d5c:	8880030b 	ldhu	r2,12(r17)
80215d60:	8a000a17 	ldw	r8,40(r17)
80215d64:	003fae06 	br	80215c20 <__reset+0xfa1f5c20>
80215d68:	98c00017 	ldw	r3,0(r19)
80215d6c:	183fba26 	beq	r3,zero,80215c58 <__reset+0xfa1f5c58>
80215d70:	01000744 	movi	r4,29
80215d74:	19000626 	beq	r3,r4,80215d90 <__sflush_r+0x1c8>
80215d78:	01000584 	movi	r4,22
80215d7c:	19000426 	beq	r3,r4,80215d90 <__sflush_r+0x1c8>
80215d80:	88c0030b 	ldhu	r3,12(r17)
80215d84:	18c01014 	ori	r3,r3,64
80215d88:	88c0030d 	sth	r3,12(r17)
80215d8c:	003fc306 	br	80215c9c <__reset+0xfa1f5c9c>
80215d90:	8880030b 	ldhu	r2,12(r17)
80215d94:	88c00417 	ldw	r3,16(r17)
80215d98:	88000115 	stw	zero,4(r17)
80215d9c:	10bdffcc 	andi	r2,r2,63487
80215da0:	8880030d 	sth	r2,12(r17)
80215da4:	88c00015 	stw	r3,0(r17)
80215da8:	003fb306 	br	80215c78 <__reset+0xfa1f5c78>
80215dac:	98800017 	ldw	r2,0(r19)
80215db0:	103fea26 	beq	r2,zero,80215d5c <__reset+0xfa1f5d5c>
80215db4:	00c00744 	movi	r3,29
80215db8:	10c00226 	beq	r2,r3,80215dc4 <__sflush_r+0x1fc>
80215dbc:	00c00584 	movi	r3,22
80215dc0:	10c0031e 	bne	r2,r3,80215dd0 <__sflush_r+0x208>
80215dc4:	9c000015 	stw	r16,0(r19)
80215dc8:	0005883a 	mov	r2,zero
80215dcc:	003fb306 	br	80215c9c <__reset+0xfa1f5c9c>
80215dd0:	88c0030b 	ldhu	r3,12(r17)
80215dd4:	3005883a 	mov	r2,r6
80215dd8:	18c01014 	ori	r3,r3,64
80215ddc:	88c0030d 	sth	r3,12(r17)
80215de0:	003fae06 	br	80215c9c <__reset+0xfa1f5c9c>

80215de4 <_fflush_r>:
80215de4:	defffd04 	addi	sp,sp,-12
80215de8:	dc000115 	stw	r16,4(sp)
80215dec:	dfc00215 	stw	ra,8(sp)
80215df0:	2021883a 	mov	r16,r4
80215df4:	20000226 	beq	r4,zero,80215e00 <_fflush_r+0x1c>
80215df8:	20800e17 	ldw	r2,56(r4)
80215dfc:	10000c26 	beq	r2,zero,80215e30 <_fflush_r+0x4c>
80215e00:	2880030f 	ldh	r2,12(r5)
80215e04:	1000051e 	bne	r2,zero,80215e1c <_fflush_r+0x38>
80215e08:	0005883a 	mov	r2,zero
80215e0c:	dfc00217 	ldw	ra,8(sp)
80215e10:	dc000117 	ldw	r16,4(sp)
80215e14:	dec00304 	addi	sp,sp,12
80215e18:	f800283a 	ret
80215e1c:	8009883a 	mov	r4,r16
80215e20:	dfc00217 	ldw	ra,8(sp)
80215e24:	dc000117 	ldw	r16,4(sp)
80215e28:	dec00304 	addi	sp,sp,12
80215e2c:	0215bc81 	jmpi	80215bc8 <__sflush_r>
80215e30:	d9400015 	stw	r5,0(sp)
80215e34:	02161c00 	call	802161c0 <__sinit>
80215e38:	d9400017 	ldw	r5,0(sp)
80215e3c:	003ff006 	br	80215e00 <__reset+0xfa1f5e00>

80215e40 <fflush>:
80215e40:	20000526 	beq	r4,zero,80215e58 <fflush+0x18>
80215e44:	00a008b4 	movhi	r2,32802
80215e48:	109ade04 	addi	r2,r2,27512
80215e4c:	200b883a 	mov	r5,r4
80215e50:	11000017 	ldw	r4,0(r2)
80215e54:	0215de41 	jmpi	80215de4 <_fflush_r>
80215e58:	00a008b4 	movhi	r2,32802
80215e5c:	109add04 	addi	r2,r2,27508
80215e60:	11000017 	ldw	r4,0(r2)
80215e64:	01600874 	movhi	r5,32801
80215e68:	29577904 	addi	r5,r5,24036
80215e6c:	0216bc41 	jmpi	80216bc4 <_fwalk_reent>

80215e70 <__fp_unlock>:
80215e70:	0005883a 	mov	r2,zero
80215e74:	f800283a 	ret

80215e78 <_cleanup_r>:
80215e78:	016008b4 	movhi	r5,32802
80215e7c:	296fa804 	addi	r5,r5,-16736
80215e80:	0216bc41 	jmpi	80216bc4 <_fwalk_reent>

80215e84 <__sinit.part.1>:
80215e84:	defff704 	addi	sp,sp,-36
80215e88:	00e00874 	movhi	r3,32801
80215e8c:	dfc00815 	stw	ra,32(sp)
80215e90:	ddc00715 	stw	r23,28(sp)
80215e94:	dd800615 	stw	r22,24(sp)
80215e98:	dd400515 	stw	r21,20(sp)
80215e9c:	dd000415 	stw	r20,16(sp)
80215ea0:	dcc00315 	stw	r19,12(sp)
80215ea4:	dc800215 	stw	r18,8(sp)
80215ea8:	dc400115 	stw	r17,4(sp)
80215eac:	dc000015 	stw	r16,0(sp)
80215eb0:	18d79e04 	addi	r3,r3,24184
80215eb4:	24000117 	ldw	r16,4(r4)
80215eb8:	20c00f15 	stw	r3,60(r4)
80215ebc:	2080bb04 	addi	r2,r4,748
80215ec0:	00c000c4 	movi	r3,3
80215ec4:	20c0b915 	stw	r3,740(r4)
80215ec8:	2080ba15 	stw	r2,744(r4)
80215ecc:	2000b815 	stw	zero,736(r4)
80215ed0:	05c00204 	movi	r23,8
80215ed4:	00800104 	movi	r2,4
80215ed8:	2025883a 	mov	r18,r4
80215edc:	b80d883a 	mov	r6,r23
80215ee0:	81001704 	addi	r4,r16,92
80215ee4:	000b883a 	mov	r5,zero
80215ee8:	80000015 	stw	zero,0(r16)
80215eec:	80000115 	stw	zero,4(r16)
80215ef0:	80000215 	stw	zero,8(r16)
80215ef4:	8080030d 	sth	r2,12(r16)
80215ef8:	80001915 	stw	zero,100(r16)
80215efc:	8000038d 	sth	zero,14(r16)
80215f00:	80000415 	stw	zero,16(r16)
80215f04:	80000515 	stw	zero,20(r16)
80215f08:	80000615 	stw	zero,24(r16)
80215f0c:	021796c0 	call	8021796c <memset>
80215f10:	05a008b4 	movhi	r22,32802
80215f14:	94400217 	ldw	r17,8(r18)
80215f18:	056008b4 	movhi	r21,32802
80215f1c:	052008b4 	movhi	r20,32802
80215f20:	04e008b4 	movhi	r19,32802
80215f24:	b5a42f04 	addi	r22,r22,-28484
80215f28:	ad644604 	addi	r21,r21,-28392
80215f2c:	a5246504 	addi	r20,r20,-28268
80215f30:	9ce47c04 	addi	r19,r19,-28176
80215f34:	85800815 	stw	r22,32(r16)
80215f38:	85400915 	stw	r21,36(r16)
80215f3c:	85000a15 	stw	r20,40(r16)
80215f40:	84c00b15 	stw	r19,44(r16)
80215f44:	84000715 	stw	r16,28(r16)
80215f48:	00800284 	movi	r2,10
80215f4c:	8880030d 	sth	r2,12(r17)
80215f50:	00800044 	movi	r2,1
80215f54:	b80d883a 	mov	r6,r23
80215f58:	89001704 	addi	r4,r17,92
80215f5c:	000b883a 	mov	r5,zero
80215f60:	88000015 	stw	zero,0(r17)
80215f64:	88000115 	stw	zero,4(r17)
80215f68:	88000215 	stw	zero,8(r17)
80215f6c:	88001915 	stw	zero,100(r17)
80215f70:	8880038d 	sth	r2,14(r17)
80215f74:	88000415 	stw	zero,16(r17)
80215f78:	88000515 	stw	zero,20(r17)
80215f7c:	88000615 	stw	zero,24(r17)
80215f80:	021796c0 	call	8021796c <memset>
80215f84:	94000317 	ldw	r16,12(r18)
80215f88:	00800484 	movi	r2,18
80215f8c:	8c400715 	stw	r17,28(r17)
80215f90:	8d800815 	stw	r22,32(r17)
80215f94:	8d400915 	stw	r21,36(r17)
80215f98:	8d000a15 	stw	r20,40(r17)
80215f9c:	8cc00b15 	stw	r19,44(r17)
80215fa0:	8080030d 	sth	r2,12(r16)
80215fa4:	00800084 	movi	r2,2
80215fa8:	80000015 	stw	zero,0(r16)
80215fac:	80000115 	stw	zero,4(r16)
80215fb0:	80000215 	stw	zero,8(r16)
80215fb4:	80001915 	stw	zero,100(r16)
80215fb8:	8080038d 	sth	r2,14(r16)
80215fbc:	80000415 	stw	zero,16(r16)
80215fc0:	80000515 	stw	zero,20(r16)
80215fc4:	80000615 	stw	zero,24(r16)
80215fc8:	b80d883a 	mov	r6,r23
80215fcc:	000b883a 	mov	r5,zero
80215fd0:	81001704 	addi	r4,r16,92
80215fd4:	021796c0 	call	8021796c <memset>
80215fd8:	00800044 	movi	r2,1
80215fdc:	84000715 	stw	r16,28(r16)
80215fe0:	85800815 	stw	r22,32(r16)
80215fe4:	85400915 	stw	r21,36(r16)
80215fe8:	85000a15 	stw	r20,40(r16)
80215fec:	84c00b15 	stw	r19,44(r16)
80215ff0:	90800e15 	stw	r2,56(r18)
80215ff4:	dfc00817 	ldw	ra,32(sp)
80215ff8:	ddc00717 	ldw	r23,28(sp)
80215ffc:	dd800617 	ldw	r22,24(sp)
80216000:	dd400517 	ldw	r21,20(sp)
80216004:	dd000417 	ldw	r20,16(sp)
80216008:	dcc00317 	ldw	r19,12(sp)
8021600c:	dc800217 	ldw	r18,8(sp)
80216010:	dc400117 	ldw	r17,4(sp)
80216014:	dc000017 	ldw	r16,0(sp)
80216018:	dec00904 	addi	sp,sp,36
8021601c:	f800283a 	ret

80216020 <__fp_lock>:
80216020:	0005883a 	mov	r2,zero
80216024:	f800283a 	ret

80216028 <__sfmoreglue>:
80216028:	defffc04 	addi	sp,sp,-16
8021602c:	dc400115 	stw	r17,4(sp)
80216030:	2c7fffc4 	addi	r17,r5,-1
80216034:	8c401a24 	muli	r17,r17,104
80216038:	dc800215 	stw	r18,8(sp)
8021603c:	2825883a 	mov	r18,r5
80216040:	89401d04 	addi	r5,r17,116
80216044:	dc000015 	stw	r16,0(sp)
80216048:	dfc00315 	stw	ra,12(sp)
8021604c:	0216f200 	call	80216f20 <_malloc_r>
80216050:	1021883a 	mov	r16,r2
80216054:	10000726 	beq	r2,zero,80216074 <__sfmoreglue+0x4c>
80216058:	11000304 	addi	r4,r2,12
8021605c:	10000015 	stw	zero,0(r2)
80216060:	14800115 	stw	r18,4(r2)
80216064:	11000215 	stw	r4,8(r2)
80216068:	89801a04 	addi	r6,r17,104
8021606c:	000b883a 	mov	r5,zero
80216070:	021796c0 	call	8021796c <memset>
80216074:	8005883a 	mov	r2,r16
80216078:	dfc00317 	ldw	ra,12(sp)
8021607c:	dc800217 	ldw	r18,8(sp)
80216080:	dc400117 	ldw	r17,4(sp)
80216084:	dc000017 	ldw	r16,0(sp)
80216088:	dec00404 	addi	sp,sp,16
8021608c:	f800283a 	ret

80216090 <__sfp>:
80216090:	defffb04 	addi	sp,sp,-20
80216094:	dc000015 	stw	r16,0(sp)
80216098:	042008b4 	movhi	r16,32802
8021609c:	841add04 	addi	r16,r16,27508
802160a0:	dcc00315 	stw	r19,12(sp)
802160a4:	2027883a 	mov	r19,r4
802160a8:	81000017 	ldw	r4,0(r16)
802160ac:	dfc00415 	stw	ra,16(sp)
802160b0:	dc800215 	stw	r18,8(sp)
802160b4:	20800e17 	ldw	r2,56(r4)
802160b8:	dc400115 	stw	r17,4(sp)
802160bc:	1000021e 	bne	r2,zero,802160c8 <__sfp+0x38>
802160c0:	0215e840 	call	80215e84 <__sinit.part.1>
802160c4:	81000017 	ldw	r4,0(r16)
802160c8:	2480b804 	addi	r18,r4,736
802160cc:	047fffc4 	movi	r17,-1
802160d0:	91000117 	ldw	r4,4(r18)
802160d4:	94000217 	ldw	r16,8(r18)
802160d8:	213fffc4 	addi	r4,r4,-1
802160dc:	20000a16 	blt	r4,zero,80216108 <__sfp+0x78>
802160e0:	8080030f 	ldh	r2,12(r16)
802160e4:	10000c26 	beq	r2,zero,80216118 <__sfp+0x88>
802160e8:	80c01d04 	addi	r3,r16,116
802160ec:	00000206 	br	802160f8 <__sfp+0x68>
802160f0:	18bfe60f 	ldh	r2,-104(r3)
802160f4:	10000826 	beq	r2,zero,80216118 <__sfp+0x88>
802160f8:	213fffc4 	addi	r4,r4,-1
802160fc:	1c3ffd04 	addi	r16,r3,-12
80216100:	18c01a04 	addi	r3,r3,104
80216104:	247ffa1e 	bne	r4,r17,802160f0 <__reset+0xfa1f60f0>
80216108:	90800017 	ldw	r2,0(r18)
8021610c:	10001d26 	beq	r2,zero,80216184 <__sfp+0xf4>
80216110:	1025883a 	mov	r18,r2
80216114:	003fee06 	br	802160d0 <__reset+0xfa1f60d0>
80216118:	00bfffc4 	movi	r2,-1
8021611c:	8080038d 	sth	r2,14(r16)
80216120:	00800044 	movi	r2,1
80216124:	8080030d 	sth	r2,12(r16)
80216128:	80001915 	stw	zero,100(r16)
8021612c:	80000015 	stw	zero,0(r16)
80216130:	80000215 	stw	zero,8(r16)
80216134:	80000115 	stw	zero,4(r16)
80216138:	80000415 	stw	zero,16(r16)
8021613c:	80000515 	stw	zero,20(r16)
80216140:	80000615 	stw	zero,24(r16)
80216144:	01800204 	movi	r6,8
80216148:	000b883a 	mov	r5,zero
8021614c:	81001704 	addi	r4,r16,92
80216150:	021796c0 	call	8021796c <memset>
80216154:	8005883a 	mov	r2,r16
80216158:	80000c15 	stw	zero,48(r16)
8021615c:	80000d15 	stw	zero,52(r16)
80216160:	80001115 	stw	zero,68(r16)
80216164:	80001215 	stw	zero,72(r16)
80216168:	dfc00417 	ldw	ra,16(sp)
8021616c:	dcc00317 	ldw	r19,12(sp)
80216170:	dc800217 	ldw	r18,8(sp)
80216174:	dc400117 	ldw	r17,4(sp)
80216178:	dc000017 	ldw	r16,0(sp)
8021617c:	dec00504 	addi	sp,sp,20
80216180:	f800283a 	ret
80216184:	01400104 	movi	r5,4
80216188:	9809883a 	mov	r4,r19
8021618c:	02160280 	call	80216028 <__sfmoreglue>
80216190:	90800015 	stw	r2,0(r18)
80216194:	103fde1e 	bne	r2,zero,80216110 <__reset+0xfa1f6110>
80216198:	00800304 	movi	r2,12
8021619c:	98800015 	stw	r2,0(r19)
802161a0:	0005883a 	mov	r2,zero
802161a4:	003ff006 	br	80216168 <__reset+0xfa1f6168>

802161a8 <_cleanup>:
802161a8:	00a008b4 	movhi	r2,32802
802161ac:	109add04 	addi	r2,r2,27508
802161b0:	11000017 	ldw	r4,0(r2)
802161b4:	016008b4 	movhi	r5,32802
802161b8:	296fa804 	addi	r5,r5,-16736
802161bc:	0216bc41 	jmpi	80216bc4 <_fwalk_reent>

802161c0 <__sinit>:
802161c0:	20800e17 	ldw	r2,56(r4)
802161c4:	10000126 	beq	r2,zero,802161cc <__sinit+0xc>
802161c8:	f800283a 	ret
802161cc:	0215e841 	jmpi	80215e84 <__sinit.part.1>

802161d0 <__sfp_lock_acquire>:
802161d0:	f800283a 	ret

802161d4 <__sfp_lock_release>:
802161d4:	f800283a 	ret

802161d8 <__sinit_lock_acquire>:
802161d8:	f800283a 	ret

802161dc <__sinit_lock_release>:
802161dc:	f800283a 	ret

802161e0 <__fp_lock_all>:
802161e0:	00a008b4 	movhi	r2,32802
802161e4:	109ade04 	addi	r2,r2,27512
802161e8:	11000017 	ldw	r4,0(r2)
802161ec:	01600874 	movhi	r5,32801
802161f0:	29580804 	addi	r5,r5,24608
802161f4:	0216b001 	jmpi	80216b00 <_fwalk>

802161f8 <__fp_unlock_all>:
802161f8:	00a008b4 	movhi	r2,32802
802161fc:	109ade04 	addi	r2,r2,27512
80216200:	11000017 	ldw	r4,0(r2)
80216204:	01600874 	movhi	r5,32801
80216208:	29579c04 	addi	r5,r5,24176
8021620c:	0216b001 	jmpi	80216b00 <_fwalk>

80216210 <_malloc_trim_r>:
80216210:	defffb04 	addi	sp,sp,-20
80216214:	dcc00315 	stw	r19,12(sp)
80216218:	04e008b4 	movhi	r19,32802
8021621c:	dc800215 	stw	r18,8(sp)
80216220:	dc400115 	stw	r17,4(sp)
80216224:	dc000015 	stw	r16,0(sp)
80216228:	dfc00415 	stw	ra,16(sp)
8021622c:	2821883a 	mov	r16,r5
80216230:	9cd4e704 	addi	r19,r19,21404
80216234:	2025883a 	mov	r18,r4
80216238:	021edd00 	call	8021edd0 <__malloc_lock>
8021623c:	98800217 	ldw	r2,8(r19)
80216240:	14400117 	ldw	r17,4(r2)
80216244:	00bfff04 	movi	r2,-4
80216248:	88a2703a 	and	r17,r17,r2
8021624c:	8c21c83a 	sub	r16,r17,r16
80216250:	8403fbc4 	addi	r16,r16,4079
80216254:	8020d33a 	srli	r16,r16,12
80216258:	0083ffc4 	movi	r2,4095
8021625c:	843fffc4 	addi	r16,r16,-1
80216260:	8020933a 	slli	r16,r16,12
80216264:	1400060e 	bge	r2,r16,80216280 <_malloc_trim_r+0x70>
80216268:	000b883a 	mov	r5,zero
8021626c:	9009883a 	mov	r4,r18
80216270:	02190680 	call	80219068 <_sbrk_r>
80216274:	98c00217 	ldw	r3,8(r19)
80216278:	1c47883a 	add	r3,r3,r17
8021627c:	10c00a26 	beq	r2,r3,802162a8 <_malloc_trim_r+0x98>
80216280:	9009883a 	mov	r4,r18
80216284:	021edf40 	call	8021edf4 <__malloc_unlock>
80216288:	0005883a 	mov	r2,zero
8021628c:	dfc00417 	ldw	ra,16(sp)
80216290:	dcc00317 	ldw	r19,12(sp)
80216294:	dc800217 	ldw	r18,8(sp)
80216298:	dc400117 	ldw	r17,4(sp)
8021629c:	dc000017 	ldw	r16,0(sp)
802162a0:	dec00504 	addi	sp,sp,20
802162a4:	f800283a 	ret
802162a8:	040bc83a 	sub	r5,zero,r16
802162ac:	9009883a 	mov	r4,r18
802162b0:	02190680 	call	80219068 <_sbrk_r>
802162b4:	00ffffc4 	movi	r3,-1
802162b8:	10c00d26 	beq	r2,r3,802162f0 <_malloc_trim_r+0xe0>
802162bc:	00e008b4 	movhi	r3,32802
802162c0:	18db1b04 	addi	r3,r3,27756
802162c4:	18800017 	ldw	r2,0(r3)
802162c8:	99000217 	ldw	r4,8(r19)
802162cc:	8c23c83a 	sub	r17,r17,r16
802162d0:	8c400054 	ori	r17,r17,1
802162d4:	1421c83a 	sub	r16,r2,r16
802162d8:	24400115 	stw	r17,4(r4)
802162dc:	9009883a 	mov	r4,r18
802162e0:	1c000015 	stw	r16,0(r3)
802162e4:	021edf40 	call	8021edf4 <__malloc_unlock>
802162e8:	00800044 	movi	r2,1
802162ec:	003fe706 	br	8021628c <__reset+0xfa1f628c>
802162f0:	000b883a 	mov	r5,zero
802162f4:	9009883a 	mov	r4,r18
802162f8:	02190680 	call	80219068 <_sbrk_r>
802162fc:	99000217 	ldw	r4,8(r19)
80216300:	014003c4 	movi	r5,15
80216304:	1107c83a 	sub	r3,r2,r4
80216308:	28ffdd0e 	bge	r5,r3,80216280 <__reset+0xfa1f6280>
8021630c:	016008b4 	movhi	r5,32802
80216310:	295ae004 	addi	r5,r5,27520
80216314:	29400017 	ldw	r5,0(r5)
80216318:	18c00054 	ori	r3,r3,1
8021631c:	20c00115 	stw	r3,4(r4)
80216320:	00e008b4 	movhi	r3,32802
80216324:	1145c83a 	sub	r2,r2,r5
80216328:	18db1b04 	addi	r3,r3,27756
8021632c:	18800015 	stw	r2,0(r3)
80216330:	003fd306 	br	80216280 <__reset+0xfa1f6280>

80216334 <_free_r>:
80216334:	28004126 	beq	r5,zero,8021643c <_free_r+0x108>
80216338:	defffd04 	addi	sp,sp,-12
8021633c:	dc400115 	stw	r17,4(sp)
80216340:	dc000015 	stw	r16,0(sp)
80216344:	2023883a 	mov	r17,r4
80216348:	2821883a 	mov	r16,r5
8021634c:	dfc00215 	stw	ra,8(sp)
80216350:	021edd00 	call	8021edd0 <__malloc_lock>
80216354:	81ffff17 	ldw	r7,-4(r16)
80216358:	00bfff84 	movi	r2,-2
8021635c:	012008b4 	movhi	r4,32802
80216360:	81bffe04 	addi	r6,r16,-8
80216364:	3884703a 	and	r2,r7,r2
80216368:	2114e704 	addi	r4,r4,21404
8021636c:	308b883a 	add	r5,r6,r2
80216370:	2a400117 	ldw	r9,4(r5)
80216374:	22000217 	ldw	r8,8(r4)
80216378:	00ffff04 	movi	r3,-4
8021637c:	48c6703a 	and	r3,r9,r3
80216380:	2a005726 	beq	r5,r8,802164e0 <_free_r+0x1ac>
80216384:	28c00115 	stw	r3,4(r5)
80216388:	39c0004c 	andi	r7,r7,1
8021638c:	3800091e 	bne	r7,zero,802163b4 <_free_r+0x80>
80216390:	823ffe17 	ldw	r8,-8(r16)
80216394:	22400204 	addi	r9,r4,8
80216398:	320dc83a 	sub	r6,r6,r8
8021639c:	31c00217 	ldw	r7,8(r6)
802163a0:	1205883a 	add	r2,r2,r8
802163a4:	3a406526 	beq	r7,r9,8021653c <_free_r+0x208>
802163a8:	32000317 	ldw	r8,12(r6)
802163ac:	3a000315 	stw	r8,12(r7)
802163b0:	41c00215 	stw	r7,8(r8)
802163b4:	28cf883a 	add	r7,r5,r3
802163b8:	39c00117 	ldw	r7,4(r7)
802163bc:	39c0004c 	andi	r7,r7,1
802163c0:	38003a26 	beq	r7,zero,802164ac <_free_r+0x178>
802163c4:	10c00054 	ori	r3,r2,1
802163c8:	30c00115 	stw	r3,4(r6)
802163cc:	3087883a 	add	r3,r6,r2
802163d0:	18800015 	stw	r2,0(r3)
802163d4:	00c07fc4 	movi	r3,511
802163d8:	18801936 	bltu	r3,r2,80216440 <_free_r+0x10c>
802163dc:	1004d0fa 	srli	r2,r2,3
802163e0:	01c00044 	movi	r7,1
802163e4:	21400117 	ldw	r5,4(r4)
802163e8:	10c00044 	addi	r3,r2,1
802163ec:	18c7883a 	add	r3,r3,r3
802163f0:	1005d0ba 	srai	r2,r2,2
802163f4:	18c7883a 	add	r3,r3,r3
802163f8:	18c7883a 	add	r3,r3,r3
802163fc:	1907883a 	add	r3,r3,r4
80216400:	3884983a 	sll	r2,r7,r2
80216404:	19c00017 	ldw	r7,0(r3)
80216408:	1a3ffe04 	addi	r8,r3,-8
8021640c:	1144b03a 	or	r2,r2,r5
80216410:	32000315 	stw	r8,12(r6)
80216414:	31c00215 	stw	r7,8(r6)
80216418:	20800115 	stw	r2,4(r4)
8021641c:	19800015 	stw	r6,0(r3)
80216420:	39800315 	stw	r6,12(r7)
80216424:	8809883a 	mov	r4,r17
80216428:	dfc00217 	ldw	ra,8(sp)
8021642c:	dc400117 	ldw	r17,4(sp)
80216430:	dc000017 	ldw	r16,0(sp)
80216434:	dec00304 	addi	sp,sp,12
80216438:	021edf41 	jmpi	8021edf4 <__malloc_unlock>
8021643c:	f800283a 	ret
80216440:	100ad27a 	srli	r5,r2,9
80216444:	00c00104 	movi	r3,4
80216448:	19404a36 	bltu	r3,r5,80216574 <_free_r+0x240>
8021644c:	100ad1ba 	srli	r5,r2,6
80216450:	28c00e44 	addi	r3,r5,57
80216454:	18c7883a 	add	r3,r3,r3
80216458:	29400e04 	addi	r5,r5,56
8021645c:	18c7883a 	add	r3,r3,r3
80216460:	18c7883a 	add	r3,r3,r3
80216464:	1909883a 	add	r4,r3,r4
80216468:	20c00017 	ldw	r3,0(r4)
8021646c:	01e008b4 	movhi	r7,32802
80216470:	213ffe04 	addi	r4,r4,-8
80216474:	39d4e704 	addi	r7,r7,21404
80216478:	20c04426 	beq	r4,r3,8021658c <_free_r+0x258>
8021647c:	01ffff04 	movi	r7,-4
80216480:	19400117 	ldw	r5,4(r3)
80216484:	29ca703a 	and	r5,r5,r7
80216488:	1140022e 	bgeu	r2,r5,80216494 <_free_r+0x160>
8021648c:	18c00217 	ldw	r3,8(r3)
80216490:	20fffb1e 	bne	r4,r3,80216480 <__reset+0xfa1f6480>
80216494:	19000317 	ldw	r4,12(r3)
80216498:	31000315 	stw	r4,12(r6)
8021649c:	30c00215 	stw	r3,8(r6)
802164a0:	21800215 	stw	r6,8(r4)
802164a4:	19800315 	stw	r6,12(r3)
802164a8:	003fde06 	br	80216424 <__reset+0xfa1f6424>
802164ac:	29c00217 	ldw	r7,8(r5)
802164b0:	10c5883a 	add	r2,r2,r3
802164b4:	00e008b4 	movhi	r3,32802
802164b8:	18d4e904 	addi	r3,r3,21412
802164bc:	38c03b26 	beq	r7,r3,802165ac <_free_r+0x278>
802164c0:	2a000317 	ldw	r8,12(r5)
802164c4:	11400054 	ori	r5,r2,1
802164c8:	3087883a 	add	r3,r6,r2
802164cc:	3a000315 	stw	r8,12(r7)
802164d0:	41c00215 	stw	r7,8(r8)
802164d4:	31400115 	stw	r5,4(r6)
802164d8:	18800015 	stw	r2,0(r3)
802164dc:	003fbd06 	br	802163d4 <__reset+0xfa1f63d4>
802164e0:	39c0004c 	andi	r7,r7,1
802164e4:	10c5883a 	add	r2,r2,r3
802164e8:	3800071e 	bne	r7,zero,80216508 <_free_r+0x1d4>
802164ec:	81fffe17 	ldw	r7,-8(r16)
802164f0:	31cdc83a 	sub	r6,r6,r7
802164f4:	30c00317 	ldw	r3,12(r6)
802164f8:	31400217 	ldw	r5,8(r6)
802164fc:	11c5883a 	add	r2,r2,r7
80216500:	28c00315 	stw	r3,12(r5)
80216504:	19400215 	stw	r5,8(r3)
80216508:	10c00054 	ori	r3,r2,1
8021650c:	30c00115 	stw	r3,4(r6)
80216510:	00e008b4 	movhi	r3,32802
80216514:	18dae104 	addi	r3,r3,27524
80216518:	18c00017 	ldw	r3,0(r3)
8021651c:	21800215 	stw	r6,8(r4)
80216520:	10ffc036 	bltu	r2,r3,80216424 <__reset+0xfa1f6424>
80216524:	00a008b4 	movhi	r2,32802
80216528:	109b1204 	addi	r2,r2,27720
8021652c:	11400017 	ldw	r5,0(r2)
80216530:	8809883a 	mov	r4,r17
80216534:	02162100 	call	80216210 <_malloc_trim_r>
80216538:	003fba06 	br	80216424 <__reset+0xfa1f6424>
8021653c:	28c9883a 	add	r4,r5,r3
80216540:	21000117 	ldw	r4,4(r4)
80216544:	2100004c 	andi	r4,r4,1
80216548:	2000391e 	bne	r4,zero,80216630 <_free_r+0x2fc>
8021654c:	29c00217 	ldw	r7,8(r5)
80216550:	29000317 	ldw	r4,12(r5)
80216554:	1885883a 	add	r2,r3,r2
80216558:	10c00054 	ori	r3,r2,1
8021655c:	39000315 	stw	r4,12(r7)
80216560:	21c00215 	stw	r7,8(r4)
80216564:	30c00115 	stw	r3,4(r6)
80216568:	308d883a 	add	r6,r6,r2
8021656c:	30800015 	stw	r2,0(r6)
80216570:	003fac06 	br	80216424 <__reset+0xfa1f6424>
80216574:	00c00504 	movi	r3,20
80216578:	19401536 	bltu	r3,r5,802165d0 <_free_r+0x29c>
8021657c:	28c01704 	addi	r3,r5,92
80216580:	18c7883a 	add	r3,r3,r3
80216584:	294016c4 	addi	r5,r5,91
80216588:	003fb406 	br	8021645c <__reset+0xfa1f645c>
8021658c:	280bd0ba 	srai	r5,r5,2
80216590:	00c00044 	movi	r3,1
80216594:	38800117 	ldw	r2,4(r7)
80216598:	194a983a 	sll	r5,r3,r5
8021659c:	2007883a 	mov	r3,r4
802165a0:	2884b03a 	or	r2,r5,r2
802165a4:	38800115 	stw	r2,4(r7)
802165a8:	003fbb06 	br	80216498 <__reset+0xfa1f6498>
802165ac:	21800515 	stw	r6,20(r4)
802165b0:	21800415 	stw	r6,16(r4)
802165b4:	10c00054 	ori	r3,r2,1
802165b8:	31c00315 	stw	r7,12(r6)
802165bc:	31c00215 	stw	r7,8(r6)
802165c0:	30c00115 	stw	r3,4(r6)
802165c4:	308d883a 	add	r6,r6,r2
802165c8:	30800015 	stw	r2,0(r6)
802165cc:	003f9506 	br	80216424 <__reset+0xfa1f6424>
802165d0:	00c01504 	movi	r3,84
802165d4:	19400536 	bltu	r3,r5,802165ec <_free_r+0x2b8>
802165d8:	100ad33a 	srli	r5,r2,12
802165dc:	28c01bc4 	addi	r3,r5,111
802165e0:	18c7883a 	add	r3,r3,r3
802165e4:	29401b84 	addi	r5,r5,110
802165e8:	003f9c06 	br	8021645c <__reset+0xfa1f645c>
802165ec:	00c05504 	movi	r3,340
802165f0:	19400536 	bltu	r3,r5,80216608 <_free_r+0x2d4>
802165f4:	100ad3fa 	srli	r5,r2,15
802165f8:	28c01e04 	addi	r3,r5,120
802165fc:	18c7883a 	add	r3,r3,r3
80216600:	29401dc4 	addi	r5,r5,119
80216604:	003f9506 	br	8021645c <__reset+0xfa1f645c>
80216608:	00c15504 	movi	r3,1364
8021660c:	19400536 	bltu	r3,r5,80216624 <_free_r+0x2f0>
80216610:	100ad4ba 	srli	r5,r2,18
80216614:	28c01f44 	addi	r3,r5,125
80216618:	18c7883a 	add	r3,r3,r3
8021661c:	29401f04 	addi	r5,r5,124
80216620:	003f8e06 	br	8021645c <__reset+0xfa1f645c>
80216624:	00c03f84 	movi	r3,254
80216628:	01401f84 	movi	r5,126
8021662c:	003f8b06 	br	8021645c <__reset+0xfa1f645c>
80216630:	10c00054 	ori	r3,r2,1
80216634:	30c00115 	stw	r3,4(r6)
80216638:	308d883a 	add	r6,r6,r2
8021663c:	30800015 	stw	r2,0(r6)
80216640:	003f7806 	br	80216424 <__reset+0xfa1f6424>

80216644 <__sfvwrite_r>:
80216644:	30800217 	ldw	r2,8(r6)
80216648:	10006726 	beq	r2,zero,802167e8 <__sfvwrite_r+0x1a4>
8021664c:	28c0030b 	ldhu	r3,12(r5)
80216650:	defff404 	addi	sp,sp,-48
80216654:	dd400715 	stw	r21,28(sp)
80216658:	dd000615 	stw	r20,24(sp)
8021665c:	dc000215 	stw	r16,8(sp)
80216660:	dfc00b15 	stw	ra,44(sp)
80216664:	df000a15 	stw	fp,40(sp)
80216668:	ddc00915 	stw	r23,36(sp)
8021666c:	dd800815 	stw	r22,32(sp)
80216670:	dcc00515 	stw	r19,20(sp)
80216674:	dc800415 	stw	r18,16(sp)
80216678:	dc400315 	stw	r17,12(sp)
8021667c:	1880020c 	andi	r2,r3,8
80216680:	2821883a 	mov	r16,r5
80216684:	202b883a 	mov	r21,r4
80216688:	3029883a 	mov	r20,r6
8021668c:	10002726 	beq	r2,zero,8021672c <__sfvwrite_r+0xe8>
80216690:	28800417 	ldw	r2,16(r5)
80216694:	10002526 	beq	r2,zero,8021672c <__sfvwrite_r+0xe8>
80216698:	1880008c 	andi	r2,r3,2
8021669c:	a4400017 	ldw	r17,0(r20)
802166a0:	10002a26 	beq	r2,zero,8021674c <__sfvwrite_r+0x108>
802166a4:	05a00034 	movhi	r22,32768
802166a8:	0027883a 	mov	r19,zero
802166ac:	0025883a 	mov	r18,zero
802166b0:	b5bf0004 	addi	r22,r22,-1024
802166b4:	980d883a 	mov	r6,r19
802166b8:	a809883a 	mov	r4,r21
802166bc:	90004626 	beq	r18,zero,802167d8 <__sfvwrite_r+0x194>
802166c0:	900f883a 	mov	r7,r18
802166c4:	b480022e 	bgeu	r22,r18,802166d0 <__sfvwrite_r+0x8c>
802166c8:	01e00034 	movhi	r7,32768
802166cc:	39ff0004 	addi	r7,r7,-1024
802166d0:	80800917 	ldw	r2,36(r16)
802166d4:	81400717 	ldw	r5,28(r16)
802166d8:	103ee83a 	callr	r2
802166dc:	0080570e 	bge	zero,r2,8021683c <__sfvwrite_r+0x1f8>
802166e0:	a0c00217 	ldw	r3,8(r20)
802166e4:	98a7883a 	add	r19,r19,r2
802166e8:	90a5c83a 	sub	r18,r18,r2
802166ec:	1885c83a 	sub	r2,r3,r2
802166f0:	a0800215 	stw	r2,8(r20)
802166f4:	103fef1e 	bne	r2,zero,802166b4 <__reset+0xfa1f66b4>
802166f8:	0005883a 	mov	r2,zero
802166fc:	dfc00b17 	ldw	ra,44(sp)
80216700:	df000a17 	ldw	fp,40(sp)
80216704:	ddc00917 	ldw	r23,36(sp)
80216708:	dd800817 	ldw	r22,32(sp)
8021670c:	dd400717 	ldw	r21,28(sp)
80216710:	dd000617 	ldw	r20,24(sp)
80216714:	dcc00517 	ldw	r19,20(sp)
80216718:	dc800417 	ldw	r18,16(sp)
8021671c:	dc400317 	ldw	r17,12(sp)
80216720:	dc000217 	ldw	r16,8(sp)
80216724:	dec00c04 	addi	sp,sp,48
80216728:	f800283a 	ret
8021672c:	800b883a 	mov	r5,r16
80216730:	a809883a 	mov	r4,r21
80216734:	02141ec0 	call	802141ec <__swsetup_r>
80216738:	1000eb1e 	bne	r2,zero,80216ae8 <__sfvwrite_r+0x4a4>
8021673c:	80c0030b 	ldhu	r3,12(r16)
80216740:	a4400017 	ldw	r17,0(r20)
80216744:	1880008c 	andi	r2,r3,2
80216748:	103fd61e 	bne	r2,zero,802166a4 <__reset+0xfa1f66a4>
8021674c:	1880004c 	andi	r2,r3,1
80216750:	10003f1e 	bne	r2,zero,80216850 <__sfvwrite_r+0x20c>
80216754:	0039883a 	mov	fp,zero
80216758:	0025883a 	mov	r18,zero
8021675c:	90001a26 	beq	r18,zero,802167c8 <__sfvwrite_r+0x184>
80216760:	1880800c 	andi	r2,r3,512
80216764:	84c00217 	ldw	r19,8(r16)
80216768:	10002126 	beq	r2,zero,802167f0 <__sfvwrite_r+0x1ac>
8021676c:	982f883a 	mov	r23,r19
80216770:	94c09336 	bltu	r18,r19,802169c0 <__sfvwrite_r+0x37c>
80216774:	1881200c 	andi	r2,r3,1152
80216778:	10009e1e 	bne	r2,zero,802169f4 <__sfvwrite_r+0x3b0>
8021677c:	81000017 	ldw	r4,0(r16)
80216780:	b80d883a 	mov	r6,r23
80216784:	e00b883a 	mov	r5,fp
80216788:	02178100 	call	80217810 <memmove>
8021678c:	80c00217 	ldw	r3,8(r16)
80216790:	81000017 	ldw	r4,0(r16)
80216794:	9005883a 	mov	r2,r18
80216798:	1ce7c83a 	sub	r19,r3,r19
8021679c:	25cf883a 	add	r7,r4,r23
802167a0:	84c00215 	stw	r19,8(r16)
802167a4:	81c00015 	stw	r7,0(r16)
802167a8:	a0c00217 	ldw	r3,8(r20)
802167ac:	e0b9883a 	add	fp,fp,r2
802167b0:	90a5c83a 	sub	r18,r18,r2
802167b4:	18a7c83a 	sub	r19,r3,r2
802167b8:	a4c00215 	stw	r19,8(r20)
802167bc:	983fce26 	beq	r19,zero,802166f8 <__reset+0xfa1f66f8>
802167c0:	80c0030b 	ldhu	r3,12(r16)
802167c4:	903fe61e 	bne	r18,zero,80216760 <__reset+0xfa1f6760>
802167c8:	8f000017 	ldw	fp,0(r17)
802167cc:	8c800117 	ldw	r18,4(r17)
802167d0:	8c400204 	addi	r17,r17,8
802167d4:	003fe106 	br	8021675c <__reset+0xfa1f675c>
802167d8:	8cc00017 	ldw	r19,0(r17)
802167dc:	8c800117 	ldw	r18,4(r17)
802167e0:	8c400204 	addi	r17,r17,8
802167e4:	003fb306 	br	802166b4 <__reset+0xfa1f66b4>
802167e8:	0005883a 	mov	r2,zero
802167ec:	f800283a 	ret
802167f0:	81000017 	ldw	r4,0(r16)
802167f4:	80800417 	ldw	r2,16(r16)
802167f8:	11005736 	bltu	r2,r4,80216958 <__sfvwrite_r+0x314>
802167fc:	85c00517 	ldw	r23,20(r16)
80216800:	95c05536 	bltu	r18,r23,80216958 <__sfvwrite_r+0x314>
80216804:	00a00034 	movhi	r2,32768
80216808:	10bfffc4 	addi	r2,r2,-1
8021680c:	9009883a 	mov	r4,r18
80216810:	1480012e 	bgeu	r2,r18,80216818 <__sfvwrite_r+0x1d4>
80216814:	1009883a 	mov	r4,r2
80216818:	b80b883a 	mov	r5,r23
8021681c:	021d10c0 	call	8021d10c <__divsi3>
80216820:	15cf383a 	mul	r7,r2,r23
80216824:	81400717 	ldw	r5,28(r16)
80216828:	80800917 	ldw	r2,36(r16)
8021682c:	e00d883a 	mov	r6,fp
80216830:	a809883a 	mov	r4,r21
80216834:	103ee83a 	callr	r2
80216838:	00bfdb16 	blt	zero,r2,802167a8 <__reset+0xfa1f67a8>
8021683c:	8080030b 	ldhu	r2,12(r16)
80216840:	10801014 	ori	r2,r2,64
80216844:	8080030d 	sth	r2,12(r16)
80216848:	00bfffc4 	movi	r2,-1
8021684c:	003fab06 	br	802166fc <__reset+0xfa1f66fc>
80216850:	0027883a 	mov	r19,zero
80216854:	0011883a 	mov	r8,zero
80216858:	0039883a 	mov	fp,zero
8021685c:	0025883a 	mov	r18,zero
80216860:	90001f26 	beq	r18,zero,802168e0 <__sfvwrite_r+0x29c>
80216864:	40005a26 	beq	r8,zero,802169d0 <__sfvwrite_r+0x38c>
80216868:	982d883a 	mov	r22,r19
8021686c:	94c0012e 	bgeu	r18,r19,80216874 <__sfvwrite_r+0x230>
80216870:	902d883a 	mov	r22,r18
80216874:	81000017 	ldw	r4,0(r16)
80216878:	80800417 	ldw	r2,16(r16)
8021687c:	b02f883a 	mov	r23,r22
80216880:	81c00517 	ldw	r7,20(r16)
80216884:	1100032e 	bgeu	r2,r4,80216894 <__sfvwrite_r+0x250>
80216888:	80c00217 	ldw	r3,8(r16)
8021688c:	38c7883a 	add	r3,r7,r3
80216890:	1d801816 	blt	r3,r22,802168f4 <__sfvwrite_r+0x2b0>
80216894:	b1c03e16 	blt	r22,r7,80216990 <__sfvwrite_r+0x34c>
80216898:	80800917 	ldw	r2,36(r16)
8021689c:	81400717 	ldw	r5,28(r16)
802168a0:	e00d883a 	mov	r6,fp
802168a4:	da000115 	stw	r8,4(sp)
802168a8:	a809883a 	mov	r4,r21
802168ac:	103ee83a 	callr	r2
802168b0:	102f883a 	mov	r23,r2
802168b4:	da000117 	ldw	r8,4(sp)
802168b8:	00bfe00e 	bge	zero,r2,8021683c <__reset+0xfa1f683c>
802168bc:	9de7c83a 	sub	r19,r19,r23
802168c0:	98001f26 	beq	r19,zero,80216940 <__sfvwrite_r+0x2fc>
802168c4:	a0800217 	ldw	r2,8(r20)
802168c8:	e5f9883a 	add	fp,fp,r23
802168cc:	95e5c83a 	sub	r18,r18,r23
802168d0:	15efc83a 	sub	r23,r2,r23
802168d4:	a5c00215 	stw	r23,8(r20)
802168d8:	b83f8726 	beq	r23,zero,802166f8 <__reset+0xfa1f66f8>
802168dc:	903fe11e 	bne	r18,zero,80216864 <__reset+0xfa1f6864>
802168e0:	8f000017 	ldw	fp,0(r17)
802168e4:	8c800117 	ldw	r18,4(r17)
802168e8:	0011883a 	mov	r8,zero
802168ec:	8c400204 	addi	r17,r17,8
802168f0:	003fdb06 	br	80216860 <__reset+0xfa1f6860>
802168f4:	180d883a 	mov	r6,r3
802168f8:	e00b883a 	mov	r5,fp
802168fc:	da000115 	stw	r8,4(sp)
80216900:	d8c00015 	stw	r3,0(sp)
80216904:	02178100 	call	80217810 <memmove>
80216908:	d8c00017 	ldw	r3,0(sp)
8021690c:	80800017 	ldw	r2,0(r16)
80216910:	800b883a 	mov	r5,r16
80216914:	a809883a 	mov	r4,r21
80216918:	10c5883a 	add	r2,r2,r3
8021691c:	80800015 	stw	r2,0(r16)
80216920:	d8c00015 	stw	r3,0(sp)
80216924:	0215de40 	call	80215de4 <_fflush_r>
80216928:	d8c00017 	ldw	r3,0(sp)
8021692c:	da000117 	ldw	r8,4(sp)
80216930:	103fc21e 	bne	r2,zero,8021683c <__reset+0xfa1f683c>
80216934:	182f883a 	mov	r23,r3
80216938:	9de7c83a 	sub	r19,r19,r23
8021693c:	983fe11e 	bne	r19,zero,802168c4 <__reset+0xfa1f68c4>
80216940:	800b883a 	mov	r5,r16
80216944:	a809883a 	mov	r4,r21
80216948:	0215de40 	call	80215de4 <_fflush_r>
8021694c:	103fbb1e 	bne	r2,zero,8021683c <__reset+0xfa1f683c>
80216950:	0011883a 	mov	r8,zero
80216954:	003fdb06 	br	802168c4 <__reset+0xfa1f68c4>
80216958:	94c0012e 	bgeu	r18,r19,80216960 <__sfvwrite_r+0x31c>
8021695c:	9027883a 	mov	r19,r18
80216960:	980d883a 	mov	r6,r19
80216964:	e00b883a 	mov	r5,fp
80216968:	02178100 	call	80217810 <memmove>
8021696c:	80800217 	ldw	r2,8(r16)
80216970:	80c00017 	ldw	r3,0(r16)
80216974:	14c5c83a 	sub	r2,r2,r19
80216978:	1cc7883a 	add	r3,r3,r19
8021697c:	80800215 	stw	r2,8(r16)
80216980:	80c00015 	stw	r3,0(r16)
80216984:	10004326 	beq	r2,zero,80216a94 <__sfvwrite_r+0x450>
80216988:	9805883a 	mov	r2,r19
8021698c:	003f8606 	br	802167a8 <__reset+0xfa1f67a8>
80216990:	b00d883a 	mov	r6,r22
80216994:	e00b883a 	mov	r5,fp
80216998:	da000115 	stw	r8,4(sp)
8021699c:	02178100 	call	80217810 <memmove>
802169a0:	80800217 	ldw	r2,8(r16)
802169a4:	80c00017 	ldw	r3,0(r16)
802169a8:	da000117 	ldw	r8,4(sp)
802169ac:	1585c83a 	sub	r2,r2,r22
802169b0:	1dad883a 	add	r22,r3,r22
802169b4:	80800215 	stw	r2,8(r16)
802169b8:	85800015 	stw	r22,0(r16)
802169bc:	003fbf06 	br	802168bc <__reset+0xfa1f68bc>
802169c0:	81000017 	ldw	r4,0(r16)
802169c4:	9027883a 	mov	r19,r18
802169c8:	902f883a 	mov	r23,r18
802169cc:	003f6c06 	br	80216780 <__reset+0xfa1f6780>
802169d0:	900d883a 	mov	r6,r18
802169d4:	01400284 	movi	r5,10
802169d8:	e009883a 	mov	r4,fp
802169dc:	021772c0 	call	8021772c <memchr>
802169e0:	10003e26 	beq	r2,zero,80216adc <__sfvwrite_r+0x498>
802169e4:	10800044 	addi	r2,r2,1
802169e8:	1727c83a 	sub	r19,r2,fp
802169ec:	02000044 	movi	r8,1
802169f0:	003f9d06 	br	80216868 <__reset+0xfa1f6868>
802169f4:	80800517 	ldw	r2,20(r16)
802169f8:	81400417 	ldw	r5,16(r16)
802169fc:	81c00017 	ldw	r7,0(r16)
80216a00:	10a7883a 	add	r19,r2,r2
80216a04:	9885883a 	add	r2,r19,r2
80216a08:	1026d7fa 	srli	r19,r2,31
80216a0c:	396dc83a 	sub	r22,r7,r5
80216a10:	b1000044 	addi	r4,r22,1
80216a14:	9885883a 	add	r2,r19,r2
80216a18:	1027d07a 	srai	r19,r2,1
80216a1c:	2485883a 	add	r2,r4,r18
80216a20:	980d883a 	mov	r6,r19
80216a24:	9880022e 	bgeu	r19,r2,80216a30 <__sfvwrite_r+0x3ec>
80216a28:	1027883a 	mov	r19,r2
80216a2c:	100d883a 	mov	r6,r2
80216a30:	18c1000c 	andi	r3,r3,1024
80216a34:	18001c26 	beq	r3,zero,80216aa8 <__sfvwrite_r+0x464>
80216a38:	300b883a 	mov	r5,r6
80216a3c:	a809883a 	mov	r4,r21
80216a40:	0216f200 	call	80216f20 <_malloc_r>
80216a44:	102f883a 	mov	r23,r2
80216a48:	10002926 	beq	r2,zero,80216af0 <__sfvwrite_r+0x4ac>
80216a4c:	81400417 	ldw	r5,16(r16)
80216a50:	b00d883a 	mov	r6,r22
80216a54:	1009883a 	mov	r4,r2
80216a58:	020f9600 	call	8020f960 <memcpy>
80216a5c:	8080030b 	ldhu	r2,12(r16)
80216a60:	00fedfc4 	movi	r3,-1153
80216a64:	10c4703a 	and	r2,r2,r3
80216a68:	10802014 	ori	r2,r2,128
80216a6c:	8080030d 	sth	r2,12(r16)
80216a70:	bd89883a 	add	r4,r23,r22
80216a74:	9d8fc83a 	sub	r7,r19,r22
80216a78:	85c00415 	stw	r23,16(r16)
80216a7c:	84c00515 	stw	r19,20(r16)
80216a80:	81000015 	stw	r4,0(r16)
80216a84:	9027883a 	mov	r19,r18
80216a88:	81c00215 	stw	r7,8(r16)
80216a8c:	902f883a 	mov	r23,r18
80216a90:	003f3b06 	br	80216780 <__reset+0xfa1f6780>
80216a94:	800b883a 	mov	r5,r16
80216a98:	a809883a 	mov	r4,r21
80216a9c:	0215de40 	call	80215de4 <_fflush_r>
80216aa0:	103fb926 	beq	r2,zero,80216988 <__reset+0xfa1f6988>
80216aa4:	003f6506 	br	8021683c <__reset+0xfa1f683c>
80216aa8:	a809883a 	mov	r4,r21
80216aac:	0218a900 	call	80218a90 <_realloc_r>
80216ab0:	102f883a 	mov	r23,r2
80216ab4:	103fee1e 	bne	r2,zero,80216a70 <__reset+0xfa1f6a70>
80216ab8:	81400417 	ldw	r5,16(r16)
80216abc:	a809883a 	mov	r4,r21
80216ac0:	02163340 	call	80216334 <_free_r>
80216ac4:	8080030b 	ldhu	r2,12(r16)
80216ac8:	00ffdfc4 	movi	r3,-129
80216acc:	1884703a 	and	r2,r3,r2
80216ad0:	00c00304 	movi	r3,12
80216ad4:	a8c00015 	stw	r3,0(r21)
80216ad8:	003f5906 	br	80216840 <__reset+0xfa1f6840>
80216adc:	94c00044 	addi	r19,r18,1
80216ae0:	02000044 	movi	r8,1
80216ae4:	003f6006 	br	80216868 <__reset+0xfa1f6868>
80216ae8:	00bfffc4 	movi	r2,-1
80216aec:	003f0306 	br	802166fc <__reset+0xfa1f66fc>
80216af0:	00800304 	movi	r2,12
80216af4:	a8800015 	stw	r2,0(r21)
80216af8:	8080030b 	ldhu	r2,12(r16)
80216afc:	003f5006 	br	80216840 <__reset+0xfa1f6840>

80216b00 <_fwalk>:
80216b00:	defff704 	addi	sp,sp,-36
80216b04:	dd000415 	stw	r20,16(sp)
80216b08:	dfc00815 	stw	ra,32(sp)
80216b0c:	ddc00715 	stw	r23,28(sp)
80216b10:	dd800615 	stw	r22,24(sp)
80216b14:	dd400515 	stw	r21,20(sp)
80216b18:	dcc00315 	stw	r19,12(sp)
80216b1c:	dc800215 	stw	r18,8(sp)
80216b20:	dc400115 	stw	r17,4(sp)
80216b24:	dc000015 	stw	r16,0(sp)
80216b28:	2500b804 	addi	r20,r4,736
80216b2c:	a0002326 	beq	r20,zero,80216bbc <_fwalk+0xbc>
80216b30:	282b883a 	mov	r21,r5
80216b34:	002f883a 	mov	r23,zero
80216b38:	05800044 	movi	r22,1
80216b3c:	04ffffc4 	movi	r19,-1
80216b40:	a4400117 	ldw	r17,4(r20)
80216b44:	a4800217 	ldw	r18,8(r20)
80216b48:	8c7fffc4 	addi	r17,r17,-1
80216b4c:	88000d16 	blt	r17,zero,80216b84 <_fwalk+0x84>
80216b50:	94000304 	addi	r16,r18,12
80216b54:	94800384 	addi	r18,r18,14
80216b58:	8080000b 	ldhu	r2,0(r16)
80216b5c:	8c7fffc4 	addi	r17,r17,-1
80216b60:	813ffd04 	addi	r4,r16,-12
80216b64:	b080042e 	bgeu	r22,r2,80216b78 <_fwalk+0x78>
80216b68:	9080000f 	ldh	r2,0(r18)
80216b6c:	14c00226 	beq	r2,r19,80216b78 <_fwalk+0x78>
80216b70:	a83ee83a 	callr	r21
80216b74:	b8aeb03a 	or	r23,r23,r2
80216b78:	84001a04 	addi	r16,r16,104
80216b7c:	94801a04 	addi	r18,r18,104
80216b80:	8cfff51e 	bne	r17,r19,80216b58 <__reset+0xfa1f6b58>
80216b84:	a5000017 	ldw	r20,0(r20)
80216b88:	a03fed1e 	bne	r20,zero,80216b40 <__reset+0xfa1f6b40>
80216b8c:	b805883a 	mov	r2,r23
80216b90:	dfc00817 	ldw	ra,32(sp)
80216b94:	ddc00717 	ldw	r23,28(sp)
80216b98:	dd800617 	ldw	r22,24(sp)
80216b9c:	dd400517 	ldw	r21,20(sp)
80216ba0:	dd000417 	ldw	r20,16(sp)
80216ba4:	dcc00317 	ldw	r19,12(sp)
80216ba8:	dc800217 	ldw	r18,8(sp)
80216bac:	dc400117 	ldw	r17,4(sp)
80216bb0:	dc000017 	ldw	r16,0(sp)
80216bb4:	dec00904 	addi	sp,sp,36
80216bb8:	f800283a 	ret
80216bbc:	002f883a 	mov	r23,zero
80216bc0:	003ff206 	br	80216b8c <__reset+0xfa1f6b8c>

80216bc4 <_fwalk_reent>:
80216bc4:	defff704 	addi	sp,sp,-36
80216bc8:	dd000415 	stw	r20,16(sp)
80216bcc:	dfc00815 	stw	ra,32(sp)
80216bd0:	ddc00715 	stw	r23,28(sp)
80216bd4:	dd800615 	stw	r22,24(sp)
80216bd8:	dd400515 	stw	r21,20(sp)
80216bdc:	dcc00315 	stw	r19,12(sp)
80216be0:	dc800215 	stw	r18,8(sp)
80216be4:	dc400115 	stw	r17,4(sp)
80216be8:	dc000015 	stw	r16,0(sp)
80216bec:	2500b804 	addi	r20,r4,736
80216bf0:	a0002326 	beq	r20,zero,80216c80 <_fwalk_reent+0xbc>
80216bf4:	282b883a 	mov	r21,r5
80216bf8:	2027883a 	mov	r19,r4
80216bfc:	002f883a 	mov	r23,zero
80216c00:	05800044 	movi	r22,1
80216c04:	04bfffc4 	movi	r18,-1
80216c08:	a4400117 	ldw	r17,4(r20)
80216c0c:	a4000217 	ldw	r16,8(r20)
80216c10:	8c7fffc4 	addi	r17,r17,-1
80216c14:	88000c16 	blt	r17,zero,80216c48 <_fwalk_reent+0x84>
80216c18:	84000304 	addi	r16,r16,12
80216c1c:	8080000b 	ldhu	r2,0(r16)
80216c20:	8c7fffc4 	addi	r17,r17,-1
80216c24:	817ffd04 	addi	r5,r16,-12
80216c28:	b080052e 	bgeu	r22,r2,80216c40 <_fwalk_reent+0x7c>
80216c2c:	8080008f 	ldh	r2,2(r16)
80216c30:	9809883a 	mov	r4,r19
80216c34:	14800226 	beq	r2,r18,80216c40 <_fwalk_reent+0x7c>
80216c38:	a83ee83a 	callr	r21
80216c3c:	b8aeb03a 	or	r23,r23,r2
80216c40:	84001a04 	addi	r16,r16,104
80216c44:	8cbff51e 	bne	r17,r18,80216c1c <__reset+0xfa1f6c1c>
80216c48:	a5000017 	ldw	r20,0(r20)
80216c4c:	a03fee1e 	bne	r20,zero,80216c08 <__reset+0xfa1f6c08>
80216c50:	b805883a 	mov	r2,r23
80216c54:	dfc00817 	ldw	ra,32(sp)
80216c58:	ddc00717 	ldw	r23,28(sp)
80216c5c:	dd800617 	ldw	r22,24(sp)
80216c60:	dd400517 	ldw	r21,20(sp)
80216c64:	dd000417 	ldw	r20,16(sp)
80216c68:	dcc00317 	ldw	r19,12(sp)
80216c6c:	dc800217 	ldw	r18,8(sp)
80216c70:	dc400117 	ldw	r17,4(sp)
80216c74:	dc000017 	ldw	r16,0(sp)
80216c78:	dec00904 	addi	sp,sp,36
80216c7c:	f800283a 	ret
80216c80:	002f883a 	mov	r23,zero
80216c84:	003ff206 	br	80216c50 <__reset+0xfa1f6c50>

80216c88 <_setlocale_r>:
80216c88:	30001b26 	beq	r6,zero,80216cf8 <_setlocale_r+0x70>
80216c8c:	016008b4 	movhi	r5,32802
80216c90:	defffe04 	addi	sp,sp,-8
80216c94:	2952ba04 	addi	r5,r5,19176
80216c98:	3009883a 	mov	r4,r6
80216c9c:	dc000015 	stw	r16,0(sp)
80216ca0:	dfc00115 	stw	ra,4(sp)
80216ca4:	3021883a 	mov	r16,r6
80216ca8:	02191f80 	call	802191f8 <strcmp>
80216cac:	1000061e 	bne	r2,zero,80216cc8 <_setlocale_r+0x40>
80216cb0:	00a008b4 	movhi	r2,32802
80216cb4:	10929304 	addi	r2,r2,19020
80216cb8:	dfc00117 	ldw	ra,4(sp)
80216cbc:	dc000017 	ldw	r16,0(sp)
80216cc0:	dec00204 	addi	sp,sp,8
80216cc4:	f800283a 	ret
80216cc8:	016008b4 	movhi	r5,32802
80216ccc:	29529304 	addi	r5,r5,19020
80216cd0:	8009883a 	mov	r4,r16
80216cd4:	02191f80 	call	802191f8 <strcmp>
80216cd8:	103ff526 	beq	r2,zero,80216cb0 <__reset+0xfa1f6cb0>
80216cdc:	016008b4 	movhi	r5,32802
80216ce0:	29529d04 	addi	r5,r5,19060
80216ce4:	8009883a 	mov	r4,r16
80216ce8:	02191f80 	call	802191f8 <strcmp>
80216cec:	103ff026 	beq	r2,zero,80216cb0 <__reset+0xfa1f6cb0>
80216cf0:	0005883a 	mov	r2,zero
80216cf4:	003ff006 	br	80216cb8 <__reset+0xfa1f6cb8>
80216cf8:	00a008b4 	movhi	r2,32802
80216cfc:	10929304 	addi	r2,r2,19020
80216d00:	f800283a 	ret

80216d04 <__locale_charset>:
80216d04:	00a008b4 	movhi	r2,32802
80216d08:	1094d104 	addi	r2,r2,21316
80216d0c:	f800283a 	ret

80216d10 <__locale_mb_cur_max>:
80216d10:	00a008b4 	movhi	r2,32802
80216d14:	109adf04 	addi	r2,r2,27516
80216d18:	10800017 	ldw	r2,0(r2)
80216d1c:	f800283a 	ret

80216d20 <__locale_msgcharset>:
80216d20:	00a008b4 	movhi	r2,32802
80216d24:	1094c904 	addi	r2,r2,21284
80216d28:	f800283a 	ret

80216d2c <__locale_cjk_lang>:
80216d2c:	0005883a 	mov	r2,zero
80216d30:	f800283a 	ret

80216d34 <_localeconv_r>:
80216d34:	00a008b4 	movhi	r2,32802
80216d38:	1094d904 	addi	r2,r2,21348
80216d3c:	f800283a 	ret

80216d40 <setlocale>:
80216d40:	00a008b4 	movhi	r2,32802
80216d44:	109ade04 	addi	r2,r2,27512
80216d48:	280d883a 	mov	r6,r5
80216d4c:	200b883a 	mov	r5,r4
80216d50:	11000017 	ldw	r4,0(r2)
80216d54:	0216c881 	jmpi	80216c88 <_setlocale_r>

80216d58 <localeconv>:
80216d58:	00a008b4 	movhi	r2,32802
80216d5c:	1094d904 	addi	r2,r2,21348
80216d60:	f800283a 	ret

80216d64 <__smakebuf_r>:
80216d64:	2880030b 	ldhu	r2,12(r5)
80216d68:	10c0008c 	andi	r3,r2,2
80216d6c:	1800411e 	bne	r3,zero,80216e74 <__smakebuf_r+0x110>
80216d70:	deffec04 	addi	sp,sp,-80
80216d74:	dc000f15 	stw	r16,60(sp)
80216d78:	2821883a 	mov	r16,r5
80216d7c:	2940038f 	ldh	r5,14(r5)
80216d80:	dc401015 	stw	r17,64(sp)
80216d84:	dfc01315 	stw	ra,76(sp)
80216d88:	dcc01215 	stw	r19,72(sp)
80216d8c:	dc801115 	stw	r18,68(sp)
80216d90:	2023883a 	mov	r17,r4
80216d94:	28001c16 	blt	r5,zero,80216e08 <__smakebuf_r+0xa4>
80216d98:	d80d883a 	mov	r6,sp
80216d9c:	021c1ac0 	call	8021c1ac <_fstat_r>
80216da0:	10001816 	blt	r2,zero,80216e04 <__smakebuf_r+0xa0>
80216da4:	d8800117 	ldw	r2,4(sp)
80216da8:	00e00014 	movui	r3,32768
80216dac:	10bc000c 	andi	r2,r2,61440
80216db0:	14c80020 	cmpeqi	r19,r2,8192
80216db4:	10c03726 	beq	r2,r3,80216e94 <__smakebuf_r+0x130>
80216db8:	80c0030b 	ldhu	r3,12(r16)
80216dbc:	18c20014 	ori	r3,r3,2048
80216dc0:	80c0030d 	sth	r3,12(r16)
80216dc4:	00c80004 	movi	r3,8192
80216dc8:	10c0521e 	bne	r2,r3,80216f14 <__smakebuf_r+0x1b0>
80216dcc:	8140038f 	ldh	r5,14(r16)
80216dd0:	8809883a 	mov	r4,r17
80216dd4:	021c2080 	call	8021c208 <_isatty_r>
80216dd8:	10004c26 	beq	r2,zero,80216f0c <__smakebuf_r+0x1a8>
80216ddc:	8080030b 	ldhu	r2,12(r16)
80216de0:	80c010c4 	addi	r3,r16,67
80216de4:	80c00015 	stw	r3,0(r16)
80216de8:	10800054 	ori	r2,r2,1
80216dec:	8080030d 	sth	r2,12(r16)
80216df0:	00800044 	movi	r2,1
80216df4:	80c00415 	stw	r3,16(r16)
80216df8:	80800515 	stw	r2,20(r16)
80216dfc:	04810004 	movi	r18,1024
80216e00:	00000706 	br	80216e20 <__smakebuf_r+0xbc>
80216e04:	8080030b 	ldhu	r2,12(r16)
80216e08:	10c0200c 	andi	r3,r2,128
80216e0c:	18001f1e 	bne	r3,zero,80216e8c <__smakebuf_r+0x128>
80216e10:	04810004 	movi	r18,1024
80216e14:	10820014 	ori	r2,r2,2048
80216e18:	8080030d 	sth	r2,12(r16)
80216e1c:	0027883a 	mov	r19,zero
80216e20:	900b883a 	mov	r5,r18
80216e24:	8809883a 	mov	r4,r17
80216e28:	0216f200 	call	80216f20 <_malloc_r>
80216e2c:	10002c26 	beq	r2,zero,80216ee0 <__smakebuf_r+0x17c>
80216e30:	80c0030b 	ldhu	r3,12(r16)
80216e34:	01200874 	movhi	r4,32801
80216e38:	21179e04 	addi	r4,r4,24184
80216e3c:	89000f15 	stw	r4,60(r17)
80216e40:	18c02014 	ori	r3,r3,128
80216e44:	80c0030d 	sth	r3,12(r16)
80216e48:	80800015 	stw	r2,0(r16)
80216e4c:	80800415 	stw	r2,16(r16)
80216e50:	84800515 	stw	r18,20(r16)
80216e54:	98001a1e 	bne	r19,zero,80216ec0 <__smakebuf_r+0x15c>
80216e58:	dfc01317 	ldw	ra,76(sp)
80216e5c:	dcc01217 	ldw	r19,72(sp)
80216e60:	dc801117 	ldw	r18,68(sp)
80216e64:	dc401017 	ldw	r17,64(sp)
80216e68:	dc000f17 	ldw	r16,60(sp)
80216e6c:	dec01404 	addi	sp,sp,80
80216e70:	f800283a 	ret
80216e74:	288010c4 	addi	r2,r5,67
80216e78:	28800015 	stw	r2,0(r5)
80216e7c:	28800415 	stw	r2,16(r5)
80216e80:	00800044 	movi	r2,1
80216e84:	28800515 	stw	r2,20(r5)
80216e88:	f800283a 	ret
80216e8c:	04801004 	movi	r18,64
80216e90:	003fe006 	br	80216e14 <__reset+0xfa1f6e14>
80216e94:	81000a17 	ldw	r4,40(r16)
80216e98:	00e008b4 	movhi	r3,32802
80216e9c:	18e46504 	addi	r3,r3,-28268
80216ea0:	20ffc51e 	bne	r4,r3,80216db8 <__reset+0xfa1f6db8>
80216ea4:	8080030b 	ldhu	r2,12(r16)
80216ea8:	04810004 	movi	r18,1024
80216eac:	84801315 	stw	r18,76(r16)
80216eb0:	1484b03a 	or	r2,r2,r18
80216eb4:	8080030d 	sth	r2,12(r16)
80216eb8:	0027883a 	mov	r19,zero
80216ebc:	003fd806 	br	80216e20 <__reset+0xfa1f6e20>
80216ec0:	8140038f 	ldh	r5,14(r16)
80216ec4:	8809883a 	mov	r4,r17
80216ec8:	021c2080 	call	8021c208 <_isatty_r>
80216ecc:	103fe226 	beq	r2,zero,80216e58 <__reset+0xfa1f6e58>
80216ed0:	8080030b 	ldhu	r2,12(r16)
80216ed4:	10800054 	ori	r2,r2,1
80216ed8:	8080030d 	sth	r2,12(r16)
80216edc:	003fde06 	br	80216e58 <__reset+0xfa1f6e58>
80216ee0:	8080030b 	ldhu	r2,12(r16)
80216ee4:	10c0800c 	andi	r3,r2,512
80216ee8:	183fdb1e 	bne	r3,zero,80216e58 <__reset+0xfa1f6e58>
80216eec:	10800094 	ori	r2,r2,2
80216ef0:	80c010c4 	addi	r3,r16,67
80216ef4:	8080030d 	sth	r2,12(r16)
80216ef8:	00800044 	movi	r2,1
80216efc:	80c00015 	stw	r3,0(r16)
80216f00:	80c00415 	stw	r3,16(r16)
80216f04:	80800515 	stw	r2,20(r16)
80216f08:	003fd306 	br	80216e58 <__reset+0xfa1f6e58>
80216f0c:	04810004 	movi	r18,1024
80216f10:	003fc306 	br	80216e20 <__reset+0xfa1f6e20>
80216f14:	0027883a 	mov	r19,zero
80216f18:	04810004 	movi	r18,1024
80216f1c:	003fc006 	br	80216e20 <__reset+0xfa1f6e20>

80216f20 <_malloc_r>:
80216f20:	defff504 	addi	sp,sp,-44
80216f24:	dc800315 	stw	r18,12(sp)
80216f28:	dfc00a15 	stw	ra,40(sp)
80216f2c:	df000915 	stw	fp,36(sp)
80216f30:	ddc00815 	stw	r23,32(sp)
80216f34:	dd800715 	stw	r22,28(sp)
80216f38:	dd400615 	stw	r21,24(sp)
80216f3c:	dd000515 	stw	r20,20(sp)
80216f40:	dcc00415 	stw	r19,16(sp)
80216f44:	dc400215 	stw	r17,8(sp)
80216f48:	dc000115 	stw	r16,4(sp)
80216f4c:	288002c4 	addi	r2,r5,11
80216f50:	00c00584 	movi	r3,22
80216f54:	2025883a 	mov	r18,r4
80216f58:	18807f2e 	bgeu	r3,r2,80217158 <_malloc_r+0x238>
80216f5c:	047ffe04 	movi	r17,-8
80216f60:	1462703a 	and	r17,r2,r17
80216f64:	8800a316 	blt	r17,zero,802171f4 <_malloc_r+0x2d4>
80216f68:	8940a236 	bltu	r17,r5,802171f4 <_malloc_r+0x2d4>
80216f6c:	021edd00 	call	8021edd0 <__malloc_lock>
80216f70:	00807dc4 	movi	r2,503
80216f74:	1441e92e 	bgeu	r2,r17,8021771c <_malloc_r+0x7fc>
80216f78:	8804d27a 	srli	r2,r17,9
80216f7c:	1000a126 	beq	r2,zero,80217204 <_malloc_r+0x2e4>
80216f80:	00c00104 	movi	r3,4
80216f84:	18811e36 	bltu	r3,r2,80217400 <_malloc_r+0x4e0>
80216f88:	8804d1ba 	srli	r2,r17,6
80216f8c:	12000e44 	addi	r8,r2,57
80216f90:	11c00e04 	addi	r7,r2,56
80216f94:	4209883a 	add	r4,r8,r8
80216f98:	04e008b4 	movhi	r19,32802
80216f9c:	2109883a 	add	r4,r4,r4
80216fa0:	9cd4e704 	addi	r19,r19,21404
80216fa4:	2109883a 	add	r4,r4,r4
80216fa8:	9909883a 	add	r4,r19,r4
80216fac:	24000117 	ldw	r16,4(r4)
80216fb0:	213ffe04 	addi	r4,r4,-8
80216fb4:	24009726 	beq	r4,r16,80217214 <_malloc_r+0x2f4>
80216fb8:	80800117 	ldw	r2,4(r16)
80216fbc:	01bfff04 	movi	r6,-4
80216fc0:	014003c4 	movi	r5,15
80216fc4:	1184703a 	and	r2,r2,r6
80216fc8:	1447c83a 	sub	r3,r2,r17
80216fcc:	28c00716 	blt	r5,r3,80216fec <_malloc_r+0xcc>
80216fd0:	1800920e 	bge	r3,zero,8021721c <_malloc_r+0x2fc>
80216fd4:	84000317 	ldw	r16,12(r16)
80216fd8:	24008e26 	beq	r4,r16,80217214 <_malloc_r+0x2f4>
80216fdc:	80800117 	ldw	r2,4(r16)
80216fe0:	1184703a 	and	r2,r2,r6
80216fe4:	1447c83a 	sub	r3,r2,r17
80216fe8:	28fff90e 	bge	r5,r3,80216fd0 <__reset+0xfa1f6fd0>
80216fec:	3809883a 	mov	r4,r7
80216ff0:	01a008b4 	movhi	r6,32802
80216ff4:	9c000417 	ldw	r16,16(r19)
80216ff8:	3194e704 	addi	r6,r6,21404
80216ffc:	32000204 	addi	r8,r6,8
80217000:	82013426 	beq	r16,r8,802174d4 <_malloc_r+0x5b4>
80217004:	80c00117 	ldw	r3,4(r16)
80217008:	00bfff04 	movi	r2,-4
8021700c:	188e703a 	and	r7,r3,r2
80217010:	3c45c83a 	sub	r2,r7,r17
80217014:	00c003c4 	movi	r3,15
80217018:	18811f16 	blt	r3,r2,80217498 <_malloc_r+0x578>
8021701c:	32000515 	stw	r8,20(r6)
80217020:	32000415 	stw	r8,16(r6)
80217024:	10007f0e 	bge	r2,zero,80217224 <_malloc_r+0x304>
80217028:	00807fc4 	movi	r2,511
8021702c:	11c0fd36 	bltu	r2,r7,80217424 <_malloc_r+0x504>
80217030:	3806d0fa 	srli	r3,r7,3
80217034:	01c00044 	movi	r7,1
80217038:	30800117 	ldw	r2,4(r6)
8021703c:	19400044 	addi	r5,r3,1
80217040:	294b883a 	add	r5,r5,r5
80217044:	1807d0ba 	srai	r3,r3,2
80217048:	294b883a 	add	r5,r5,r5
8021704c:	294b883a 	add	r5,r5,r5
80217050:	298b883a 	add	r5,r5,r6
80217054:	38c6983a 	sll	r3,r7,r3
80217058:	29c00017 	ldw	r7,0(r5)
8021705c:	2a7ffe04 	addi	r9,r5,-8
80217060:	1886b03a 	or	r3,r3,r2
80217064:	82400315 	stw	r9,12(r16)
80217068:	81c00215 	stw	r7,8(r16)
8021706c:	30c00115 	stw	r3,4(r6)
80217070:	2c000015 	stw	r16,0(r5)
80217074:	3c000315 	stw	r16,12(r7)
80217078:	2005d0ba 	srai	r2,r4,2
8021707c:	01400044 	movi	r5,1
80217080:	288a983a 	sll	r5,r5,r2
80217084:	19406f36 	bltu	r3,r5,80217244 <_malloc_r+0x324>
80217088:	28c4703a 	and	r2,r5,r3
8021708c:	10000a1e 	bne	r2,zero,802170b8 <_malloc_r+0x198>
80217090:	00bfff04 	movi	r2,-4
80217094:	294b883a 	add	r5,r5,r5
80217098:	2088703a 	and	r4,r4,r2
8021709c:	28c4703a 	and	r2,r5,r3
802170a0:	21000104 	addi	r4,r4,4
802170a4:	1000041e 	bne	r2,zero,802170b8 <_malloc_r+0x198>
802170a8:	294b883a 	add	r5,r5,r5
802170ac:	28c4703a 	and	r2,r5,r3
802170b0:	21000104 	addi	r4,r4,4
802170b4:	103ffc26 	beq	r2,zero,802170a8 <__reset+0xfa1f70a8>
802170b8:	02bfff04 	movi	r10,-4
802170bc:	024003c4 	movi	r9,15
802170c0:	21800044 	addi	r6,r4,1
802170c4:	318d883a 	add	r6,r6,r6
802170c8:	318d883a 	add	r6,r6,r6
802170cc:	318d883a 	add	r6,r6,r6
802170d0:	998d883a 	add	r6,r19,r6
802170d4:	333ffe04 	addi	r12,r6,-8
802170d8:	2017883a 	mov	r11,r4
802170dc:	31800104 	addi	r6,r6,4
802170e0:	34000017 	ldw	r16,0(r6)
802170e4:	31fffd04 	addi	r7,r6,-12
802170e8:	81c0041e 	bne	r16,r7,802170fc <_malloc_r+0x1dc>
802170ec:	0000fb06 	br	802174dc <_malloc_r+0x5bc>
802170f0:	1801030e 	bge	r3,zero,80217500 <_malloc_r+0x5e0>
802170f4:	84000317 	ldw	r16,12(r16)
802170f8:	81c0f826 	beq	r16,r7,802174dc <_malloc_r+0x5bc>
802170fc:	80800117 	ldw	r2,4(r16)
80217100:	1284703a 	and	r2,r2,r10
80217104:	1447c83a 	sub	r3,r2,r17
80217108:	48fff90e 	bge	r9,r3,802170f0 <__reset+0xfa1f70f0>
8021710c:	80800317 	ldw	r2,12(r16)
80217110:	81000217 	ldw	r4,8(r16)
80217114:	89400054 	ori	r5,r17,1
80217118:	81400115 	stw	r5,4(r16)
8021711c:	20800315 	stw	r2,12(r4)
80217120:	11000215 	stw	r4,8(r2)
80217124:	8463883a 	add	r17,r16,r17
80217128:	9c400515 	stw	r17,20(r19)
8021712c:	9c400415 	stw	r17,16(r19)
80217130:	18800054 	ori	r2,r3,1
80217134:	88800115 	stw	r2,4(r17)
80217138:	8a000315 	stw	r8,12(r17)
8021713c:	8a000215 	stw	r8,8(r17)
80217140:	88e3883a 	add	r17,r17,r3
80217144:	88c00015 	stw	r3,0(r17)
80217148:	9009883a 	mov	r4,r18
8021714c:	021edf40 	call	8021edf4 <__malloc_unlock>
80217150:	80800204 	addi	r2,r16,8
80217154:	00001b06 	br	802171c4 <_malloc_r+0x2a4>
80217158:	04400404 	movi	r17,16
8021715c:	89402536 	bltu	r17,r5,802171f4 <_malloc_r+0x2d4>
80217160:	021edd00 	call	8021edd0 <__malloc_lock>
80217164:	00800184 	movi	r2,6
80217168:	01000084 	movi	r4,2
8021716c:	04e008b4 	movhi	r19,32802
80217170:	1085883a 	add	r2,r2,r2
80217174:	9cd4e704 	addi	r19,r19,21404
80217178:	1085883a 	add	r2,r2,r2
8021717c:	9885883a 	add	r2,r19,r2
80217180:	14000117 	ldw	r16,4(r2)
80217184:	10fffe04 	addi	r3,r2,-8
80217188:	80c0d926 	beq	r16,r3,802174f0 <_malloc_r+0x5d0>
8021718c:	80c00117 	ldw	r3,4(r16)
80217190:	81000317 	ldw	r4,12(r16)
80217194:	00bfff04 	movi	r2,-4
80217198:	1884703a 	and	r2,r3,r2
8021719c:	81400217 	ldw	r5,8(r16)
802171a0:	8085883a 	add	r2,r16,r2
802171a4:	10c00117 	ldw	r3,4(r2)
802171a8:	29000315 	stw	r4,12(r5)
802171ac:	21400215 	stw	r5,8(r4)
802171b0:	18c00054 	ori	r3,r3,1
802171b4:	10c00115 	stw	r3,4(r2)
802171b8:	9009883a 	mov	r4,r18
802171bc:	021edf40 	call	8021edf4 <__malloc_unlock>
802171c0:	80800204 	addi	r2,r16,8
802171c4:	dfc00a17 	ldw	ra,40(sp)
802171c8:	df000917 	ldw	fp,36(sp)
802171cc:	ddc00817 	ldw	r23,32(sp)
802171d0:	dd800717 	ldw	r22,28(sp)
802171d4:	dd400617 	ldw	r21,24(sp)
802171d8:	dd000517 	ldw	r20,20(sp)
802171dc:	dcc00417 	ldw	r19,16(sp)
802171e0:	dc800317 	ldw	r18,12(sp)
802171e4:	dc400217 	ldw	r17,8(sp)
802171e8:	dc000117 	ldw	r16,4(sp)
802171ec:	dec00b04 	addi	sp,sp,44
802171f0:	f800283a 	ret
802171f4:	00800304 	movi	r2,12
802171f8:	90800015 	stw	r2,0(r18)
802171fc:	0005883a 	mov	r2,zero
80217200:	003ff006 	br	802171c4 <__reset+0xfa1f71c4>
80217204:	01002004 	movi	r4,128
80217208:	02001004 	movi	r8,64
8021720c:	01c00fc4 	movi	r7,63
80217210:	003f6106 	br	80216f98 <__reset+0xfa1f6f98>
80217214:	4009883a 	mov	r4,r8
80217218:	003f7506 	br	80216ff0 <__reset+0xfa1f6ff0>
8021721c:	81000317 	ldw	r4,12(r16)
80217220:	003fde06 	br	8021719c <__reset+0xfa1f719c>
80217224:	81c5883a 	add	r2,r16,r7
80217228:	11400117 	ldw	r5,4(r2)
8021722c:	9009883a 	mov	r4,r18
80217230:	29400054 	ori	r5,r5,1
80217234:	11400115 	stw	r5,4(r2)
80217238:	021edf40 	call	8021edf4 <__malloc_unlock>
8021723c:	80800204 	addi	r2,r16,8
80217240:	003fe006 	br	802171c4 <__reset+0xfa1f71c4>
80217244:	9c000217 	ldw	r16,8(r19)
80217248:	00bfff04 	movi	r2,-4
8021724c:	85800117 	ldw	r22,4(r16)
80217250:	b0ac703a 	and	r22,r22,r2
80217254:	b4400336 	bltu	r22,r17,80217264 <_malloc_r+0x344>
80217258:	b445c83a 	sub	r2,r22,r17
8021725c:	00c003c4 	movi	r3,15
80217260:	18805d16 	blt	r3,r2,802173d8 <_malloc_r+0x4b8>
80217264:	05e008b4 	movhi	r23,32802
80217268:	00a008b4 	movhi	r2,32802
8021726c:	109b1204 	addi	r2,r2,27720
80217270:	bddae004 	addi	r23,r23,27520
80217274:	15400017 	ldw	r21,0(r2)
80217278:	b8c00017 	ldw	r3,0(r23)
8021727c:	00bfffc4 	movi	r2,-1
80217280:	858d883a 	add	r6,r16,r22
80217284:	8d6b883a 	add	r21,r17,r21
80217288:	1880ea26 	beq	r3,r2,80217634 <_malloc_r+0x714>
8021728c:	ad4403c4 	addi	r21,r21,4111
80217290:	00bc0004 	movi	r2,-4096
80217294:	a8aa703a 	and	r21,r21,r2
80217298:	a80b883a 	mov	r5,r21
8021729c:	9009883a 	mov	r4,r18
802172a0:	d9800015 	stw	r6,0(sp)
802172a4:	02190680 	call	80219068 <_sbrk_r>
802172a8:	1029883a 	mov	r20,r2
802172ac:	00bfffc4 	movi	r2,-1
802172b0:	d9800017 	ldw	r6,0(sp)
802172b4:	a080e826 	beq	r20,r2,80217658 <_malloc_r+0x738>
802172b8:	a180a636 	bltu	r20,r6,80217554 <_malloc_r+0x634>
802172bc:	072008b4 	movhi	fp,32802
802172c0:	e71b1b04 	addi	fp,fp,27756
802172c4:	e0800017 	ldw	r2,0(fp)
802172c8:	a887883a 	add	r3,r21,r2
802172cc:	e0c00015 	stw	r3,0(fp)
802172d0:	3500e626 	beq	r6,r20,8021766c <_malloc_r+0x74c>
802172d4:	b9000017 	ldw	r4,0(r23)
802172d8:	00bfffc4 	movi	r2,-1
802172dc:	2080ee26 	beq	r4,r2,80217698 <_malloc_r+0x778>
802172e0:	a185c83a 	sub	r2,r20,r6
802172e4:	10c5883a 	add	r2,r2,r3
802172e8:	e0800015 	stw	r2,0(fp)
802172ec:	a0c001cc 	andi	r3,r20,7
802172f0:	1800bc26 	beq	r3,zero,802175e4 <_malloc_r+0x6c4>
802172f4:	a0e9c83a 	sub	r20,r20,r3
802172f8:	00840204 	movi	r2,4104
802172fc:	a5000204 	addi	r20,r20,8
80217300:	10c7c83a 	sub	r3,r2,r3
80217304:	a545883a 	add	r2,r20,r21
80217308:	1083ffcc 	andi	r2,r2,4095
8021730c:	18abc83a 	sub	r21,r3,r2
80217310:	a80b883a 	mov	r5,r21
80217314:	9009883a 	mov	r4,r18
80217318:	02190680 	call	80219068 <_sbrk_r>
8021731c:	00ffffc4 	movi	r3,-1
80217320:	10c0e126 	beq	r2,r3,802176a8 <_malloc_r+0x788>
80217324:	1505c83a 	sub	r2,r2,r20
80217328:	1545883a 	add	r2,r2,r21
8021732c:	10800054 	ori	r2,r2,1
80217330:	e0c00017 	ldw	r3,0(fp)
80217334:	9d000215 	stw	r20,8(r19)
80217338:	a0800115 	stw	r2,4(r20)
8021733c:	a8c7883a 	add	r3,r21,r3
80217340:	e0c00015 	stw	r3,0(fp)
80217344:	84c00e26 	beq	r16,r19,80217380 <_malloc_r+0x460>
80217348:	018003c4 	movi	r6,15
8021734c:	3580a72e 	bgeu	r6,r22,802175ec <_malloc_r+0x6cc>
80217350:	81400117 	ldw	r5,4(r16)
80217354:	013ffe04 	movi	r4,-8
80217358:	b0bffd04 	addi	r2,r22,-12
8021735c:	1104703a 	and	r2,r2,r4
80217360:	2900004c 	andi	r4,r5,1
80217364:	2088b03a 	or	r4,r4,r2
80217368:	81000115 	stw	r4,4(r16)
8021736c:	01400144 	movi	r5,5
80217370:	8089883a 	add	r4,r16,r2
80217374:	21400115 	stw	r5,4(r4)
80217378:	21400215 	stw	r5,8(r4)
8021737c:	3080cd36 	bltu	r6,r2,802176b4 <_malloc_r+0x794>
80217380:	00a008b4 	movhi	r2,32802
80217384:	109b1104 	addi	r2,r2,27716
80217388:	11000017 	ldw	r4,0(r2)
8021738c:	20c0012e 	bgeu	r4,r3,80217394 <_malloc_r+0x474>
80217390:	10c00015 	stw	r3,0(r2)
80217394:	00a008b4 	movhi	r2,32802
80217398:	109b1004 	addi	r2,r2,27712
8021739c:	11000017 	ldw	r4,0(r2)
802173a0:	9c000217 	ldw	r16,8(r19)
802173a4:	20c0012e 	bgeu	r4,r3,802173ac <_malloc_r+0x48c>
802173a8:	10c00015 	stw	r3,0(r2)
802173ac:	80c00117 	ldw	r3,4(r16)
802173b0:	00bfff04 	movi	r2,-4
802173b4:	1886703a 	and	r3,r3,r2
802173b8:	1c45c83a 	sub	r2,r3,r17
802173bc:	1c400236 	bltu	r3,r17,802173c8 <_malloc_r+0x4a8>
802173c0:	00c003c4 	movi	r3,15
802173c4:	18800416 	blt	r3,r2,802173d8 <_malloc_r+0x4b8>
802173c8:	9009883a 	mov	r4,r18
802173cc:	021edf40 	call	8021edf4 <__malloc_unlock>
802173d0:	0005883a 	mov	r2,zero
802173d4:	003f7b06 	br	802171c4 <__reset+0xfa1f71c4>
802173d8:	88c00054 	ori	r3,r17,1
802173dc:	80c00115 	stw	r3,4(r16)
802173e0:	8463883a 	add	r17,r16,r17
802173e4:	10800054 	ori	r2,r2,1
802173e8:	9c400215 	stw	r17,8(r19)
802173ec:	88800115 	stw	r2,4(r17)
802173f0:	9009883a 	mov	r4,r18
802173f4:	021edf40 	call	8021edf4 <__malloc_unlock>
802173f8:	80800204 	addi	r2,r16,8
802173fc:	003f7106 	br	802171c4 <__reset+0xfa1f71c4>
80217400:	00c00504 	movi	r3,20
80217404:	18804a2e 	bgeu	r3,r2,80217530 <_malloc_r+0x610>
80217408:	00c01504 	movi	r3,84
8021740c:	18806e36 	bltu	r3,r2,802175c8 <_malloc_r+0x6a8>
80217410:	8804d33a 	srli	r2,r17,12
80217414:	12001bc4 	addi	r8,r2,111
80217418:	11c01b84 	addi	r7,r2,110
8021741c:	4209883a 	add	r4,r8,r8
80217420:	003edd06 	br	80216f98 <__reset+0xfa1f6f98>
80217424:	3804d27a 	srli	r2,r7,9
80217428:	00c00104 	movi	r3,4
8021742c:	1880442e 	bgeu	r3,r2,80217540 <_malloc_r+0x620>
80217430:	00c00504 	movi	r3,20
80217434:	18808136 	bltu	r3,r2,8021763c <_malloc_r+0x71c>
80217438:	11401704 	addi	r5,r2,92
8021743c:	10c016c4 	addi	r3,r2,91
80217440:	294b883a 	add	r5,r5,r5
80217444:	294b883a 	add	r5,r5,r5
80217448:	294b883a 	add	r5,r5,r5
8021744c:	994b883a 	add	r5,r19,r5
80217450:	28800017 	ldw	r2,0(r5)
80217454:	01a008b4 	movhi	r6,32802
80217458:	297ffe04 	addi	r5,r5,-8
8021745c:	3194e704 	addi	r6,r6,21404
80217460:	28806526 	beq	r5,r2,802175f8 <_malloc_r+0x6d8>
80217464:	01bfff04 	movi	r6,-4
80217468:	10c00117 	ldw	r3,4(r2)
8021746c:	1986703a 	and	r3,r3,r6
80217470:	38c0022e 	bgeu	r7,r3,8021747c <_malloc_r+0x55c>
80217474:	10800217 	ldw	r2,8(r2)
80217478:	28bffb1e 	bne	r5,r2,80217468 <__reset+0xfa1f7468>
8021747c:	11400317 	ldw	r5,12(r2)
80217480:	98c00117 	ldw	r3,4(r19)
80217484:	81400315 	stw	r5,12(r16)
80217488:	80800215 	stw	r2,8(r16)
8021748c:	2c000215 	stw	r16,8(r5)
80217490:	14000315 	stw	r16,12(r2)
80217494:	003ef806 	br	80217078 <__reset+0xfa1f7078>
80217498:	88c00054 	ori	r3,r17,1
8021749c:	80c00115 	stw	r3,4(r16)
802174a0:	8463883a 	add	r17,r16,r17
802174a4:	34400515 	stw	r17,20(r6)
802174a8:	34400415 	stw	r17,16(r6)
802174ac:	10c00054 	ori	r3,r2,1
802174b0:	8a000315 	stw	r8,12(r17)
802174b4:	8a000215 	stw	r8,8(r17)
802174b8:	88c00115 	stw	r3,4(r17)
802174bc:	88a3883a 	add	r17,r17,r2
802174c0:	88800015 	stw	r2,0(r17)
802174c4:	9009883a 	mov	r4,r18
802174c8:	021edf40 	call	8021edf4 <__malloc_unlock>
802174cc:	80800204 	addi	r2,r16,8
802174d0:	003f3c06 	br	802171c4 <__reset+0xfa1f71c4>
802174d4:	30c00117 	ldw	r3,4(r6)
802174d8:	003ee706 	br	80217078 <__reset+0xfa1f7078>
802174dc:	5ac00044 	addi	r11,r11,1
802174e0:	588000cc 	andi	r2,r11,3
802174e4:	31800204 	addi	r6,r6,8
802174e8:	103efd1e 	bne	r2,zero,802170e0 <__reset+0xfa1f70e0>
802174ec:	00002406 	br	80217580 <_malloc_r+0x660>
802174f0:	14000317 	ldw	r16,12(r2)
802174f4:	143f251e 	bne	r2,r16,8021718c <__reset+0xfa1f718c>
802174f8:	21000084 	addi	r4,r4,2
802174fc:	003ebc06 	br	80216ff0 <__reset+0xfa1f6ff0>
80217500:	8085883a 	add	r2,r16,r2
80217504:	10c00117 	ldw	r3,4(r2)
80217508:	81000317 	ldw	r4,12(r16)
8021750c:	81400217 	ldw	r5,8(r16)
80217510:	18c00054 	ori	r3,r3,1
80217514:	10c00115 	stw	r3,4(r2)
80217518:	29000315 	stw	r4,12(r5)
8021751c:	21400215 	stw	r5,8(r4)
80217520:	9009883a 	mov	r4,r18
80217524:	021edf40 	call	8021edf4 <__malloc_unlock>
80217528:	80800204 	addi	r2,r16,8
8021752c:	003f2506 	br	802171c4 <__reset+0xfa1f71c4>
80217530:	12001704 	addi	r8,r2,92
80217534:	11c016c4 	addi	r7,r2,91
80217538:	4209883a 	add	r4,r8,r8
8021753c:	003e9606 	br	80216f98 <__reset+0xfa1f6f98>
80217540:	3804d1ba 	srli	r2,r7,6
80217544:	11400e44 	addi	r5,r2,57
80217548:	10c00e04 	addi	r3,r2,56
8021754c:	294b883a 	add	r5,r5,r5
80217550:	003fbc06 	br	80217444 <__reset+0xfa1f7444>
80217554:	84ff5926 	beq	r16,r19,802172bc <__reset+0xfa1f72bc>
80217558:	00a008b4 	movhi	r2,32802
8021755c:	1094e704 	addi	r2,r2,21404
80217560:	14000217 	ldw	r16,8(r2)
80217564:	00bfff04 	movi	r2,-4
80217568:	80c00117 	ldw	r3,4(r16)
8021756c:	1886703a 	and	r3,r3,r2
80217570:	003f9106 	br	802173b8 <__reset+0xfa1f73b8>
80217574:	60800217 	ldw	r2,8(r12)
80217578:	213fffc4 	addi	r4,r4,-1
8021757c:	1300651e 	bne	r2,r12,80217714 <_malloc_r+0x7f4>
80217580:	208000cc 	andi	r2,r4,3
80217584:	633ffe04 	addi	r12,r12,-8
80217588:	103ffa1e 	bne	r2,zero,80217574 <__reset+0xfa1f7574>
8021758c:	98800117 	ldw	r2,4(r19)
80217590:	0146303a 	nor	r3,zero,r5
80217594:	1884703a 	and	r2,r3,r2
80217598:	98800115 	stw	r2,4(r19)
8021759c:	294b883a 	add	r5,r5,r5
802175a0:	117f2836 	bltu	r2,r5,80217244 <__reset+0xfa1f7244>
802175a4:	283f2726 	beq	r5,zero,80217244 <__reset+0xfa1f7244>
802175a8:	2886703a 	and	r3,r5,r2
802175ac:	5809883a 	mov	r4,r11
802175b0:	183ec31e 	bne	r3,zero,802170c0 <__reset+0xfa1f70c0>
802175b4:	294b883a 	add	r5,r5,r5
802175b8:	2886703a 	and	r3,r5,r2
802175bc:	21000104 	addi	r4,r4,4
802175c0:	183ffc26 	beq	r3,zero,802175b4 <__reset+0xfa1f75b4>
802175c4:	003ebe06 	br	802170c0 <__reset+0xfa1f70c0>
802175c8:	00c05504 	movi	r3,340
802175cc:	18801236 	bltu	r3,r2,80217618 <_malloc_r+0x6f8>
802175d0:	8804d3fa 	srli	r2,r17,15
802175d4:	12001e04 	addi	r8,r2,120
802175d8:	11c01dc4 	addi	r7,r2,119
802175dc:	4209883a 	add	r4,r8,r8
802175e0:	003e6d06 	br	80216f98 <__reset+0xfa1f6f98>
802175e4:	00c40004 	movi	r3,4096
802175e8:	003f4606 	br	80217304 <__reset+0xfa1f7304>
802175ec:	00800044 	movi	r2,1
802175f0:	a0800115 	stw	r2,4(r20)
802175f4:	003f7406 	br	802173c8 <__reset+0xfa1f73c8>
802175f8:	1805d0ba 	srai	r2,r3,2
802175fc:	01c00044 	movi	r7,1
80217600:	30c00117 	ldw	r3,4(r6)
80217604:	388e983a 	sll	r7,r7,r2
80217608:	2805883a 	mov	r2,r5
8021760c:	38c6b03a 	or	r3,r7,r3
80217610:	30c00115 	stw	r3,4(r6)
80217614:	003f9b06 	br	80217484 <__reset+0xfa1f7484>
80217618:	00c15504 	movi	r3,1364
8021761c:	18801a36 	bltu	r3,r2,80217688 <_malloc_r+0x768>
80217620:	8804d4ba 	srli	r2,r17,18
80217624:	12001f44 	addi	r8,r2,125
80217628:	11c01f04 	addi	r7,r2,124
8021762c:	4209883a 	add	r4,r8,r8
80217630:	003e5906 	br	80216f98 <__reset+0xfa1f6f98>
80217634:	ad400404 	addi	r21,r21,16
80217638:	003f1706 	br	80217298 <__reset+0xfa1f7298>
8021763c:	00c01504 	movi	r3,84
80217640:	18802336 	bltu	r3,r2,802176d0 <_malloc_r+0x7b0>
80217644:	3804d33a 	srli	r2,r7,12
80217648:	11401bc4 	addi	r5,r2,111
8021764c:	10c01b84 	addi	r3,r2,110
80217650:	294b883a 	add	r5,r5,r5
80217654:	003f7b06 	br	80217444 <__reset+0xfa1f7444>
80217658:	9c000217 	ldw	r16,8(r19)
8021765c:	00bfff04 	movi	r2,-4
80217660:	80c00117 	ldw	r3,4(r16)
80217664:	1886703a 	and	r3,r3,r2
80217668:	003f5306 	br	802173b8 <__reset+0xfa1f73b8>
8021766c:	3083ffcc 	andi	r2,r6,4095
80217670:	103f181e 	bne	r2,zero,802172d4 <__reset+0xfa1f72d4>
80217674:	99000217 	ldw	r4,8(r19)
80217678:	b545883a 	add	r2,r22,r21
8021767c:	10800054 	ori	r2,r2,1
80217680:	20800115 	stw	r2,4(r4)
80217684:	003f3e06 	br	80217380 <__reset+0xfa1f7380>
80217688:	01003f84 	movi	r4,254
8021768c:	02001fc4 	movi	r8,127
80217690:	01c01f84 	movi	r7,126
80217694:	003e4006 	br	80216f98 <__reset+0xfa1f6f98>
80217698:	00a008b4 	movhi	r2,32802
8021769c:	109ae004 	addi	r2,r2,27520
802176a0:	15000015 	stw	r20,0(r2)
802176a4:	003f1106 	br	802172ec <__reset+0xfa1f72ec>
802176a8:	00800044 	movi	r2,1
802176ac:	002b883a 	mov	r21,zero
802176b0:	003f1f06 	br	80217330 <__reset+0xfa1f7330>
802176b4:	81400204 	addi	r5,r16,8
802176b8:	9009883a 	mov	r4,r18
802176bc:	02163340 	call	80216334 <_free_r>
802176c0:	00a008b4 	movhi	r2,32802
802176c4:	109b1b04 	addi	r2,r2,27756
802176c8:	10c00017 	ldw	r3,0(r2)
802176cc:	003f2c06 	br	80217380 <__reset+0xfa1f7380>
802176d0:	00c05504 	movi	r3,340
802176d4:	18800536 	bltu	r3,r2,802176ec <_malloc_r+0x7cc>
802176d8:	3804d3fa 	srli	r2,r7,15
802176dc:	11401e04 	addi	r5,r2,120
802176e0:	10c01dc4 	addi	r3,r2,119
802176e4:	294b883a 	add	r5,r5,r5
802176e8:	003f5606 	br	80217444 <__reset+0xfa1f7444>
802176ec:	00c15504 	movi	r3,1364
802176f0:	18800536 	bltu	r3,r2,80217708 <_malloc_r+0x7e8>
802176f4:	3804d4ba 	srli	r2,r7,18
802176f8:	11401f44 	addi	r5,r2,125
802176fc:	10c01f04 	addi	r3,r2,124
80217700:	294b883a 	add	r5,r5,r5
80217704:	003f4f06 	br	80217444 <__reset+0xfa1f7444>
80217708:	01403f84 	movi	r5,254
8021770c:	00c01f84 	movi	r3,126
80217710:	003f4c06 	br	80217444 <__reset+0xfa1f7444>
80217714:	98800117 	ldw	r2,4(r19)
80217718:	003fa006 	br	8021759c <__reset+0xfa1f759c>
8021771c:	8808d0fa 	srli	r4,r17,3
80217720:	20800044 	addi	r2,r4,1
80217724:	1085883a 	add	r2,r2,r2
80217728:	003e9006 	br	8021716c <__reset+0xfa1f716c>

8021772c <memchr>:
8021772c:	208000cc 	andi	r2,r4,3
80217730:	280f883a 	mov	r7,r5
80217734:	10003426 	beq	r2,zero,80217808 <memchr+0xdc>
80217738:	30bfffc4 	addi	r2,r6,-1
8021773c:	30001a26 	beq	r6,zero,802177a8 <memchr+0x7c>
80217740:	20c00003 	ldbu	r3,0(r4)
80217744:	29803fcc 	andi	r6,r5,255
80217748:	30c0051e 	bne	r6,r3,80217760 <memchr+0x34>
8021774c:	00001806 	br	802177b0 <memchr+0x84>
80217750:	10001526 	beq	r2,zero,802177a8 <memchr+0x7c>
80217754:	20c00003 	ldbu	r3,0(r4)
80217758:	10bfffc4 	addi	r2,r2,-1
8021775c:	30c01426 	beq	r6,r3,802177b0 <memchr+0x84>
80217760:	21000044 	addi	r4,r4,1
80217764:	20c000cc 	andi	r3,r4,3
80217768:	183ff91e 	bne	r3,zero,80217750 <__reset+0xfa1f7750>
8021776c:	020000c4 	movi	r8,3
80217770:	40801136 	bltu	r8,r2,802177b8 <memchr+0x8c>
80217774:	10000c26 	beq	r2,zero,802177a8 <memchr+0x7c>
80217778:	20c00003 	ldbu	r3,0(r4)
8021777c:	29403fcc 	andi	r5,r5,255
80217780:	28c00b26 	beq	r5,r3,802177b0 <memchr+0x84>
80217784:	20c00044 	addi	r3,r4,1
80217788:	39803fcc 	andi	r6,r7,255
8021778c:	2089883a 	add	r4,r4,r2
80217790:	00000306 	br	802177a0 <memchr+0x74>
80217794:	18c00044 	addi	r3,r3,1
80217798:	197fffc3 	ldbu	r5,-1(r3)
8021779c:	31400526 	beq	r6,r5,802177b4 <memchr+0x88>
802177a0:	1805883a 	mov	r2,r3
802177a4:	20fffb1e 	bne	r4,r3,80217794 <__reset+0xfa1f7794>
802177a8:	0005883a 	mov	r2,zero
802177ac:	f800283a 	ret
802177b0:	2005883a 	mov	r2,r4
802177b4:	f800283a 	ret
802177b8:	28c03fcc 	andi	r3,r5,255
802177bc:	1812923a 	slli	r9,r3,8
802177c0:	02ffbff4 	movhi	r11,65279
802177c4:	02a02074 	movhi	r10,32897
802177c8:	48d2b03a 	or	r9,r9,r3
802177cc:	4806943a 	slli	r3,r9,16
802177d0:	5affbfc4 	addi	r11,r11,-257
802177d4:	52a02004 	addi	r10,r10,-32640
802177d8:	48d2b03a 	or	r9,r9,r3
802177dc:	20c00017 	ldw	r3,0(r4)
802177e0:	48c6f03a 	xor	r3,r9,r3
802177e4:	1acd883a 	add	r6,r3,r11
802177e8:	00c6303a 	nor	r3,zero,r3
802177ec:	30c6703a 	and	r3,r6,r3
802177f0:	1a86703a 	and	r3,r3,r10
802177f4:	183fe01e 	bne	r3,zero,80217778 <__reset+0xfa1f7778>
802177f8:	10bfff04 	addi	r2,r2,-4
802177fc:	21000104 	addi	r4,r4,4
80217800:	40bff636 	bltu	r8,r2,802177dc <__reset+0xfa1f77dc>
80217804:	003fdb06 	br	80217774 <__reset+0xfa1f7774>
80217808:	3005883a 	mov	r2,r6
8021780c:	003fd706 	br	8021776c <__reset+0xfa1f776c>

80217810 <memmove>:
80217810:	2005883a 	mov	r2,r4
80217814:	29000b2e 	bgeu	r5,r4,80217844 <memmove+0x34>
80217818:	298f883a 	add	r7,r5,r6
8021781c:	21c0092e 	bgeu	r4,r7,80217844 <memmove+0x34>
80217820:	2187883a 	add	r3,r4,r6
80217824:	198bc83a 	sub	r5,r3,r6
80217828:	30004826 	beq	r6,zero,8021794c <memmove+0x13c>
8021782c:	39ffffc4 	addi	r7,r7,-1
80217830:	39000003 	ldbu	r4,0(r7)
80217834:	18ffffc4 	addi	r3,r3,-1
80217838:	19000005 	stb	r4,0(r3)
8021783c:	28fffb1e 	bne	r5,r3,8021782c <__reset+0xfa1f782c>
80217840:	f800283a 	ret
80217844:	00c003c4 	movi	r3,15
80217848:	1980412e 	bgeu	r3,r6,80217950 <memmove+0x140>
8021784c:	2886b03a 	or	r3,r5,r2
80217850:	18c000cc 	andi	r3,r3,3
80217854:	1800401e 	bne	r3,zero,80217958 <memmove+0x148>
80217858:	33fffc04 	addi	r15,r6,-16
8021785c:	781ed13a 	srli	r15,r15,4
80217860:	28c00104 	addi	r3,r5,4
80217864:	13400104 	addi	r13,r2,4
80217868:	781c913a 	slli	r14,r15,4
8021786c:	2b000204 	addi	r12,r5,8
80217870:	12c00204 	addi	r11,r2,8
80217874:	73800504 	addi	r14,r14,20
80217878:	2a800304 	addi	r10,r5,12
8021787c:	12400304 	addi	r9,r2,12
80217880:	2b9d883a 	add	r14,r5,r14
80217884:	2811883a 	mov	r8,r5
80217888:	100f883a 	mov	r7,r2
8021788c:	41000017 	ldw	r4,0(r8)
80217890:	39c00404 	addi	r7,r7,16
80217894:	18c00404 	addi	r3,r3,16
80217898:	393ffc15 	stw	r4,-16(r7)
8021789c:	193ffc17 	ldw	r4,-16(r3)
802178a0:	6b400404 	addi	r13,r13,16
802178a4:	5ac00404 	addi	r11,r11,16
802178a8:	693ffc15 	stw	r4,-16(r13)
802178ac:	61000017 	ldw	r4,0(r12)
802178b0:	4a400404 	addi	r9,r9,16
802178b4:	42000404 	addi	r8,r8,16
802178b8:	593ffc15 	stw	r4,-16(r11)
802178bc:	51000017 	ldw	r4,0(r10)
802178c0:	63000404 	addi	r12,r12,16
802178c4:	52800404 	addi	r10,r10,16
802178c8:	493ffc15 	stw	r4,-16(r9)
802178cc:	1bbfef1e 	bne	r3,r14,8021788c <__reset+0xfa1f788c>
802178d0:	79000044 	addi	r4,r15,1
802178d4:	2008913a 	slli	r4,r4,4
802178d8:	328003cc 	andi	r10,r6,15
802178dc:	02c000c4 	movi	r11,3
802178e0:	1107883a 	add	r3,r2,r4
802178e4:	290b883a 	add	r5,r5,r4
802178e8:	5a801e2e 	bgeu	r11,r10,80217964 <memmove+0x154>
802178ec:	1813883a 	mov	r9,r3
802178f0:	2811883a 	mov	r8,r5
802178f4:	500f883a 	mov	r7,r10
802178f8:	41000017 	ldw	r4,0(r8)
802178fc:	4a400104 	addi	r9,r9,4
80217900:	39ffff04 	addi	r7,r7,-4
80217904:	493fff15 	stw	r4,-4(r9)
80217908:	42000104 	addi	r8,r8,4
8021790c:	59fffa36 	bltu	r11,r7,802178f8 <__reset+0xfa1f78f8>
80217910:	513fff04 	addi	r4,r10,-4
80217914:	2008d0ba 	srli	r4,r4,2
80217918:	318000cc 	andi	r6,r6,3
8021791c:	21000044 	addi	r4,r4,1
80217920:	2109883a 	add	r4,r4,r4
80217924:	2109883a 	add	r4,r4,r4
80217928:	1907883a 	add	r3,r3,r4
8021792c:	290b883a 	add	r5,r5,r4
80217930:	30000b26 	beq	r6,zero,80217960 <memmove+0x150>
80217934:	198d883a 	add	r6,r3,r6
80217938:	29c00003 	ldbu	r7,0(r5)
8021793c:	18c00044 	addi	r3,r3,1
80217940:	29400044 	addi	r5,r5,1
80217944:	19ffffc5 	stb	r7,-1(r3)
80217948:	19bffb1e 	bne	r3,r6,80217938 <__reset+0xfa1f7938>
8021794c:	f800283a 	ret
80217950:	1007883a 	mov	r3,r2
80217954:	003ff606 	br	80217930 <__reset+0xfa1f7930>
80217958:	1007883a 	mov	r3,r2
8021795c:	003ff506 	br	80217934 <__reset+0xfa1f7934>
80217960:	f800283a 	ret
80217964:	500d883a 	mov	r6,r10
80217968:	003ff106 	br	80217930 <__reset+0xfa1f7930>

8021796c <memset>:
8021796c:	20c000cc 	andi	r3,r4,3
80217970:	2005883a 	mov	r2,r4
80217974:	18004426 	beq	r3,zero,80217a88 <memset+0x11c>
80217978:	31ffffc4 	addi	r7,r6,-1
8021797c:	30004026 	beq	r6,zero,80217a80 <memset+0x114>
80217980:	2813883a 	mov	r9,r5
80217984:	200d883a 	mov	r6,r4
80217988:	2007883a 	mov	r3,r4
8021798c:	00000406 	br	802179a0 <memset+0x34>
80217990:	3a3fffc4 	addi	r8,r7,-1
80217994:	31800044 	addi	r6,r6,1
80217998:	38003926 	beq	r7,zero,80217a80 <memset+0x114>
8021799c:	400f883a 	mov	r7,r8
802179a0:	18c00044 	addi	r3,r3,1
802179a4:	32400005 	stb	r9,0(r6)
802179a8:	1a0000cc 	andi	r8,r3,3
802179ac:	403ff81e 	bne	r8,zero,80217990 <__reset+0xfa1f7990>
802179b0:	010000c4 	movi	r4,3
802179b4:	21c02d2e 	bgeu	r4,r7,80217a6c <memset+0x100>
802179b8:	29003fcc 	andi	r4,r5,255
802179bc:	200c923a 	slli	r6,r4,8
802179c0:	3108b03a 	or	r4,r6,r4
802179c4:	200c943a 	slli	r6,r4,16
802179c8:	218cb03a 	or	r6,r4,r6
802179cc:	010003c4 	movi	r4,15
802179d0:	21c0182e 	bgeu	r4,r7,80217a34 <memset+0xc8>
802179d4:	3b3ffc04 	addi	r12,r7,-16
802179d8:	6018d13a 	srli	r12,r12,4
802179dc:	1a000104 	addi	r8,r3,4
802179e0:	1ac00204 	addi	r11,r3,8
802179e4:	6008913a 	slli	r4,r12,4
802179e8:	1a800304 	addi	r10,r3,12
802179ec:	1813883a 	mov	r9,r3
802179f0:	21000504 	addi	r4,r4,20
802179f4:	1909883a 	add	r4,r3,r4
802179f8:	49800015 	stw	r6,0(r9)
802179fc:	41800015 	stw	r6,0(r8)
80217a00:	59800015 	stw	r6,0(r11)
80217a04:	51800015 	stw	r6,0(r10)
80217a08:	42000404 	addi	r8,r8,16
80217a0c:	4a400404 	addi	r9,r9,16
80217a10:	5ac00404 	addi	r11,r11,16
80217a14:	52800404 	addi	r10,r10,16
80217a18:	413ff71e 	bne	r8,r4,802179f8 <__reset+0xfa1f79f8>
80217a1c:	63000044 	addi	r12,r12,1
80217a20:	6018913a 	slli	r12,r12,4
80217a24:	39c003cc 	andi	r7,r7,15
80217a28:	010000c4 	movi	r4,3
80217a2c:	1b07883a 	add	r3,r3,r12
80217a30:	21c00e2e 	bgeu	r4,r7,80217a6c <memset+0x100>
80217a34:	1813883a 	mov	r9,r3
80217a38:	3811883a 	mov	r8,r7
80217a3c:	010000c4 	movi	r4,3
80217a40:	49800015 	stw	r6,0(r9)
80217a44:	423fff04 	addi	r8,r8,-4
80217a48:	4a400104 	addi	r9,r9,4
80217a4c:	223ffc36 	bltu	r4,r8,80217a40 <__reset+0xfa1f7a40>
80217a50:	393fff04 	addi	r4,r7,-4
80217a54:	2008d0ba 	srli	r4,r4,2
80217a58:	39c000cc 	andi	r7,r7,3
80217a5c:	21000044 	addi	r4,r4,1
80217a60:	2109883a 	add	r4,r4,r4
80217a64:	2109883a 	add	r4,r4,r4
80217a68:	1907883a 	add	r3,r3,r4
80217a6c:	38000526 	beq	r7,zero,80217a84 <memset+0x118>
80217a70:	19cf883a 	add	r7,r3,r7
80217a74:	19400005 	stb	r5,0(r3)
80217a78:	18c00044 	addi	r3,r3,1
80217a7c:	38fffd1e 	bne	r7,r3,80217a74 <__reset+0xfa1f7a74>
80217a80:	f800283a 	ret
80217a84:	f800283a 	ret
80217a88:	2007883a 	mov	r3,r4
80217a8c:	300f883a 	mov	r7,r6
80217a90:	003fc706 	br	802179b0 <__reset+0xfa1f79b0>

80217a94 <_Balloc>:
80217a94:	20801317 	ldw	r2,76(r4)
80217a98:	defffc04 	addi	sp,sp,-16
80217a9c:	dc400115 	stw	r17,4(sp)
80217aa0:	dc000015 	stw	r16,0(sp)
80217aa4:	dfc00315 	stw	ra,12(sp)
80217aa8:	dc800215 	stw	r18,8(sp)
80217aac:	2023883a 	mov	r17,r4
80217ab0:	2821883a 	mov	r16,r5
80217ab4:	10000f26 	beq	r2,zero,80217af4 <_Balloc+0x60>
80217ab8:	8407883a 	add	r3,r16,r16
80217abc:	18c7883a 	add	r3,r3,r3
80217ac0:	10c7883a 	add	r3,r2,r3
80217ac4:	18800017 	ldw	r2,0(r3)
80217ac8:	10001126 	beq	r2,zero,80217b10 <_Balloc+0x7c>
80217acc:	11000017 	ldw	r4,0(r2)
80217ad0:	19000015 	stw	r4,0(r3)
80217ad4:	10000415 	stw	zero,16(r2)
80217ad8:	10000315 	stw	zero,12(r2)
80217adc:	dfc00317 	ldw	ra,12(sp)
80217ae0:	dc800217 	ldw	r18,8(sp)
80217ae4:	dc400117 	ldw	r17,4(sp)
80217ae8:	dc000017 	ldw	r16,0(sp)
80217aec:	dec00404 	addi	sp,sp,16
80217af0:	f800283a 	ret
80217af4:	01800844 	movi	r6,33
80217af8:	01400104 	movi	r5,4
80217afc:	021bddc0 	call	8021bddc <_calloc_r>
80217b00:	88801315 	stw	r2,76(r17)
80217b04:	103fec1e 	bne	r2,zero,80217ab8 <__reset+0xfa1f7ab8>
80217b08:	0005883a 	mov	r2,zero
80217b0c:	003ff306 	br	80217adc <__reset+0xfa1f7adc>
80217b10:	01400044 	movi	r5,1
80217b14:	2c24983a 	sll	r18,r5,r16
80217b18:	8809883a 	mov	r4,r17
80217b1c:	91800144 	addi	r6,r18,5
80217b20:	318d883a 	add	r6,r6,r6
80217b24:	318d883a 	add	r6,r6,r6
80217b28:	021bddc0 	call	8021bddc <_calloc_r>
80217b2c:	103ff626 	beq	r2,zero,80217b08 <__reset+0xfa1f7b08>
80217b30:	14000115 	stw	r16,4(r2)
80217b34:	14800215 	stw	r18,8(r2)
80217b38:	003fe606 	br	80217ad4 <__reset+0xfa1f7ad4>

80217b3c <_Bfree>:
80217b3c:	28000826 	beq	r5,zero,80217b60 <_Bfree+0x24>
80217b40:	28c00117 	ldw	r3,4(r5)
80217b44:	20801317 	ldw	r2,76(r4)
80217b48:	18c7883a 	add	r3,r3,r3
80217b4c:	18c7883a 	add	r3,r3,r3
80217b50:	10c5883a 	add	r2,r2,r3
80217b54:	10c00017 	ldw	r3,0(r2)
80217b58:	28c00015 	stw	r3,0(r5)
80217b5c:	11400015 	stw	r5,0(r2)
80217b60:	f800283a 	ret

80217b64 <__multadd>:
80217b64:	defffa04 	addi	sp,sp,-24
80217b68:	dc800315 	stw	r18,12(sp)
80217b6c:	dc400215 	stw	r17,8(sp)
80217b70:	dc000115 	stw	r16,4(sp)
80217b74:	2823883a 	mov	r17,r5
80217b78:	2c000417 	ldw	r16,16(r5)
80217b7c:	dfc00515 	stw	ra,20(sp)
80217b80:	dcc00415 	stw	r19,16(sp)
80217b84:	2025883a 	mov	r18,r4
80217b88:	29400504 	addi	r5,r5,20
80217b8c:	0011883a 	mov	r8,zero
80217b90:	28c00017 	ldw	r3,0(r5)
80217b94:	29400104 	addi	r5,r5,4
80217b98:	42000044 	addi	r8,r8,1
80217b9c:	18bfffcc 	andi	r2,r3,65535
80217ba0:	1185383a 	mul	r2,r2,r6
80217ba4:	1806d43a 	srli	r3,r3,16
80217ba8:	11cf883a 	add	r7,r2,r7
80217bac:	3808d43a 	srli	r4,r7,16
80217bb0:	1987383a 	mul	r3,r3,r6
80217bb4:	38bfffcc 	andi	r2,r7,65535
80217bb8:	1907883a 	add	r3,r3,r4
80217bbc:	1808943a 	slli	r4,r3,16
80217bc0:	180ed43a 	srli	r7,r3,16
80217bc4:	2085883a 	add	r2,r4,r2
80217bc8:	28bfff15 	stw	r2,-4(r5)
80217bcc:	443ff016 	blt	r8,r16,80217b90 <__reset+0xfa1f7b90>
80217bd0:	38000926 	beq	r7,zero,80217bf8 <__multadd+0x94>
80217bd4:	88800217 	ldw	r2,8(r17)
80217bd8:	80800f0e 	bge	r16,r2,80217c18 <__multadd+0xb4>
80217bdc:	80800144 	addi	r2,r16,5
80217be0:	1085883a 	add	r2,r2,r2
80217be4:	1085883a 	add	r2,r2,r2
80217be8:	8885883a 	add	r2,r17,r2
80217bec:	11c00015 	stw	r7,0(r2)
80217bf0:	84000044 	addi	r16,r16,1
80217bf4:	8c000415 	stw	r16,16(r17)
80217bf8:	8805883a 	mov	r2,r17
80217bfc:	dfc00517 	ldw	ra,20(sp)
80217c00:	dcc00417 	ldw	r19,16(sp)
80217c04:	dc800317 	ldw	r18,12(sp)
80217c08:	dc400217 	ldw	r17,8(sp)
80217c0c:	dc000117 	ldw	r16,4(sp)
80217c10:	dec00604 	addi	sp,sp,24
80217c14:	f800283a 	ret
80217c18:	89400117 	ldw	r5,4(r17)
80217c1c:	9009883a 	mov	r4,r18
80217c20:	d9c00015 	stw	r7,0(sp)
80217c24:	29400044 	addi	r5,r5,1
80217c28:	0217a940 	call	80217a94 <_Balloc>
80217c2c:	89800417 	ldw	r6,16(r17)
80217c30:	89400304 	addi	r5,r17,12
80217c34:	11000304 	addi	r4,r2,12
80217c38:	31800084 	addi	r6,r6,2
80217c3c:	318d883a 	add	r6,r6,r6
80217c40:	318d883a 	add	r6,r6,r6
80217c44:	1027883a 	mov	r19,r2
80217c48:	020f9600 	call	8020f960 <memcpy>
80217c4c:	d9c00017 	ldw	r7,0(sp)
80217c50:	88000a26 	beq	r17,zero,80217c7c <__multadd+0x118>
80217c54:	88c00117 	ldw	r3,4(r17)
80217c58:	90801317 	ldw	r2,76(r18)
80217c5c:	18c7883a 	add	r3,r3,r3
80217c60:	18c7883a 	add	r3,r3,r3
80217c64:	10c5883a 	add	r2,r2,r3
80217c68:	10c00017 	ldw	r3,0(r2)
80217c6c:	88c00015 	stw	r3,0(r17)
80217c70:	14400015 	stw	r17,0(r2)
80217c74:	9823883a 	mov	r17,r19
80217c78:	003fd806 	br	80217bdc <__reset+0xfa1f7bdc>
80217c7c:	9823883a 	mov	r17,r19
80217c80:	003fd606 	br	80217bdc <__reset+0xfa1f7bdc>

80217c84 <__s2b>:
80217c84:	defff904 	addi	sp,sp,-28
80217c88:	dc400115 	stw	r17,4(sp)
80217c8c:	dc000015 	stw	r16,0(sp)
80217c90:	2023883a 	mov	r17,r4
80217c94:	2821883a 	mov	r16,r5
80217c98:	39000204 	addi	r4,r7,8
80217c9c:	01400244 	movi	r5,9
80217ca0:	dcc00315 	stw	r19,12(sp)
80217ca4:	dc800215 	stw	r18,8(sp)
80217ca8:	dfc00615 	stw	ra,24(sp)
80217cac:	dd400515 	stw	r21,20(sp)
80217cb0:	dd000415 	stw	r20,16(sp)
80217cb4:	3825883a 	mov	r18,r7
80217cb8:	3027883a 	mov	r19,r6
80217cbc:	021d10c0 	call	8021d10c <__divsi3>
80217cc0:	00c00044 	movi	r3,1
80217cc4:	000b883a 	mov	r5,zero
80217cc8:	1880030e 	bge	r3,r2,80217cd8 <__s2b+0x54>
80217ccc:	18c7883a 	add	r3,r3,r3
80217cd0:	29400044 	addi	r5,r5,1
80217cd4:	18bffd16 	blt	r3,r2,80217ccc <__reset+0xfa1f7ccc>
80217cd8:	8809883a 	mov	r4,r17
80217cdc:	0217a940 	call	80217a94 <_Balloc>
80217ce0:	d8c00717 	ldw	r3,28(sp)
80217ce4:	10c00515 	stw	r3,20(r2)
80217ce8:	00c00044 	movi	r3,1
80217cec:	10c00415 	stw	r3,16(r2)
80217cf0:	00c00244 	movi	r3,9
80217cf4:	1cc0210e 	bge	r3,r19,80217d7c <__s2b+0xf8>
80217cf8:	80eb883a 	add	r21,r16,r3
80217cfc:	a829883a 	mov	r20,r21
80217d00:	84e1883a 	add	r16,r16,r19
80217d04:	a1c00007 	ldb	r7,0(r20)
80217d08:	01800284 	movi	r6,10
80217d0c:	a5000044 	addi	r20,r20,1
80217d10:	100b883a 	mov	r5,r2
80217d14:	39fff404 	addi	r7,r7,-48
80217d18:	8809883a 	mov	r4,r17
80217d1c:	0217b640 	call	80217b64 <__multadd>
80217d20:	a43ff81e 	bne	r20,r16,80217d04 <__reset+0xfa1f7d04>
80217d24:	ace1883a 	add	r16,r21,r19
80217d28:	843ffe04 	addi	r16,r16,-8
80217d2c:	9c800a0e 	bge	r19,r18,80217d58 <__s2b+0xd4>
80217d30:	94e5c83a 	sub	r18,r18,r19
80217d34:	84a5883a 	add	r18,r16,r18
80217d38:	81c00007 	ldb	r7,0(r16)
80217d3c:	01800284 	movi	r6,10
80217d40:	84000044 	addi	r16,r16,1
80217d44:	100b883a 	mov	r5,r2
80217d48:	39fff404 	addi	r7,r7,-48
80217d4c:	8809883a 	mov	r4,r17
80217d50:	0217b640 	call	80217b64 <__multadd>
80217d54:	84bff81e 	bne	r16,r18,80217d38 <__reset+0xfa1f7d38>
80217d58:	dfc00617 	ldw	ra,24(sp)
80217d5c:	dd400517 	ldw	r21,20(sp)
80217d60:	dd000417 	ldw	r20,16(sp)
80217d64:	dcc00317 	ldw	r19,12(sp)
80217d68:	dc800217 	ldw	r18,8(sp)
80217d6c:	dc400117 	ldw	r17,4(sp)
80217d70:	dc000017 	ldw	r16,0(sp)
80217d74:	dec00704 	addi	sp,sp,28
80217d78:	f800283a 	ret
80217d7c:	84000284 	addi	r16,r16,10
80217d80:	1827883a 	mov	r19,r3
80217d84:	003fe906 	br	80217d2c <__reset+0xfa1f7d2c>

80217d88 <__hi0bits>:
80217d88:	20bfffec 	andhi	r2,r4,65535
80217d8c:	1000141e 	bne	r2,zero,80217de0 <__hi0bits+0x58>
80217d90:	2008943a 	slli	r4,r4,16
80217d94:	00800404 	movi	r2,16
80217d98:	20ffc02c 	andhi	r3,r4,65280
80217d9c:	1800021e 	bne	r3,zero,80217da8 <__hi0bits+0x20>
80217da0:	2008923a 	slli	r4,r4,8
80217da4:	10800204 	addi	r2,r2,8
80217da8:	20fc002c 	andhi	r3,r4,61440
80217dac:	1800021e 	bne	r3,zero,80217db8 <__hi0bits+0x30>
80217db0:	2008913a 	slli	r4,r4,4
80217db4:	10800104 	addi	r2,r2,4
80217db8:	20f0002c 	andhi	r3,r4,49152
80217dbc:	1800031e 	bne	r3,zero,80217dcc <__hi0bits+0x44>
80217dc0:	2109883a 	add	r4,r4,r4
80217dc4:	10800084 	addi	r2,r2,2
80217dc8:	2109883a 	add	r4,r4,r4
80217dcc:	20000316 	blt	r4,zero,80217ddc <__hi0bits+0x54>
80217dd0:	2110002c 	andhi	r4,r4,16384
80217dd4:	2000041e 	bne	r4,zero,80217de8 <__hi0bits+0x60>
80217dd8:	00800804 	movi	r2,32
80217ddc:	f800283a 	ret
80217de0:	0005883a 	mov	r2,zero
80217de4:	003fec06 	br	80217d98 <__reset+0xfa1f7d98>
80217de8:	10800044 	addi	r2,r2,1
80217dec:	f800283a 	ret

80217df0 <__lo0bits>:
80217df0:	20c00017 	ldw	r3,0(r4)
80217df4:	188001cc 	andi	r2,r3,7
80217df8:	10000826 	beq	r2,zero,80217e1c <__lo0bits+0x2c>
80217dfc:	1880004c 	andi	r2,r3,1
80217e00:	1000211e 	bne	r2,zero,80217e88 <__lo0bits+0x98>
80217e04:	1880008c 	andi	r2,r3,2
80217e08:	1000211e 	bne	r2,zero,80217e90 <__lo0bits+0xa0>
80217e0c:	1806d0ba 	srli	r3,r3,2
80217e10:	00800084 	movi	r2,2
80217e14:	20c00015 	stw	r3,0(r4)
80217e18:	f800283a 	ret
80217e1c:	18bfffcc 	andi	r2,r3,65535
80217e20:	10001326 	beq	r2,zero,80217e70 <__lo0bits+0x80>
80217e24:	0005883a 	mov	r2,zero
80217e28:	19403fcc 	andi	r5,r3,255
80217e2c:	2800021e 	bne	r5,zero,80217e38 <__lo0bits+0x48>
80217e30:	1806d23a 	srli	r3,r3,8
80217e34:	10800204 	addi	r2,r2,8
80217e38:	194003cc 	andi	r5,r3,15
80217e3c:	2800021e 	bne	r5,zero,80217e48 <__lo0bits+0x58>
80217e40:	1806d13a 	srli	r3,r3,4
80217e44:	10800104 	addi	r2,r2,4
80217e48:	194000cc 	andi	r5,r3,3
80217e4c:	2800021e 	bne	r5,zero,80217e58 <__lo0bits+0x68>
80217e50:	1806d0ba 	srli	r3,r3,2
80217e54:	10800084 	addi	r2,r2,2
80217e58:	1940004c 	andi	r5,r3,1
80217e5c:	2800081e 	bne	r5,zero,80217e80 <__lo0bits+0x90>
80217e60:	1806d07a 	srli	r3,r3,1
80217e64:	1800051e 	bne	r3,zero,80217e7c <__lo0bits+0x8c>
80217e68:	00800804 	movi	r2,32
80217e6c:	f800283a 	ret
80217e70:	1806d43a 	srli	r3,r3,16
80217e74:	00800404 	movi	r2,16
80217e78:	003feb06 	br	80217e28 <__reset+0xfa1f7e28>
80217e7c:	10800044 	addi	r2,r2,1
80217e80:	20c00015 	stw	r3,0(r4)
80217e84:	f800283a 	ret
80217e88:	0005883a 	mov	r2,zero
80217e8c:	f800283a 	ret
80217e90:	1806d07a 	srli	r3,r3,1
80217e94:	00800044 	movi	r2,1
80217e98:	20c00015 	stw	r3,0(r4)
80217e9c:	f800283a 	ret

80217ea0 <__i2b>:
80217ea0:	defffd04 	addi	sp,sp,-12
80217ea4:	dc000015 	stw	r16,0(sp)
80217ea8:	04000044 	movi	r16,1
80217eac:	dc400115 	stw	r17,4(sp)
80217eb0:	2823883a 	mov	r17,r5
80217eb4:	800b883a 	mov	r5,r16
80217eb8:	dfc00215 	stw	ra,8(sp)
80217ebc:	0217a940 	call	80217a94 <_Balloc>
80217ec0:	14400515 	stw	r17,20(r2)
80217ec4:	14000415 	stw	r16,16(r2)
80217ec8:	dfc00217 	ldw	ra,8(sp)
80217ecc:	dc400117 	ldw	r17,4(sp)
80217ed0:	dc000017 	ldw	r16,0(sp)
80217ed4:	dec00304 	addi	sp,sp,12
80217ed8:	f800283a 	ret

80217edc <__multiply>:
80217edc:	defffa04 	addi	sp,sp,-24
80217ee0:	dcc00315 	stw	r19,12(sp)
80217ee4:	dc800215 	stw	r18,8(sp)
80217ee8:	34c00417 	ldw	r19,16(r6)
80217eec:	2c800417 	ldw	r18,16(r5)
80217ef0:	dd000415 	stw	r20,16(sp)
80217ef4:	dc400115 	stw	r17,4(sp)
80217ef8:	dfc00515 	stw	ra,20(sp)
80217efc:	dc000015 	stw	r16,0(sp)
80217f00:	2829883a 	mov	r20,r5
80217f04:	3023883a 	mov	r17,r6
80217f08:	94c0050e 	bge	r18,r19,80217f20 <__multiply+0x44>
80217f0c:	9007883a 	mov	r3,r18
80217f10:	3029883a 	mov	r20,r6
80217f14:	9825883a 	mov	r18,r19
80217f18:	2823883a 	mov	r17,r5
80217f1c:	1827883a 	mov	r19,r3
80217f20:	a0800217 	ldw	r2,8(r20)
80217f24:	94e1883a 	add	r16,r18,r19
80217f28:	a1400117 	ldw	r5,4(r20)
80217f2c:	1400010e 	bge	r2,r16,80217f34 <__multiply+0x58>
80217f30:	29400044 	addi	r5,r5,1
80217f34:	0217a940 	call	80217a94 <_Balloc>
80217f38:	8415883a 	add	r10,r16,r16
80217f3c:	12c00504 	addi	r11,r2,20
80217f40:	5295883a 	add	r10,r10,r10
80217f44:	5a95883a 	add	r10,r11,r10
80217f48:	5807883a 	mov	r3,r11
80217f4c:	5a80032e 	bgeu	r11,r10,80217f5c <__multiply+0x80>
80217f50:	18000015 	stw	zero,0(r3)
80217f54:	18c00104 	addi	r3,r3,4
80217f58:	1abffd36 	bltu	r3,r10,80217f50 <__reset+0xfa1f7f50>
80217f5c:	9ce7883a 	add	r19,r19,r19
80217f60:	94a5883a 	add	r18,r18,r18
80217f64:	89800504 	addi	r6,r17,20
80217f68:	9ce7883a 	add	r19,r19,r19
80217f6c:	a3400504 	addi	r13,r20,20
80217f70:	94a5883a 	add	r18,r18,r18
80217f74:	34d9883a 	add	r12,r6,r19
80217f78:	6c93883a 	add	r9,r13,r18
80217f7c:	3300422e 	bgeu	r6,r12,80218088 <__multiply+0x1ac>
80217f80:	37c00017 	ldw	ra,0(r6)
80217f84:	fbffffcc 	andi	r15,ra,65535
80217f88:	78001b26 	beq	r15,zero,80217ff8 <__multiply+0x11c>
80217f8c:	5811883a 	mov	r8,r11
80217f90:	681d883a 	mov	r14,r13
80217f94:	000f883a 	mov	r7,zero
80217f98:	71000017 	ldw	r4,0(r14)
80217f9c:	40c00017 	ldw	r3,0(r8)
80217fa0:	73800104 	addi	r14,r14,4
80217fa4:	217fffcc 	andi	r5,r4,65535
80217fa8:	2bcb383a 	mul	r5,r5,r15
80217fac:	2008d43a 	srli	r4,r4,16
80217fb0:	1c7fffcc 	andi	r17,r3,65535
80217fb4:	2c4b883a 	add	r5,r5,r17
80217fb8:	29cb883a 	add	r5,r5,r7
80217fbc:	23c9383a 	mul	r4,r4,r15
80217fc0:	1806d43a 	srli	r3,r3,16
80217fc4:	280ed43a 	srli	r7,r5,16
80217fc8:	297fffcc 	andi	r5,r5,65535
80217fcc:	20c7883a 	add	r3,r4,r3
80217fd0:	19c7883a 	add	r3,r3,r7
80217fd4:	1808943a 	slli	r4,r3,16
80217fd8:	4023883a 	mov	r17,r8
80217fdc:	180ed43a 	srli	r7,r3,16
80217fe0:	214ab03a 	or	r5,r4,r5
80217fe4:	41400015 	stw	r5,0(r8)
80217fe8:	42000104 	addi	r8,r8,4
80217fec:	727fea36 	bltu	r14,r9,80217f98 <__reset+0xfa1f7f98>
80217ff0:	89c00115 	stw	r7,4(r17)
80217ff4:	37c00017 	ldw	ra,0(r6)
80217ff8:	f83ed43a 	srli	ra,ra,16
80217ffc:	f8001f26 	beq	ra,zero,8021807c <__multiply+0x1a0>
80218000:	58c00017 	ldw	r3,0(r11)
80218004:	681d883a 	mov	r14,r13
80218008:	581f883a 	mov	r15,r11
8021800c:	1811883a 	mov	r8,r3
80218010:	5825883a 	mov	r18,r11
80218014:	000f883a 	mov	r7,zero
80218018:	00000106 	br	80218020 <__multiply+0x144>
8021801c:	8825883a 	mov	r18,r17
80218020:	7140000b 	ldhu	r5,0(r14)
80218024:	4010d43a 	srli	r8,r8,16
80218028:	193fffcc 	andi	r4,r3,65535
8021802c:	2fcb383a 	mul	r5,r5,ra
80218030:	7bc00104 	addi	r15,r15,4
80218034:	73800104 	addi	r14,r14,4
80218038:	2a0b883a 	add	r5,r5,r8
8021803c:	29cb883a 	add	r5,r5,r7
80218040:	2806943a 	slli	r3,r5,16
80218044:	94400104 	addi	r17,r18,4
80218048:	280ad43a 	srli	r5,r5,16
8021804c:	1908b03a 	or	r4,r3,r4
80218050:	793fff15 	stw	r4,-4(r15)
80218054:	70ffff17 	ldw	r3,-4(r14)
80218058:	8a000017 	ldw	r8,0(r17)
8021805c:	1806d43a 	srli	r3,r3,16
80218060:	413fffcc 	andi	r4,r8,65535
80218064:	1fc7383a 	mul	r3,r3,ra
80218068:	1907883a 	add	r3,r3,r4
8021806c:	1947883a 	add	r3,r3,r5
80218070:	180ed43a 	srli	r7,r3,16
80218074:	727fe936 	bltu	r14,r9,8021801c <__reset+0xfa1f801c>
80218078:	90c00115 	stw	r3,4(r18)
8021807c:	31800104 	addi	r6,r6,4
80218080:	5ac00104 	addi	r11,r11,4
80218084:	333fbe36 	bltu	r6,r12,80217f80 <__reset+0xfa1f7f80>
80218088:	0400090e 	bge	zero,r16,802180b0 <__multiply+0x1d4>
8021808c:	50ffff17 	ldw	r3,-4(r10)
80218090:	52bfff04 	addi	r10,r10,-4
80218094:	18000326 	beq	r3,zero,802180a4 <__multiply+0x1c8>
80218098:	00000506 	br	802180b0 <__multiply+0x1d4>
8021809c:	50c00017 	ldw	r3,0(r10)
802180a0:	1800031e 	bne	r3,zero,802180b0 <__multiply+0x1d4>
802180a4:	843fffc4 	addi	r16,r16,-1
802180a8:	52bfff04 	addi	r10,r10,-4
802180ac:	803ffb1e 	bne	r16,zero,8021809c <__reset+0xfa1f809c>
802180b0:	14000415 	stw	r16,16(r2)
802180b4:	dfc00517 	ldw	ra,20(sp)
802180b8:	dd000417 	ldw	r20,16(sp)
802180bc:	dcc00317 	ldw	r19,12(sp)
802180c0:	dc800217 	ldw	r18,8(sp)
802180c4:	dc400117 	ldw	r17,4(sp)
802180c8:	dc000017 	ldw	r16,0(sp)
802180cc:	dec00604 	addi	sp,sp,24
802180d0:	f800283a 	ret

802180d4 <__pow5mult>:
802180d4:	defffa04 	addi	sp,sp,-24
802180d8:	dcc00315 	stw	r19,12(sp)
802180dc:	dc000015 	stw	r16,0(sp)
802180e0:	dfc00515 	stw	ra,20(sp)
802180e4:	dd000415 	stw	r20,16(sp)
802180e8:	dc800215 	stw	r18,8(sp)
802180ec:	dc400115 	stw	r17,4(sp)
802180f0:	308000cc 	andi	r2,r6,3
802180f4:	3021883a 	mov	r16,r6
802180f8:	2027883a 	mov	r19,r4
802180fc:	10002f1e 	bne	r2,zero,802181bc <__pow5mult+0xe8>
80218100:	2825883a 	mov	r18,r5
80218104:	8021d0ba 	srai	r16,r16,2
80218108:	80001a26 	beq	r16,zero,80218174 <__pow5mult+0xa0>
8021810c:	9c401217 	ldw	r17,72(r19)
80218110:	8800061e 	bne	r17,zero,8021812c <__pow5mult+0x58>
80218114:	00003406 	br	802181e8 <__pow5mult+0x114>
80218118:	8021d07a 	srai	r16,r16,1
8021811c:	80001526 	beq	r16,zero,80218174 <__pow5mult+0xa0>
80218120:	88800017 	ldw	r2,0(r17)
80218124:	10001c26 	beq	r2,zero,80218198 <__pow5mult+0xc4>
80218128:	1023883a 	mov	r17,r2
8021812c:	8080004c 	andi	r2,r16,1
80218130:	103ff926 	beq	r2,zero,80218118 <__reset+0xfa1f8118>
80218134:	880d883a 	mov	r6,r17
80218138:	900b883a 	mov	r5,r18
8021813c:	9809883a 	mov	r4,r19
80218140:	0217edc0 	call	80217edc <__multiply>
80218144:	90001b26 	beq	r18,zero,802181b4 <__pow5mult+0xe0>
80218148:	91000117 	ldw	r4,4(r18)
8021814c:	98c01317 	ldw	r3,76(r19)
80218150:	8021d07a 	srai	r16,r16,1
80218154:	2109883a 	add	r4,r4,r4
80218158:	2109883a 	add	r4,r4,r4
8021815c:	1907883a 	add	r3,r3,r4
80218160:	19000017 	ldw	r4,0(r3)
80218164:	91000015 	stw	r4,0(r18)
80218168:	1c800015 	stw	r18,0(r3)
8021816c:	1025883a 	mov	r18,r2
80218170:	803feb1e 	bne	r16,zero,80218120 <__reset+0xfa1f8120>
80218174:	9005883a 	mov	r2,r18
80218178:	dfc00517 	ldw	ra,20(sp)
8021817c:	dd000417 	ldw	r20,16(sp)
80218180:	dcc00317 	ldw	r19,12(sp)
80218184:	dc800217 	ldw	r18,8(sp)
80218188:	dc400117 	ldw	r17,4(sp)
8021818c:	dc000017 	ldw	r16,0(sp)
80218190:	dec00604 	addi	sp,sp,24
80218194:	f800283a 	ret
80218198:	880d883a 	mov	r6,r17
8021819c:	880b883a 	mov	r5,r17
802181a0:	9809883a 	mov	r4,r19
802181a4:	0217edc0 	call	80217edc <__multiply>
802181a8:	88800015 	stw	r2,0(r17)
802181ac:	10000015 	stw	zero,0(r2)
802181b0:	003fdd06 	br	80218128 <__reset+0xfa1f8128>
802181b4:	1025883a 	mov	r18,r2
802181b8:	003fd706 	br	80218118 <__reset+0xfa1f8118>
802181bc:	10bfffc4 	addi	r2,r2,-1
802181c0:	1085883a 	add	r2,r2,r2
802181c4:	00e008b4 	movhi	r3,32802
802181c8:	18d2bd04 	addi	r3,r3,19188
802181cc:	1085883a 	add	r2,r2,r2
802181d0:	1885883a 	add	r2,r3,r2
802181d4:	11800017 	ldw	r6,0(r2)
802181d8:	000f883a 	mov	r7,zero
802181dc:	0217b640 	call	80217b64 <__multadd>
802181e0:	1025883a 	mov	r18,r2
802181e4:	003fc706 	br	80218104 <__reset+0xfa1f8104>
802181e8:	05000044 	movi	r20,1
802181ec:	a00b883a 	mov	r5,r20
802181f0:	9809883a 	mov	r4,r19
802181f4:	0217a940 	call	80217a94 <_Balloc>
802181f8:	1023883a 	mov	r17,r2
802181fc:	00809c44 	movi	r2,625
80218200:	88800515 	stw	r2,20(r17)
80218204:	8d000415 	stw	r20,16(r17)
80218208:	9c401215 	stw	r17,72(r19)
8021820c:	88000015 	stw	zero,0(r17)
80218210:	003fc606 	br	8021812c <__reset+0xfa1f812c>

80218214 <__lshift>:
80218214:	defff904 	addi	sp,sp,-28
80218218:	dd400515 	stw	r21,20(sp)
8021821c:	dcc00315 	stw	r19,12(sp)
80218220:	302bd17a 	srai	r21,r6,5
80218224:	2cc00417 	ldw	r19,16(r5)
80218228:	28800217 	ldw	r2,8(r5)
8021822c:	dd000415 	stw	r20,16(sp)
80218230:	ace7883a 	add	r19,r21,r19
80218234:	dc800215 	stw	r18,8(sp)
80218238:	dc400115 	stw	r17,4(sp)
8021823c:	dc000015 	stw	r16,0(sp)
80218240:	dfc00615 	stw	ra,24(sp)
80218244:	9c000044 	addi	r16,r19,1
80218248:	2823883a 	mov	r17,r5
8021824c:	3029883a 	mov	r20,r6
80218250:	2025883a 	mov	r18,r4
80218254:	29400117 	ldw	r5,4(r5)
80218258:	1400030e 	bge	r2,r16,80218268 <__lshift+0x54>
8021825c:	1085883a 	add	r2,r2,r2
80218260:	29400044 	addi	r5,r5,1
80218264:	143ffd16 	blt	r2,r16,8021825c <__reset+0xfa1f825c>
80218268:	9009883a 	mov	r4,r18
8021826c:	0217a940 	call	80217a94 <_Balloc>
80218270:	10c00504 	addi	r3,r2,20
80218274:	0540070e 	bge	zero,r21,80218294 <__lshift+0x80>
80218278:	ad6b883a 	add	r21,r21,r21
8021827c:	ad6b883a 	add	r21,r21,r21
80218280:	1809883a 	mov	r4,r3
80218284:	1d47883a 	add	r3,r3,r21
80218288:	20000015 	stw	zero,0(r4)
8021828c:	21000104 	addi	r4,r4,4
80218290:	193ffd1e 	bne	r3,r4,80218288 <__reset+0xfa1f8288>
80218294:	8a000417 	ldw	r8,16(r17)
80218298:	89000504 	addi	r4,r17,20
8021829c:	a18007cc 	andi	r6,r20,31
802182a0:	4211883a 	add	r8,r8,r8
802182a4:	4211883a 	add	r8,r8,r8
802182a8:	2211883a 	add	r8,r4,r8
802182ac:	30002326 	beq	r6,zero,8021833c <__lshift+0x128>
802182b0:	02400804 	movi	r9,32
802182b4:	4993c83a 	sub	r9,r9,r6
802182b8:	000b883a 	mov	r5,zero
802182bc:	21c00017 	ldw	r7,0(r4)
802182c0:	1815883a 	mov	r10,r3
802182c4:	18c00104 	addi	r3,r3,4
802182c8:	398e983a 	sll	r7,r7,r6
802182cc:	21000104 	addi	r4,r4,4
802182d0:	394ab03a 	or	r5,r7,r5
802182d4:	197fff15 	stw	r5,-4(r3)
802182d8:	217fff17 	ldw	r5,-4(r4)
802182dc:	2a4ad83a 	srl	r5,r5,r9
802182e0:	223ff636 	bltu	r4,r8,802182bc <__reset+0xfa1f82bc>
802182e4:	51400115 	stw	r5,4(r10)
802182e8:	28001a1e 	bne	r5,zero,80218354 <__lshift+0x140>
802182ec:	843fffc4 	addi	r16,r16,-1
802182f0:	14000415 	stw	r16,16(r2)
802182f4:	88000826 	beq	r17,zero,80218318 <__lshift+0x104>
802182f8:	89000117 	ldw	r4,4(r17)
802182fc:	90c01317 	ldw	r3,76(r18)
80218300:	2109883a 	add	r4,r4,r4
80218304:	2109883a 	add	r4,r4,r4
80218308:	1907883a 	add	r3,r3,r4
8021830c:	19000017 	ldw	r4,0(r3)
80218310:	89000015 	stw	r4,0(r17)
80218314:	1c400015 	stw	r17,0(r3)
80218318:	dfc00617 	ldw	ra,24(sp)
8021831c:	dd400517 	ldw	r21,20(sp)
80218320:	dd000417 	ldw	r20,16(sp)
80218324:	dcc00317 	ldw	r19,12(sp)
80218328:	dc800217 	ldw	r18,8(sp)
8021832c:	dc400117 	ldw	r17,4(sp)
80218330:	dc000017 	ldw	r16,0(sp)
80218334:	dec00704 	addi	sp,sp,28
80218338:	f800283a 	ret
8021833c:	21400017 	ldw	r5,0(r4)
80218340:	18c00104 	addi	r3,r3,4
80218344:	21000104 	addi	r4,r4,4
80218348:	197fff15 	stw	r5,-4(r3)
8021834c:	223ffb36 	bltu	r4,r8,8021833c <__reset+0xfa1f833c>
80218350:	003fe606 	br	802182ec <__reset+0xfa1f82ec>
80218354:	9c000084 	addi	r16,r19,2
80218358:	003fe406 	br	802182ec <__reset+0xfa1f82ec>

8021835c <__mcmp>:
8021835c:	20800417 	ldw	r2,16(r4)
80218360:	28c00417 	ldw	r3,16(r5)
80218364:	10c5c83a 	sub	r2,r2,r3
80218368:	1000111e 	bne	r2,zero,802183b0 <__mcmp+0x54>
8021836c:	18c7883a 	add	r3,r3,r3
80218370:	18c7883a 	add	r3,r3,r3
80218374:	21000504 	addi	r4,r4,20
80218378:	29400504 	addi	r5,r5,20
8021837c:	20c5883a 	add	r2,r4,r3
80218380:	28cb883a 	add	r5,r5,r3
80218384:	00000106 	br	8021838c <__mcmp+0x30>
80218388:	20800a2e 	bgeu	r4,r2,802183b4 <__mcmp+0x58>
8021838c:	10bfff04 	addi	r2,r2,-4
80218390:	297fff04 	addi	r5,r5,-4
80218394:	11800017 	ldw	r6,0(r2)
80218398:	28c00017 	ldw	r3,0(r5)
8021839c:	30fffa26 	beq	r6,r3,80218388 <__reset+0xfa1f8388>
802183a0:	30c00236 	bltu	r6,r3,802183ac <__mcmp+0x50>
802183a4:	00800044 	movi	r2,1
802183a8:	f800283a 	ret
802183ac:	00bfffc4 	movi	r2,-1
802183b0:	f800283a 	ret
802183b4:	0005883a 	mov	r2,zero
802183b8:	f800283a 	ret

802183bc <__mdiff>:
802183bc:	28c00417 	ldw	r3,16(r5)
802183c0:	30800417 	ldw	r2,16(r6)
802183c4:	defffa04 	addi	sp,sp,-24
802183c8:	dcc00315 	stw	r19,12(sp)
802183cc:	dc800215 	stw	r18,8(sp)
802183d0:	dfc00515 	stw	ra,20(sp)
802183d4:	dd000415 	stw	r20,16(sp)
802183d8:	dc400115 	stw	r17,4(sp)
802183dc:	dc000015 	stw	r16,0(sp)
802183e0:	1887c83a 	sub	r3,r3,r2
802183e4:	2825883a 	mov	r18,r5
802183e8:	3027883a 	mov	r19,r6
802183ec:	1800141e 	bne	r3,zero,80218440 <__mdiff+0x84>
802183f0:	1085883a 	add	r2,r2,r2
802183f4:	1085883a 	add	r2,r2,r2
802183f8:	2a000504 	addi	r8,r5,20
802183fc:	34000504 	addi	r16,r6,20
80218400:	4087883a 	add	r3,r8,r2
80218404:	8085883a 	add	r2,r16,r2
80218408:	00000106 	br	80218410 <__mdiff+0x54>
8021840c:	40c0592e 	bgeu	r8,r3,80218574 <__mdiff+0x1b8>
80218410:	18ffff04 	addi	r3,r3,-4
80218414:	10bfff04 	addi	r2,r2,-4
80218418:	19c00017 	ldw	r7,0(r3)
8021841c:	11400017 	ldw	r5,0(r2)
80218420:	397ffa26 	beq	r7,r5,8021840c <__reset+0xfa1f840c>
80218424:	3940592e 	bgeu	r7,r5,8021858c <__mdiff+0x1d0>
80218428:	9005883a 	mov	r2,r18
8021842c:	4023883a 	mov	r17,r8
80218430:	9825883a 	mov	r18,r19
80218434:	05000044 	movi	r20,1
80218438:	1027883a 	mov	r19,r2
8021843c:	00000406 	br	80218450 <__mdiff+0x94>
80218440:	18005616 	blt	r3,zero,8021859c <__mdiff+0x1e0>
80218444:	34400504 	addi	r17,r6,20
80218448:	2c000504 	addi	r16,r5,20
8021844c:	0029883a 	mov	r20,zero
80218450:	91400117 	ldw	r5,4(r18)
80218454:	0217a940 	call	80217a94 <_Balloc>
80218458:	92400417 	ldw	r9,16(r18)
8021845c:	9b000417 	ldw	r12,16(r19)
80218460:	12c00504 	addi	r11,r2,20
80218464:	4a51883a 	add	r8,r9,r9
80218468:	6319883a 	add	r12,r12,r12
8021846c:	4211883a 	add	r8,r8,r8
80218470:	6319883a 	add	r12,r12,r12
80218474:	15000315 	stw	r20,12(r2)
80218478:	8211883a 	add	r8,r16,r8
8021847c:	8b19883a 	add	r12,r17,r12
80218480:	0007883a 	mov	r3,zero
80218484:	81400017 	ldw	r5,0(r16)
80218488:	89c00017 	ldw	r7,0(r17)
8021848c:	59800104 	addi	r6,r11,4
80218490:	293fffcc 	andi	r4,r5,65535
80218494:	20c7883a 	add	r3,r4,r3
80218498:	393fffcc 	andi	r4,r7,65535
8021849c:	1909c83a 	sub	r4,r3,r4
802184a0:	280ad43a 	srli	r5,r5,16
802184a4:	380ed43a 	srli	r7,r7,16
802184a8:	2007d43a 	srai	r3,r4,16
802184ac:	213fffcc 	andi	r4,r4,65535
802184b0:	29cbc83a 	sub	r5,r5,r7
802184b4:	28c7883a 	add	r3,r5,r3
802184b8:	180a943a 	slli	r5,r3,16
802184bc:	8c400104 	addi	r17,r17,4
802184c0:	84000104 	addi	r16,r16,4
802184c4:	2908b03a 	or	r4,r5,r4
802184c8:	59000015 	stw	r4,0(r11)
802184cc:	1807d43a 	srai	r3,r3,16
802184d0:	3015883a 	mov	r10,r6
802184d4:	3017883a 	mov	r11,r6
802184d8:	8b3fea36 	bltu	r17,r12,80218484 <__reset+0xfa1f8484>
802184dc:	8200162e 	bgeu	r16,r8,80218538 <__mdiff+0x17c>
802184e0:	8017883a 	mov	r11,r16
802184e4:	59400017 	ldw	r5,0(r11)
802184e8:	31800104 	addi	r6,r6,4
802184ec:	5ac00104 	addi	r11,r11,4
802184f0:	293fffcc 	andi	r4,r5,65535
802184f4:	20c7883a 	add	r3,r4,r3
802184f8:	280ed43a 	srli	r7,r5,16
802184fc:	180bd43a 	srai	r5,r3,16
80218500:	193fffcc 	andi	r4,r3,65535
80218504:	3947883a 	add	r3,r7,r5
80218508:	180a943a 	slli	r5,r3,16
8021850c:	1807d43a 	srai	r3,r3,16
80218510:	2908b03a 	or	r4,r5,r4
80218514:	313fff15 	stw	r4,-4(r6)
80218518:	5a3ff236 	bltu	r11,r8,802184e4 <__reset+0xfa1f84e4>
8021851c:	0406303a 	nor	r3,zero,r16
80218520:	1a07883a 	add	r3,r3,r8
80218524:	1806d0ba 	srli	r3,r3,2
80218528:	18c00044 	addi	r3,r3,1
8021852c:	18c7883a 	add	r3,r3,r3
80218530:	18c7883a 	add	r3,r3,r3
80218534:	50d5883a 	add	r10,r10,r3
80218538:	50ffff04 	addi	r3,r10,-4
8021853c:	2000041e 	bne	r4,zero,80218550 <__mdiff+0x194>
80218540:	18ffff04 	addi	r3,r3,-4
80218544:	19000017 	ldw	r4,0(r3)
80218548:	4a7fffc4 	addi	r9,r9,-1
8021854c:	203ffc26 	beq	r4,zero,80218540 <__reset+0xfa1f8540>
80218550:	12400415 	stw	r9,16(r2)
80218554:	dfc00517 	ldw	ra,20(sp)
80218558:	dd000417 	ldw	r20,16(sp)
8021855c:	dcc00317 	ldw	r19,12(sp)
80218560:	dc800217 	ldw	r18,8(sp)
80218564:	dc400117 	ldw	r17,4(sp)
80218568:	dc000017 	ldw	r16,0(sp)
8021856c:	dec00604 	addi	sp,sp,24
80218570:	f800283a 	ret
80218574:	000b883a 	mov	r5,zero
80218578:	0217a940 	call	80217a94 <_Balloc>
8021857c:	00c00044 	movi	r3,1
80218580:	10c00415 	stw	r3,16(r2)
80218584:	10000515 	stw	zero,20(r2)
80218588:	003ff206 	br	80218554 <__reset+0xfa1f8554>
8021858c:	8023883a 	mov	r17,r16
80218590:	0029883a 	mov	r20,zero
80218594:	4021883a 	mov	r16,r8
80218598:	003fad06 	br	80218450 <__reset+0xfa1f8450>
8021859c:	9005883a 	mov	r2,r18
802185a0:	94400504 	addi	r17,r18,20
802185a4:	9c000504 	addi	r16,r19,20
802185a8:	9825883a 	mov	r18,r19
802185ac:	05000044 	movi	r20,1
802185b0:	1027883a 	mov	r19,r2
802185b4:	003fa606 	br	80218450 <__reset+0xfa1f8450>

802185b8 <__ulp>:
802185b8:	295ffc2c 	andhi	r5,r5,32752
802185bc:	00bf3034 	movhi	r2,64704
802185c0:	2887883a 	add	r3,r5,r2
802185c4:	00c0020e 	bge	zero,r3,802185d0 <__ulp+0x18>
802185c8:	0005883a 	mov	r2,zero
802185cc:	f800283a 	ret
802185d0:	00c7c83a 	sub	r3,zero,r3
802185d4:	1807d53a 	srai	r3,r3,20
802185d8:	008004c4 	movi	r2,19
802185dc:	10c00b0e 	bge	r2,r3,8021860c <__ulp+0x54>
802185e0:	18bffb04 	addi	r2,r3,-20
802185e4:	01000784 	movi	r4,30
802185e8:	0007883a 	mov	r3,zero
802185ec:	20800516 	blt	r4,r2,80218604 <__ulp+0x4c>
802185f0:	010007c4 	movi	r4,31
802185f4:	2089c83a 	sub	r4,r4,r2
802185f8:	00800044 	movi	r2,1
802185fc:	1104983a 	sll	r2,r2,r4
80218600:	f800283a 	ret
80218604:	00800044 	movi	r2,1
80218608:	f800283a 	ret
8021860c:	01400234 	movhi	r5,8
80218610:	28c7d83a 	sra	r3,r5,r3
80218614:	0005883a 	mov	r2,zero
80218618:	f800283a 	ret

8021861c <__b2d>:
8021861c:	defffa04 	addi	sp,sp,-24
80218620:	dc000015 	stw	r16,0(sp)
80218624:	24000417 	ldw	r16,16(r4)
80218628:	dc400115 	stw	r17,4(sp)
8021862c:	24400504 	addi	r17,r4,20
80218630:	8421883a 	add	r16,r16,r16
80218634:	8421883a 	add	r16,r16,r16
80218638:	8c21883a 	add	r16,r17,r16
8021863c:	dc800215 	stw	r18,8(sp)
80218640:	84bfff17 	ldw	r18,-4(r16)
80218644:	dd000415 	stw	r20,16(sp)
80218648:	dcc00315 	stw	r19,12(sp)
8021864c:	9009883a 	mov	r4,r18
80218650:	2829883a 	mov	r20,r5
80218654:	dfc00515 	stw	ra,20(sp)
80218658:	0217d880 	call	80217d88 <__hi0bits>
8021865c:	00c00804 	movi	r3,32
80218660:	1889c83a 	sub	r4,r3,r2
80218664:	a1000015 	stw	r4,0(r20)
80218668:	01000284 	movi	r4,10
8021866c:	84ffff04 	addi	r19,r16,-4
80218670:	20801216 	blt	r4,r2,802186bc <__b2d+0xa0>
80218674:	018002c4 	movi	r6,11
80218678:	308dc83a 	sub	r6,r6,r2
8021867c:	9186d83a 	srl	r3,r18,r6
80218680:	18cffc34 	orhi	r3,r3,16368
80218684:	8cc0212e 	bgeu	r17,r19,8021870c <__b2d+0xf0>
80218688:	813ffe17 	ldw	r4,-8(r16)
8021868c:	218cd83a 	srl	r6,r4,r6
80218690:	10800544 	addi	r2,r2,21
80218694:	9084983a 	sll	r2,r18,r2
80218698:	1184b03a 	or	r2,r2,r6
8021869c:	dfc00517 	ldw	ra,20(sp)
802186a0:	dd000417 	ldw	r20,16(sp)
802186a4:	dcc00317 	ldw	r19,12(sp)
802186a8:	dc800217 	ldw	r18,8(sp)
802186ac:	dc400117 	ldw	r17,4(sp)
802186b0:	dc000017 	ldw	r16,0(sp)
802186b4:	dec00604 	addi	sp,sp,24
802186b8:	f800283a 	ret
802186bc:	8cc00f2e 	bgeu	r17,r19,802186fc <__b2d+0xe0>
802186c0:	117ffd44 	addi	r5,r2,-11
802186c4:	80bffe17 	ldw	r2,-8(r16)
802186c8:	28000e26 	beq	r5,zero,80218704 <__b2d+0xe8>
802186cc:	1949c83a 	sub	r4,r3,r5
802186d0:	9164983a 	sll	r18,r18,r5
802186d4:	1106d83a 	srl	r3,r2,r4
802186d8:	81bffe04 	addi	r6,r16,-8
802186dc:	948ffc34 	orhi	r18,r18,16368
802186e0:	90c6b03a 	or	r3,r18,r3
802186e4:	89800e2e 	bgeu	r17,r6,80218720 <__b2d+0x104>
802186e8:	81bffd17 	ldw	r6,-12(r16)
802186ec:	1144983a 	sll	r2,r2,r5
802186f0:	310ad83a 	srl	r5,r6,r4
802186f4:	2884b03a 	or	r2,r5,r2
802186f8:	003fe806 	br	8021869c <__reset+0xfa1f869c>
802186fc:	10bffd44 	addi	r2,r2,-11
80218700:	1000041e 	bne	r2,zero,80218714 <__b2d+0xf8>
80218704:	90cffc34 	orhi	r3,r18,16368
80218708:	003fe406 	br	8021869c <__reset+0xfa1f869c>
8021870c:	000d883a 	mov	r6,zero
80218710:	003fdf06 	br	80218690 <__reset+0xfa1f8690>
80218714:	90a4983a 	sll	r18,r18,r2
80218718:	0005883a 	mov	r2,zero
8021871c:	003ff906 	br	80218704 <__reset+0xfa1f8704>
80218720:	1144983a 	sll	r2,r2,r5
80218724:	003fdd06 	br	8021869c <__reset+0xfa1f869c>

80218728 <__d2b>:
80218728:	defff804 	addi	sp,sp,-32
8021872c:	dc000215 	stw	r16,8(sp)
80218730:	3021883a 	mov	r16,r6
80218734:	dc400315 	stw	r17,12(sp)
80218738:	8022907a 	slli	r17,r16,1
8021873c:	dd000615 	stw	r20,24(sp)
80218740:	2829883a 	mov	r20,r5
80218744:	01400044 	movi	r5,1
80218748:	dcc00515 	stw	r19,20(sp)
8021874c:	dc800415 	stw	r18,16(sp)
80218750:	dfc00715 	stw	ra,28(sp)
80218754:	3825883a 	mov	r18,r7
80218758:	8822d57a 	srli	r17,r17,21
8021875c:	0217a940 	call	80217a94 <_Balloc>
80218760:	1027883a 	mov	r19,r2
80218764:	00800434 	movhi	r2,16
80218768:	10bfffc4 	addi	r2,r2,-1
8021876c:	808c703a 	and	r6,r16,r2
80218770:	88000126 	beq	r17,zero,80218778 <__d2b+0x50>
80218774:	31800434 	orhi	r6,r6,16
80218778:	d9800015 	stw	r6,0(sp)
8021877c:	a0002426 	beq	r20,zero,80218810 <__d2b+0xe8>
80218780:	d9000104 	addi	r4,sp,4
80218784:	dd000115 	stw	r20,4(sp)
80218788:	0217df00 	call	80217df0 <__lo0bits>
8021878c:	d8c00017 	ldw	r3,0(sp)
80218790:	10002f1e 	bne	r2,zero,80218850 <__d2b+0x128>
80218794:	d9000117 	ldw	r4,4(sp)
80218798:	99000515 	stw	r4,20(r19)
8021879c:	1821003a 	cmpeq	r16,r3,zero
802187a0:	01000084 	movi	r4,2
802187a4:	2421c83a 	sub	r16,r4,r16
802187a8:	98c00615 	stw	r3,24(r19)
802187ac:	9c000415 	stw	r16,16(r19)
802187b0:	88001f1e 	bne	r17,zero,80218830 <__d2b+0x108>
802187b4:	10bef384 	addi	r2,r2,-1074
802187b8:	90800015 	stw	r2,0(r18)
802187bc:	00900034 	movhi	r2,16384
802187c0:	10bfffc4 	addi	r2,r2,-1
802187c4:	8085883a 	add	r2,r16,r2
802187c8:	1085883a 	add	r2,r2,r2
802187cc:	1085883a 	add	r2,r2,r2
802187d0:	9885883a 	add	r2,r19,r2
802187d4:	11000517 	ldw	r4,20(r2)
802187d8:	8020917a 	slli	r16,r16,5
802187dc:	0217d880 	call	80217d88 <__hi0bits>
802187e0:	d8c00817 	ldw	r3,32(sp)
802187e4:	8085c83a 	sub	r2,r16,r2
802187e8:	18800015 	stw	r2,0(r3)
802187ec:	9805883a 	mov	r2,r19
802187f0:	dfc00717 	ldw	ra,28(sp)
802187f4:	dd000617 	ldw	r20,24(sp)
802187f8:	dcc00517 	ldw	r19,20(sp)
802187fc:	dc800417 	ldw	r18,16(sp)
80218800:	dc400317 	ldw	r17,12(sp)
80218804:	dc000217 	ldw	r16,8(sp)
80218808:	dec00804 	addi	sp,sp,32
8021880c:	f800283a 	ret
80218810:	d809883a 	mov	r4,sp
80218814:	0217df00 	call	80217df0 <__lo0bits>
80218818:	d8c00017 	ldw	r3,0(sp)
8021881c:	04000044 	movi	r16,1
80218820:	9c000415 	stw	r16,16(r19)
80218824:	98c00515 	stw	r3,20(r19)
80218828:	10800804 	addi	r2,r2,32
8021882c:	883fe126 	beq	r17,zero,802187b4 <__reset+0xfa1f87b4>
80218830:	00c00d44 	movi	r3,53
80218834:	8c7ef344 	addi	r17,r17,-1075
80218838:	88a3883a 	add	r17,r17,r2
8021883c:	1885c83a 	sub	r2,r3,r2
80218840:	d8c00817 	ldw	r3,32(sp)
80218844:	94400015 	stw	r17,0(r18)
80218848:	18800015 	stw	r2,0(r3)
8021884c:	003fe706 	br	802187ec <__reset+0xfa1f87ec>
80218850:	01000804 	movi	r4,32
80218854:	2089c83a 	sub	r4,r4,r2
80218858:	1908983a 	sll	r4,r3,r4
8021885c:	d9400117 	ldw	r5,4(sp)
80218860:	1886d83a 	srl	r3,r3,r2
80218864:	2148b03a 	or	r4,r4,r5
80218868:	99000515 	stw	r4,20(r19)
8021886c:	d8c00015 	stw	r3,0(sp)
80218870:	003fca06 	br	8021879c <__reset+0xfa1f879c>

80218874 <__ratio>:
80218874:	defff904 	addi	sp,sp,-28
80218878:	dc400315 	stw	r17,12(sp)
8021887c:	2823883a 	mov	r17,r5
80218880:	d9400104 	addi	r5,sp,4
80218884:	dfc00615 	stw	ra,24(sp)
80218888:	dcc00515 	stw	r19,20(sp)
8021888c:	dc800415 	stw	r18,16(sp)
80218890:	2027883a 	mov	r19,r4
80218894:	dc000215 	stw	r16,8(sp)
80218898:	021861c0 	call	8021861c <__b2d>
8021889c:	d80b883a 	mov	r5,sp
802188a0:	8809883a 	mov	r4,r17
802188a4:	1025883a 	mov	r18,r2
802188a8:	1821883a 	mov	r16,r3
802188ac:	021861c0 	call	8021861c <__b2d>
802188b0:	8a000417 	ldw	r8,16(r17)
802188b4:	99000417 	ldw	r4,16(r19)
802188b8:	d9400117 	ldw	r5,4(sp)
802188bc:	2209c83a 	sub	r4,r4,r8
802188c0:	2010917a 	slli	r8,r4,5
802188c4:	d9000017 	ldw	r4,0(sp)
802188c8:	2909c83a 	sub	r4,r5,r4
802188cc:	4109883a 	add	r4,r8,r4
802188d0:	01000e0e 	bge	zero,r4,8021890c <__ratio+0x98>
802188d4:	2008953a 	slli	r4,r4,20
802188d8:	2421883a 	add	r16,r4,r16
802188dc:	100d883a 	mov	r6,r2
802188e0:	180f883a 	mov	r7,r3
802188e4:	9009883a 	mov	r4,r18
802188e8:	800b883a 	mov	r5,r16
802188ec:	021db6c0 	call	8021db6c <__divdf3>
802188f0:	dfc00617 	ldw	ra,24(sp)
802188f4:	dcc00517 	ldw	r19,20(sp)
802188f8:	dc800417 	ldw	r18,16(sp)
802188fc:	dc400317 	ldw	r17,12(sp)
80218900:	dc000217 	ldw	r16,8(sp)
80218904:	dec00704 	addi	sp,sp,28
80218908:	f800283a 	ret
8021890c:	2008953a 	slli	r4,r4,20
80218910:	1907c83a 	sub	r3,r3,r4
80218914:	003ff106 	br	802188dc <__reset+0xfa1f88dc>

80218918 <_mprec_log10>:
80218918:	defffe04 	addi	sp,sp,-8
8021891c:	dc000015 	stw	r16,0(sp)
80218920:	dfc00115 	stw	ra,4(sp)
80218924:	008005c4 	movi	r2,23
80218928:	2021883a 	mov	r16,r4
8021892c:	11000d0e 	bge	r2,r4,80218964 <_mprec_log10+0x4c>
80218930:	0005883a 	mov	r2,zero
80218934:	00cffc34 	movhi	r3,16368
80218938:	843fffc4 	addi	r16,r16,-1
8021893c:	000d883a 	mov	r6,zero
80218940:	01d00934 	movhi	r7,16420
80218944:	1009883a 	mov	r4,r2
80218948:	180b883a 	mov	r5,r3
8021894c:	020e57c0 	call	8020e57c <__muldf3>
80218950:	803ff91e 	bne	r16,zero,80218938 <__reset+0xfa1f8938>
80218954:	dfc00117 	ldw	ra,4(sp)
80218958:	dc000017 	ldw	r16,0(sp)
8021895c:	dec00204 	addi	sp,sp,8
80218960:	f800283a 	ret
80218964:	202090fa 	slli	r16,r4,3
80218968:	00a008b4 	movhi	r2,32802
8021896c:	1092d404 	addi	r2,r2,19280
80218970:	1421883a 	add	r16,r2,r16
80218974:	80800017 	ldw	r2,0(r16)
80218978:	80c00117 	ldw	r3,4(r16)
8021897c:	dfc00117 	ldw	ra,4(sp)
80218980:	dc000017 	ldw	r16,0(sp)
80218984:	dec00204 	addi	sp,sp,8
80218988:	f800283a 	ret

8021898c <__copybits>:
8021898c:	297fffc4 	addi	r5,r5,-1
80218990:	280fd17a 	srai	r7,r5,5
80218994:	30c00417 	ldw	r3,16(r6)
80218998:	30800504 	addi	r2,r6,20
8021899c:	39c00044 	addi	r7,r7,1
802189a0:	18c7883a 	add	r3,r3,r3
802189a4:	39cf883a 	add	r7,r7,r7
802189a8:	18c7883a 	add	r3,r3,r3
802189ac:	39cf883a 	add	r7,r7,r7
802189b0:	10c7883a 	add	r3,r2,r3
802189b4:	21cf883a 	add	r7,r4,r7
802189b8:	10c00d2e 	bgeu	r2,r3,802189f0 <__copybits+0x64>
802189bc:	200b883a 	mov	r5,r4
802189c0:	12000017 	ldw	r8,0(r2)
802189c4:	29400104 	addi	r5,r5,4
802189c8:	10800104 	addi	r2,r2,4
802189cc:	2a3fff15 	stw	r8,-4(r5)
802189d0:	10fffb36 	bltu	r2,r3,802189c0 <__reset+0xfa1f89c0>
802189d4:	1985c83a 	sub	r2,r3,r6
802189d8:	10bffac4 	addi	r2,r2,-21
802189dc:	1004d0ba 	srli	r2,r2,2
802189e0:	10800044 	addi	r2,r2,1
802189e4:	1085883a 	add	r2,r2,r2
802189e8:	1085883a 	add	r2,r2,r2
802189ec:	2089883a 	add	r4,r4,r2
802189f0:	21c0032e 	bgeu	r4,r7,80218a00 <__copybits+0x74>
802189f4:	20000015 	stw	zero,0(r4)
802189f8:	21000104 	addi	r4,r4,4
802189fc:	21fffd36 	bltu	r4,r7,802189f4 <__reset+0xfa1f89f4>
80218a00:	f800283a 	ret

80218a04 <__any_on>:
80218a04:	20c00417 	ldw	r3,16(r4)
80218a08:	2805d17a 	srai	r2,r5,5
80218a0c:	21000504 	addi	r4,r4,20
80218a10:	18800d0e 	bge	r3,r2,80218a48 <__any_on+0x44>
80218a14:	18c7883a 	add	r3,r3,r3
80218a18:	18c7883a 	add	r3,r3,r3
80218a1c:	20c7883a 	add	r3,r4,r3
80218a20:	20c0192e 	bgeu	r4,r3,80218a88 <__any_on+0x84>
80218a24:	18bfff17 	ldw	r2,-4(r3)
80218a28:	18ffff04 	addi	r3,r3,-4
80218a2c:	1000041e 	bne	r2,zero,80218a40 <__any_on+0x3c>
80218a30:	20c0142e 	bgeu	r4,r3,80218a84 <__any_on+0x80>
80218a34:	18ffff04 	addi	r3,r3,-4
80218a38:	19400017 	ldw	r5,0(r3)
80218a3c:	283ffc26 	beq	r5,zero,80218a30 <__reset+0xfa1f8a30>
80218a40:	00800044 	movi	r2,1
80218a44:	f800283a 	ret
80218a48:	10c00a0e 	bge	r2,r3,80218a74 <__any_on+0x70>
80218a4c:	1085883a 	add	r2,r2,r2
80218a50:	1085883a 	add	r2,r2,r2
80218a54:	294007cc 	andi	r5,r5,31
80218a58:	2087883a 	add	r3,r4,r2
80218a5c:	283ff026 	beq	r5,zero,80218a20 <__reset+0xfa1f8a20>
80218a60:	19800017 	ldw	r6,0(r3)
80218a64:	3144d83a 	srl	r2,r6,r5
80218a68:	114a983a 	sll	r5,r2,r5
80218a6c:	317ff41e 	bne	r6,r5,80218a40 <__reset+0xfa1f8a40>
80218a70:	003feb06 	br	80218a20 <__reset+0xfa1f8a20>
80218a74:	1085883a 	add	r2,r2,r2
80218a78:	1085883a 	add	r2,r2,r2
80218a7c:	2087883a 	add	r3,r4,r2
80218a80:	003fe706 	br	80218a20 <__reset+0xfa1f8a20>
80218a84:	f800283a 	ret
80218a88:	0005883a 	mov	r2,zero
80218a8c:	f800283a 	ret

80218a90 <_realloc_r>:
80218a90:	defff604 	addi	sp,sp,-40
80218a94:	dc800215 	stw	r18,8(sp)
80218a98:	dfc00915 	stw	ra,36(sp)
80218a9c:	df000815 	stw	fp,32(sp)
80218aa0:	ddc00715 	stw	r23,28(sp)
80218aa4:	dd800615 	stw	r22,24(sp)
80218aa8:	dd400515 	stw	r21,20(sp)
80218aac:	dd000415 	stw	r20,16(sp)
80218ab0:	dcc00315 	stw	r19,12(sp)
80218ab4:	dc400115 	stw	r17,4(sp)
80218ab8:	dc000015 	stw	r16,0(sp)
80218abc:	3025883a 	mov	r18,r6
80218ac0:	2800b726 	beq	r5,zero,80218da0 <_realloc_r+0x310>
80218ac4:	282b883a 	mov	r21,r5
80218ac8:	2029883a 	mov	r20,r4
80218acc:	021edd00 	call	8021edd0 <__malloc_lock>
80218ad0:	a8bfff17 	ldw	r2,-4(r21)
80218ad4:	043fff04 	movi	r16,-4
80218ad8:	90c002c4 	addi	r3,r18,11
80218adc:	01000584 	movi	r4,22
80218ae0:	acfffe04 	addi	r19,r21,-8
80218ae4:	1420703a 	and	r16,r2,r16
80218ae8:	20c0332e 	bgeu	r4,r3,80218bb8 <_realloc_r+0x128>
80218aec:	047ffe04 	movi	r17,-8
80218af0:	1c62703a 	and	r17,r3,r17
80218af4:	8807883a 	mov	r3,r17
80218af8:	88005816 	blt	r17,zero,80218c5c <_realloc_r+0x1cc>
80218afc:	8c805736 	bltu	r17,r18,80218c5c <_realloc_r+0x1cc>
80218b00:	80c0300e 	bge	r16,r3,80218bc4 <_realloc_r+0x134>
80218b04:	072008b4 	movhi	fp,32802
80218b08:	e714e704 	addi	fp,fp,21404
80218b0c:	e1c00217 	ldw	r7,8(fp)
80218b10:	9c09883a 	add	r4,r19,r16
80218b14:	22000117 	ldw	r8,4(r4)
80218b18:	21c06326 	beq	r4,r7,80218ca8 <_realloc_r+0x218>
80218b1c:	017fff84 	movi	r5,-2
80218b20:	414a703a 	and	r5,r8,r5
80218b24:	214b883a 	add	r5,r4,r5
80218b28:	29800117 	ldw	r6,4(r5)
80218b2c:	3180004c 	andi	r6,r6,1
80218b30:	30003f26 	beq	r6,zero,80218c30 <_realloc_r+0x1a0>
80218b34:	1080004c 	andi	r2,r2,1
80218b38:	10008326 	beq	r2,zero,80218d48 <_realloc_r+0x2b8>
80218b3c:	900b883a 	mov	r5,r18
80218b40:	a009883a 	mov	r4,r20
80218b44:	0216f200 	call	80216f20 <_malloc_r>
80218b48:	1025883a 	mov	r18,r2
80218b4c:	10011e26 	beq	r2,zero,80218fc8 <_realloc_r+0x538>
80218b50:	a93fff17 	ldw	r4,-4(r21)
80218b54:	10fffe04 	addi	r3,r2,-8
80218b58:	00bfff84 	movi	r2,-2
80218b5c:	2084703a 	and	r2,r4,r2
80218b60:	9885883a 	add	r2,r19,r2
80218b64:	1880ee26 	beq	r3,r2,80218f20 <_realloc_r+0x490>
80218b68:	81bfff04 	addi	r6,r16,-4
80218b6c:	00800904 	movi	r2,36
80218b70:	1180b836 	bltu	r2,r6,80218e54 <_realloc_r+0x3c4>
80218b74:	00c004c4 	movi	r3,19
80218b78:	19809636 	bltu	r3,r6,80218dd4 <_realloc_r+0x344>
80218b7c:	9005883a 	mov	r2,r18
80218b80:	a807883a 	mov	r3,r21
80218b84:	19000017 	ldw	r4,0(r3)
80218b88:	11000015 	stw	r4,0(r2)
80218b8c:	19000117 	ldw	r4,4(r3)
80218b90:	11000115 	stw	r4,4(r2)
80218b94:	18c00217 	ldw	r3,8(r3)
80218b98:	10c00215 	stw	r3,8(r2)
80218b9c:	a80b883a 	mov	r5,r21
80218ba0:	a009883a 	mov	r4,r20
80218ba4:	02163340 	call	80216334 <_free_r>
80218ba8:	a009883a 	mov	r4,r20
80218bac:	021edf40 	call	8021edf4 <__malloc_unlock>
80218bb0:	9005883a 	mov	r2,r18
80218bb4:	00001206 	br	80218c00 <_realloc_r+0x170>
80218bb8:	00c00404 	movi	r3,16
80218bbc:	1823883a 	mov	r17,r3
80218bc0:	003fce06 	br	80218afc <__reset+0xfa1f8afc>
80218bc4:	a825883a 	mov	r18,r21
80218bc8:	8445c83a 	sub	r2,r16,r17
80218bcc:	00c003c4 	movi	r3,15
80218bd0:	18802636 	bltu	r3,r2,80218c6c <_realloc_r+0x1dc>
80218bd4:	99800117 	ldw	r6,4(r19)
80218bd8:	9c07883a 	add	r3,r19,r16
80218bdc:	3180004c 	andi	r6,r6,1
80218be0:	3420b03a 	or	r16,r6,r16
80218be4:	9c000115 	stw	r16,4(r19)
80218be8:	18800117 	ldw	r2,4(r3)
80218bec:	10800054 	ori	r2,r2,1
80218bf0:	18800115 	stw	r2,4(r3)
80218bf4:	a009883a 	mov	r4,r20
80218bf8:	021edf40 	call	8021edf4 <__malloc_unlock>
80218bfc:	9005883a 	mov	r2,r18
80218c00:	dfc00917 	ldw	ra,36(sp)
80218c04:	df000817 	ldw	fp,32(sp)
80218c08:	ddc00717 	ldw	r23,28(sp)
80218c0c:	dd800617 	ldw	r22,24(sp)
80218c10:	dd400517 	ldw	r21,20(sp)
80218c14:	dd000417 	ldw	r20,16(sp)
80218c18:	dcc00317 	ldw	r19,12(sp)
80218c1c:	dc800217 	ldw	r18,8(sp)
80218c20:	dc400117 	ldw	r17,4(sp)
80218c24:	dc000017 	ldw	r16,0(sp)
80218c28:	dec00a04 	addi	sp,sp,40
80218c2c:	f800283a 	ret
80218c30:	017fff04 	movi	r5,-4
80218c34:	414a703a 	and	r5,r8,r5
80218c38:	814d883a 	add	r6,r16,r5
80218c3c:	30c01f16 	blt	r6,r3,80218cbc <_realloc_r+0x22c>
80218c40:	20800317 	ldw	r2,12(r4)
80218c44:	20c00217 	ldw	r3,8(r4)
80218c48:	a825883a 	mov	r18,r21
80218c4c:	3021883a 	mov	r16,r6
80218c50:	18800315 	stw	r2,12(r3)
80218c54:	10c00215 	stw	r3,8(r2)
80218c58:	003fdb06 	br	80218bc8 <__reset+0xfa1f8bc8>
80218c5c:	00800304 	movi	r2,12
80218c60:	a0800015 	stw	r2,0(r20)
80218c64:	0005883a 	mov	r2,zero
80218c68:	003fe506 	br	80218c00 <__reset+0xfa1f8c00>
80218c6c:	98c00117 	ldw	r3,4(r19)
80218c70:	9c4b883a 	add	r5,r19,r17
80218c74:	11000054 	ori	r4,r2,1
80218c78:	18c0004c 	andi	r3,r3,1
80218c7c:	1c62b03a 	or	r17,r3,r17
80218c80:	9c400115 	stw	r17,4(r19)
80218c84:	29000115 	stw	r4,4(r5)
80218c88:	2885883a 	add	r2,r5,r2
80218c8c:	10c00117 	ldw	r3,4(r2)
80218c90:	29400204 	addi	r5,r5,8
80218c94:	a009883a 	mov	r4,r20
80218c98:	18c00054 	ori	r3,r3,1
80218c9c:	10c00115 	stw	r3,4(r2)
80218ca0:	02163340 	call	80216334 <_free_r>
80218ca4:	003fd306 	br	80218bf4 <__reset+0xfa1f8bf4>
80218ca8:	017fff04 	movi	r5,-4
80218cac:	414a703a 	and	r5,r8,r5
80218cb0:	89800404 	addi	r6,r17,16
80218cb4:	8151883a 	add	r8,r16,r5
80218cb8:	4180590e 	bge	r8,r6,80218e20 <_realloc_r+0x390>
80218cbc:	1080004c 	andi	r2,r2,1
80218cc0:	103f9e1e 	bne	r2,zero,80218b3c <__reset+0xfa1f8b3c>
80218cc4:	adbffe17 	ldw	r22,-8(r21)
80218cc8:	00bfff04 	movi	r2,-4
80218ccc:	9dadc83a 	sub	r22,r19,r22
80218cd0:	b1800117 	ldw	r6,4(r22)
80218cd4:	3084703a 	and	r2,r6,r2
80218cd8:	20002026 	beq	r4,zero,80218d5c <_realloc_r+0x2cc>
80218cdc:	80af883a 	add	r23,r16,r2
80218ce0:	b96f883a 	add	r23,r23,r5
80218ce4:	21c05f26 	beq	r4,r7,80218e64 <_realloc_r+0x3d4>
80218ce8:	b8c01c16 	blt	r23,r3,80218d5c <_realloc_r+0x2cc>
80218cec:	20800317 	ldw	r2,12(r4)
80218cf0:	20c00217 	ldw	r3,8(r4)
80218cf4:	81bfff04 	addi	r6,r16,-4
80218cf8:	01000904 	movi	r4,36
80218cfc:	18800315 	stw	r2,12(r3)
80218d00:	10c00215 	stw	r3,8(r2)
80218d04:	b0c00217 	ldw	r3,8(r22)
80218d08:	b0800317 	ldw	r2,12(r22)
80218d0c:	b4800204 	addi	r18,r22,8
80218d10:	18800315 	stw	r2,12(r3)
80218d14:	10c00215 	stw	r3,8(r2)
80218d18:	21801b36 	bltu	r4,r6,80218d88 <_realloc_r+0x2f8>
80218d1c:	008004c4 	movi	r2,19
80218d20:	1180352e 	bgeu	r2,r6,80218df8 <_realloc_r+0x368>
80218d24:	a8800017 	ldw	r2,0(r21)
80218d28:	b0800215 	stw	r2,8(r22)
80218d2c:	a8800117 	ldw	r2,4(r21)
80218d30:	b0800315 	stw	r2,12(r22)
80218d34:	008006c4 	movi	r2,27
80218d38:	11807f36 	bltu	r2,r6,80218f38 <_realloc_r+0x4a8>
80218d3c:	b0800404 	addi	r2,r22,16
80218d40:	ad400204 	addi	r21,r21,8
80218d44:	00002d06 	br	80218dfc <_realloc_r+0x36c>
80218d48:	adbffe17 	ldw	r22,-8(r21)
80218d4c:	00bfff04 	movi	r2,-4
80218d50:	9dadc83a 	sub	r22,r19,r22
80218d54:	b1000117 	ldw	r4,4(r22)
80218d58:	2084703a 	and	r2,r4,r2
80218d5c:	b03f7726 	beq	r22,zero,80218b3c <__reset+0xfa1f8b3c>
80218d60:	80af883a 	add	r23,r16,r2
80218d64:	b8ff7516 	blt	r23,r3,80218b3c <__reset+0xfa1f8b3c>
80218d68:	b0800317 	ldw	r2,12(r22)
80218d6c:	b0c00217 	ldw	r3,8(r22)
80218d70:	81bfff04 	addi	r6,r16,-4
80218d74:	01000904 	movi	r4,36
80218d78:	18800315 	stw	r2,12(r3)
80218d7c:	10c00215 	stw	r3,8(r2)
80218d80:	b4800204 	addi	r18,r22,8
80218d84:	21bfe52e 	bgeu	r4,r6,80218d1c <__reset+0xfa1f8d1c>
80218d88:	a80b883a 	mov	r5,r21
80218d8c:	9009883a 	mov	r4,r18
80218d90:	02178100 	call	80217810 <memmove>
80218d94:	b821883a 	mov	r16,r23
80218d98:	b027883a 	mov	r19,r22
80218d9c:	003f8a06 	br	80218bc8 <__reset+0xfa1f8bc8>
80218da0:	300b883a 	mov	r5,r6
80218da4:	dfc00917 	ldw	ra,36(sp)
80218da8:	df000817 	ldw	fp,32(sp)
80218dac:	ddc00717 	ldw	r23,28(sp)
80218db0:	dd800617 	ldw	r22,24(sp)
80218db4:	dd400517 	ldw	r21,20(sp)
80218db8:	dd000417 	ldw	r20,16(sp)
80218dbc:	dcc00317 	ldw	r19,12(sp)
80218dc0:	dc800217 	ldw	r18,8(sp)
80218dc4:	dc400117 	ldw	r17,4(sp)
80218dc8:	dc000017 	ldw	r16,0(sp)
80218dcc:	dec00a04 	addi	sp,sp,40
80218dd0:	0216f201 	jmpi	80216f20 <_malloc_r>
80218dd4:	a8c00017 	ldw	r3,0(r21)
80218dd8:	90c00015 	stw	r3,0(r18)
80218ddc:	a8c00117 	ldw	r3,4(r21)
80218de0:	90c00115 	stw	r3,4(r18)
80218de4:	00c006c4 	movi	r3,27
80218de8:	19804536 	bltu	r3,r6,80218f00 <_realloc_r+0x470>
80218dec:	90800204 	addi	r2,r18,8
80218df0:	a8c00204 	addi	r3,r21,8
80218df4:	003f6306 	br	80218b84 <__reset+0xfa1f8b84>
80218df8:	9005883a 	mov	r2,r18
80218dfc:	a8c00017 	ldw	r3,0(r21)
80218e00:	b821883a 	mov	r16,r23
80218e04:	b027883a 	mov	r19,r22
80218e08:	10c00015 	stw	r3,0(r2)
80218e0c:	a8c00117 	ldw	r3,4(r21)
80218e10:	10c00115 	stw	r3,4(r2)
80218e14:	a8c00217 	ldw	r3,8(r21)
80218e18:	10c00215 	stw	r3,8(r2)
80218e1c:	003f6a06 	br	80218bc8 <__reset+0xfa1f8bc8>
80218e20:	9c67883a 	add	r19,r19,r17
80218e24:	4445c83a 	sub	r2,r8,r17
80218e28:	e4c00215 	stw	r19,8(fp)
80218e2c:	10800054 	ori	r2,r2,1
80218e30:	98800115 	stw	r2,4(r19)
80218e34:	a8bfff17 	ldw	r2,-4(r21)
80218e38:	a009883a 	mov	r4,r20
80218e3c:	1080004c 	andi	r2,r2,1
80218e40:	1462b03a 	or	r17,r2,r17
80218e44:	ac7fff15 	stw	r17,-4(r21)
80218e48:	021edf40 	call	8021edf4 <__malloc_unlock>
80218e4c:	a805883a 	mov	r2,r21
80218e50:	003f6b06 	br	80218c00 <__reset+0xfa1f8c00>
80218e54:	a80b883a 	mov	r5,r21
80218e58:	9009883a 	mov	r4,r18
80218e5c:	02178100 	call	80217810 <memmove>
80218e60:	003f4e06 	br	80218b9c <__reset+0xfa1f8b9c>
80218e64:	89000404 	addi	r4,r17,16
80218e68:	b93fbc16 	blt	r23,r4,80218d5c <__reset+0xfa1f8d5c>
80218e6c:	b0800317 	ldw	r2,12(r22)
80218e70:	b0c00217 	ldw	r3,8(r22)
80218e74:	81bfff04 	addi	r6,r16,-4
80218e78:	01000904 	movi	r4,36
80218e7c:	18800315 	stw	r2,12(r3)
80218e80:	10c00215 	stw	r3,8(r2)
80218e84:	b4800204 	addi	r18,r22,8
80218e88:	21804336 	bltu	r4,r6,80218f98 <_realloc_r+0x508>
80218e8c:	008004c4 	movi	r2,19
80218e90:	11803f2e 	bgeu	r2,r6,80218f90 <_realloc_r+0x500>
80218e94:	a8800017 	ldw	r2,0(r21)
80218e98:	b0800215 	stw	r2,8(r22)
80218e9c:	a8800117 	ldw	r2,4(r21)
80218ea0:	b0800315 	stw	r2,12(r22)
80218ea4:	008006c4 	movi	r2,27
80218ea8:	11803f36 	bltu	r2,r6,80218fa8 <_realloc_r+0x518>
80218eac:	b0800404 	addi	r2,r22,16
80218eb0:	ad400204 	addi	r21,r21,8
80218eb4:	a8c00017 	ldw	r3,0(r21)
80218eb8:	10c00015 	stw	r3,0(r2)
80218ebc:	a8c00117 	ldw	r3,4(r21)
80218ec0:	10c00115 	stw	r3,4(r2)
80218ec4:	a8c00217 	ldw	r3,8(r21)
80218ec8:	10c00215 	stw	r3,8(r2)
80218ecc:	b447883a 	add	r3,r22,r17
80218ed0:	bc45c83a 	sub	r2,r23,r17
80218ed4:	e0c00215 	stw	r3,8(fp)
80218ed8:	10800054 	ori	r2,r2,1
80218edc:	18800115 	stw	r2,4(r3)
80218ee0:	b0800117 	ldw	r2,4(r22)
80218ee4:	a009883a 	mov	r4,r20
80218ee8:	1080004c 	andi	r2,r2,1
80218eec:	1462b03a 	or	r17,r2,r17
80218ef0:	b4400115 	stw	r17,4(r22)
80218ef4:	021edf40 	call	8021edf4 <__malloc_unlock>
80218ef8:	9005883a 	mov	r2,r18
80218efc:	003f4006 	br	80218c00 <__reset+0xfa1f8c00>
80218f00:	a8c00217 	ldw	r3,8(r21)
80218f04:	90c00215 	stw	r3,8(r18)
80218f08:	a8c00317 	ldw	r3,12(r21)
80218f0c:	90c00315 	stw	r3,12(r18)
80218f10:	30801126 	beq	r6,r2,80218f58 <_realloc_r+0x4c8>
80218f14:	90800404 	addi	r2,r18,16
80218f18:	a8c00404 	addi	r3,r21,16
80218f1c:	003f1906 	br	80218b84 <__reset+0xfa1f8b84>
80218f20:	90ffff17 	ldw	r3,-4(r18)
80218f24:	00bfff04 	movi	r2,-4
80218f28:	a825883a 	mov	r18,r21
80218f2c:	1884703a 	and	r2,r3,r2
80218f30:	80a1883a 	add	r16,r16,r2
80218f34:	003f2406 	br	80218bc8 <__reset+0xfa1f8bc8>
80218f38:	a8800217 	ldw	r2,8(r21)
80218f3c:	b0800415 	stw	r2,16(r22)
80218f40:	a8800317 	ldw	r2,12(r21)
80218f44:	b0800515 	stw	r2,20(r22)
80218f48:	31000a26 	beq	r6,r4,80218f74 <_realloc_r+0x4e4>
80218f4c:	b0800604 	addi	r2,r22,24
80218f50:	ad400404 	addi	r21,r21,16
80218f54:	003fa906 	br	80218dfc <__reset+0xfa1f8dfc>
80218f58:	a9000417 	ldw	r4,16(r21)
80218f5c:	90800604 	addi	r2,r18,24
80218f60:	a8c00604 	addi	r3,r21,24
80218f64:	91000415 	stw	r4,16(r18)
80218f68:	a9000517 	ldw	r4,20(r21)
80218f6c:	91000515 	stw	r4,20(r18)
80218f70:	003f0406 	br	80218b84 <__reset+0xfa1f8b84>
80218f74:	a8c00417 	ldw	r3,16(r21)
80218f78:	ad400604 	addi	r21,r21,24
80218f7c:	b0800804 	addi	r2,r22,32
80218f80:	b0c00615 	stw	r3,24(r22)
80218f84:	a8ffff17 	ldw	r3,-4(r21)
80218f88:	b0c00715 	stw	r3,28(r22)
80218f8c:	003f9b06 	br	80218dfc <__reset+0xfa1f8dfc>
80218f90:	9005883a 	mov	r2,r18
80218f94:	003fc706 	br	80218eb4 <__reset+0xfa1f8eb4>
80218f98:	a80b883a 	mov	r5,r21
80218f9c:	9009883a 	mov	r4,r18
80218fa0:	02178100 	call	80217810 <memmove>
80218fa4:	003fc906 	br	80218ecc <__reset+0xfa1f8ecc>
80218fa8:	a8800217 	ldw	r2,8(r21)
80218fac:	b0800415 	stw	r2,16(r22)
80218fb0:	a8800317 	ldw	r2,12(r21)
80218fb4:	b0800515 	stw	r2,20(r22)
80218fb8:	31000726 	beq	r6,r4,80218fd8 <_realloc_r+0x548>
80218fbc:	b0800604 	addi	r2,r22,24
80218fc0:	ad400404 	addi	r21,r21,16
80218fc4:	003fbb06 	br	80218eb4 <__reset+0xfa1f8eb4>
80218fc8:	a009883a 	mov	r4,r20
80218fcc:	021edf40 	call	8021edf4 <__malloc_unlock>
80218fd0:	0005883a 	mov	r2,zero
80218fd4:	003f0a06 	br	80218c00 <__reset+0xfa1f8c00>
80218fd8:	a8c00417 	ldw	r3,16(r21)
80218fdc:	ad400604 	addi	r21,r21,24
80218fe0:	b0800804 	addi	r2,r22,32
80218fe4:	b0c00615 	stw	r3,24(r22)
80218fe8:	a8ffff17 	ldw	r3,-4(r21)
80218fec:	b0c00715 	stw	r3,28(r22)
80218ff0:	003fb006 	br	80218eb4 <__reset+0xfa1f8eb4>

80218ff4 <__fpclassifyd>:
80218ff4:	00a00034 	movhi	r2,32768
80218ff8:	10bfffc4 	addi	r2,r2,-1
80218ffc:	2884703a 	and	r2,r5,r2
80219000:	10000726 	beq	r2,zero,80219020 <__fpclassifyd+0x2c>
80219004:	00fffc34 	movhi	r3,65520
80219008:	019ff834 	movhi	r6,32736
8021900c:	28c7883a 	add	r3,r5,r3
80219010:	31bfffc4 	addi	r6,r6,-1
80219014:	30c00536 	bltu	r6,r3,8021902c <__fpclassifyd+0x38>
80219018:	00800104 	movi	r2,4
8021901c:	f800283a 	ret
80219020:	2000021e 	bne	r4,zero,8021902c <__fpclassifyd+0x38>
80219024:	00800084 	movi	r2,2
80219028:	f800283a 	ret
8021902c:	00dffc34 	movhi	r3,32752
80219030:	019ff834 	movhi	r6,32736
80219034:	28cb883a 	add	r5,r5,r3
80219038:	31bfffc4 	addi	r6,r6,-1
8021903c:	317ff62e 	bgeu	r6,r5,80219018 <__reset+0xfa1f9018>
80219040:	01400434 	movhi	r5,16
80219044:	297fffc4 	addi	r5,r5,-1
80219048:	28800236 	bltu	r5,r2,80219054 <__fpclassifyd+0x60>
8021904c:	008000c4 	movi	r2,3
80219050:	f800283a 	ret
80219054:	10c00226 	beq	r2,r3,80219060 <__fpclassifyd+0x6c>
80219058:	0005883a 	mov	r2,zero
8021905c:	f800283a 	ret
80219060:	2005003a 	cmpeq	r2,r4,zero
80219064:	f800283a 	ret

80219068 <_sbrk_r>:
80219068:	defffd04 	addi	sp,sp,-12
8021906c:	dc000015 	stw	r16,0(sp)
80219070:	042008b4 	movhi	r16,32802
80219074:	dc400115 	stw	r17,4(sp)
80219078:	841b1304 	addi	r16,r16,27724
8021907c:	2023883a 	mov	r17,r4
80219080:	2809883a 	mov	r4,r5
80219084:	dfc00215 	stw	ra,8(sp)
80219088:	80000015 	stw	zero,0(r16)
8021908c:	021efb40 	call	8021efb4 <sbrk>
80219090:	00ffffc4 	movi	r3,-1
80219094:	10c00526 	beq	r2,r3,802190ac <_sbrk_r+0x44>
80219098:	dfc00217 	ldw	ra,8(sp)
8021909c:	dc400117 	ldw	r17,4(sp)
802190a0:	dc000017 	ldw	r16,0(sp)
802190a4:	dec00304 	addi	sp,sp,12
802190a8:	f800283a 	ret
802190ac:	80c00017 	ldw	r3,0(r16)
802190b0:	183ff926 	beq	r3,zero,80219098 <__reset+0xfa1f9098>
802190b4:	88c00015 	stw	r3,0(r17)
802190b8:	003ff706 	br	80219098 <__reset+0xfa1f9098>

802190bc <__sread>:
802190bc:	defffe04 	addi	sp,sp,-8
802190c0:	dc000015 	stw	r16,0(sp)
802190c4:	2821883a 	mov	r16,r5
802190c8:	2940038f 	ldh	r5,14(r5)
802190cc:	dfc00115 	stw	ra,4(sp)
802190d0:	021c2bc0 	call	8021c2bc <_read_r>
802190d4:	10000716 	blt	r2,zero,802190f4 <__sread+0x38>
802190d8:	80c01417 	ldw	r3,80(r16)
802190dc:	1887883a 	add	r3,r3,r2
802190e0:	80c01415 	stw	r3,80(r16)
802190e4:	dfc00117 	ldw	ra,4(sp)
802190e8:	dc000017 	ldw	r16,0(sp)
802190ec:	dec00204 	addi	sp,sp,8
802190f0:	f800283a 	ret
802190f4:	80c0030b 	ldhu	r3,12(r16)
802190f8:	18fbffcc 	andi	r3,r3,61439
802190fc:	80c0030d 	sth	r3,12(r16)
80219100:	dfc00117 	ldw	ra,4(sp)
80219104:	dc000017 	ldw	r16,0(sp)
80219108:	dec00204 	addi	sp,sp,8
8021910c:	f800283a 	ret

80219110 <__seofread>:
80219110:	0005883a 	mov	r2,zero
80219114:	f800283a 	ret

80219118 <__swrite>:
80219118:	2880030b 	ldhu	r2,12(r5)
8021911c:	defffb04 	addi	sp,sp,-20
80219120:	dcc00315 	stw	r19,12(sp)
80219124:	dc800215 	stw	r18,8(sp)
80219128:	dc400115 	stw	r17,4(sp)
8021912c:	dc000015 	stw	r16,0(sp)
80219130:	dfc00415 	stw	ra,16(sp)
80219134:	10c0400c 	andi	r3,r2,256
80219138:	2821883a 	mov	r16,r5
8021913c:	2023883a 	mov	r17,r4
80219140:	3025883a 	mov	r18,r6
80219144:	3827883a 	mov	r19,r7
80219148:	18000526 	beq	r3,zero,80219160 <__swrite+0x48>
8021914c:	2940038f 	ldh	r5,14(r5)
80219150:	01c00084 	movi	r7,2
80219154:	000d883a 	mov	r6,zero
80219158:	021c25c0 	call	8021c25c <_lseek_r>
8021915c:	8080030b 	ldhu	r2,12(r16)
80219160:	8140038f 	ldh	r5,14(r16)
80219164:	10bbffcc 	andi	r2,r2,61439
80219168:	980f883a 	mov	r7,r19
8021916c:	900d883a 	mov	r6,r18
80219170:	8809883a 	mov	r4,r17
80219174:	8080030d 	sth	r2,12(r16)
80219178:	dfc00417 	ldw	ra,16(sp)
8021917c:	dcc00317 	ldw	r19,12(sp)
80219180:	dc800217 	ldw	r18,8(sp)
80219184:	dc400117 	ldw	r17,4(sp)
80219188:	dc000017 	ldw	r16,0(sp)
8021918c:	dec00504 	addi	sp,sp,20
80219190:	021bd281 	jmpi	8021bd28 <_write_r>

80219194 <__sseek>:
80219194:	defffe04 	addi	sp,sp,-8
80219198:	dc000015 	stw	r16,0(sp)
8021919c:	2821883a 	mov	r16,r5
802191a0:	2940038f 	ldh	r5,14(r5)
802191a4:	dfc00115 	stw	ra,4(sp)
802191a8:	021c25c0 	call	8021c25c <_lseek_r>
802191ac:	00ffffc4 	movi	r3,-1
802191b0:	10c00826 	beq	r2,r3,802191d4 <__sseek+0x40>
802191b4:	80c0030b 	ldhu	r3,12(r16)
802191b8:	80801415 	stw	r2,80(r16)
802191bc:	18c40014 	ori	r3,r3,4096
802191c0:	80c0030d 	sth	r3,12(r16)
802191c4:	dfc00117 	ldw	ra,4(sp)
802191c8:	dc000017 	ldw	r16,0(sp)
802191cc:	dec00204 	addi	sp,sp,8
802191d0:	f800283a 	ret
802191d4:	80c0030b 	ldhu	r3,12(r16)
802191d8:	18fbffcc 	andi	r3,r3,61439
802191dc:	80c0030d 	sth	r3,12(r16)
802191e0:	dfc00117 	ldw	ra,4(sp)
802191e4:	dc000017 	ldw	r16,0(sp)
802191e8:	dec00204 	addi	sp,sp,8
802191ec:	f800283a 	ret

802191f0 <__sclose>:
802191f0:	2940038f 	ldh	r5,14(r5)
802191f4:	021bd881 	jmpi	8021bd88 <_close_r>

802191f8 <strcmp>:
802191f8:	2144b03a 	or	r2,r4,r5
802191fc:	108000cc 	andi	r2,r2,3
80219200:	1000171e 	bne	r2,zero,80219260 <strcmp+0x68>
80219204:	20800017 	ldw	r2,0(r4)
80219208:	28c00017 	ldw	r3,0(r5)
8021920c:	10c0141e 	bne	r2,r3,80219260 <strcmp+0x68>
80219210:	027fbff4 	movhi	r9,65279
80219214:	4a7fbfc4 	addi	r9,r9,-257
80219218:	0086303a 	nor	r3,zero,r2
8021921c:	02202074 	movhi	r8,32897
80219220:	1245883a 	add	r2,r2,r9
80219224:	42202004 	addi	r8,r8,-32640
80219228:	10c4703a 	and	r2,r2,r3
8021922c:	1204703a 	and	r2,r2,r8
80219230:	10000226 	beq	r2,zero,8021923c <strcmp+0x44>
80219234:	00002306 	br	802192c4 <strcmp+0xcc>
80219238:	1000221e 	bne	r2,zero,802192c4 <strcmp+0xcc>
8021923c:	21000104 	addi	r4,r4,4
80219240:	20c00017 	ldw	r3,0(r4)
80219244:	29400104 	addi	r5,r5,4
80219248:	29800017 	ldw	r6,0(r5)
8021924c:	1a4f883a 	add	r7,r3,r9
80219250:	00c4303a 	nor	r2,zero,r3
80219254:	3884703a 	and	r2,r7,r2
80219258:	1204703a 	and	r2,r2,r8
8021925c:	19bff626 	beq	r3,r6,80219238 <__reset+0xfa1f9238>
80219260:	20800003 	ldbu	r2,0(r4)
80219264:	10c03fcc 	andi	r3,r2,255
80219268:	18c0201c 	xori	r3,r3,128
8021926c:	18ffe004 	addi	r3,r3,-128
80219270:	18000c26 	beq	r3,zero,802192a4 <strcmp+0xac>
80219274:	29800007 	ldb	r6,0(r5)
80219278:	19800326 	beq	r3,r6,80219288 <strcmp+0x90>
8021927c:	00001306 	br	802192cc <strcmp+0xd4>
80219280:	29800007 	ldb	r6,0(r5)
80219284:	11800b1e 	bne	r2,r6,802192b4 <strcmp+0xbc>
80219288:	21000044 	addi	r4,r4,1
8021928c:	20c00003 	ldbu	r3,0(r4)
80219290:	29400044 	addi	r5,r5,1
80219294:	18803fcc 	andi	r2,r3,255
80219298:	1080201c 	xori	r2,r2,128
8021929c:	10bfe004 	addi	r2,r2,-128
802192a0:	103ff71e 	bne	r2,zero,80219280 <__reset+0xfa1f9280>
802192a4:	0007883a 	mov	r3,zero
802192a8:	28800003 	ldbu	r2,0(r5)
802192ac:	1885c83a 	sub	r2,r3,r2
802192b0:	f800283a 	ret
802192b4:	28800003 	ldbu	r2,0(r5)
802192b8:	18c03fcc 	andi	r3,r3,255
802192bc:	1885c83a 	sub	r2,r3,r2
802192c0:	f800283a 	ret
802192c4:	0005883a 	mov	r2,zero
802192c8:	f800283a 	ret
802192cc:	10c03fcc 	andi	r3,r2,255
802192d0:	003ff506 	br	802192a8 <__reset+0xfa1f92a8>

802192d4 <__ssprint_r>:
802192d4:	30800217 	ldw	r2,8(r6)
802192d8:	defff604 	addi	sp,sp,-40
802192dc:	dc800215 	stw	r18,8(sp)
802192e0:	dfc00915 	stw	ra,36(sp)
802192e4:	df000815 	stw	fp,32(sp)
802192e8:	ddc00715 	stw	r23,28(sp)
802192ec:	dd800615 	stw	r22,24(sp)
802192f0:	dd400515 	stw	r21,20(sp)
802192f4:	dd000415 	stw	r20,16(sp)
802192f8:	dcc00315 	stw	r19,12(sp)
802192fc:	dc400115 	stw	r17,4(sp)
80219300:	dc000015 	stw	r16,0(sp)
80219304:	3025883a 	mov	r18,r6
80219308:	10005826 	beq	r2,zero,8021946c <__ssprint_r+0x198>
8021930c:	2027883a 	mov	r19,r4
80219310:	35c00017 	ldw	r23,0(r6)
80219314:	29000017 	ldw	r4,0(r5)
80219318:	28800217 	ldw	r2,8(r5)
8021931c:	2823883a 	mov	r17,r5
80219320:	0039883a 	mov	fp,zero
80219324:	0021883a 	mov	r16,zero
80219328:	80003926 	beq	r16,zero,80219410 <__ssprint_r+0x13c>
8021932c:	102b883a 	mov	r21,r2
80219330:	102d883a 	mov	r22,r2
80219334:	80803a36 	bltu	r16,r2,80219420 <__ssprint_r+0x14c>
80219338:	88c0030b 	ldhu	r3,12(r17)
8021933c:	1881200c 	andi	r2,r3,1152
80219340:	10002626 	beq	r2,zero,802193dc <__ssprint_r+0x108>
80219344:	88800517 	ldw	r2,20(r17)
80219348:	89400417 	ldw	r5,16(r17)
8021934c:	81800044 	addi	r6,r16,1
80219350:	108f883a 	add	r7,r2,r2
80219354:	3885883a 	add	r2,r7,r2
80219358:	100ed7fa 	srli	r7,r2,31
8021935c:	216dc83a 	sub	r22,r4,r5
80219360:	3589883a 	add	r4,r6,r22
80219364:	3885883a 	add	r2,r7,r2
80219368:	102bd07a 	srai	r21,r2,1
8021936c:	a80d883a 	mov	r6,r21
80219370:	a900022e 	bgeu	r21,r4,8021937c <__ssprint_r+0xa8>
80219374:	202b883a 	mov	r21,r4
80219378:	200d883a 	mov	r6,r4
8021937c:	18c1000c 	andi	r3,r3,1024
80219380:	18002a26 	beq	r3,zero,8021942c <__ssprint_r+0x158>
80219384:	300b883a 	mov	r5,r6
80219388:	9809883a 	mov	r4,r19
8021938c:	0216f200 	call	80216f20 <_malloc_r>
80219390:	1029883a 	mov	r20,r2
80219394:	10002c26 	beq	r2,zero,80219448 <__ssprint_r+0x174>
80219398:	89400417 	ldw	r5,16(r17)
8021939c:	b00d883a 	mov	r6,r22
802193a0:	1009883a 	mov	r4,r2
802193a4:	020f9600 	call	8020f960 <memcpy>
802193a8:	8880030b 	ldhu	r2,12(r17)
802193ac:	00fedfc4 	movi	r3,-1153
802193b0:	10c4703a 	and	r2,r2,r3
802193b4:	10802014 	ori	r2,r2,128
802193b8:	8880030d 	sth	r2,12(r17)
802193bc:	a589883a 	add	r4,r20,r22
802193c0:	adadc83a 	sub	r22,r21,r22
802193c4:	8d400515 	stw	r21,20(r17)
802193c8:	8d800215 	stw	r22,8(r17)
802193cc:	8d000415 	stw	r20,16(r17)
802193d0:	89000015 	stw	r4,0(r17)
802193d4:	802b883a 	mov	r21,r16
802193d8:	802d883a 	mov	r22,r16
802193dc:	b00d883a 	mov	r6,r22
802193e0:	e00b883a 	mov	r5,fp
802193e4:	02178100 	call	80217810 <memmove>
802193e8:	88800217 	ldw	r2,8(r17)
802193ec:	89000017 	ldw	r4,0(r17)
802193f0:	90c00217 	ldw	r3,8(r18)
802193f4:	1545c83a 	sub	r2,r2,r21
802193f8:	2589883a 	add	r4,r4,r22
802193fc:	88800215 	stw	r2,8(r17)
80219400:	89000015 	stw	r4,0(r17)
80219404:	1c21c83a 	sub	r16,r3,r16
80219408:	94000215 	stw	r16,8(r18)
8021940c:	80001726 	beq	r16,zero,8021946c <__ssprint_r+0x198>
80219410:	bf000017 	ldw	fp,0(r23)
80219414:	bc000117 	ldw	r16,4(r23)
80219418:	bdc00204 	addi	r23,r23,8
8021941c:	003fc206 	br	80219328 <__reset+0xfa1f9328>
80219420:	802b883a 	mov	r21,r16
80219424:	802d883a 	mov	r22,r16
80219428:	003fec06 	br	802193dc <__reset+0xfa1f93dc>
8021942c:	9809883a 	mov	r4,r19
80219430:	0218a900 	call	80218a90 <_realloc_r>
80219434:	1029883a 	mov	r20,r2
80219438:	103fe01e 	bne	r2,zero,802193bc <__reset+0xfa1f93bc>
8021943c:	89400417 	ldw	r5,16(r17)
80219440:	9809883a 	mov	r4,r19
80219444:	02163340 	call	80216334 <_free_r>
80219448:	88c0030b 	ldhu	r3,12(r17)
8021944c:	00800304 	movi	r2,12
80219450:	98800015 	stw	r2,0(r19)
80219454:	18c01014 	ori	r3,r3,64
80219458:	88c0030d 	sth	r3,12(r17)
8021945c:	00bfffc4 	movi	r2,-1
80219460:	90000215 	stw	zero,8(r18)
80219464:	90000115 	stw	zero,4(r18)
80219468:	00000206 	br	80219474 <__ssprint_r+0x1a0>
8021946c:	90000115 	stw	zero,4(r18)
80219470:	0005883a 	mov	r2,zero
80219474:	dfc00917 	ldw	ra,36(sp)
80219478:	df000817 	ldw	fp,32(sp)
8021947c:	ddc00717 	ldw	r23,28(sp)
80219480:	dd800617 	ldw	r22,24(sp)
80219484:	dd400517 	ldw	r21,20(sp)
80219488:	dd000417 	ldw	r20,16(sp)
8021948c:	dcc00317 	ldw	r19,12(sp)
80219490:	dc800217 	ldw	r18,8(sp)
80219494:	dc400117 	ldw	r17,4(sp)
80219498:	dc000017 	ldw	r16,0(sp)
8021949c:	dec00a04 	addi	sp,sp,40
802194a0:	f800283a 	ret

802194a4 <___svfiprintf_internal_r>:
802194a4:	2880030b 	ldhu	r2,12(r5)
802194a8:	deffc804 	addi	sp,sp,-224
802194ac:	dcc03115 	stw	r19,196(sp)
802194b0:	dfc03715 	stw	ra,220(sp)
802194b4:	df003615 	stw	fp,216(sp)
802194b8:	ddc03515 	stw	r23,212(sp)
802194bc:	dd803415 	stw	r22,208(sp)
802194c0:	dd403315 	stw	r21,204(sp)
802194c4:	dd003215 	stw	r20,200(sp)
802194c8:	dc803015 	stw	r18,192(sp)
802194cc:	dc402f15 	stw	r17,188(sp)
802194d0:	dc002e15 	stw	r16,184(sp)
802194d4:	d9402715 	stw	r5,156(sp)
802194d8:	d9002a15 	stw	r4,168(sp)
802194dc:	1080200c 	andi	r2,r2,128
802194e0:	d9c02315 	stw	r7,140(sp)
802194e4:	3027883a 	mov	r19,r6
802194e8:	10000226 	beq	r2,zero,802194f4 <___svfiprintf_internal_r+0x50>
802194ec:	28800417 	ldw	r2,16(r5)
802194f0:	10041d26 	beq	r2,zero,8021a568 <___svfiprintf_internal_r+0x10c4>
802194f4:	dac01a04 	addi	r11,sp,104
802194f8:	dac01e15 	stw	r11,120(sp)
802194fc:	d8801e17 	ldw	r2,120(sp)
80219500:	dac019c4 	addi	r11,sp,103
80219504:	dd402a17 	ldw	r21,168(sp)
80219508:	ddc02717 	ldw	r23,156(sp)
8021950c:	05a008b4 	movhi	r22,32802
80219510:	052008b4 	movhi	r20,32802
80219514:	dac01f15 	stw	r11,124(sp)
80219518:	12d7c83a 	sub	r11,r2,r11
8021951c:	b5930a04 	addi	r22,r22,19496
80219520:	a5130604 	addi	r20,r20,19480
80219524:	dec01a15 	stw	sp,104(sp)
80219528:	d8001c15 	stw	zero,112(sp)
8021952c:	d8001b15 	stw	zero,108(sp)
80219530:	d811883a 	mov	r8,sp
80219534:	d8002915 	stw	zero,164(sp)
80219538:	d8002515 	stw	zero,148(sp)
8021953c:	dac02b15 	stw	r11,172(sp)
80219540:	98800007 	ldb	r2,0(r19)
80219544:	1002dd26 	beq	r2,zero,8021a0bc <___svfiprintf_internal_r+0xc18>
80219548:	00c00944 	movi	r3,37
8021954c:	9823883a 	mov	r17,r19
80219550:	10c0021e 	bne	r2,r3,8021955c <___svfiprintf_internal_r+0xb8>
80219554:	00001406 	br	802195a8 <___svfiprintf_internal_r+0x104>
80219558:	10c00326 	beq	r2,r3,80219568 <___svfiprintf_internal_r+0xc4>
8021955c:	8c400044 	addi	r17,r17,1
80219560:	88800007 	ldb	r2,0(r17)
80219564:	103ffc1e 	bne	r2,zero,80219558 <__reset+0xfa1f9558>
80219568:	8ce1c83a 	sub	r16,r17,r19
8021956c:	80000e26 	beq	r16,zero,802195a8 <___svfiprintf_internal_r+0x104>
80219570:	d8c01c17 	ldw	r3,112(sp)
80219574:	d8801b17 	ldw	r2,108(sp)
80219578:	44c00015 	stw	r19,0(r8)
8021957c:	1c07883a 	add	r3,r3,r16
80219580:	10800044 	addi	r2,r2,1
80219584:	d8c01c15 	stw	r3,112(sp)
80219588:	44000115 	stw	r16,4(r8)
8021958c:	d8801b15 	stw	r2,108(sp)
80219590:	00c001c4 	movi	r3,7
80219594:	18831e16 	blt	r3,r2,8021a210 <___svfiprintf_internal_r+0xd6c>
80219598:	42000204 	addi	r8,r8,8
8021959c:	dac02517 	ldw	r11,148(sp)
802195a0:	5c17883a 	add	r11,r11,r16
802195a4:	dac02515 	stw	r11,148(sp)
802195a8:	88800007 	ldb	r2,0(r17)
802195ac:	1002c526 	beq	r2,zero,8021a0c4 <___svfiprintf_internal_r+0xc20>
802195b0:	88c00047 	ldb	r3,1(r17)
802195b4:	8cc00044 	addi	r19,r17,1
802195b8:	d8001d85 	stb	zero,118(sp)
802195bc:	0009883a 	mov	r4,zero
802195c0:	000f883a 	mov	r7,zero
802195c4:	043fffc4 	movi	r16,-1
802195c8:	d8002415 	stw	zero,144(sp)
802195cc:	0025883a 	mov	r18,zero
802195d0:	01401604 	movi	r5,88
802195d4:	01800244 	movi	r6,9
802195d8:	02800a84 	movi	r10,42
802195dc:	02401b04 	movi	r9,108
802195e0:	9cc00044 	addi	r19,r19,1
802195e4:	18bff804 	addi	r2,r3,-32
802195e8:	2881dd36 	bltu	r5,r2,80219d60 <___svfiprintf_internal_r+0x8bc>
802195ec:	100490ba 	slli	r2,r2,2
802195f0:	02e008b4 	movhi	r11,32802
802195f4:	5ae58104 	addi	r11,r11,-27132
802195f8:	12c5883a 	add	r2,r2,r11
802195fc:	10800017 	ldw	r2,0(r2)
80219600:	1000683a 	jmp	r2
80219604:	80219800 	call	88021980 <__reset+0x2001980>
80219608:	80219d60 	cmpeqi	zero,r16,-31115
8021960c:	80219d60 	cmpeqi	zero,r16,-31115
80219610:	802197f4 	orhi	zero,r16,34399
80219614:	80219d60 	cmpeqi	zero,r16,-31115
80219618:	80219d60 	cmpeqi	zero,r16,-31115
8021961c:	80219d60 	cmpeqi	zero,r16,-31115
80219620:	80219d60 	cmpeqi	zero,r16,-31115
80219624:	80219d60 	cmpeqi	zero,r16,-31115
80219628:	80219d60 	cmpeqi	zero,r16,-31115
8021962c:	80219768 	cmpgeui	zero,r16,34397
80219630:	80219944 	addi	zero,r16,-31131
80219634:	80219d60 	cmpeqi	zero,r16,-31115
80219638:	80219794 	ori	zero,r16,34398
8021963c:	80219d94 	ori	zero,r16,34422
80219640:	80219d60 	cmpeqi	zero,r16,-31115
80219644:	80219d88 	cmpgei	zero,r16,-31114
80219648:	80219d28 	cmpgeui	zero,r16,34420
8021964c:	80219d28 	cmpgeui	zero,r16,34420
80219650:	80219d28 	cmpgeui	zero,r16,34420
80219654:	80219d28 	cmpgeui	zero,r16,34420
80219658:	80219d28 	cmpgeui	zero,r16,34420
8021965c:	80219d28 	cmpgeui	zero,r16,34420
80219660:	80219d28 	cmpgeui	zero,r16,34420
80219664:	80219d28 	cmpgeui	zero,r16,34420
80219668:	80219d28 	cmpgeui	zero,r16,34420
8021966c:	80219d60 	cmpeqi	zero,r16,-31115
80219670:	80219d60 	cmpeqi	zero,r16,-31115
80219674:	80219d60 	cmpeqi	zero,r16,-31115
80219678:	80219d60 	cmpeqi	zero,r16,-31115
8021967c:	80219d60 	cmpeqi	zero,r16,-31115
80219680:	80219d60 	cmpeqi	zero,r16,-31115
80219684:	80219d60 	cmpeqi	zero,r16,-31115
80219688:	80219d60 	cmpeqi	zero,r16,-31115
8021968c:	80219d60 	cmpeqi	zero,r16,-31115
80219690:	80219d60 	cmpeqi	zero,r16,-31115
80219694:	80219cc4 	addi	zero,r16,-31117
80219698:	80219d60 	cmpeqi	zero,r16,-31115
8021969c:	80219d60 	cmpeqi	zero,r16,-31115
802196a0:	80219d60 	cmpeqi	zero,r16,-31115
802196a4:	80219d60 	cmpeqi	zero,r16,-31115
802196a8:	80219d60 	cmpeqi	zero,r16,-31115
802196ac:	80219d60 	cmpeqi	zero,r16,-31115
802196b0:	80219d60 	cmpeqi	zero,r16,-31115
802196b4:	80219d60 	cmpeqi	zero,r16,-31115
802196b8:	80219d60 	cmpeqi	zero,r16,-31115
802196bc:	80219d60 	cmpeqi	zero,r16,-31115
802196c0:	80219e3c 	xorhi	zero,r16,34424
802196c4:	80219d60 	cmpeqi	zero,r16,-31115
802196c8:	80219d60 	cmpeqi	zero,r16,-31115
802196cc:	80219d60 	cmpeqi	zero,r16,-31115
802196d0:	80219d60 	cmpeqi	zero,r16,-31115
802196d4:	80219d60 	cmpeqi	zero,r16,-31115
802196d8:	80219dd4 	ori	zero,r16,34423
802196dc:	80219d60 	cmpeqi	zero,r16,-31115
802196e0:	80219d60 	cmpeqi	zero,r16,-31115
802196e4:	80219b08 	cmpgei	zero,r16,-31124
802196e8:	80219d60 	cmpeqi	zero,r16,-31115
802196ec:	80219d60 	cmpeqi	zero,r16,-31115
802196f0:	80219d60 	cmpeqi	zero,r16,-31115
802196f4:	80219d60 	cmpeqi	zero,r16,-31115
802196f8:	80219d60 	cmpeqi	zero,r16,-31115
802196fc:	80219d60 	cmpeqi	zero,r16,-31115
80219700:	80219d60 	cmpeqi	zero,r16,-31115
80219704:	80219d60 	cmpeqi	zero,r16,-31115
80219708:	80219d60 	cmpeqi	zero,r16,-31115
8021970c:	80219d60 	cmpeqi	zero,r16,-31115
80219710:	802199f8 	rdprs	zero,r16,-31129
80219714:	80219ba4 	muli	zero,r16,-31122
80219718:	80219d60 	cmpeqi	zero,r16,-31115
8021971c:	80219d60 	cmpeqi	zero,r16,-31115
80219720:	80219d60 	cmpeqi	zero,r16,-31115
80219724:	80219b98 	cmpnei	zero,r16,-31122
80219728:	80219ba4 	muli	zero,r16,-31122
8021972c:	80219d60 	cmpeqi	zero,r16,-31115
80219730:	80219d60 	cmpeqi	zero,r16,-31115
80219734:	80219b88 	cmpgei	zero,r16,-31122
80219738:	80219d60 	cmpeqi	zero,r16,-31115
8021973c:	80219b4c 	andi	zero,r16,34413
80219740:	80219954 	ori	zero,r16,34405
80219744:	802197a0 	cmpeqi	zero,r16,-31138
80219748:	80219cb8 	rdprs	zero,r16,-31118
8021974c:	80219d60 	cmpeqi	zero,r16,-31115
80219750:	80219c6c 	andhi	zero,r16,34417
80219754:	80219d60 	cmpeqi	zero,r16,-31115
80219758:	802198c4 	addi	zero,r16,-31133
8021975c:	80219d60 	cmpeqi	zero,r16,-31115
80219760:	80219d60 	cmpeqi	zero,r16,-31115
80219764:	80219820 	cmpeqi	zero,r16,-31136
80219768:	dac02317 	ldw	r11,140(sp)
8021976c:	5ac00017 	ldw	r11,0(r11)
80219770:	dac02415 	stw	r11,144(sp)
80219774:	dac02317 	ldw	r11,140(sp)
80219778:	58800104 	addi	r2,r11,4
8021977c:	dac02417 	ldw	r11,144(sp)
80219780:	5802e90e 	bge	r11,zero,8021a328 <___svfiprintf_internal_r+0xe84>
80219784:	dac02417 	ldw	r11,144(sp)
80219788:	d8802315 	stw	r2,140(sp)
8021978c:	02d7c83a 	sub	r11,zero,r11
80219790:	dac02415 	stw	r11,144(sp)
80219794:	94800114 	ori	r18,r18,4
80219798:	98c00007 	ldb	r3,0(r19)
8021979c:	003f9006 	br	802195e0 <__reset+0xfa1f95e0>
802197a0:	00800c04 	movi	r2,48
802197a4:	dac02317 	ldw	r11,140(sp)
802197a8:	d8801d05 	stb	r2,116(sp)
802197ac:	00801e04 	movi	r2,120
802197b0:	d8801d45 	stb	r2,117(sp)
802197b4:	d8001d85 	stb	zero,118(sp)
802197b8:	58c00104 	addi	r3,r11,4
802197bc:	5f000017 	ldw	fp,0(r11)
802197c0:	0013883a 	mov	r9,zero
802197c4:	90800094 	ori	r2,r18,2
802197c8:	80032b16 	blt	r16,zero,8021a478 <___svfiprintf_internal_r+0xfd4>
802197cc:	00bfdfc4 	movi	r2,-129
802197d0:	90a4703a 	and	r18,r18,r2
802197d4:	d8c02315 	stw	r3,140(sp)
802197d8:	94800094 	ori	r18,r18,2
802197dc:	e002dc26 	beq	fp,zero,8021a350 <___svfiprintf_internal_r+0xeac>
802197e0:	012008b4 	movhi	r4,32802
802197e4:	21129e04 	addi	r4,r4,19064
802197e8:	0015883a 	mov	r10,zero
802197ec:	d9002915 	stw	r4,164(sp)
802197f0:	00002306 	br	80219880 <___svfiprintf_internal_r+0x3dc>
802197f4:	94800054 	ori	r18,r18,1
802197f8:	98c00007 	ldb	r3,0(r19)
802197fc:	003f7806 	br	802195e0 <__reset+0xfa1f95e0>
80219800:	38803fcc 	andi	r2,r7,255
80219804:	1080201c 	xori	r2,r2,128
80219808:	10bfe004 	addi	r2,r2,-128
8021980c:	1002f31e 	bne	r2,zero,8021a3dc <___svfiprintf_internal_r+0xf38>
80219810:	01000044 	movi	r4,1
80219814:	01c00804 	movi	r7,32
80219818:	98c00007 	ldb	r3,0(r19)
8021981c:	003f7006 	br	802195e0 <__reset+0xfa1f95e0>
80219820:	21003fcc 	andi	r4,r4,255
80219824:	2003aa1e 	bne	r4,zero,8021a6d0 <___svfiprintf_internal_r+0x122c>
80219828:	00a008b4 	movhi	r2,32802
8021982c:	10929e04 	addi	r2,r2,19064
80219830:	d8802915 	stw	r2,164(sp)
80219834:	9080080c 	andi	r2,r18,32
80219838:	1000ba26 	beq	r2,zero,80219b24 <___svfiprintf_internal_r+0x680>
8021983c:	dac02317 	ldw	r11,140(sp)
80219840:	5f000017 	ldw	fp,0(r11)
80219844:	5a400117 	ldw	r9,4(r11)
80219848:	5ac00204 	addi	r11,r11,8
8021984c:	dac02315 	stw	r11,140(sp)
80219850:	9080004c 	andi	r2,r18,1
80219854:	10029026 	beq	r2,zero,8021a298 <___svfiprintf_internal_r+0xdf4>
80219858:	e244b03a 	or	r2,fp,r9
8021985c:	1002d41e 	bne	r2,zero,8021a3b0 <___svfiprintf_internal_r+0xf0c>
80219860:	d8001d85 	stb	zero,118(sp)
80219864:	80030b16 	blt	r16,zero,8021a494 <___svfiprintf_internal_r+0xff0>
80219868:	00bfdfc4 	movi	r2,-129
8021986c:	90a4703a 	and	r18,r18,r2
80219870:	0015883a 	mov	r10,zero
80219874:	80002426 	beq	r16,zero,80219908 <___svfiprintf_internal_r+0x464>
80219878:	0039883a 	mov	fp,zero
8021987c:	0013883a 	mov	r9,zero
80219880:	d9002917 	ldw	r4,164(sp)
80219884:	dc401a04 	addi	r17,sp,104
80219888:	e08003cc 	andi	r2,fp,15
8021988c:	4806973a 	slli	r3,r9,28
80219890:	2085883a 	add	r2,r4,r2
80219894:	e038d13a 	srli	fp,fp,4
80219898:	10800003 	ldbu	r2,0(r2)
8021989c:	4812d13a 	srli	r9,r9,4
802198a0:	8c7fffc4 	addi	r17,r17,-1
802198a4:	1f38b03a 	or	fp,r3,fp
802198a8:	88800005 	stb	r2,0(r17)
802198ac:	e244b03a 	or	r2,fp,r9
802198b0:	103ff51e 	bne	r2,zero,80219888 <__reset+0xfa1f9888>
802198b4:	dac01e17 	ldw	r11,120(sp)
802198b8:	5c57c83a 	sub	r11,r11,r17
802198bc:	dac02115 	stw	r11,132(sp)
802198c0:	00001406 	br	80219914 <___svfiprintf_internal_r+0x470>
802198c4:	21003fcc 	andi	r4,r4,255
802198c8:	2003741e 	bne	r4,zero,8021a69c <___svfiprintf_internal_r+0x11f8>
802198cc:	9080080c 	andi	r2,r18,32
802198d0:	10014526 	beq	r2,zero,80219de8 <___svfiprintf_internal_r+0x944>
802198d4:	dac02317 	ldw	r11,140(sp)
802198d8:	d8001d85 	stb	zero,118(sp)
802198dc:	58c00204 	addi	r3,r11,8
802198e0:	5f000017 	ldw	fp,0(r11)
802198e4:	5a400117 	ldw	r9,4(r11)
802198e8:	8002d916 	blt	r16,zero,8021a450 <___svfiprintf_internal_r+0xfac>
802198ec:	013fdfc4 	movi	r4,-129
802198f0:	e244b03a 	or	r2,fp,r9
802198f4:	d8c02315 	stw	r3,140(sp)
802198f8:	9124703a 	and	r18,r18,r4
802198fc:	0015883a 	mov	r10,zero
80219900:	1000b91e 	bne	r2,zero,80219be8 <___svfiprintf_internal_r+0x744>
80219904:	8002e61e 	bne	r16,zero,8021a4a0 <___svfiprintf_internal_r+0xffc>
80219908:	0021883a 	mov	r16,zero
8021990c:	d8002115 	stw	zero,132(sp)
80219910:	dc401a04 	addi	r17,sp,104
80219914:	d8c02117 	ldw	r3,132(sp)
80219918:	dc002015 	stw	r16,128(sp)
8021991c:	80c0010e 	bge	r16,r3,80219924 <___svfiprintf_internal_r+0x480>
80219920:	d8c02015 	stw	r3,128(sp)
80219924:	52803fcc 	andi	r10,r10,255
80219928:	5280201c 	xori	r10,r10,128
8021992c:	52bfe004 	addi	r10,r10,-128
80219930:	50003c26 	beq	r10,zero,80219a24 <___svfiprintf_internal_r+0x580>
80219934:	dac02017 	ldw	r11,128(sp)
80219938:	5ac00044 	addi	r11,r11,1
8021993c:	dac02015 	stw	r11,128(sp)
80219940:	00003806 	br	80219a24 <___svfiprintf_internal_r+0x580>
80219944:	01000044 	movi	r4,1
80219948:	01c00ac4 	movi	r7,43
8021994c:	98c00007 	ldb	r3,0(r19)
80219950:	003f2306 	br	802195e0 <__reset+0xfa1f95e0>
80219954:	21003fcc 	andi	r4,r4,255
80219958:	2003481e 	bne	r4,zero,8021a67c <___svfiprintf_internal_r+0x11d8>
8021995c:	9080080c 	andi	r2,r18,32
80219960:	10013b26 	beq	r2,zero,80219e50 <___svfiprintf_internal_r+0x9ac>
80219964:	dac02317 	ldw	r11,140(sp)
80219968:	d8001d85 	stb	zero,118(sp)
8021996c:	58800204 	addi	r2,r11,8
80219970:	5f000017 	ldw	fp,0(r11)
80219974:	5a400117 	ldw	r9,4(r11)
80219978:	8002a816 	blt	r16,zero,8021a41c <___svfiprintf_internal_r+0xf78>
8021997c:	013fdfc4 	movi	r4,-129
80219980:	e246b03a 	or	r3,fp,r9
80219984:	d8802315 	stw	r2,140(sp)
80219988:	9124703a 	and	r18,r18,r4
8021998c:	18013c26 	beq	r3,zero,80219e80 <___svfiprintf_internal_r+0x9dc>
80219990:	0015883a 	mov	r10,zero
80219994:	dc401a04 	addi	r17,sp,104
80219998:	e006d0fa 	srli	r3,fp,3
8021999c:	4808977a 	slli	r4,r9,29
802199a0:	4812d0fa 	srli	r9,r9,3
802199a4:	e70001cc 	andi	fp,fp,7
802199a8:	e0800c04 	addi	r2,fp,48
802199ac:	8c7fffc4 	addi	r17,r17,-1
802199b0:	20f8b03a 	or	fp,r4,r3
802199b4:	88800005 	stb	r2,0(r17)
802199b8:	e246b03a 	or	r3,fp,r9
802199bc:	183ff61e 	bne	r3,zero,80219998 <__reset+0xfa1f9998>
802199c0:	90c0004c 	andi	r3,r18,1
802199c4:	1800a526 	beq	r3,zero,80219c5c <___svfiprintf_internal_r+0x7b8>
802199c8:	10803fcc 	andi	r2,r2,255
802199cc:	1080201c 	xori	r2,r2,128
802199d0:	10bfe004 	addi	r2,r2,-128
802199d4:	00c00c04 	movi	r3,48
802199d8:	10ffb626 	beq	r2,r3,802198b4 <__reset+0xfa1f98b4>
802199dc:	88ffffc5 	stb	r3,-1(r17)
802199e0:	d8c01e17 	ldw	r3,120(sp)
802199e4:	88bfffc4 	addi	r2,r17,-1
802199e8:	1023883a 	mov	r17,r2
802199ec:	1887c83a 	sub	r3,r3,r2
802199f0:	d8c02115 	stw	r3,132(sp)
802199f4:	003fc706 	br	80219914 <__reset+0xfa1f9914>
802199f8:	dac02317 	ldw	r11,140(sp)
802199fc:	00c00044 	movi	r3,1
80219a00:	d8c02015 	stw	r3,128(sp)
80219a04:	58800017 	ldw	r2,0(r11)
80219a08:	5ac00104 	addi	r11,r11,4
80219a0c:	d8001d85 	stb	zero,118(sp)
80219a10:	d8801005 	stb	r2,64(sp)
80219a14:	dac02315 	stw	r11,140(sp)
80219a18:	d8c02115 	stw	r3,132(sp)
80219a1c:	dc401004 	addi	r17,sp,64
80219a20:	0021883a 	mov	r16,zero
80219a24:	90c0008c 	andi	r3,r18,2
80219a28:	d8c02215 	stw	r3,136(sp)
80219a2c:	18000326 	beq	r3,zero,80219a3c <___svfiprintf_internal_r+0x598>
80219a30:	dac02017 	ldw	r11,128(sp)
80219a34:	5ac00084 	addi	r11,r11,2
80219a38:	dac02015 	stw	r11,128(sp)
80219a3c:	90c0210c 	andi	r3,r18,132
80219a40:	d8c02615 	stw	r3,152(sp)
80219a44:	1801131e 	bne	r3,zero,80219e94 <___svfiprintf_internal_r+0x9f0>
80219a48:	dac02417 	ldw	r11,144(sp)
80219a4c:	d8c02017 	ldw	r3,128(sp)
80219a50:	58f9c83a 	sub	fp,r11,r3
80219a54:	07010f0e 	bge	zero,fp,80219e94 <___svfiprintf_internal_r+0x9f0>
80219a58:	02400404 	movi	r9,16
80219a5c:	d8c01c17 	ldw	r3,112(sp)
80219a60:	d8801b17 	ldw	r2,108(sp)
80219a64:	4f02d60e 	bge	r9,fp,8021a5c0 <___svfiprintf_internal_r+0x111c>
80219a68:	016008b4 	movhi	r5,32802
80219a6c:	29530a04 	addi	r5,r5,19496
80219a70:	d9402815 	stw	r5,160(sp)
80219a74:	028001c4 	movi	r10,7
80219a78:	00000306 	br	80219a88 <___svfiprintf_internal_r+0x5e4>
80219a7c:	e73ffc04 	addi	fp,fp,-16
80219a80:	42000204 	addi	r8,r8,8
80219a84:	4f00150e 	bge	r9,fp,80219adc <___svfiprintf_internal_r+0x638>
80219a88:	18c00404 	addi	r3,r3,16
80219a8c:	10800044 	addi	r2,r2,1
80219a90:	45800015 	stw	r22,0(r8)
80219a94:	42400115 	stw	r9,4(r8)
80219a98:	d8c01c15 	stw	r3,112(sp)
80219a9c:	d8801b15 	stw	r2,108(sp)
80219aa0:	50bff60e 	bge	r10,r2,80219a7c <__reset+0xfa1f9a7c>
80219aa4:	d9801a04 	addi	r6,sp,104
80219aa8:	b80b883a 	mov	r5,r23
80219aac:	a809883a 	mov	r4,r21
80219ab0:	da402c15 	stw	r9,176(sp)
80219ab4:	da802d15 	stw	r10,180(sp)
80219ab8:	02192d40 	call	802192d4 <__ssprint_r>
80219abc:	da402c17 	ldw	r9,176(sp)
80219ac0:	da802d17 	ldw	r10,180(sp)
80219ac4:	1001851e 	bne	r2,zero,8021a0dc <___svfiprintf_internal_r+0xc38>
80219ac8:	e73ffc04 	addi	fp,fp,-16
80219acc:	d8c01c17 	ldw	r3,112(sp)
80219ad0:	d8801b17 	ldw	r2,108(sp)
80219ad4:	d811883a 	mov	r8,sp
80219ad8:	4f3feb16 	blt	r9,fp,80219a88 <__reset+0xfa1f9a88>
80219adc:	dac02817 	ldw	r11,160(sp)
80219ae0:	e0c7883a 	add	r3,fp,r3
80219ae4:	10800044 	addi	r2,r2,1
80219ae8:	42c00015 	stw	r11,0(r8)
80219aec:	47000115 	stw	fp,4(r8)
80219af0:	d8c01c15 	stw	r3,112(sp)
80219af4:	d8801b15 	stw	r2,108(sp)
80219af8:	010001c4 	movi	r4,7
80219afc:	2081ee16 	blt	r4,r2,8021a2b8 <___svfiprintf_internal_r+0xe14>
80219b00:	42000204 	addi	r8,r8,8
80219b04:	0000e506 	br	80219e9c <___svfiprintf_internal_r+0x9f8>
80219b08:	21003fcc 	andi	r4,r4,255
80219b0c:	2002dd1e 	bne	r4,zero,8021a684 <___svfiprintf_internal_r+0x11e0>
80219b10:	00a008b4 	movhi	r2,32802
80219b14:	10929904 	addi	r2,r2,19044
80219b18:	d8802915 	stw	r2,164(sp)
80219b1c:	9080080c 	andi	r2,r18,32
80219b20:	103f461e 	bne	r2,zero,8021983c <__reset+0xfa1f983c>
80219b24:	9080040c 	andi	r2,r18,16
80219b28:	10022e1e 	bne	r2,zero,8021a3e4 <___svfiprintf_internal_r+0xf40>
80219b2c:	9080100c 	andi	r2,r18,64
80219b30:	dac02317 	ldw	r11,140(sp)
80219b34:	10027326 	beq	r2,zero,8021a504 <___svfiprintf_internal_r+0x1060>
80219b38:	5f00000b 	ldhu	fp,0(r11)
80219b3c:	5ac00104 	addi	r11,r11,4
80219b40:	0013883a 	mov	r9,zero
80219b44:	dac02315 	stw	r11,140(sp)
80219b48:	003f4106 	br	80219850 <__reset+0xfa1f9850>
80219b4c:	21003fcc 	andi	r4,r4,255
80219b50:	2002e11e 	bne	r4,zero,8021a6d8 <___svfiprintf_internal_r+0x1234>
80219b54:	9080080c 	andi	r2,r18,32
80219b58:	1002011e 	bne	r2,zero,8021a360 <___svfiprintf_internal_r+0xebc>
80219b5c:	9080040c 	andi	r2,r18,16
80219b60:	10023e1e 	bne	r2,zero,8021a45c <___svfiprintf_internal_r+0xfb8>
80219b64:	9480100c 	andi	r18,r18,64
80219b68:	90023c26 	beq	r18,zero,8021a45c <___svfiprintf_internal_r+0xfb8>
80219b6c:	dac02317 	ldw	r11,140(sp)
80219b70:	58800017 	ldw	r2,0(r11)
80219b74:	5ac00104 	addi	r11,r11,4
80219b78:	dac02315 	stw	r11,140(sp)
80219b7c:	dac02517 	ldw	r11,148(sp)
80219b80:	12c0000d 	sth	r11,0(r2)
80219b84:	003e6e06 	br	80219540 <__reset+0xfa1f9540>
80219b88:	98c00007 	ldb	r3,0(r19)
80219b8c:	1a422926 	beq	r3,r9,8021a434 <___svfiprintf_internal_r+0xf90>
80219b90:	94800414 	ori	r18,r18,16
80219b94:	003e9206 	br	802195e0 <__reset+0xfa1f95e0>
80219b98:	94801014 	ori	r18,r18,64
80219b9c:	98c00007 	ldb	r3,0(r19)
80219ba0:	003e8f06 	br	802195e0 <__reset+0xfa1f95e0>
80219ba4:	21003fcc 	andi	r4,r4,255
80219ba8:	2002c71e 	bne	r4,zero,8021a6c8 <___svfiprintf_internal_r+0x1224>
80219bac:	9080080c 	andi	r2,r18,32
80219bb0:	10004926 	beq	r2,zero,80219cd8 <___svfiprintf_internal_r+0x834>
80219bb4:	dac02317 	ldw	r11,140(sp)
80219bb8:	58800117 	ldw	r2,4(r11)
80219bbc:	5f000017 	ldw	fp,0(r11)
80219bc0:	5ac00204 	addi	r11,r11,8
80219bc4:	dac02315 	stw	r11,140(sp)
80219bc8:	1013883a 	mov	r9,r2
80219bcc:	10004b16 	blt	r2,zero,80219cfc <___svfiprintf_internal_r+0x858>
80219bd0:	da801d83 	ldbu	r10,118(sp)
80219bd4:	8001cb16 	blt	r16,zero,8021a304 <___svfiprintf_internal_r+0xe60>
80219bd8:	00ffdfc4 	movi	r3,-129
80219bdc:	e244b03a 	or	r2,fp,r9
80219be0:	90e4703a 	and	r18,r18,r3
80219be4:	103f4726 	beq	r2,zero,80219904 <__reset+0xfa1f9904>
80219be8:	48008c26 	beq	r9,zero,80219e1c <___svfiprintf_internal_r+0x978>
80219bec:	dc802015 	stw	r18,128(sp)
80219bf0:	dc002115 	stw	r16,132(sp)
80219bf4:	dc401a04 	addi	r17,sp,104
80219bf8:	e021883a 	mov	r16,fp
80219bfc:	da002215 	stw	r8,136(sp)
80219c00:	5039883a 	mov	fp,r10
80219c04:	4825883a 	mov	r18,r9
80219c08:	8009883a 	mov	r4,r16
80219c0c:	900b883a 	mov	r5,r18
80219c10:	01800284 	movi	r6,10
80219c14:	000f883a 	mov	r7,zero
80219c18:	021cbd40 	call	8021cbd4 <__umoddi3>
80219c1c:	10800c04 	addi	r2,r2,48
80219c20:	8c7fffc4 	addi	r17,r17,-1
80219c24:	8009883a 	mov	r4,r16
80219c28:	900b883a 	mov	r5,r18
80219c2c:	88800005 	stb	r2,0(r17)
80219c30:	01800284 	movi	r6,10
80219c34:	000f883a 	mov	r7,zero
80219c38:	021c65c0 	call	8021c65c <__udivdi3>
80219c3c:	1021883a 	mov	r16,r2
80219c40:	10c4b03a 	or	r2,r2,r3
80219c44:	1825883a 	mov	r18,r3
80219c48:	103fef1e 	bne	r2,zero,80219c08 <__reset+0xfa1f9c08>
80219c4c:	dc802017 	ldw	r18,128(sp)
80219c50:	dc002117 	ldw	r16,132(sp)
80219c54:	da002217 	ldw	r8,136(sp)
80219c58:	e015883a 	mov	r10,fp
80219c5c:	d8c01e17 	ldw	r3,120(sp)
80219c60:	1c47c83a 	sub	r3,r3,r17
80219c64:	d8c02115 	stw	r3,132(sp)
80219c68:	003f2a06 	br	80219914 <__reset+0xfa1f9914>
80219c6c:	dac02317 	ldw	r11,140(sp)
80219c70:	d8001d85 	stb	zero,118(sp)
80219c74:	5c400017 	ldw	r17,0(r11)
80219c78:	5f000104 	addi	fp,r11,4
80219c7c:	88022f26 	beq	r17,zero,8021a53c <___svfiprintf_internal_r+0x1098>
80219c80:	80022516 	blt	r16,zero,8021a518 <___svfiprintf_internal_r+0x1074>
80219c84:	800d883a 	mov	r6,r16
80219c88:	000b883a 	mov	r5,zero
80219c8c:	8809883a 	mov	r4,r17
80219c90:	da002c15 	stw	r8,176(sp)
80219c94:	021772c0 	call	8021772c <memchr>
80219c98:	da002c17 	ldw	r8,176(sp)
80219c9c:	10026426 	beq	r2,zero,8021a630 <___svfiprintf_internal_r+0x118c>
80219ca0:	1445c83a 	sub	r2,r2,r17
80219ca4:	d8802115 	stw	r2,132(sp)
80219ca8:	da801d83 	ldbu	r10,118(sp)
80219cac:	df002315 	stw	fp,140(sp)
80219cb0:	0021883a 	mov	r16,zero
80219cb4:	003f1706 	br	80219914 <__reset+0xfa1f9914>
80219cb8:	94800814 	ori	r18,r18,32
80219cbc:	98c00007 	ldb	r3,0(r19)
80219cc0:	003e4706 	br	802195e0 <__reset+0xfa1f95e0>
80219cc4:	21003fcc 	andi	r4,r4,255
80219cc8:	2002701e 	bne	r4,zero,8021a68c <___svfiprintf_internal_r+0x11e8>
80219ccc:	94800414 	ori	r18,r18,16
80219cd0:	9080080c 	andi	r2,r18,32
80219cd4:	103fb71e 	bne	r2,zero,80219bb4 <__reset+0xfa1f9bb4>
80219cd8:	9080040c 	andi	r2,r18,16
80219cdc:	1001ab26 	beq	r2,zero,8021a38c <___svfiprintf_internal_r+0xee8>
80219ce0:	dac02317 	ldw	r11,140(sp)
80219ce4:	5f000017 	ldw	fp,0(r11)
80219ce8:	5ac00104 	addi	r11,r11,4
80219cec:	dac02315 	stw	r11,140(sp)
80219cf0:	e013d7fa 	srai	r9,fp,31
80219cf4:	4805883a 	mov	r2,r9
80219cf8:	103fb50e 	bge	r2,zero,80219bd0 <__reset+0xfa1f9bd0>
80219cfc:	0739c83a 	sub	fp,zero,fp
80219d00:	02800b44 	movi	r10,45
80219d04:	e004c03a 	cmpne	r2,fp,zero
80219d08:	0253c83a 	sub	r9,zero,r9
80219d0c:	da801d85 	stb	r10,118(sp)
80219d10:	4893c83a 	sub	r9,r9,r2
80219d14:	80023016 	blt	r16,zero,8021a5d8 <___svfiprintf_internal_r+0x1134>
80219d18:	00bfdfc4 	movi	r2,-129
80219d1c:	90a4703a 	and	r18,r18,r2
80219d20:	483fb21e 	bne	r9,zero,80219bec <__reset+0xfa1f9bec>
80219d24:	00003d06 	br	80219e1c <___svfiprintf_internal_r+0x978>
80219d28:	9817883a 	mov	r11,r19
80219d2c:	d8002415 	stw	zero,144(sp)
80219d30:	18bff404 	addi	r2,r3,-48
80219d34:	0019883a 	mov	r12,zero
80219d38:	58c00007 	ldb	r3,0(r11)
80219d3c:	630002a4 	muli	r12,r12,10
80219d40:	9cc00044 	addi	r19,r19,1
80219d44:	9817883a 	mov	r11,r19
80219d48:	1319883a 	add	r12,r2,r12
80219d4c:	18bff404 	addi	r2,r3,-48
80219d50:	30bff92e 	bgeu	r6,r2,80219d38 <__reset+0xfa1f9d38>
80219d54:	db002415 	stw	r12,144(sp)
80219d58:	18bff804 	addi	r2,r3,-32
80219d5c:	28be232e 	bgeu	r5,r2,802195ec <__reset+0xfa1f95ec>
80219d60:	21003fcc 	andi	r4,r4,255
80219d64:	20024b1e 	bne	r4,zero,8021a694 <___svfiprintf_internal_r+0x11f0>
80219d68:	1800d626 	beq	r3,zero,8021a0c4 <___svfiprintf_internal_r+0xc20>
80219d6c:	02c00044 	movi	r11,1
80219d70:	dac02015 	stw	r11,128(sp)
80219d74:	d8c01005 	stb	r3,64(sp)
80219d78:	d8001d85 	stb	zero,118(sp)
80219d7c:	dac02115 	stw	r11,132(sp)
80219d80:	dc401004 	addi	r17,sp,64
80219d84:	003f2606 	br	80219a20 <__reset+0xfa1f9a20>
80219d88:	94802014 	ori	r18,r18,128
80219d8c:	98c00007 	ldb	r3,0(r19)
80219d90:	003e1306 	br	802195e0 <__reset+0xfa1f95e0>
80219d94:	98c00007 	ldb	r3,0(r19)
80219d98:	9ac00044 	addi	r11,r19,1
80219d9c:	1a822b26 	beq	r3,r10,8021a64c <___svfiprintf_internal_r+0x11a8>
80219da0:	18bff404 	addi	r2,r3,-48
80219da4:	0021883a 	mov	r16,zero
80219da8:	30821e36 	bltu	r6,r2,8021a624 <___svfiprintf_internal_r+0x1180>
80219dac:	58c00007 	ldb	r3,0(r11)
80219db0:	840002a4 	muli	r16,r16,10
80219db4:	5cc00044 	addi	r19,r11,1
80219db8:	9817883a 	mov	r11,r19
80219dbc:	80a1883a 	add	r16,r16,r2
80219dc0:	18bff404 	addi	r2,r3,-48
80219dc4:	30bff92e 	bgeu	r6,r2,80219dac <__reset+0xfa1f9dac>
80219dc8:	803e060e 	bge	r16,zero,802195e4 <__reset+0xfa1f95e4>
80219dcc:	043fffc4 	movi	r16,-1
80219dd0:	003e0406 	br	802195e4 <__reset+0xfa1f95e4>
80219dd4:	21003fcc 	andi	r4,r4,255
80219dd8:	2002371e 	bne	r4,zero,8021a6b8 <___svfiprintf_internal_r+0x1214>
80219ddc:	94800414 	ori	r18,r18,16
80219de0:	9080080c 	andi	r2,r18,32
80219de4:	103ebb1e 	bne	r2,zero,802198d4 <__reset+0xfa1f98d4>
80219de8:	9080040c 	andi	r2,r18,16
80219dec:	10013b26 	beq	r2,zero,8021a2dc <___svfiprintf_internal_r+0xe38>
80219df0:	dac02317 	ldw	r11,140(sp)
80219df4:	d8001d85 	stb	zero,118(sp)
80219df8:	0013883a 	mov	r9,zero
80219dfc:	58800104 	addi	r2,r11,4
80219e00:	5f000017 	ldw	fp,0(r11)
80219e04:	80013d16 	blt	r16,zero,8021a2fc <___svfiprintf_internal_r+0xe58>
80219e08:	00ffdfc4 	movi	r3,-129
80219e0c:	d8802315 	stw	r2,140(sp)
80219e10:	90e4703a 	and	r18,r18,r3
80219e14:	0015883a 	mov	r10,zero
80219e18:	e03eba26 	beq	fp,zero,80219904 <__reset+0xfa1f9904>
80219e1c:	00800244 	movi	r2,9
80219e20:	173f7236 	bltu	r2,fp,80219bec <__reset+0xfa1f9bec>
80219e24:	dac02b17 	ldw	r11,172(sp)
80219e28:	e7000c04 	addi	fp,fp,48
80219e2c:	df0019c5 	stb	fp,103(sp)
80219e30:	dac02115 	stw	r11,132(sp)
80219e34:	dc4019c4 	addi	r17,sp,103
80219e38:	003eb606 	br	80219914 <__reset+0xfa1f9914>
80219e3c:	21003fcc 	andi	r4,r4,255
80219e40:	20021f1e 	bne	r4,zero,8021a6c0 <___svfiprintf_internal_r+0x121c>
80219e44:	94800414 	ori	r18,r18,16
80219e48:	9080080c 	andi	r2,r18,32
80219e4c:	103ec51e 	bne	r2,zero,80219964 <__reset+0xfa1f9964>
80219e50:	9080040c 	andi	r2,r18,16
80219e54:	10016926 	beq	r2,zero,8021a3fc <___svfiprintf_internal_r+0xf58>
80219e58:	dac02317 	ldw	r11,140(sp)
80219e5c:	d8001d85 	stb	zero,118(sp)
80219e60:	0013883a 	mov	r9,zero
80219e64:	58800104 	addi	r2,r11,4
80219e68:	5f000017 	ldw	fp,0(r11)
80219e6c:	80016b16 	blt	r16,zero,8021a41c <___svfiprintf_internal_r+0xf78>
80219e70:	00ffdfc4 	movi	r3,-129
80219e74:	d8802315 	stw	r2,140(sp)
80219e78:	90e4703a 	and	r18,r18,r3
80219e7c:	e03ec41e 	bne	fp,zero,80219990 <__reset+0xfa1f9990>
80219e80:	0015883a 	mov	r10,zero
80219e84:	8001c226 	beq	r16,zero,8021a590 <___svfiprintf_internal_r+0x10ec>
80219e88:	0039883a 	mov	fp,zero
80219e8c:	0013883a 	mov	r9,zero
80219e90:	003ec006 	br	80219994 <__reset+0xfa1f9994>
80219e94:	d8c01c17 	ldw	r3,112(sp)
80219e98:	d8801b17 	ldw	r2,108(sp)
80219e9c:	d9001d87 	ldb	r4,118(sp)
80219ea0:	20000b26 	beq	r4,zero,80219ed0 <___svfiprintf_internal_r+0xa2c>
80219ea4:	d9001d84 	addi	r4,sp,118
80219ea8:	18c00044 	addi	r3,r3,1
80219eac:	10800044 	addi	r2,r2,1
80219eb0:	41000015 	stw	r4,0(r8)
80219eb4:	01000044 	movi	r4,1
80219eb8:	41000115 	stw	r4,4(r8)
80219ebc:	d8c01c15 	stw	r3,112(sp)
80219ec0:	d8801b15 	stw	r2,108(sp)
80219ec4:	010001c4 	movi	r4,7
80219ec8:	2080e116 	blt	r4,r2,8021a250 <___svfiprintf_internal_r+0xdac>
80219ecc:	42000204 	addi	r8,r8,8
80219ed0:	dac02217 	ldw	r11,136(sp)
80219ed4:	58000b26 	beq	r11,zero,80219f04 <___svfiprintf_internal_r+0xa60>
80219ed8:	d9001d04 	addi	r4,sp,116
80219edc:	18c00084 	addi	r3,r3,2
80219ee0:	10800044 	addi	r2,r2,1
80219ee4:	41000015 	stw	r4,0(r8)
80219ee8:	01000084 	movi	r4,2
80219eec:	41000115 	stw	r4,4(r8)
80219ef0:	d8c01c15 	stw	r3,112(sp)
80219ef4:	d8801b15 	stw	r2,108(sp)
80219ef8:	010001c4 	movi	r4,7
80219efc:	2080dd16 	blt	r4,r2,8021a274 <___svfiprintf_internal_r+0xdd0>
80219f00:	42000204 	addi	r8,r8,8
80219f04:	dac02617 	ldw	r11,152(sp)
80219f08:	01002004 	movi	r4,128
80219f0c:	59008426 	beq	r11,r4,8021a120 <___svfiprintf_internal_r+0xc7c>
80219f10:	dac02117 	ldw	r11,132(sp)
80219f14:	82e1c83a 	sub	r16,r16,r11
80219f18:	0400270e 	bge	zero,r16,80219fb8 <___svfiprintf_internal_r+0xb14>
80219f1c:	01c00404 	movi	r7,16
80219f20:	3c016a0e 	bge	r7,r16,8021a4cc <___svfiprintf_internal_r+0x1028>
80219f24:	016008b4 	movhi	r5,32802
80219f28:	29530604 	addi	r5,r5,19480
80219f2c:	d9402215 	stw	r5,136(sp)
80219f30:	070001c4 	movi	fp,7
80219f34:	00000306 	br	80219f44 <___svfiprintf_internal_r+0xaa0>
80219f38:	843ffc04 	addi	r16,r16,-16
80219f3c:	42000204 	addi	r8,r8,8
80219f40:	3c00130e 	bge	r7,r16,80219f90 <___svfiprintf_internal_r+0xaec>
80219f44:	18c00404 	addi	r3,r3,16
80219f48:	10800044 	addi	r2,r2,1
80219f4c:	45000015 	stw	r20,0(r8)
80219f50:	41c00115 	stw	r7,4(r8)
80219f54:	d8c01c15 	stw	r3,112(sp)
80219f58:	d8801b15 	stw	r2,108(sp)
80219f5c:	e0bff60e 	bge	fp,r2,80219f38 <__reset+0xfa1f9f38>
80219f60:	d9801a04 	addi	r6,sp,104
80219f64:	b80b883a 	mov	r5,r23
80219f68:	a809883a 	mov	r4,r21
80219f6c:	d9c02c15 	stw	r7,176(sp)
80219f70:	02192d40 	call	802192d4 <__ssprint_r>
80219f74:	d9c02c17 	ldw	r7,176(sp)
80219f78:	1000581e 	bne	r2,zero,8021a0dc <___svfiprintf_internal_r+0xc38>
80219f7c:	843ffc04 	addi	r16,r16,-16
80219f80:	d8c01c17 	ldw	r3,112(sp)
80219f84:	d8801b17 	ldw	r2,108(sp)
80219f88:	d811883a 	mov	r8,sp
80219f8c:	3c3fed16 	blt	r7,r16,80219f44 <__reset+0xfa1f9f44>
80219f90:	dac02217 	ldw	r11,136(sp)
80219f94:	1c07883a 	add	r3,r3,r16
80219f98:	10800044 	addi	r2,r2,1
80219f9c:	42c00015 	stw	r11,0(r8)
80219fa0:	44000115 	stw	r16,4(r8)
80219fa4:	d8c01c15 	stw	r3,112(sp)
80219fa8:	d8801b15 	stw	r2,108(sp)
80219fac:	010001c4 	movi	r4,7
80219fb0:	20809e16 	blt	r4,r2,8021a22c <___svfiprintf_internal_r+0xd88>
80219fb4:	42000204 	addi	r8,r8,8
80219fb8:	dac02117 	ldw	r11,132(sp)
80219fbc:	10800044 	addi	r2,r2,1
80219fc0:	44400015 	stw	r17,0(r8)
80219fc4:	58c7883a 	add	r3,r11,r3
80219fc8:	42c00115 	stw	r11,4(r8)
80219fcc:	d8c01c15 	stw	r3,112(sp)
80219fd0:	d8801b15 	stw	r2,108(sp)
80219fd4:	010001c4 	movi	r4,7
80219fd8:	20807f16 	blt	r4,r2,8021a1d8 <___svfiprintf_internal_r+0xd34>
80219fdc:	42000204 	addi	r8,r8,8
80219fe0:	9480010c 	andi	r18,r18,4
80219fe4:	90002926 	beq	r18,zero,8021a08c <___svfiprintf_internal_r+0xbe8>
80219fe8:	dac02417 	ldw	r11,144(sp)
80219fec:	d8802017 	ldw	r2,128(sp)
80219ff0:	58a1c83a 	sub	r16,r11,r2
80219ff4:	0400250e 	bge	zero,r16,8021a08c <___svfiprintf_internal_r+0xbe8>
80219ff8:	04400404 	movi	r17,16
80219ffc:	d8801b17 	ldw	r2,108(sp)
8021a000:	8c017c0e 	bge	r17,r16,8021a5f4 <___svfiprintf_internal_r+0x1150>
8021a004:	016008b4 	movhi	r5,32802
8021a008:	29530a04 	addi	r5,r5,19496
8021a00c:	d9402815 	stw	r5,160(sp)
8021a010:	048001c4 	movi	r18,7
8021a014:	00000306 	br	8021a024 <___svfiprintf_internal_r+0xb80>
8021a018:	843ffc04 	addi	r16,r16,-16
8021a01c:	42000204 	addi	r8,r8,8
8021a020:	8c00110e 	bge	r17,r16,8021a068 <___svfiprintf_internal_r+0xbc4>
8021a024:	18c00404 	addi	r3,r3,16
8021a028:	10800044 	addi	r2,r2,1
8021a02c:	45800015 	stw	r22,0(r8)
8021a030:	44400115 	stw	r17,4(r8)
8021a034:	d8c01c15 	stw	r3,112(sp)
8021a038:	d8801b15 	stw	r2,108(sp)
8021a03c:	90bff60e 	bge	r18,r2,8021a018 <__reset+0xfa1fa018>
8021a040:	d9801a04 	addi	r6,sp,104
8021a044:	b80b883a 	mov	r5,r23
8021a048:	a809883a 	mov	r4,r21
8021a04c:	02192d40 	call	802192d4 <__ssprint_r>
8021a050:	1000221e 	bne	r2,zero,8021a0dc <___svfiprintf_internal_r+0xc38>
8021a054:	843ffc04 	addi	r16,r16,-16
8021a058:	d8c01c17 	ldw	r3,112(sp)
8021a05c:	d8801b17 	ldw	r2,108(sp)
8021a060:	d811883a 	mov	r8,sp
8021a064:	8c3fef16 	blt	r17,r16,8021a024 <__reset+0xfa1fa024>
8021a068:	dac02817 	ldw	r11,160(sp)
8021a06c:	1c07883a 	add	r3,r3,r16
8021a070:	10800044 	addi	r2,r2,1
8021a074:	42c00015 	stw	r11,0(r8)
8021a078:	44000115 	stw	r16,4(r8)
8021a07c:	d8c01c15 	stw	r3,112(sp)
8021a080:	d8801b15 	stw	r2,108(sp)
8021a084:	010001c4 	movi	r4,7
8021a088:	2080aa16 	blt	r4,r2,8021a334 <___svfiprintf_internal_r+0xe90>
8021a08c:	d8802417 	ldw	r2,144(sp)
8021a090:	dac02017 	ldw	r11,128(sp)
8021a094:	12c0010e 	bge	r2,r11,8021a09c <___svfiprintf_internal_r+0xbf8>
8021a098:	5805883a 	mov	r2,r11
8021a09c:	dac02517 	ldw	r11,148(sp)
8021a0a0:	5897883a 	add	r11,r11,r2
8021a0a4:	dac02515 	stw	r11,148(sp)
8021a0a8:	1800531e 	bne	r3,zero,8021a1f8 <___svfiprintf_internal_r+0xd54>
8021a0ac:	98800007 	ldb	r2,0(r19)
8021a0b0:	d8001b15 	stw	zero,108(sp)
8021a0b4:	d811883a 	mov	r8,sp
8021a0b8:	103d231e 	bne	r2,zero,80219548 <__reset+0xfa1f9548>
8021a0bc:	9823883a 	mov	r17,r19
8021a0c0:	003d3906 	br	802195a8 <__reset+0xfa1f95a8>
8021a0c4:	d8801c17 	ldw	r2,112(sp)
8021a0c8:	10000426 	beq	r2,zero,8021a0dc <___svfiprintf_internal_r+0xc38>
8021a0cc:	d9402717 	ldw	r5,156(sp)
8021a0d0:	d9002a17 	ldw	r4,168(sp)
8021a0d4:	d9801a04 	addi	r6,sp,104
8021a0d8:	02192d40 	call	802192d4 <__ssprint_r>
8021a0dc:	dac02717 	ldw	r11,156(sp)
8021a0e0:	d8802517 	ldw	r2,148(sp)
8021a0e4:	58c0030b 	ldhu	r3,12(r11)
8021a0e8:	18c0100c 	andi	r3,r3,64
8021a0ec:	1801381e 	bne	r3,zero,8021a5d0 <___svfiprintf_internal_r+0x112c>
8021a0f0:	dfc03717 	ldw	ra,220(sp)
8021a0f4:	df003617 	ldw	fp,216(sp)
8021a0f8:	ddc03517 	ldw	r23,212(sp)
8021a0fc:	dd803417 	ldw	r22,208(sp)
8021a100:	dd403317 	ldw	r21,204(sp)
8021a104:	dd003217 	ldw	r20,200(sp)
8021a108:	dcc03117 	ldw	r19,196(sp)
8021a10c:	dc803017 	ldw	r18,192(sp)
8021a110:	dc402f17 	ldw	r17,188(sp)
8021a114:	dc002e17 	ldw	r16,184(sp)
8021a118:	dec03804 	addi	sp,sp,224
8021a11c:	f800283a 	ret
8021a120:	dac02417 	ldw	r11,144(sp)
8021a124:	d9002017 	ldw	r4,128(sp)
8021a128:	5939c83a 	sub	fp,r11,r4
8021a12c:	073f780e 	bge	zero,fp,80219f10 <__reset+0xfa1f9f10>
8021a130:	02400404 	movi	r9,16
8021a134:	4f01370e 	bge	r9,fp,8021a614 <___svfiprintf_internal_r+0x1170>
8021a138:	02e008b4 	movhi	r11,32802
8021a13c:	5ad30604 	addi	r11,r11,19480
8021a140:	dac02215 	stw	r11,136(sp)
8021a144:	028001c4 	movi	r10,7
8021a148:	00000306 	br	8021a158 <___svfiprintf_internal_r+0xcb4>
8021a14c:	e73ffc04 	addi	fp,fp,-16
8021a150:	42000204 	addi	r8,r8,8
8021a154:	4f00150e 	bge	r9,fp,8021a1ac <___svfiprintf_internal_r+0xd08>
8021a158:	18c00404 	addi	r3,r3,16
8021a15c:	10800044 	addi	r2,r2,1
8021a160:	45000015 	stw	r20,0(r8)
8021a164:	42400115 	stw	r9,4(r8)
8021a168:	d8c01c15 	stw	r3,112(sp)
8021a16c:	d8801b15 	stw	r2,108(sp)
8021a170:	50bff60e 	bge	r10,r2,8021a14c <__reset+0xfa1fa14c>
8021a174:	d9801a04 	addi	r6,sp,104
8021a178:	b80b883a 	mov	r5,r23
8021a17c:	a809883a 	mov	r4,r21
8021a180:	da402c15 	stw	r9,176(sp)
8021a184:	da802d15 	stw	r10,180(sp)
8021a188:	02192d40 	call	802192d4 <__ssprint_r>
8021a18c:	da402c17 	ldw	r9,176(sp)
8021a190:	da802d17 	ldw	r10,180(sp)
8021a194:	103fd11e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a198:	e73ffc04 	addi	fp,fp,-16
8021a19c:	d8c01c17 	ldw	r3,112(sp)
8021a1a0:	d8801b17 	ldw	r2,108(sp)
8021a1a4:	d811883a 	mov	r8,sp
8021a1a8:	4f3feb16 	blt	r9,fp,8021a158 <__reset+0xfa1fa158>
8021a1ac:	dac02217 	ldw	r11,136(sp)
8021a1b0:	1f07883a 	add	r3,r3,fp
8021a1b4:	10800044 	addi	r2,r2,1
8021a1b8:	42c00015 	stw	r11,0(r8)
8021a1bc:	47000115 	stw	fp,4(r8)
8021a1c0:	d8c01c15 	stw	r3,112(sp)
8021a1c4:	d8801b15 	stw	r2,108(sp)
8021a1c8:	010001c4 	movi	r4,7
8021a1cc:	2080b616 	blt	r4,r2,8021a4a8 <___svfiprintf_internal_r+0x1004>
8021a1d0:	42000204 	addi	r8,r8,8
8021a1d4:	003f4e06 	br	80219f10 <__reset+0xfa1f9f10>
8021a1d8:	d9801a04 	addi	r6,sp,104
8021a1dc:	b80b883a 	mov	r5,r23
8021a1e0:	a809883a 	mov	r4,r21
8021a1e4:	02192d40 	call	802192d4 <__ssprint_r>
8021a1e8:	103fbc1e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a1ec:	d8c01c17 	ldw	r3,112(sp)
8021a1f0:	d811883a 	mov	r8,sp
8021a1f4:	003f7a06 	br	80219fe0 <__reset+0xfa1f9fe0>
8021a1f8:	d9801a04 	addi	r6,sp,104
8021a1fc:	b80b883a 	mov	r5,r23
8021a200:	a809883a 	mov	r4,r21
8021a204:	02192d40 	call	802192d4 <__ssprint_r>
8021a208:	103fa826 	beq	r2,zero,8021a0ac <__reset+0xfa1fa0ac>
8021a20c:	003fb306 	br	8021a0dc <__reset+0xfa1fa0dc>
8021a210:	d9801a04 	addi	r6,sp,104
8021a214:	b80b883a 	mov	r5,r23
8021a218:	a809883a 	mov	r4,r21
8021a21c:	02192d40 	call	802192d4 <__ssprint_r>
8021a220:	103fae1e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a224:	d811883a 	mov	r8,sp
8021a228:	003cdc06 	br	8021959c <__reset+0xfa1f959c>
8021a22c:	d9801a04 	addi	r6,sp,104
8021a230:	b80b883a 	mov	r5,r23
8021a234:	a809883a 	mov	r4,r21
8021a238:	02192d40 	call	802192d4 <__ssprint_r>
8021a23c:	103fa71e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a240:	d8c01c17 	ldw	r3,112(sp)
8021a244:	d8801b17 	ldw	r2,108(sp)
8021a248:	d811883a 	mov	r8,sp
8021a24c:	003f5a06 	br	80219fb8 <__reset+0xfa1f9fb8>
8021a250:	d9801a04 	addi	r6,sp,104
8021a254:	b80b883a 	mov	r5,r23
8021a258:	a809883a 	mov	r4,r21
8021a25c:	02192d40 	call	802192d4 <__ssprint_r>
8021a260:	103f9e1e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a264:	d8c01c17 	ldw	r3,112(sp)
8021a268:	d8801b17 	ldw	r2,108(sp)
8021a26c:	d811883a 	mov	r8,sp
8021a270:	003f1706 	br	80219ed0 <__reset+0xfa1f9ed0>
8021a274:	d9801a04 	addi	r6,sp,104
8021a278:	b80b883a 	mov	r5,r23
8021a27c:	a809883a 	mov	r4,r21
8021a280:	02192d40 	call	802192d4 <__ssprint_r>
8021a284:	103f951e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a288:	d8c01c17 	ldw	r3,112(sp)
8021a28c:	d8801b17 	ldw	r2,108(sp)
8021a290:	d811883a 	mov	r8,sp
8021a294:	003f1b06 	br	80219f04 <__reset+0xfa1f9f04>
8021a298:	d8001d85 	stb	zero,118(sp)
8021a29c:	80007b16 	blt	r16,zero,8021a48c <___svfiprintf_internal_r+0xfe8>
8021a2a0:	00ffdfc4 	movi	r3,-129
8021a2a4:	e244b03a 	or	r2,fp,r9
8021a2a8:	90e4703a 	and	r18,r18,r3
8021a2ac:	103d7026 	beq	r2,zero,80219870 <__reset+0xfa1f9870>
8021a2b0:	0015883a 	mov	r10,zero
8021a2b4:	003d7206 	br	80219880 <__reset+0xfa1f9880>
8021a2b8:	d9801a04 	addi	r6,sp,104
8021a2bc:	b80b883a 	mov	r5,r23
8021a2c0:	a809883a 	mov	r4,r21
8021a2c4:	02192d40 	call	802192d4 <__ssprint_r>
8021a2c8:	103f841e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a2cc:	d8c01c17 	ldw	r3,112(sp)
8021a2d0:	d8801b17 	ldw	r2,108(sp)
8021a2d4:	d811883a 	mov	r8,sp
8021a2d8:	003ef006 	br	80219e9c <__reset+0xfa1f9e9c>
8021a2dc:	9080100c 	andi	r2,r18,64
8021a2e0:	d8001d85 	stb	zero,118(sp)
8021a2e4:	dac02317 	ldw	r11,140(sp)
8021a2e8:	10008126 	beq	r2,zero,8021a4f0 <___svfiprintf_internal_r+0x104c>
8021a2ec:	58800104 	addi	r2,r11,4
8021a2f0:	5f00000b 	ldhu	fp,0(r11)
8021a2f4:	0013883a 	mov	r9,zero
8021a2f8:	803ec30e 	bge	r16,zero,80219e08 <__reset+0xfa1f9e08>
8021a2fc:	d8802315 	stw	r2,140(sp)
8021a300:	0015883a 	mov	r10,zero
8021a304:	e244b03a 	or	r2,fp,r9
8021a308:	103e371e 	bne	r2,zero,80219be8 <__reset+0xfa1f9be8>
8021a30c:	00800044 	movi	r2,1
8021a310:	10803fcc 	andi	r2,r2,255
8021a314:	00c00044 	movi	r3,1
8021a318:	10c06126 	beq	r2,r3,8021a4a0 <___svfiprintf_internal_r+0xffc>
8021a31c:	00c00084 	movi	r3,2
8021a320:	10fd5526 	beq	r2,r3,80219878 <__reset+0xfa1f9878>
8021a324:	003ed806 	br	80219e88 <__reset+0xfa1f9e88>
8021a328:	d8802315 	stw	r2,140(sp)
8021a32c:	98c00007 	ldb	r3,0(r19)
8021a330:	003cab06 	br	802195e0 <__reset+0xfa1f95e0>
8021a334:	d9801a04 	addi	r6,sp,104
8021a338:	b80b883a 	mov	r5,r23
8021a33c:	a809883a 	mov	r4,r21
8021a340:	02192d40 	call	802192d4 <__ssprint_r>
8021a344:	103f651e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a348:	d8c01c17 	ldw	r3,112(sp)
8021a34c:	003f4f06 	br	8021a08c <__reset+0xfa1fa08c>
8021a350:	00a008b4 	movhi	r2,32802
8021a354:	10929e04 	addi	r2,r2,19064
8021a358:	d8802915 	stw	r2,164(sp)
8021a35c:	003d4406 	br	80219870 <__reset+0xfa1f9870>
8021a360:	dac02317 	ldw	r11,140(sp)
8021a364:	58800017 	ldw	r2,0(r11)
8021a368:	dac02517 	ldw	r11,148(sp)
8021a36c:	5807d7fa 	srai	r3,r11,31
8021a370:	dac02317 	ldw	r11,140(sp)
8021a374:	10c00115 	stw	r3,4(r2)
8021a378:	5ac00104 	addi	r11,r11,4
8021a37c:	dac02315 	stw	r11,140(sp)
8021a380:	dac02517 	ldw	r11,148(sp)
8021a384:	12c00015 	stw	r11,0(r2)
8021a388:	003c6d06 	br	80219540 <__reset+0xfa1f9540>
8021a38c:	9080100c 	andi	r2,r18,64
8021a390:	dac02317 	ldw	r11,140(sp)
8021a394:	103e5326 	beq	r2,zero,80219ce4 <__reset+0xfa1f9ce4>
8021a398:	5f00000f 	ldh	fp,0(r11)
8021a39c:	5ac00104 	addi	r11,r11,4
8021a3a0:	dac02315 	stw	r11,140(sp)
8021a3a4:	e013d7fa 	srai	r9,fp,31
8021a3a8:	4805883a 	mov	r2,r9
8021a3ac:	003e0706 	br	80219bcc <__reset+0xfa1f9bcc>
8021a3b0:	00800c04 	movi	r2,48
8021a3b4:	d8801d05 	stb	r2,116(sp)
8021a3b8:	d8c01d45 	stb	r3,117(sp)
8021a3bc:	d8001d85 	stb	zero,118(sp)
8021a3c0:	90800094 	ori	r2,r18,2
8021a3c4:	80008f16 	blt	r16,zero,8021a604 <___svfiprintf_internal_r+0x1160>
8021a3c8:	00bfdfc4 	movi	r2,-129
8021a3cc:	90a4703a 	and	r18,r18,r2
8021a3d0:	94800094 	ori	r18,r18,2
8021a3d4:	0015883a 	mov	r10,zero
8021a3d8:	003d2906 	br	80219880 <__reset+0xfa1f9880>
8021a3dc:	98c00007 	ldb	r3,0(r19)
8021a3e0:	003c7f06 	br	802195e0 <__reset+0xfa1f95e0>
8021a3e4:	dac02317 	ldw	r11,140(sp)
8021a3e8:	0013883a 	mov	r9,zero
8021a3ec:	5f000017 	ldw	fp,0(r11)
8021a3f0:	5ac00104 	addi	r11,r11,4
8021a3f4:	dac02315 	stw	r11,140(sp)
8021a3f8:	003d1506 	br	80219850 <__reset+0xfa1f9850>
8021a3fc:	9080100c 	andi	r2,r18,64
8021a400:	d8001d85 	stb	zero,118(sp)
8021a404:	dac02317 	ldw	r11,140(sp)
8021a408:	10003426 	beq	r2,zero,8021a4dc <___svfiprintf_internal_r+0x1038>
8021a40c:	58800104 	addi	r2,r11,4
8021a410:	5f00000b 	ldhu	fp,0(r11)
8021a414:	0013883a 	mov	r9,zero
8021a418:	803e950e 	bge	r16,zero,80219e70 <__reset+0xfa1f9e70>
8021a41c:	e246b03a 	or	r3,fp,r9
8021a420:	d8802315 	stw	r2,140(sp)
8021a424:	183d5a1e 	bne	r3,zero,80219990 <__reset+0xfa1f9990>
8021a428:	0015883a 	mov	r10,zero
8021a42c:	0005883a 	mov	r2,zero
8021a430:	003fb706 	br	8021a310 <__reset+0xfa1fa310>
8021a434:	98c00043 	ldbu	r3,1(r19)
8021a438:	94800814 	ori	r18,r18,32
8021a43c:	9cc00044 	addi	r19,r19,1
8021a440:	18c03fcc 	andi	r3,r3,255
8021a444:	18c0201c 	xori	r3,r3,128
8021a448:	18ffe004 	addi	r3,r3,-128
8021a44c:	003c6406 	br	802195e0 <__reset+0xfa1f95e0>
8021a450:	d8c02315 	stw	r3,140(sp)
8021a454:	0015883a 	mov	r10,zero
8021a458:	003faa06 	br	8021a304 <__reset+0xfa1fa304>
8021a45c:	dac02317 	ldw	r11,140(sp)
8021a460:	58800017 	ldw	r2,0(r11)
8021a464:	5ac00104 	addi	r11,r11,4
8021a468:	dac02315 	stw	r11,140(sp)
8021a46c:	dac02517 	ldw	r11,148(sp)
8021a470:	12c00015 	stw	r11,0(r2)
8021a474:	003c3206 	br	80219540 <__reset+0xfa1f9540>
8021a478:	012008b4 	movhi	r4,32802
8021a47c:	21129e04 	addi	r4,r4,19064
8021a480:	d9002915 	stw	r4,164(sp)
8021a484:	d8c02315 	stw	r3,140(sp)
8021a488:	1025883a 	mov	r18,r2
8021a48c:	e244b03a 	or	r2,fp,r9
8021a490:	103f871e 	bne	r2,zero,8021a2b0 <__reset+0xfa1fa2b0>
8021a494:	0015883a 	mov	r10,zero
8021a498:	00800084 	movi	r2,2
8021a49c:	003f9c06 	br	8021a310 <__reset+0xfa1fa310>
8021a4a0:	0039883a 	mov	fp,zero
8021a4a4:	003e5f06 	br	80219e24 <__reset+0xfa1f9e24>
8021a4a8:	d9801a04 	addi	r6,sp,104
8021a4ac:	b80b883a 	mov	r5,r23
8021a4b0:	a809883a 	mov	r4,r21
8021a4b4:	02192d40 	call	802192d4 <__ssprint_r>
8021a4b8:	103f081e 	bne	r2,zero,8021a0dc <__reset+0xfa1fa0dc>
8021a4bc:	d8c01c17 	ldw	r3,112(sp)
8021a4c0:	d8801b17 	ldw	r2,108(sp)
8021a4c4:	d811883a 	mov	r8,sp
8021a4c8:	003e9106 	br	80219f10 <__reset+0xfa1f9f10>
8021a4cc:	012008b4 	movhi	r4,32802
8021a4d0:	21130604 	addi	r4,r4,19480
8021a4d4:	d9002215 	stw	r4,136(sp)
8021a4d8:	003ead06 	br	80219f90 <__reset+0xfa1f9f90>
8021a4dc:	58800104 	addi	r2,r11,4
8021a4e0:	5f000017 	ldw	fp,0(r11)
8021a4e4:	0013883a 	mov	r9,zero
8021a4e8:	803e610e 	bge	r16,zero,80219e70 <__reset+0xfa1f9e70>
8021a4ec:	003fcb06 	br	8021a41c <__reset+0xfa1fa41c>
8021a4f0:	58800104 	addi	r2,r11,4
8021a4f4:	5f000017 	ldw	fp,0(r11)
8021a4f8:	0013883a 	mov	r9,zero
8021a4fc:	803e420e 	bge	r16,zero,80219e08 <__reset+0xfa1f9e08>
8021a500:	003f7e06 	br	8021a2fc <__reset+0xfa1fa2fc>
8021a504:	5f000017 	ldw	fp,0(r11)
8021a508:	5ac00104 	addi	r11,r11,4
8021a50c:	0013883a 	mov	r9,zero
8021a510:	dac02315 	stw	r11,140(sp)
8021a514:	003cce06 	br	80219850 <__reset+0xfa1f9850>
8021a518:	8809883a 	mov	r4,r17
8021a51c:	da002c15 	stw	r8,176(sp)
8021a520:	020fcac0 	call	8020fcac <strlen>
8021a524:	d8802115 	stw	r2,132(sp)
8021a528:	da801d83 	ldbu	r10,118(sp)
8021a52c:	df002315 	stw	fp,140(sp)
8021a530:	0021883a 	mov	r16,zero
8021a534:	da002c17 	ldw	r8,176(sp)
8021a538:	003cf606 	br	80219914 <__reset+0xfa1f9914>
8021a53c:	00800184 	movi	r2,6
8021a540:	1400012e 	bgeu	r2,r16,8021a548 <___svfiprintf_internal_r+0x10a4>
8021a544:	1021883a 	mov	r16,r2
8021a548:	dc002115 	stw	r16,132(sp)
8021a54c:	8005883a 	mov	r2,r16
8021a550:	80003c16 	blt	r16,zero,8021a644 <___svfiprintf_internal_r+0x11a0>
8021a554:	046008b4 	movhi	r17,32802
8021a558:	d8802015 	stw	r2,128(sp)
8021a55c:	df002315 	stw	fp,140(sp)
8021a560:	8c52a304 	addi	r17,r17,19084
8021a564:	003d2e06 	br	80219a20 <__reset+0xfa1f9a20>
8021a568:	04001004 	movi	r16,64
8021a56c:	800b883a 	mov	r5,r16
8021a570:	0216f200 	call	80216f20 <_malloc_r>
8021a574:	dac02717 	ldw	r11,156(sp)
8021a578:	58800015 	stw	r2,0(r11)
8021a57c:	58800415 	stw	r2,16(r11)
8021a580:	10004826 	beq	r2,zero,8021a6a4 <___svfiprintf_internal_r+0x1200>
8021a584:	dac02717 	ldw	r11,156(sp)
8021a588:	5c000515 	stw	r16,20(r11)
8021a58c:	003bd906 	br	802194f4 <__reset+0xfa1f94f4>
8021a590:	9080004c 	andi	r2,r18,1
8021a594:	0015883a 	mov	r10,zero
8021a598:	10000626 	beq	r2,zero,8021a5b4 <___svfiprintf_internal_r+0x1110>
8021a59c:	dac02b17 	ldw	r11,172(sp)
8021a5a0:	00800c04 	movi	r2,48
8021a5a4:	d88019c5 	stb	r2,103(sp)
8021a5a8:	dac02115 	stw	r11,132(sp)
8021a5ac:	dc4019c4 	addi	r17,sp,103
8021a5b0:	003cd806 	br	80219914 <__reset+0xfa1f9914>
8021a5b4:	d8002115 	stw	zero,132(sp)
8021a5b8:	dc401a04 	addi	r17,sp,104
8021a5bc:	003cd506 	br	80219914 <__reset+0xfa1f9914>
8021a5c0:	012008b4 	movhi	r4,32802
8021a5c4:	21130a04 	addi	r4,r4,19496
8021a5c8:	d9002815 	stw	r4,160(sp)
8021a5cc:	003d4306 	br	80219adc <__reset+0xfa1f9adc>
8021a5d0:	00bfffc4 	movi	r2,-1
8021a5d4:	003ec606 	br	8021a0f0 <__reset+0xfa1fa0f0>
8021a5d8:	00800044 	movi	r2,1
8021a5dc:	10803fcc 	andi	r2,r2,255
8021a5e0:	00c00044 	movi	r3,1
8021a5e4:	10fd8026 	beq	r2,r3,80219be8 <__reset+0xfa1f9be8>
8021a5e8:	00c00084 	movi	r3,2
8021a5ec:	10fca426 	beq	r2,r3,80219880 <__reset+0xfa1f9880>
8021a5f0:	003ce806 	br	80219994 <__reset+0xfa1f9994>
8021a5f4:	012008b4 	movhi	r4,32802
8021a5f8:	21130a04 	addi	r4,r4,19496
8021a5fc:	d9002815 	stw	r4,160(sp)
8021a600:	003e9906 	br	8021a068 <__reset+0xfa1fa068>
8021a604:	1025883a 	mov	r18,r2
8021a608:	0015883a 	mov	r10,zero
8021a60c:	00800084 	movi	r2,2
8021a610:	003ff206 	br	8021a5dc <__reset+0xfa1fa5dc>
8021a614:	016008b4 	movhi	r5,32802
8021a618:	29530604 	addi	r5,r5,19480
8021a61c:	d9402215 	stw	r5,136(sp)
8021a620:	003ee206 	br	8021a1ac <__reset+0xfa1fa1ac>
8021a624:	5827883a 	mov	r19,r11
8021a628:	0021883a 	mov	r16,zero
8021a62c:	003bed06 	br	802195e4 <__reset+0xfa1f95e4>
8021a630:	dc002115 	stw	r16,132(sp)
8021a634:	da801d83 	ldbu	r10,118(sp)
8021a638:	df002315 	stw	fp,140(sp)
8021a63c:	0021883a 	mov	r16,zero
8021a640:	003cb406 	br	80219914 <__reset+0xfa1f9914>
8021a644:	0005883a 	mov	r2,zero
8021a648:	003fc206 	br	8021a554 <__reset+0xfa1fa554>
8021a64c:	d8802317 	ldw	r2,140(sp)
8021a650:	98c00043 	ldbu	r3,1(r19)
8021a654:	5827883a 	mov	r19,r11
8021a658:	14000017 	ldw	r16,0(r2)
8021a65c:	10800104 	addi	r2,r2,4
8021a660:	d8802315 	stw	r2,140(sp)
8021a664:	803f760e 	bge	r16,zero,8021a440 <__reset+0xfa1fa440>
8021a668:	18c03fcc 	andi	r3,r3,255
8021a66c:	18c0201c 	xori	r3,r3,128
8021a670:	043fffc4 	movi	r16,-1
8021a674:	18ffe004 	addi	r3,r3,-128
8021a678:	003bd906 	br	802195e0 <__reset+0xfa1f95e0>
8021a67c:	d9c01d85 	stb	r7,118(sp)
8021a680:	003cb606 	br	8021995c <__reset+0xfa1f995c>
8021a684:	d9c01d85 	stb	r7,118(sp)
8021a688:	003d2106 	br	80219b10 <__reset+0xfa1f9b10>
8021a68c:	d9c01d85 	stb	r7,118(sp)
8021a690:	003d8e06 	br	80219ccc <__reset+0xfa1f9ccc>
8021a694:	d9c01d85 	stb	r7,118(sp)
8021a698:	003db306 	br	80219d68 <__reset+0xfa1f9d68>
8021a69c:	d9c01d85 	stb	r7,118(sp)
8021a6a0:	003c8a06 	br	802198cc <__reset+0xfa1f98cc>
8021a6a4:	dac02a17 	ldw	r11,168(sp)
8021a6a8:	00800304 	movi	r2,12
8021a6ac:	58800015 	stw	r2,0(r11)
8021a6b0:	00bfffc4 	movi	r2,-1
8021a6b4:	003e8e06 	br	8021a0f0 <__reset+0xfa1fa0f0>
8021a6b8:	d9c01d85 	stb	r7,118(sp)
8021a6bc:	003dc706 	br	80219ddc <__reset+0xfa1f9ddc>
8021a6c0:	d9c01d85 	stb	r7,118(sp)
8021a6c4:	003ddf06 	br	80219e44 <__reset+0xfa1f9e44>
8021a6c8:	d9c01d85 	stb	r7,118(sp)
8021a6cc:	003d3706 	br	80219bac <__reset+0xfa1f9bac>
8021a6d0:	d9c01d85 	stb	r7,118(sp)
8021a6d4:	003c5406 	br	80219828 <__reset+0xfa1f9828>
8021a6d8:	d9c01d85 	stb	r7,118(sp)
8021a6dc:	003d1d06 	br	80219b54 <__reset+0xfa1f9b54>

8021a6e0 <__sprint_r.part.0>:
8021a6e0:	28801917 	ldw	r2,100(r5)
8021a6e4:	defff604 	addi	sp,sp,-40
8021a6e8:	dd400515 	stw	r21,20(sp)
8021a6ec:	dfc00915 	stw	ra,36(sp)
8021a6f0:	df000815 	stw	fp,32(sp)
8021a6f4:	ddc00715 	stw	r23,28(sp)
8021a6f8:	dd800615 	stw	r22,24(sp)
8021a6fc:	dd000415 	stw	r20,16(sp)
8021a700:	dcc00315 	stw	r19,12(sp)
8021a704:	dc800215 	stw	r18,8(sp)
8021a708:	dc400115 	stw	r17,4(sp)
8021a70c:	dc000015 	stw	r16,0(sp)
8021a710:	1088000c 	andi	r2,r2,8192
8021a714:	302b883a 	mov	r21,r6
8021a718:	10002e26 	beq	r2,zero,8021a7d4 <__sprint_r.part.0+0xf4>
8021a71c:	30800217 	ldw	r2,8(r6)
8021a720:	35800017 	ldw	r22,0(r6)
8021a724:	10002926 	beq	r2,zero,8021a7cc <__sprint_r.part.0+0xec>
8021a728:	2827883a 	mov	r19,r5
8021a72c:	2029883a 	mov	r20,r4
8021a730:	b5c00104 	addi	r23,r22,4
8021a734:	04bfffc4 	movi	r18,-1
8021a738:	bc400017 	ldw	r17,0(r23)
8021a73c:	b4000017 	ldw	r16,0(r22)
8021a740:	0039883a 	mov	fp,zero
8021a744:	8822d0ba 	srli	r17,r17,2
8021a748:	8800031e 	bne	r17,zero,8021a758 <__sprint_r.part.0+0x78>
8021a74c:	00001806 	br	8021a7b0 <__sprint_r.part.0+0xd0>
8021a750:	84000104 	addi	r16,r16,4
8021a754:	8f001526 	beq	r17,fp,8021a7ac <__sprint_r.part.0+0xcc>
8021a758:	81400017 	ldw	r5,0(r16)
8021a75c:	980d883a 	mov	r6,r19
8021a760:	a009883a 	mov	r4,r20
8021a764:	021c1080 	call	8021c108 <_fputwc_r>
8021a768:	e7000044 	addi	fp,fp,1
8021a76c:	14bff81e 	bne	r2,r18,8021a750 <__reset+0xfa1fa750>
8021a770:	9005883a 	mov	r2,r18
8021a774:	a8000215 	stw	zero,8(r21)
8021a778:	a8000115 	stw	zero,4(r21)
8021a77c:	dfc00917 	ldw	ra,36(sp)
8021a780:	df000817 	ldw	fp,32(sp)
8021a784:	ddc00717 	ldw	r23,28(sp)
8021a788:	dd800617 	ldw	r22,24(sp)
8021a78c:	dd400517 	ldw	r21,20(sp)
8021a790:	dd000417 	ldw	r20,16(sp)
8021a794:	dcc00317 	ldw	r19,12(sp)
8021a798:	dc800217 	ldw	r18,8(sp)
8021a79c:	dc400117 	ldw	r17,4(sp)
8021a7a0:	dc000017 	ldw	r16,0(sp)
8021a7a4:	dec00a04 	addi	sp,sp,40
8021a7a8:	f800283a 	ret
8021a7ac:	a8800217 	ldw	r2,8(r21)
8021a7b0:	8c63883a 	add	r17,r17,r17
8021a7b4:	8c63883a 	add	r17,r17,r17
8021a7b8:	1445c83a 	sub	r2,r2,r17
8021a7bc:	a8800215 	stw	r2,8(r21)
8021a7c0:	b5800204 	addi	r22,r22,8
8021a7c4:	bdc00204 	addi	r23,r23,8
8021a7c8:	103fdb1e 	bne	r2,zero,8021a738 <__reset+0xfa1fa738>
8021a7cc:	0005883a 	mov	r2,zero
8021a7d0:	003fe806 	br	8021a774 <__reset+0xfa1fa774>
8021a7d4:	02166440 	call	80216644 <__sfvwrite_r>
8021a7d8:	003fe606 	br	8021a774 <__reset+0xfa1fa774>

8021a7dc <__sprint_r>:
8021a7dc:	30c00217 	ldw	r3,8(r6)
8021a7e0:	18000126 	beq	r3,zero,8021a7e8 <__sprint_r+0xc>
8021a7e4:	021a6e01 	jmpi	8021a6e0 <__sprint_r.part.0>
8021a7e8:	30000115 	stw	zero,4(r6)
8021a7ec:	0005883a 	mov	r2,zero
8021a7f0:	f800283a 	ret

8021a7f4 <___vfiprintf_internal_r>:
8021a7f4:	deffc904 	addi	sp,sp,-220
8021a7f8:	df003515 	stw	fp,212(sp)
8021a7fc:	dd003115 	stw	r20,196(sp)
8021a800:	dfc03615 	stw	ra,216(sp)
8021a804:	ddc03415 	stw	r23,208(sp)
8021a808:	dd803315 	stw	r22,204(sp)
8021a80c:	dd403215 	stw	r21,200(sp)
8021a810:	dcc03015 	stw	r19,192(sp)
8021a814:	dc802f15 	stw	r18,188(sp)
8021a818:	dc402e15 	stw	r17,184(sp)
8021a81c:	dc002d15 	stw	r16,180(sp)
8021a820:	d9002015 	stw	r4,128(sp)
8021a824:	d9c02215 	stw	r7,136(sp)
8021a828:	2829883a 	mov	r20,r5
8021a82c:	3039883a 	mov	fp,r6
8021a830:	20000226 	beq	r4,zero,8021a83c <___vfiprintf_internal_r+0x48>
8021a834:	20800e17 	ldw	r2,56(r4)
8021a838:	1000cf26 	beq	r2,zero,8021ab78 <___vfiprintf_internal_r+0x384>
8021a83c:	a080030b 	ldhu	r2,12(r20)
8021a840:	10c8000c 	andi	r3,r2,8192
8021a844:	1800061e 	bne	r3,zero,8021a860 <___vfiprintf_internal_r+0x6c>
8021a848:	a1001917 	ldw	r4,100(r20)
8021a84c:	00f7ffc4 	movi	r3,-8193
8021a850:	10880014 	ori	r2,r2,8192
8021a854:	20c6703a 	and	r3,r4,r3
8021a858:	a080030d 	sth	r2,12(r20)
8021a85c:	a0c01915 	stw	r3,100(r20)
8021a860:	10c0020c 	andi	r3,r2,8
8021a864:	1800a926 	beq	r3,zero,8021ab0c <___vfiprintf_internal_r+0x318>
8021a868:	a0c00417 	ldw	r3,16(r20)
8021a86c:	1800a726 	beq	r3,zero,8021ab0c <___vfiprintf_internal_r+0x318>
8021a870:	1080068c 	andi	r2,r2,26
8021a874:	00c00284 	movi	r3,10
8021a878:	10c0ac26 	beq	r2,r3,8021ab2c <___vfiprintf_internal_r+0x338>
8021a87c:	da801a04 	addi	r10,sp,104
8021a880:	da801e15 	stw	r10,120(sp)
8021a884:	d8801e17 	ldw	r2,120(sp)
8021a888:	da8019c4 	addi	r10,sp,103
8021a88c:	05a008b4 	movhi	r22,32802
8021a890:	05e008b4 	movhi	r23,32802
8021a894:	da801f15 	stw	r10,124(sp)
8021a898:	1295c83a 	sub	r10,r2,r10
8021a89c:	b5931204 	addi	r22,r22,19528
8021a8a0:	bdd30e04 	addi	r23,r23,19512
8021a8a4:	dec01a15 	stw	sp,104(sp)
8021a8a8:	d8001c15 	stw	zero,112(sp)
8021a8ac:	d8001b15 	stw	zero,108(sp)
8021a8b0:	d8002615 	stw	zero,152(sp)
8021a8b4:	d8002315 	stw	zero,140(sp)
8021a8b8:	da802715 	stw	r10,156(sp)
8021a8bc:	d811883a 	mov	r8,sp
8021a8c0:	dd002115 	stw	r20,132(sp)
8021a8c4:	e021883a 	mov	r16,fp
8021a8c8:	80800007 	ldb	r2,0(r16)
8021a8cc:	1003ea26 	beq	r2,zero,8021b878 <___vfiprintf_internal_r+0x1084>
8021a8d0:	00c00944 	movi	r3,37
8021a8d4:	8025883a 	mov	r18,r16
8021a8d8:	10c0021e 	bne	r2,r3,8021a8e4 <___vfiprintf_internal_r+0xf0>
8021a8dc:	00001606 	br	8021a938 <___vfiprintf_internal_r+0x144>
8021a8e0:	10c00326 	beq	r2,r3,8021a8f0 <___vfiprintf_internal_r+0xfc>
8021a8e4:	94800044 	addi	r18,r18,1
8021a8e8:	90800007 	ldb	r2,0(r18)
8021a8ec:	103ffc1e 	bne	r2,zero,8021a8e0 <__reset+0xfa1fa8e0>
8021a8f0:	9423c83a 	sub	r17,r18,r16
8021a8f4:	88001026 	beq	r17,zero,8021a938 <___vfiprintf_internal_r+0x144>
8021a8f8:	d8c01c17 	ldw	r3,112(sp)
8021a8fc:	d8801b17 	ldw	r2,108(sp)
8021a900:	44000015 	stw	r16,0(r8)
8021a904:	88c7883a 	add	r3,r17,r3
8021a908:	10800044 	addi	r2,r2,1
8021a90c:	44400115 	stw	r17,4(r8)
8021a910:	d8c01c15 	stw	r3,112(sp)
8021a914:	d8801b15 	stw	r2,108(sp)
8021a918:	010001c4 	movi	r4,7
8021a91c:	2080760e 	bge	r4,r2,8021aaf8 <___vfiprintf_internal_r+0x304>
8021a920:	1803821e 	bne	r3,zero,8021b72c <___vfiprintf_internal_r+0xf38>
8021a924:	da802317 	ldw	r10,140(sp)
8021a928:	d8001b15 	stw	zero,108(sp)
8021a92c:	d811883a 	mov	r8,sp
8021a930:	5455883a 	add	r10,r10,r17
8021a934:	da802315 	stw	r10,140(sp)
8021a938:	90800007 	ldb	r2,0(r18)
8021a93c:	10044626 	beq	r2,zero,8021ba58 <___vfiprintf_internal_r+0x1264>
8021a940:	90c00047 	ldb	r3,1(r18)
8021a944:	94000044 	addi	r16,r18,1
8021a948:	d8001d85 	stb	zero,118(sp)
8021a94c:	0009883a 	mov	r4,zero
8021a950:	000f883a 	mov	r7,zero
8021a954:	027fffc4 	movi	r9,-1
8021a958:	0023883a 	mov	r17,zero
8021a95c:	0029883a 	mov	r20,zero
8021a960:	01401604 	movi	r5,88
8021a964:	01800244 	movi	r6,9
8021a968:	03400a84 	movi	r13,42
8021a96c:	03001b04 	movi	r12,108
8021a970:	84000044 	addi	r16,r16,1
8021a974:	18bff804 	addi	r2,r3,-32
8021a978:	28827336 	bltu	r5,r2,8021b348 <___vfiprintf_internal_r+0xb54>
8021a97c:	100490ba 	slli	r2,r2,2
8021a980:	02a008b4 	movhi	r10,32802
8021a984:	52aa6504 	addi	r10,r10,-22124
8021a988:	1285883a 	add	r2,r2,r10
8021a98c:	10800017 	ldw	r2,0(r2)
8021a990:	1000683a 	jmp	r2
8021a994:	8021b07c 	xorhi	zero,r16,34497
8021a998:	8021b348 	cmpgei	zero,r16,-31027
8021a99c:	8021b348 	cmpgei	zero,r16,-31027
8021a9a0:	8021b09c 	xori	zero,r16,34498
8021a9a4:	8021b348 	cmpgei	zero,r16,-31027
8021a9a8:	8021b348 	cmpgei	zero,r16,-31027
8021a9ac:	8021b348 	cmpgei	zero,r16,-31027
8021a9b0:	8021b348 	cmpgei	zero,r16,-31027
8021a9b4:	8021b348 	cmpgei	zero,r16,-31027
8021a9b8:	8021b348 	cmpgei	zero,r16,-31027
8021a9bc:	8021b284 	addi	zero,r16,-31030
8021a9c0:	8021b2a0 	cmpeqi	zero,r16,-31030
8021a9c4:	8021b348 	cmpgei	zero,r16,-31027
8021a9c8:	8021ab88 	cmpgei	zero,r16,-31058
8021a9cc:	8021b2b0 	cmpltui	zero,r16,34506
8021a9d0:	8021b348 	cmpgei	zero,r16,-31027
8021a9d4:	8021b0a8 	cmpgeui	zero,r16,34498
8021a9d8:	8021b0b4 	orhi	zero,r16,34498
8021a9dc:	8021b0b4 	orhi	zero,r16,34498
8021a9e0:	8021b0b4 	orhi	zero,r16,34498
8021a9e4:	8021b0b4 	orhi	zero,r16,34498
8021a9e8:	8021b0b4 	orhi	zero,r16,34498
8021a9ec:	8021b0b4 	orhi	zero,r16,34498
8021a9f0:	8021b0b4 	orhi	zero,r16,34498
8021a9f4:	8021b0b4 	orhi	zero,r16,34498
8021a9f8:	8021b0b4 	orhi	zero,r16,34498
8021a9fc:	8021b348 	cmpgei	zero,r16,-31027
8021aa00:	8021b348 	cmpgei	zero,r16,-31027
8021aa04:	8021b348 	cmpgei	zero,r16,-31027
8021aa08:	8021b348 	cmpgei	zero,r16,-31027
8021aa0c:	8021b348 	cmpgei	zero,r16,-31027
8021aa10:	8021b348 	cmpgei	zero,r16,-31027
8021aa14:	8021b348 	cmpgei	zero,r16,-31027
8021aa18:	8021b348 	cmpgei	zero,r16,-31027
8021aa1c:	8021b348 	cmpgei	zero,r16,-31027
8021aa20:	8021b348 	cmpgei	zero,r16,-31027
8021aa24:	8021b0e0 	cmpeqi	zero,r16,-31037
8021aa28:	8021b348 	cmpgei	zero,r16,-31027
8021aa2c:	8021b348 	cmpgei	zero,r16,-31027
8021aa30:	8021b348 	cmpgei	zero,r16,-31027
8021aa34:	8021b348 	cmpgei	zero,r16,-31027
8021aa38:	8021b348 	cmpgei	zero,r16,-31027
8021aa3c:	8021b348 	cmpgei	zero,r16,-31027
8021aa40:	8021b348 	cmpgei	zero,r16,-31027
8021aa44:	8021b348 	cmpgei	zero,r16,-31027
8021aa48:	8021b348 	cmpgei	zero,r16,-31027
8021aa4c:	8021b348 	cmpgei	zero,r16,-31027
8021aa50:	8021b118 	cmpnei	zero,r16,-31036
8021aa54:	8021b348 	cmpgei	zero,r16,-31027
8021aa58:	8021b348 	cmpgei	zero,r16,-31027
8021aa5c:	8021b348 	cmpgei	zero,r16,-31027
8021aa60:	8021b348 	cmpgei	zero,r16,-31027
8021aa64:	8021b348 	cmpgei	zero,r16,-31027
8021aa68:	8021b170 	cmpltui	zero,r16,34501
8021aa6c:	8021b348 	cmpgei	zero,r16,-31027
8021aa70:	8021b348 	cmpgei	zero,r16,-31027
8021aa74:	8021b1e0 	cmpeqi	zero,r16,-31033
8021aa78:	8021b348 	cmpgei	zero,r16,-31027
8021aa7c:	8021b348 	cmpgei	zero,r16,-31027
8021aa80:	8021b348 	cmpgei	zero,r16,-31027
8021aa84:	8021b348 	cmpgei	zero,r16,-31027
8021aa88:	8021b348 	cmpgei	zero,r16,-31027
8021aa8c:	8021b348 	cmpgei	zero,r16,-31027
8021aa90:	8021b348 	cmpgei	zero,r16,-31027
8021aa94:	8021b348 	cmpgei	zero,r16,-31027
8021aa98:	8021b348 	cmpgei	zero,r16,-31027
8021aa9c:	8021b348 	cmpgei	zero,r16,-31027
8021aaa0:	8021af8c 	andi	zero,r16,34494
8021aaa4:	8021afb8 	rdprs	zero,r16,-31042
8021aaa8:	8021b348 	cmpgei	zero,r16,-31027
8021aaac:	8021b348 	cmpgei	zero,r16,-31027
8021aab0:	8021b348 	cmpgei	zero,r16,-31027
8021aab4:	8021b2f0 	cmpltui	zero,r16,34507
8021aab8:	8021afb8 	rdprs	zero,r16,-31042
8021aabc:	8021b348 	cmpgei	zero,r16,-31027
8021aac0:	8021b348 	cmpgei	zero,r16,-31027
8021aac4:	8021ae4c 	andi	zero,r16,34489
8021aac8:	8021b348 	cmpgei	zero,r16,-31027
8021aacc:	8021ae5c 	xori	zero,r16,34489
8021aad0:	8021ae98 	cmpnei	zero,r16,-31046
8021aad4:	8021ab94 	ori	zero,r16,34478
8021aad8:	8021ae40 	call	88021ae4 <__reset+0x2001ae4>
8021aadc:	8021b348 	cmpgei	zero,r16,-31027
8021aae0:	8021b21c 	xori	zero,r16,34504
8021aae4:	8021b348 	cmpgei	zero,r16,-31027
8021aae8:	8021b274 	orhi	zero,r16,34505
8021aaec:	8021b348 	cmpgei	zero,r16,-31027
8021aaf0:	8021b348 	cmpgei	zero,r16,-31027
8021aaf4:	8021af38 	rdprs	zero,r16,-31044
8021aaf8:	42000204 	addi	r8,r8,8
8021aafc:	da802317 	ldw	r10,140(sp)
8021ab00:	5455883a 	add	r10,r10,r17
8021ab04:	da802315 	stw	r10,140(sp)
8021ab08:	003f8b06 	br	8021a938 <__reset+0xfa1fa938>
8021ab0c:	d9002017 	ldw	r4,128(sp)
8021ab10:	a00b883a 	mov	r5,r20
8021ab14:	02141ec0 	call	802141ec <__swsetup_r>
8021ab18:	1003b11e 	bne	r2,zero,8021b9e0 <___vfiprintf_internal_r+0x11ec>
8021ab1c:	a080030b 	ldhu	r2,12(r20)
8021ab20:	00c00284 	movi	r3,10
8021ab24:	1080068c 	andi	r2,r2,26
8021ab28:	10ff541e 	bne	r2,r3,8021a87c <__reset+0xfa1fa87c>
8021ab2c:	a080038f 	ldh	r2,14(r20)
8021ab30:	103f5216 	blt	r2,zero,8021a87c <__reset+0xfa1fa87c>
8021ab34:	d9c02217 	ldw	r7,136(sp)
8021ab38:	d9002017 	ldw	r4,128(sp)
8021ab3c:	e00d883a 	mov	r6,fp
8021ab40:	a00b883a 	mov	r5,r20
8021ab44:	021bc6c0 	call	8021bc6c <__sbprintf>
8021ab48:	dfc03617 	ldw	ra,216(sp)
8021ab4c:	df003517 	ldw	fp,212(sp)
8021ab50:	ddc03417 	ldw	r23,208(sp)
8021ab54:	dd803317 	ldw	r22,204(sp)
8021ab58:	dd403217 	ldw	r21,200(sp)
8021ab5c:	dd003117 	ldw	r20,196(sp)
8021ab60:	dcc03017 	ldw	r19,192(sp)
8021ab64:	dc802f17 	ldw	r18,188(sp)
8021ab68:	dc402e17 	ldw	r17,184(sp)
8021ab6c:	dc002d17 	ldw	r16,180(sp)
8021ab70:	dec03704 	addi	sp,sp,220
8021ab74:	f800283a 	ret
8021ab78:	02161c00 	call	802161c0 <__sinit>
8021ab7c:	003f2f06 	br	8021a83c <__reset+0xfa1fa83c>
8021ab80:	0463c83a 	sub	r17,zero,r17
8021ab84:	d8802215 	stw	r2,136(sp)
8021ab88:	a5000114 	ori	r20,r20,4
8021ab8c:	80c00007 	ldb	r3,0(r16)
8021ab90:	003f7706 	br	8021a970 <__reset+0xfa1fa970>
8021ab94:	00800c04 	movi	r2,48
8021ab98:	da802217 	ldw	r10,136(sp)
8021ab9c:	d8801d05 	stb	r2,116(sp)
8021aba0:	00801e04 	movi	r2,120
8021aba4:	d8801d45 	stb	r2,117(sp)
8021aba8:	d8001d85 	stb	zero,118(sp)
8021abac:	50c00104 	addi	r3,r10,4
8021abb0:	54800017 	ldw	r18,0(r10)
8021abb4:	0027883a 	mov	r19,zero
8021abb8:	a0800094 	ori	r2,r20,2
8021abbc:	48030b16 	blt	r9,zero,8021b7ec <___vfiprintf_internal_r+0xff8>
8021abc0:	00bfdfc4 	movi	r2,-129
8021abc4:	a096703a 	and	r11,r20,r2
8021abc8:	d8c02215 	stw	r3,136(sp)
8021abcc:	5d000094 	ori	r20,r11,2
8021abd0:	90032b1e 	bne	r18,zero,8021b880 <___vfiprintf_internal_r+0x108c>
8021abd4:	00a008b4 	movhi	r2,32802
8021abd8:	10929e04 	addi	r2,r2,19064
8021abdc:	d8802615 	stw	r2,152(sp)
8021abe0:	0039883a 	mov	fp,zero
8021abe4:	48017b1e 	bne	r9,zero,8021b1d4 <___vfiprintf_internal_r+0x9e0>
8021abe8:	0013883a 	mov	r9,zero
8021abec:	0027883a 	mov	r19,zero
8021abf0:	dd401a04 	addi	r21,sp,104
8021abf4:	4825883a 	mov	r18,r9
8021abf8:	4cc0010e 	bge	r9,r19,8021ac00 <___vfiprintf_internal_r+0x40c>
8021abfc:	9825883a 	mov	r18,r19
8021ac00:	e7003fcc 	andi	fp,fp,255
8021ac04:	e700201c 	xori	fp,fp,128
8021ac08:	e73fe004 	addi	fp,fp,-128
8021ac0c:	e0000126 	beq	fp,zero,8021ac14 <___vfiprintf_internal_r+0x420>
8021ac10:	94800044 	addi	r18,r18,1
8021ac14:	a380008c 	andi	r14,r20,2
8021ac18:	70000126 	beq	r14,zero,8021ac20 <___vfiprintf_internal_r+0x42c>
8021ac1c:	94800084 	addi	r18,r18,2
8021ac20:	a700210c 	andi	fp,r20,132
8021ac24:	e001df1e 	bne	fp,zero,8021b3a4 <___vfiprintf_internal_r+0xbb0>
8021ac28:	8c87c83a 	sub	r3,r17,r18
8021ac2c:	00c1dd0e 	bge	zero,r3,8021b3a4 <___vfiprintf_internal_r+0xbb0>
8021ac30:	01c00404 	movi	r7,16
8021ac34:	d8801c17 	ldw	r2,112(sp)
8021ac38:	38c3ad0e 	bge	r7,r3,8021baf0 <___vfiprintf_internal_r+0x12fc>
8021ac3c:	02a008b4 	movhi	r10,32802
8021ac40:	52931204 	addi	r10,r10,19528
8021ac44:	dc002915 	stw	r16,164(sp)
8021ac48:	d9801b17 	ldw	r6,108(sp)
8021ac4c:	da802415 	stw	r10,144(sp)
8021ac50:	03c001c4 	movi	r15,7
8021ac54:	da402515 	stw	r9,148(sp)
8021ac58:	db802815 	stw	r14,160(sp)
8021ac5c:	1821883a 	mov	r16,r3
8021ac60:	00000506 	br	8021ac78 <___vfiprintf_internal_r+0x484>
8021ac64:	31400084 	addi	r5,r6,2
8021ac68:	42000204 	addi	r8,r8,8
8021ac6c:	200d883a 	mov	r6,r4
8021ac70:	843ffc04 	addi	r16,r16,-16
8021ac74:	3c000d0e 	bge	r7,r16,8021acac <___vfiprintf_internal_r+0x4b8>
8021ac78:	10800404 	addi	r2,r2,16
8021ac7c:	31000044 	addi	r4,r6,1
8021ac80:	45800015 	stw	r22,0(r8)
8021ac84:	41c00115 	stw	r7,4(r8)
8021ac88:	d8801c15 	stw	r2,112(sp)
8021ac8c:	d9001b15 	stw	r4,108(sp)
8021ac90:	793ff40e 	bge	r15,r4,8021ac64 <__reset+0xfa1fac64>
8021ac94:	1001b51e 	bne	r2,zero,8021b36c <___vfiprintf_internal_r+0xb78>
8021ac98:	843ffc04 	addi	r16,r16,-16
8021ac9c:	000d883a 	mov	r6,zero
8021aca0:	01400044 	movi	r5,1
8021aca4:	d811883a 	mov	r8,sp
8021aca8:	3c3ff316 	blt	r7,r16,8021ac78 <__reset+0xfa1fac78>
8021acac:	8007883a 	mov	r3,r16
8021acb0:	da402517 	ldw	r9,148(sp)
8021acb4:	db802817 	ldw	r14,160(sp)
8021acb8:	dc002917 	ldw	r16,164(sp)
8021acbc:	da802417 	ldw	r10,144(sp)
8021acc0:	1885883a 	add	r2,r3,r2
8021acc4:	40c00115 	stw	r3,4(r8)
8021acc8:	42800015 	stw	r10,0(r8)
8021accc:	d8801c15 	stw	r2,112(sp)
8021acd0:	d9401b15 	stw	r5,108(sp)
8021acd4:	00c001c4 	movi	r3,7
8021acd8:	19426016 	blt	r3,r5,8021b65c <___vfiprintf_internal_r+0xe68>
8021acdc:	d8c01d87 	ldb	r3,118(sp)
8021ace0:	42000204 	addi	r8,r8,8
8021ace4:	29000044 	addi	r4,r5,1
8021ace8:	1801b31e 	bne	r3,zero,8021b3b8 <___vfiprintf_internal_r+0xbc4>
8021acec:	7001c026 	beq	r14,zero,8021b3f0 <___vfiprintf_internal_r+0xbfc>
8021acf0:	d8c01d04 	addi	r3,sp,116
8021acf4:	10800084 	addi	r2,r2,2
8021acf8:	40c00015 	stw	r3,0(r8)
8021acfc:	00c00084 	movi	r3,2
8021ad00:	40c00115 	stw	r3,4(r8)
8021ad04:	d8801c15 	stw	r2,112(sp)
8021ad08:	d9001b15 	stw	r4,108(sp)
8021ad0c:	00c001c4 	movi	r3,7
8021ad10:	1902650e 	bge	r3,r4,8021b6a8 <___vfiprintf_internal_r+0xeb4>
8021ad14:	10029a1e 	bne	r2,zero,8021b780 <___vfiprintf_internal_r+0xf8c>
8021ad18:	00c02004 	movi	r3,128
8021ad1c:	01000044 	movi	r4,1
8021ad20:	000b883a 	mov	r5,zero
8021ad24:	d811883a 	mov	r8,sp
8021ad28:	e0c1b31e 	bne	fp,r3,8021b3f8 <___vfiprintf_internal_r+0xc04>
8021ad2c:	8cb9c83a 	sub	fp,r17,r18
8021ad30:	0701b10e 	bge	zero,fp,8021b3f8 <___vfiprintf_internal_r+0xc04>
8021ad34:	01c00404 	movi	r7,16
8021ad38:	3f03890e 	bge	r7,fp,8021bb60 <___vfiprintf_internal_r+0x136c>
8021ad3c:	00e008b4 	movhi	r3,32802
8021ad40:	18d30e04 	addi	r3,r3,19512
8021ad44:	d8c02415 	stw	r3,144(sp)
8021ad48:	8007883a 	mov	r3,r16
8021ad4c:	034001c4 	movi	r13,7
8021ad50:	e021883a 	mov	r16,fp
8021ad54:	da402515 	stw	r9,148(sp)
8021ad58:	1839883a 	mov	fp,r3
8021ad5c:	00000506 	br	8021ad74 <___vfiprintf_internal_r+0x580>
8021ad60:	29800084 	addi	r6,r5,2
8021ad64:	42000204 	addi	r8,r8,8
8021ad68:	180b883a 	mov	r5,r3
8021ad6c:	843ffc04 	addi	r16,r16,-16
8021ad70:	3c000d0e 	bge	r7,r16,8021ada8 <___vfiprintf_internal_r+0x5b4>
8021ad74:	10800404 	addi	r2,r2,16
8021ad78:	28c00044 	addi	r3,r5,1
8021ad7c:	45c00015 	stw	r23,0(r8)
8021ad80:	41c00115 	stw	r7,4(r8)
8021ad84:	d8801c15 	stw	r2,112(sp)
8021ad88:	d8c01b15 	stw	r3,108(sp)
8021ad8c:	68fff40e 	bge	r13,r3,8021ad60 <__reset+0xfa1fad60>
8021ad90:	1002241e 	bne	r2,zero,8021b624 <___vfiprintf_internal_r+0xe30>
8021ad94:	843ffc04 	addi	r16,r16,-16
8021ad98:	01800044 	movi	r6,1
8021ad9c:	000b883a 	mov	r5,zero
8021ada0:	d811883a 	mov	r8,sp
8021ada4:	3c3ff316 	blt	r7,r16,8021ad74 <__reset+0xfa1fad74>
8021ada8:	da402517 	ldw	r9,148(sp)
8021adac:	e007883a 	mov	r3,fp
8021adb0:	8039883a 	mov	fp,r16
8021adb4:	1821883a 	mov	r16,r3
8021adb8:	d8c02417 	ldw	r3,144(sp)
8021adbc:	1705883a 	add	r2,r2,fp
8021adc0:	47000115 	stw	fp,4(r8)
8021adc4:	40c00015 	stw	r3,0(r8)
8021adc8:	d8801c15 	stw	r2,112(sp)
8021adcc:	d9801b15 	stw	r6,108(sp)
8021add0:	00c001c4 	movi	r3,7
8021add4:	19827616 	blt	r3,r6,8021b7b0 <___vfiprintf_internal_r+0xfbc>
8021add8:	4cf9c83a 	sub	fp,r9,r19
8021addc:	42000204 	addi	r8,r8,8
8021ade0:	31000044 	addi	r4,r6,1
8021ade4:	300b883a 	mov	r5,r6
8021ade8:	07018516 	blt	zero,fp,8021b400 <___vfiprintf_internal_r+0xc0c>
8021adec:	9885883a 	add	r2,r19,r2
8021adf0:	45400015 	stw	r21,0(r8)
8021adf4:	44c00115 	stw	r19,4(r8)
8021adf8:	d8801c15 	stw	r2,112(sp)
8021adfc:	d9001b15 	stw	r4,108(sp)
8021ae00:	00c001c4 	movi	r3,7
8021ae04:	1901dd0e 	bge	r3,r4,8021b57c <___vfiprintf_internal_r+0xd88>
8021ae08:	1002401e 	bne	r2,zero,8021b70c <___vfiprintf_internal_r+0xf18>
8021ae0c:	d8001b15 	stw	zero,108(sp)
8021ae10:	a2c0010c 	andi	r11,r20,4
8021ae14:	58000226 	beq	r11,zero,8021ae20 <___vfiprintf_internal_r+0x62c>
8021ae18:	8ca7c83a 	sub	r19,r17,r18
8021ae1c:	04c2f216 	blt	zero,r19,8021b9e8 <___vfiprintf_internal_r+0x11f4>
8021ae20:	8c80010e 	bge	r17,r18,8021ae28 <___vfiprintf_internal_r+0x634>
8021ae24:	9023883a 	mov	r17,r18
8021ae28:	da802317 	ldw	r10,140(sp)
8021ae2c:	5455883a 	add	r10,r10,r17
8021ae30:	da802315 	stw	r10,140(sp)
8021ae34:	d8001b15 	stw	zero,108(sp)
8021ae38:	d811883a 	mov	r8,sp
8021ae3c:	003ea206 	br	8021a8c8 <__reset+0xfa1fa8c8>
8021ae40:	a5000814 	ori	r20,r20,32
8021ae44:	80c00007 	ldb	r3,0(r16)
8021ae48:	003ec906 	br	8021a970 <__reset+0xfa1fa970>
8021ae4c:	80c00007 	ldb	r3,0(r16)
8021ae50:	1b030926 	beq	r3,r12,8021ba78 <___vfiprintf_internal_r+0x1284>
8021ae54:	a5000414 	ori	r20,r20,16
8021ae58:	003ec506 	br	8021a970 <__reset+0xfa1fa970>
8021ae5c:	21003fcc 	andi	r4,r4,255
8021ae60:	20035e1e 	bne	r4,zero,8021bbdc <___vfiprintf_internal_r+0x13e8>
8021ae64:	a080080c 	andi	r2,r20,32
8021ae68:	1002a526 	beq	r2,zero,8021b900 <___vfiprintf_internal_r+0x110c>
8021ae6c:	da802217 	ldw	r10,136(sp)
8021ae70:	50800017 	ldw	r2,0(r10)
8021ae74:	da802317 	ldw	r10,140(sp)
8021ae78:	5007d7fa 	srai	r3,r10,31
8021ae7c:	da802217 	ldw	r10,136(sp)
8021ae80:	10c00115 	stw	r3,4(r2)
8021ae84:	52800104 	addi	r10,r10,4
8021ae88:	da802215 	stw	r10,136(sp)
8021ae8c:	da802317 	ldw	r10,140(sp)
8021ae90:	12800015 	stw	r10,0(r2)
8021ae94:	003e8c06 	br	8021a8c8 <__reset+0xfa1fa8c8>
8021ae98:	21003fcc 	andi	r4,r4,255
8021ae9c:	2003511e 	bne	r4,zero,8021bbe4 <___vfiprintf_internal_r+0x13f0>
8021aea0:	a080080c 	andi	r2,r20,32
8021aea4:	1000a126 	beq	r2,zero,8021b12c <___vfiprintf_internal_r+0x938>
8021aea8:	da802217 	ldw	r10,136(sp)
8021aeac:	d8001d85 	stb	zero,118(sp)
8021aeb0:	50800204 	addi	r2,r10,8
8021aeb4:	54800017 	ldw	r18,0(r10)
8021aeb8:	54c00117 	ldw	r19,4(r10)
8021aebc:	4802b416 	blt	r9,zero,8021b990 <___vfiprintf_internal_r+0x119c>
8021aec0:	013fdfc4 	movi	r4,-129
8021aec4:	94c6b03a 	or	r3,r18,r19
8021aec8:	d8802215 	stw	r2,136(sp)
8021aecc:	a128703a 	and	r20,r20,r4
8021aed0:	1800a226 	beq	r3,zero,8021b15c <___vfiprintf_internal_r+0x968>
8021aed4:	0039883a 	mov	fp,zero
8021aed8:	dd401a04 	addi	r21,sp,104
8021aedc:	9006d0fa 	srli	r3,r18,3
8021aee0:	9808977a 	slli	r4,r19,29
8021aee4:	9826d0fa 	srli	r19,r19,3
8021aee8:	948001cc 	andi	r18,r18,7
8021aeec:	90800c04 	addi	r2,r18,48
8021aef0:	ad7fffc4 	addi	r21,r21,-1
8021aef4:	20e4b03a 	or	r18,r4,r3
8021aef8:	a8800005 	stb	r2,0(r21)
8021aefc:	94c6b03a 	or	r3,r18,r19
8021af00:	183ff61e 	bne	r3,zero,8021aedc <__reset+0xfa1faedc>
8021af04:	a0c0004c 	andi	r3,r20,1
8021af08:	18005926 	beq	r3,zero,8021b070 <___vfiprintf_internal_r+0x87c>
8021af0c:	10803fcc 	andi	r2,r2,255
8021af10:	1080201c 	xori	r2,r2,128
8021af14:	10bfe004 	addi	r2,r2,-128
8021af18:	00c00c04 	movi	r3,48
8021af1c:	10c05426 	beq	r2,r3,8021b070 <___vfiprintf_internal_r+0x87c>
8021af20:	da801e17 	ldw	r10,120(sp)
8021af24:	a8bfffc4 	addi	r2,r21,-1
8021af28:	a8ffffc5 	stb	r3,-1(r21)
8021af2c:	50a7c83a 	sub	r19,r10,r2
8021af30:	102b883a 	mov	r21,r2
8021af34:	003f2f06 	br	8021abf4 <__reset+0xfa1fabf4>
8021af38:	21003fcc 	andi	r4,r4,255
8021af3c:	2003421e 	bne	r4,zero,8021bc48 <___vfiprintf_internal_r+0x1454>
8021af40:	00a008b4 	movhi	r2,32802
8021af44:	10929e04 	addi	r2,r2,19064
8021af48:	d8802615 	stw	r2,152(sp)
8021af4c:	a080080c 	andi	r2,r20,32
8021af50:	1000aa26 	beq	r2,zero,8021b1fc <___vfiprintf_internal_r+0xa08>
8021af54:	da802217 	ldw	r10,136(sp)
8021af58:	54800017 	ldw	r18,0(r10)
8021af5c:	54c00117 	ldw	r19,4(r10)
8021af60:	52800204 	addi	r10,r10,8
8021af64:	da802215 	stw	r10,136(sp)
8021af68:	a080004c 	andi	r2,r20,1
8021af6c:	1001d226 	beq	r2,zero,8021b6b8 <___vfiprintf_internal_r+0xec4>
8021af70:	94c4b03a 	or	r2,r18,r19
8021af74:	1002351e 	bne	r2,zero,8021b84c <___vfiprintf_internal_r+0x1058>
8021af78:	d8001d85 	stb	zero,118(sp)
8021af7c:	48022216 	blt	r9,zero,8021b808 <___vfiprintf_internal_r+0x1014>
8021af80:	00bfdfc4 	movi	r2,-129
8021af84:	a0a8703a 	and	r20,r20,r2
8021af88:	003f1506 	br	8021abe0 <__reset+0xfa1fabe0>
8021af8c:	da802217 	ldw	r10,136(sp)
8021af90:	04800044 	movi	r18,1
8021af94:	d8001d85 	stb	zero,118(sp)
8021af98:	50800017 	ldw	r2,0(r10)
8021af9c:	52800104 	addi	r10,r10,4
8021afa0:	da802215 	stw	r10,136(sp)
8021afa4:	d8801005 	stb	r2,64(sp)
8021afa8:	9027883a 	mov	r19,r18
8021afac:	dd401004 	addi	r21,sp,64
8021afb0:	0013883a 	mov	r9,zero
8021afb4:	003f1706 	br	8021ac14 <__reset+0xfa1fac14>
8021afb8:	21003fcc 	andi	r4,r4,255
8021afbc:	2003201e 	bne	r4,zero,8021bc40 <___vfiprintf_internal_r+0x144c>
8021afc0:	a080080c 	andi	r2,r20,32
8021afc4:	10004b26 	beq	r2,zero,8021b0f4 <___vfiprintf_internal_r+0x900>
8021afc8:	da802217 	ldw	r10,136(sp)
8021afcc:	50800117 	ldw	r2,4(r10)
8021afd0:	54800017 	ldw	r18,0(r10)
8021afd4:	52800204 	addi	r10,r10,8
8021afd8:	da802215 	stw	r10,136(sp)
8021afdc:	1027883a 	mov	r19,r2
8021afe0:	10022c16 	blt	r2,zero,8021b894 <___vfiprintf_internal_r+0x10a0>
8021afe4:	df001d83 	ldbu	fp,118(sp)
8021afe8:	48007216 	blt	r9,zero,8021b1b4 <___vfiprintf_internal_r+0x9c0>
8021afec:	00ffdfc4 	movi	r3,-129
8021aff0:	94c4b03a 	or	r2,r18,r19
8021aff4:	a0e8703a 	and	r20,r20,r3
8021aff8:	1000cc26 	beq	r2,zero,8021b32c <___vfiprintf_internal_r+0xb38>
8021affc:	98021026 	beq	r19,zero,8021b840 <___vfiprintf_internal_r+0x104c>
8021b000:	dc402415 	stw	r17,144(sp)
8021b004:	dc002515 	stw	r16,148(sp)
8021b008:	9823883a 	mov	r17,r19
8021b00c:	9021883a 	mov	r16,r18
8021b010:	dd401a04 	addi	r21,sp,104
8021b014:	4825883a 	mov	r18,r9
8021b018:	4027883a 	mov	r19,r8
8021b01c:	8009883a 	mov	r4,r16
8021b020:	880b883a 	mov	r5,r17
8021b024:	01800284 	movi	r6,10
8021b028:	000f883a 	mov	r7,zero
8021b02c:	021cbd40 	call	8021cbd4 <__umoddi3>
8021b030:	10800c04 	addi	r2,r2,48
8021b034:	ad7fffc4 	addi	r21,r21,-1
8021b038:	8009883a 	mov	r4,r16
8021b03c:	880b883a 	mov	r5,r17
8021b040:	a8800005 	stb	r2,0(r21)
8021b044:	01800284 	movi	r6,10
8021b048:	000f883a 	mov	r7,zero
8021b04c:	021c65c0 	call	8021c65c <__udivdi3>
8021b050:	1021883a 	mov	r16,r2
8021b054:	10c4b03a 	or	r2,r2,r3
8021b058:	1823883a 	mov	r17,r3
8021b05c:	103fef1e 	bne	r2,zero,8021b01c <__reset+0xfa1fb01c>
8021b060:	dc402417 	ldw	r17,144(sp)
8021b064:	dc002517 	ldw	r16,148(sp)
8021b068:	9013883a 	mov	r9,r18
8021b06c:	9811883a 	mov	r8,r19
8021b070:	da801e17 	ldw	r10,120(sp)
8021b074:	5567c83a 	sub	r19,r10,r21
8021b078:	003ede06 	br	8021abf4 <__reset+0xfa1fabf4>
8021b07c:	38803fcc 	andi	r2,r7,255
8021b080:	1080201c 	xori	r2,r2,128
8021b084:	10bfe004 	addi	r2,r2,-128
8021b088:	1002371e 	bne	r2,zero,8021b968 <___vfiprintf_internal_r+0x1174>
8021b08c:	01000044 	movi	r4,1
8021b090:	01c00804 	movi	r7,32
8021b094:	80c00007 	ldb	r3,0(r16)
8021b098:	003e3506 	br	8021a970 <__reset+0xfa1fa970>
8021b09c:	a5000054 	ori	r20,r20,1
8021b0a0:	80c00007 	ldb	r3,0(r16)
8021b0a4:	003e3206 	br	8021a970 <__reset+0xfa1fa970>
8021b0a8:	a5002014 	ori	r20,r20,128
8021b0ac:	80c00007 	ldb	r3,0(r16)
8021b0b0:	003e2f06 	br	8021a970 <__reset+0xfa1fa970>
8021b0b4:	8015883a 	mov	r10,r16
8021b0b8:	0023883a 	mov	r17,zero
8021b0bc:	18bff404 	addi	r2,r3,-48
8021b0c0:	50c00007 	ldb	r3,0(r10)
8021b0c4:	8c4002a4 	muli	r17,r17,10
8021b0c8:	84000044 	addi	r16,r16,1
8021b0cc:	8015883a 	mov	r10,r16
8021b0d0:	1463883a 	add	r17,r2,r17
8021b0d4:	18bff404 	addi	r2,r3,-48
8021b0d8:	30bff92e 	bgeu	r6,r2,8021b0c0 <__reset+0xfa1fb0c0>
8021b0dc:	003e2506 	br	8021a974 <__reset+0xfa1fa974>
8021b0e0:	21003fcc 	andi	r4,r4,255
8021b0e4:	2002d41e 	bne	r4,zero,8021bc38 <___vfiprintf_internal_r+0x1444>
8021b0e8:	a5000414 	ori	r20,r20,16
8021b0ec:	a080080c 	andi	r2,r20,32
8021b0f0:	103fb51e 	bne	r2,zero,8021afc8 <__reset+0xfa1fafc8>
8021b0f4:	a080040c 	andi	r2,r20,16
8021b0f8:	1001f826 	beq	r2,zero,8021b8dc <___vfiprintf_internal_r+0x10e8>
8021b0fc:	da802217 	ldw	r10,136(sp)
8021b100:	54800017 	ldw	r18,0(r10)
8021b104:	52800104 	addi	r10,r10,4
8021b108:	da802215 	stw	r10,136(sp)
8021b10c:	9027d7fa 	srai	r19,r18,31
8021b110:	9805883a 	mov	r2,r19
8021b114:	003fb206 	br	8021afe0 <__reset+0xfa1fafe0>
8021b118:	21003fcc 	andi	r4,r4,255
8021b11c:	2002c41e 	bne	r4,zero,8021bc30 <___vfiprintf_internal_r+0x143c>
8021b120:	a5000414 	ori	r20,r20,16
8021b124:	a080080c 	andi	r2,r20,32
8021b128:	103f5f1e 	bne	r2,zero,8021aea8 <__reset+0xfa1faea8>
8021b12c:	a080040c 	andi	r2,r20,16
8021b130:	10020f26 	beq	r2,zero,8021b970 <___vfiprintf_internal_r+0x117c>
8021b134:	da802217 	ldw	r10,136(sp)
8021b138:	d8001d85 	stb	zero,118(sp)
8021b13c:	0027883a 	mov	r19,zero
8021b140:	50800104 	addi	r2,r10,4
8021b144:	54800017 	ldw	r18,0(r10)
8021b148:	48021116 	blt	r9,zero,8021b990 <___vfiprintf_internal_r+0x119c>
8021b14c:	00ffdfc4 	movi	r3,-129
8021b150:	d8802215 	stw	r2,136(sp)
8021b154:	a0e8703a 	and	r20,r20,r3
8021b158:	903f5e1e 	bne	r18,zero,8021aed4 <__reset+0xfa1faed4>
8021b15c:	0039883a 	mov	fp,zero
8021b160:	4802a626 	beq	r9,zero,8021bbfc <___vfiprintf_internal_r+0x1408>
8021b164:	0025883a 	mov	r18,zero
8021b168:	0027883a 	mov	r19,zero
8021b16c:	003f5a06 	br	8021aed8 <__reset+0xfa1faed8>
8021b170:	21003fcc 	andi	r4,r4,255
8021b174:	20029f1e 	bne	r4,zero,8021bbf4 <___vfiprintf_internal_r+0x1400>
8021b178:	a5000414 	ori	r20,r20,16
8021b17c:	a080080c 	andi	r2,r20,32
8021b180:	10005e1e 	bne	r2,zero,8021b2fc <___vfiprintf_internal_r+0xb08>
8021b184:	a080040c 	andi	r2,r20,16
8021b188:	1001a21e 	bne	r2,zero,8021b814 <___vfiprintf_internal_r+0x1020>
8021b18c:	a080100c 	andi	r2,r20,64
8021b190:	d8001d85 	stb	zero,118(sp)
8021b194:	da802217 	ldw	r10,136(sp)
8021b198:	1002231e 	bne	r2,zero,8021ba28 <___vfiprintf_internal_r+0x1234>
8021b19c:	50800104 	addi	r2,r10,4
8021b1a0:	54800017 	ldw	r18,0(r10)
8021b1a4:	0027883a 	mov	r19,zero
8021b1a8:	4801a00e 	bge	r9,zero,8021b82c <___vfiprintf_internal_r+0x1038>
8021b1ac:	d8802215 	stw	r2,136(sp)
8021b1b0:	0039883a 	mov	fp,zero
8021b1b4:	94c4b03a 	or	r2,r18,r19
8021b1b8:	103f901e 	bne	r2,zero,8021affc <__reset+0xfa1faffc>
8021b1bc:	00800044 	movi	r2,1
8021b1c0:	10803fcc 	andi	r2,r2,255
8021b1c4:	00c00044 	movi	r3,1
8021b1c8:	10c05926 	beq	r2,r3,8021b330 <___vfiprintf_internal_r+0xb3c>
8021b1cc:	00c00084 	movi	r3,2
8021b1d0:	10ffe41e 	bne	r2,r3,8021b164 <__reset+0xfa1fb164>
8021b1d4:	0025883a 	mov	r18,zero
8021b1d8:	0027883a 	mov	r19,zero
8021b1dc:	00013d06 	br	8021b6d4 <___vfiprintf_internal_r+0xee0>
8021b1e0:	21003fcc 	andi	r4,r4,255
8021b1e4:	2002811e 	bne	r4,zero,8021bbec <___vfiprintf_internal_r+0x13f8>
8021b1e8:	00a008b4 	movhi	r2,32802
8021b1ec:	10929904 	addi	r2,r2,19044
8021b1f0:	d8802615 	stw	r2,152(sp)
8021b1f4:	a080080c 	andi	r2,r20,32
8021b1f8:	103f561e 	bne	r2,zero,8021af54 <__reset+0xfa1faf54>
8021b1fc:	a080040c 	andi	r2,r20,16
8021b200:	1001d126 	beq	r2,zero,8021b948 <___vfiprintf_internal_r+0x1154>
8021b204:	da802217 	ldw	r10,136(sp)
8021b208:	0027883a 	mov	r19,zero
8021b20c:	54800017 	ldw	r18,0(r10)
8021b210:	52800104 	addi	r10,r10,4
8021b214:	da802215 	stw	r10,136(sp)
8021b218:	003f5306 	br	8021af68 <__reset+0xfa1faf68>
8021b21c:	da802217 	ldw	r10,136(sp)
8021b220:	d8001d85 	stb	zero,118(sp)
8021b224:	55400017 	ldw	r21,0(r10)
8021b228:	50c00104 	addi	r3,r10,4
8021b22c:	a8024226 	beq	r21,zero,8021bb38 <___vfiprintf_internal_r+0x1344>
8021b230:	48021816 	blt	r9,zero,8021ba94 <___vfiprintf_internal_r+0x12a0>
8021b234:	480d883a 	mov	r6,r9
8021b238:	000b883a 	mov	r5,zero
8021b23c:	a809883a 	mov	r4,r21
8021b240:	d8c02a15 	stw	r3,168(sp)
8021b244:	da002b15 	stw	r8,172(sp)
8021b248:	da402c15 	stw	r9,176(sp)
8021b24c:	021772c0 	call	8021772c <memchr>
8021b250:	d8c02a17 	ldw	r3,168(sp)
8021b254:	da002b17 	ldw	r8,172(sp)
8021b258:	da402c17 	ldw	r9,176(sp)
8021b25c:	10024826 	beq	r2,zero,8021bb80 <___vfiprintf_internal_r+0x138c>
8021b260:	1567c83a 	sub	r19,r2,r21
8021b264:	df001d83 	ldbu	fp,118(sp)
8021b268:	d8c02215 	stw	r3,136(sp)
8021b26c:	0013883a 	mov	r9,zero
8021b270:	003e6006 	br	8021abf4 <__reset+0xfa1fabf4>
8021b274:	21003fcc 	andi	r4,r4,255
8021b278:	203fc026 	beq	r4,zero,8021b17c <__reset+0xfa1fb17c>
8021b27c:	d9c01d85 	stb	r7,118(sp)
8021b280:	003fbe06 	br	8021b17c <__reset+0xfa1fb17c>
8021b284:	da802217 	ldw	r10,136(sp)
8021b288:	54400017 	ldw	r17,0(r10)
8021b28c:	50800104 	addi	r2,r10,4
8021b290:	883e3b16 	blt	r17,zero,8021ab80 <__reset+0xfa1fab80>
8021b294:	d8802215 	stw	r2,136(sp)
8021b298:	80c00007 	ldb	r3,0(r16)
8021b29c:	003db406 	br	8021a970 <__reset+0xfa1fa970>
8021b2a0:	01000044 	movi	r4,1
8021b2a4:	01c00ac4 	movi	r7,43
8021b2a8:	80c00007 	ldb	r3,0(r16)
8021b2ac:	003db006 	br	8021a970 <__reset+0xfa1fa970>
8021b2b0:	80c00007 	ldb	r3,0(r16)
8021b2b4:	82800044 	addi	r10,r16,1
8021b2b8:	1b423c26 	beq	r3,r13,8021bbac <___vfiprintf_internal_r+0x13b8>
8021b2bc:	18bff404 	addi	r2,r3,-48
8021b2c0:	0013883a 	mov	r9,zero
8021b2c4:	30822b36 	bltu	r6,r2,8021bb74 <___vfiprintf_internal_r+0x1380>
8021b2c8:	50c00007 	ldb	r3,0(r10)
8021b2cc:	4a4002a4 	muli	r9,r9,10
8021b2d0:	54000044 	addi	r16,r10,1
8021b2d4:	8015883a 	mov	r10,r16
8021b2d8:	4893883a 	add	r9,r9,r2
8021b2dc:	18bff404 	addi	r2,r3,-48
8021b2e0:	30bff92e 	bgeu	r6,r2,8021b2c8 <__reset+0xfa1fb2c8>
8021b2e4:	483da30e 	bge	r9,zero,8021a974 <__reset+0xfa1fa974>
8021b2e8:	027fffc4 	movi	r9,-1
8021b2ec:	003da106 	br	8021a974 <__reset+0xfa1fa974>
8021b2f0:	a5001014 	ori	r20,r20,64
8021b2f4:	80c00007 	ldb	r3,0(r16)
8021b2f8:	003d9d06 	br	8021a970 <__reset+0xfa1fa970>
8021b2fc:	da802217 	ldw	r10,136(sp)
8021b300:	d8001d85 	stb	zero,118(sp)
8021b304:	50c00204 	addi	r3,r10,8
8021b308:	54800017 	ldw	r18,0(r10)
8021b30c:	54c00117 	ldw	r19,4(r10)
8021b310:	4801ca16 	blt	r9,zero,8021ba3c <___vfiprintf_internal_r+0x1248>
8021b314:	013fdfc4 	movi	r4,-129
8021b318:	94c4b03a 	or	r2,r18,r19
8021b31c:	d8c02215 	stw	r3,136(sp)
8021b320:	a128703a 	and	r20,r20,r4
8021b324:	0039883a 	mov	fp,zero
8021b328:	103f341e 	bne	r2,zero,8021affc <__reset+0xfa1faffc>
8021b32c:	483e2e26 	beq	r9,zero,8021abe8 <__reset+0xfa1fabe8>
8021b330:	0025883a 	mov	r18,zero
8021b334:	94800c04 	addi	r18,r18,48
8021b338:	dc8019c5 	stb	r18,103(sp)
8021b33c:	dcc02717 	ldw	r19,156(sp)
8021b340:	dd4019c4 	addi	r21,sp,103
8021b344:	003e2b06 	br	8021abf4 <__reset+0xfa1fabf4>
8021b348:	21003fcc 	andi	r4,r4,255
8021b34c:	2002361e 	bne	r4,zero,8021bc28 <___vfiprintf_internal_r+0x1434>
8021b350:	1801c126 	beq	r3,zero,8021ba58 <___vfiprintf_internal_r+0x1264>
8021b354:	04800044 	movi	r18,1
8021b358:	d8c01005 	stb	r3,64(sp)
8021b35c:	d8001d85 	stb	zero,118(sp)
8021b360:	9027883a 	mov	r19,r18
8021b364:	dd401004 	addi	r21,sp,64
8021b368:	003f1106 	br	8021afb0 <__reset+0xfa1fafb0>
8021b36c:	d9402117 	ldw	r5,132(sp)
8021b370:	d9002017 	ldw	r4,128(sp)
8021b374:	d9801a04 	addi	r6,sp,104
8021b378:	d9c02b15 	stw	r7,172(sp)
8021b37c:	dbc02a15 	stw	r15,168(sp)
8021b380:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b384:	d9c02b17 	ldw	r7,172(sp)
8021b388:	dbc02a17 	ldw	r15,168(sp)
8021b38c:	10006d1e 	bne	r2,zero,8021b544 <___vfiprintf_internal_r+0xd50>
8021b390:	d9801b17 	ldw	r6,108(sp)
8021b394:	d8801c17 	ldw	r2,112(sp)
8021b398:	d811883a 	mov	r8,sp
8021b39c:	31400044 	addi	r5,r6,1
8021b3a0:	003e3306 	br	8021ac70 <__reset+0xfa1fac70>
8021b3a4:	d9401b17 	ldw	r5,108(sp)
8021b3a8:	d8801c17 	ldw	r2,112(sp)
8021b3ac:	29000044 	addi	r4,r5,1
8021b3b0:	d8c01d87 	ldb	r3,118(sp)
8021b3b4:	183e4d26 	beq	r3,zero,8021acec <__reset+0xfa1facec>
8021b3b8:	00c00044 	movi	r3,1
8021b3bc:	d9401d84 	addi	r5,sp,118
8021b3c0:	10c5883a 	add	r2,r2,r3
8021b3c4:	41400015 	stw	r5,0(r8)
8021b3c8:	40c00115 	stw	r3,4(r8)
8021b3cc:	d8801c15 	stw	r2,112(sp)
8021b3d0:	d9001b15 	stw	r4,108(sp)
8021b3d4:	014001c4 	movi	r5,7
8021b3d8:	2900a90e 	bge	r5,r4,8021b680 <___vfiprintf_internal_r+0xe8c>
8021b3dc:	1000da1e 	bne	r2,zero,8021b748 <___vfiprintf_internal_r+0xf54>
8021b3e0:	7000ab1e 	bne	r14,zero,8021b690 <___vfiprintf_internal_r+0xe9c>
8021b3e4:	000b883a 	mov	r5,zero
8021b3e8:	1809883a 	mov	r4,r3
8021b3ec:	d811883a 	mov	r8,sp
8021b3f0:	00c02004 	movi	r3,128
8021b3f4:	e0fe4d26 	beq	fp,r3,8021ad2c <__reset+0xfa1fad2c>
8021b3f8:	4cf9c83a 	sub	fp,r9,r19
8021b3fc:	073e7b0e 	bge	zero,fp,8021adec <__reset+0xfa1fadec>
8021b400:	01c00404 	movi	r7,16
8021b404:	3f01900e 	bge	r7,fp,8021ba48 <___vfiprintf_internal_r+0x1254>
8021b408:	00e008b4 	movhi	r3,32802
8021b40c:	18d30e04 	addi	r3,r3,19512
8021b410:	d8c02415 	stw	r3,144(sp)
8021b414:	034001c4 	movi	r13,7
8021b418:	00000506 	br	8021b430 <___vfiprintf_internal_r+0xc3c>
8021b41c:	29000084 	addi	r4,r5,2
8021b420:	42000204 	addi	r8,r8,8
8021b424:	180b883a 	mov	r5,r3
8021b428:	e73ffc04 	addi	fp,fp,-16
8021b42c:	3f000d0e 	bge	r7,fp,8021b464 <___vfiprintf_internal_r+0xc70>
8021b430:	10800404 	addi	r2,r2,16
8021b434:	28c00044 	addi	r3,r5,1
8021b438:	45c00015 	stw	r23,0(r8)
8021b43c:	41c00115 	stw	r7,4(r8)
8021b440:	d8801c15 	stw	r2,112(sp)
8021b444:	d8c01b15 	stw	r3,108(sp)
8021b448:	68fff40e 	bge	r13,r3,8021b41c <__reset+0xfa1fb41c>
8021b44c:	1000101e 	bne	r2,zero,8021b490 <___vfiprintf_internal_r+0xc9c>
8021b450:	e73ffc04 	addi	fp,fp,-16
8021b454:	01000044 	movi	r4,1
8021b458:	000b883a 	mov	r5,zero
8021b45c:	d811883a 	mov	r8,sp
8021b460:	3f3ff316 	blt	r7,fp,8021b430 <__reset+0xfa1fb430>
8021b464:	da802417 	ldw	r10,144(sp)
8021b468:	1705883a 	add	r2,r2,fp
8021b46c:	47000115 	stw	fp,4(r8)
8021b470:	42800015 	stw	r10,0(r8)
8021b474:	d8801c15 	stw	r2,112(sp)
8021b478:	d9001b15 	stw	r4,108(sp)
8021b47c:	00c001c4 	movi	r3,7
8021b480:	19003616 	blt	r3,r4,8021b55c <___vfiprintf_internal_r+0xd68>
8021b484:	42000204 	addi	r8,r8,8
8021b488:	21000044 	addi	r4,r4,1
8021b48c:	003e5706 	br	8021adec <__reset+0xfa1fadec>
8021b490:	d9402117 	ldw	r5,132(sp)
8021b494:	d9002017 	ldw	r4,128(sp)
8021b498:	d9801a04 	addi	r6,sp,104
8021b49c:	d9c02b15 	stw	r7,172(sp)
8021b4a0:	db402a15 	stw	r13,168(sp)
8021b4a4:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b4a8:	d9c02b17 	ldw	r7,172(sp)
8021b4ac:	db402a17 	ldw	r13,168(sp)
8021b4b0:	1000241e 	bne	r2,zero,8021b544 <___vfiprintf_internal_r+0xd50>
8021b4b4:	d9401b17 	ldw	r5,108(sp)
8021b4b8:	d8801c17 	ldw	r2,112(sp)
8021b4bc:	d811883a 	mov	r8,sp
8021b4c0:	29000044 	addi	r4,r5,1
8021b4c4:	003fd806 	br	8021b428 <__reset+0xfa1fb428>
8021b4c8:	d9401b17 	ldw	r5,108(sp)
8021b4cc:	00e008b4 	movhi	r3,32802
8021b4d0:	18d31204 	addi	r3,r3,19528
8021b4d4:	d8c02415 	stw	r3,144(sp)
8021b4d8:	29400044 	addi	r5,r5,1
8021b4dc:	d8c02417 	ldw	r3,144(sp)
8021b4e0:	14c5883a 	add	r2,r2,r19
8021b4e4:	44c00115 	stw	r19,4(r8)
8021b4e8:	40c00015 	stw	r3,0(r8)
8021b4ec:	d8801c15 	stw	r2,112(sp)
8021b4f0:	d9401b15 	stw	r5,108(sp)
8021b4f4:	00c001c4 	movi	r3,7
8021b4f8:	1940070e 	bge	r3,r5,8021b518 <___vfiprintf_internal_r+0xd24>
8021b4fc:	103e4826 	beq	r2,zero,8021ae20 <__reset+0xfa1fae20>
8021b500:	d9402117 	ldw	r5,132(sp)
8021b504:	d9002017 	ldw	r4,128(sp)
8021b508:	d9801a04 	addi	r6,sp,104
8021b50c:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b510:	10000c1e 	bne	r2,zero,8021b544 <___vfiprintf_internal_r+0xd50>
8021b514:	d8801c17 	ldw	r2,112(sp)
8021b518:	8c80010e 	bge	r17,r18,8021b520 <___vfiprintf_internal_r+0xd2c>
8021b51c:	9023883a 	mov	r17,r18
8021b520:	da802317 	ldw	r10,140(sp)
8021b524:	5455883a 	add	r10,r10,r17
8021b528:	da802315 	stw	r10,140(sp)
8021b52c:	103e4126 	beq	r2,zero,8021ae34 <__reset+0xfa1fae34>
8021b530:	d9402117 	ldw	r5,132(sp)
8021b534:	d9002017 	ldw	r4,128(sp)
8021b538:	d9801a04 	addi	r6,sp,104
8021b53c:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b540:	103e3c26 	beq	r2,zero,8021ae34 <__reset+0xfa1fae34>
8021b544:	dd002117 	ldw	r20,132(sp)
8021b548:	a080030b 	ldhu	r2,12(r20)
8021b54c:	1080100c 	andi	r2,r2,64
8021b550:	1001231e 	bne	r2,zero,8021b9e0 <___vfiprintf_internal_r+0x11ec>
8021b554:	d8802317 	ldw	r2,140(sp)
8021b558:	003d7b06 	br	8021ab48 <__reset+0xfa1fab48>
8021b55c:	1000991e 	bne	r2,zero,8021b7c4 <___vfiprintf_internal_r+0xfd0>
8021b560:	00c00044 	movi	r3,1
8021b564:	9805883a 	mov	r2,r19
8021b568:	dd400015 	stw	r21,0(sp)
8021b56c:	dcc00115 	stw	r19,4(sp)
8021b570:	dcc01c15 	stw	r19,112(sp)
8021b574:	d8c01b15 	stw	r3,108(sp)
8021b578:	d811883a 	mov	r8,sp
8021b57c:	42000204 	addi	r8,r8,8
8021b580:	a2c0010c 	andi	r11,r20,4
8021b584:	583fe426 	beq	r11,zero,8021b518 <__reset+0xfa1fb518>
8021b588:	8ca7c83a 	sub	r19,r17,r18
8021b58c:	04ffe20e 	bge	zero,r19,8021b518 <__reset+0xfa1fb518>
8021b590:	01c00404 	movi	r7,16
8021b594:	3cffcc0e 	bge	r7,r19,8021b4c8 <__reset+0xfa1fb4c8>
8021b598:	02a008b4 	movhi	r10,32802
8021b59c:	52931204 	addi	r10,r10,19528
8021b5a0:	d9001b17 	ldw	r4,108(sp)
8021b5a4:	da802415 	stw	r10,144(sp)
8021b5a8:	382b883a 	mov	r21,r7
8021b5ac:	050001c4 	movi	r20,7
8021b5b0:	df002017 	ldw	fp,128(sp)
8021b5b4:	00000506 	br	8021b5cc <___vfiprintf_internal_r+0xdd8>
8021b5b8:	21400084 	addi	r5,r4,2
8021b5bc:	42000204 	addi	r8,r8,8
8021b5c0:	1809883a 	mov	r4,r3
8021b5c4:	9cfffc04 	addi	r19,r19,-16
8021b5c8:	acffc40e 	bge	r21,r19,8021b4dc <__reset+0xfa1fb4dc>
8021b5cc:	10800404 	addi	r2,r2,16
8021b5d0:	20c00044 	addi	r3,r4,1
8021b5d4:	45800015 	stw	r22,0(r8)
8021b5d8:	45400115 	stw	r21,4(r8)
8021b5dc:	d8801c15 	stw	r2,112(sp)
8021b5e0:	d8c01b15 	stw	r3,108(sp)
8021b5e4:	a0fff40e 	bge	r20,r3,8021b5b8 <__reset+0xfa1fb5b8>
8021b5e8:	1000041e 	bne	r2,zero,8021b5fc <___vfiprintf_internal_r+0xe08>
8021b5ec:	01400044 	movi	r5,1
8021b5f0:	0009883a 	mov	r4,zero
8021b5f4:	d811883a 	mov	r8,sp
8021b5f8:	003ff206 	br	8021b5c4 <__reset+0xfa1fb5c4>
8021b5fc:	d9402117 	ldw	r5,132(sp)
8021b600:	d9801a04 	addi	r6,sp,104
8021b604:	e009883a 	mov	r4,fp
8021b608:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b60c:	103fcd1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b610:	d9001b17 	ldw	r4,108(sp)
8021b614:	d8801c17 	ldw	r2,112(sp)
8021b618:	d811883a 	mov	r8,sp
8021b61c:	21400044 	addi	r5,r4,1
8021b620:	003fe806 	br	8021b5c4 <__reset+0xfa1fb5c4>
8021b624:	d9402117 	ldw	r5,132(sp)
8021b628:	d9002017 	ldw	r4,128(sp)
8021b62c:	d9801a04 	addi	r6,sp,104
8021b630:	d9c02b15 	stw	r7,172(sp)
8021b634:	db402a15 	stw	r13,168(sp)
8021b638:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b63c:	d9c02b17 	ldw	r7,172(sp)
8021b640:	db402a17 	ldw	r13,168(sp)
8021b644:	103fbf1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b648:	d9401b17 	ldw	r5,108(sp)
8021b64c:	d8801c17 	ldw	r2,112(sp)
8021b650:	d811883a 	mov	r8,sp
8021b654:	29800044 	addi	r6,r5,1
8021b658:	003dc406 	br	8021ad6c <__reset+0xfa1fad6c>
8021b65c:	1000d21e 	bne	r2,zero,8021b9a8 <___vfiprintf_internal_r+0x11b4>
8021b660:	d8c01d87 	ldb	r3,118(sp)
8021b664:	18009526 	beq	r3,zero,8021b8bc <___vfiprintf_internal_r+0x10c8>
8021b668:	00800044 	movi	r2,1
8021b66c:	d8c01d84 	addi	r3,sp,118
8021b670:	1009883a 	mov	r4,r2
8021b674:	d8c00015 	stw	r3,0(sp)
8021b678:	d8800115 	stw	r2,4(sp)
8021b67c:	d811883a 	mov	r8,sp
8021b680:	200b883a 	mov	r5,r4
8021b684:	42000204 	addi	r8,r8,8
8021b688:	21000044 	addi	r4,r4,1
8021b68c:	003d9706 	br	8021acec <__reset+0xfa1facec>
8021b690:	d9001d04 	addi	r4,sp,116
8021b694:	00800084 	movi	r2,2
8021b698:	d9000015 	stw	r4,0(sp)
8021b69c:	d8800115 	stw	r2,4(sp)
8021b6a0:	1809883a 	mov	r4,r3
8021b6a4:	d811883a 	mov	r8,sp
8021b6a8:	200b883a 	mov	r5,r4
8021b6ac:	42000204 	addi	r8,r8,8
8021b6b0:	21000044 	addi	r4,r4,1
8021b6b4:	003f4e06 	br	8021b3f0 <__reset+0xfa1fb3f0>
8021b6b8:	d8001d85 	stb	zero,118(sp)
8021b6bc:	48005016 	blt	r9,zero,8021b800 <___vfiprintf_internal_r+0x100c>
8021b6c0:	00ffdfc4 	movi	r3,-129
8021b6c4:	94c4b03a 	or	r2,r18,r19
8021b6c8:	a0e8703a 	and	r20,r20,r3
8021b6cc:	103d4426 	beq	r2,zero,8021abe0 <__reset+0xfa1fabe0>
8021b6d0:	0039883a 	mov	fp,zero
8021b6d4:	d9002617 	ldw	r4,152(sp)
8021b6d8:	dd401a04 	addi	r21,sp,104
8021b6dc:	908003cc 	andi	r2,r18,15
8021b6e0:	9806973a 	slli	r3,r19,28
8021b6e4:	2085883a 	add	r2,r4,r2
8021b6e8:	9024d13a 	srli	r18,r18,4
8021b6ec:	10800003 	ldbu	r2,0(r2)
8021b6f0:	9826d13a 	srli	r19,r19,4
8021b6f4:	ad7fffc4 	addi	r21,r21,-1
8021b6f8:	1ca4b03a 	or	r18,r3,r18
8021b6fc:	a8800005 	stb	r2,0(r21)
8021b700:	94c4b03a 	or	r2,r18,r19
8021b704:	103ff51e 	bne	r2,zero,8021b6dc <__reset+0xfa1fb6dc>
8021b708:	003e5906 	br	8021b070 <__reset+0xfa1fb070>
8021b70c:	d9402117 	ldw	r5,132(sp)
8021b710:	d9002017 	ldw	r4,128(sp)
8021b714:	d9801a04 	addi	r6,sp,104
8021b718:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b71c:	103f891e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b720:	d8801c17 	ldw	r2,112(sp)
8021b724:	d811883a 	mov	r8,sp
8021b728:	003f9506 	br	8021b580 <__reset+0xfa1fb580>
8021b72c:	d9402117 	ldw	r5,132(sp)
8021b730:	d9002017 	ldw	r4,128(sp)
8021b734:	d9801a04 	addi	r6,sp,104
8021b738:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b73c:	103f811e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b740:	d811883a 	mov	r8,sp
8021b744:	003ced06 	br	8021aafc <__reset+0xfa1faafc>
8021b748:	d9402117 	ldw	r5,132(sp)
8021b74c:	d9002017 	ldw	r4,128(sp)
8021b750:	d9801a04 	addi	r6,sp,104
8021b754:	da402c15 	stw	r9,176(sp)
8021b758:	db802a15 	stw	r14,168(sp)
8021b75c:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b760:	da402c17 	ldw	r9,176(sp)
8021b764:	db802a17 	ldw	r14,168(sp)
8021b768:	103f761e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b76c:	d9401b17 	ldw	r5,108(sp)
8021b770:	d8801c17 	ldw	r2,112(sp)
8021b774:	d811883a 	mov	r8,sp
8021b778:	29000044 	addi	r4,r5,1
8021b77c:	003d5b06 	br	8021acec <__reset+0xfa1facec>
8021b780:	d9402117 	ldw	r5,132(sp)
8021b784:	d9002017 	ldw	r4,128(sp)
8021b788:	d9801a04 	addi	r6,sp,104
8021b78c:	da402c15 	stw	r9,176(sp)
8021b790:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b794:	da402c17 	ldw	r9,176(sp)
8021b798:	103f6a1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b79c:	d9401b17 	ldw	r5,108(sp)
8021b7a0:	d8801c17 	ldw	r2,112(sp)
8021b7a4:	d811883a 	mov	r8,sp
8021b7a8:	29000044 	addi	r4,r5,1
8021b7ac:	003f1006 	br	8021b3f0 <__reset+0xfa1fb3f0>
8021b7b0:	1000c31e 	bne	r2,zero,8021bac0 <___vfiprintf_internal_r+0x12cc>
8021b7b4:	01000044 	movi	r4,1
8021b7b8:	000b883a 	mov	r5,zero
8021b7bc:	d811883a 	mov	r8,sp
8021b7c0:	003f0d06 	br	8021b3f8 <__reset+0xfa1fb3f8>
8021b7c4:	d9402117 	ldw	r5,132(sp)
8021b7c8:	d9002017 	ldw	r4,128(sp)
8021b7cc:	d9801a04 	addi	r6,sp,104
8021b7d0:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b7d4:	103f5b1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b7d8:	d9001b17 	ldw	r4,108(sp)
8021b7dc:	d8801c17 	ldw	r2,112(sp)
8021b7e0:	d811883a 	mov	r8,sp
8021b7e4:	21000044 	addi	r4,r4,1
8021b7e8:	003d8006 	br	8021adec <__reset+0xfa1fadec>
8021b7ec:	012008b4 	movhi	r4,32802
8021b7f0:	21129e04 	addi	r4,r4,19064
8021b7f4:	d9002615 	stw	r4,152(sp)
8021b7f8:	d8c02215 	stw	r3,136(sp)
8021b7fc:	1029883a 	mov	r20,r2
8021b800:	94c4b03a 	or	r2,r18,r19
8021b804:	103fb21e 	bne	r2,zero,8021b6d0 <__reset+0xfa1fb6d0>
8021b808:	0039883a 	mov	fp,zero
8021b80c:	00800084 	movi	r2,2
8021b810:	003e6b06 	br	8021b1c0 <__reset+0xfa1fb1c0>
8021b814:	da802217 	ldw	r10,136(sp)
8021b818:	d8001d85 	stb	zero,118(sp)
8021b81c:	0027883a 	mov	r19,zero
8021b820:	50800104 	addi	r2,r10,4
8021b824:	54800017 	ldw	r18,0(r10)
8021b828:	483e6016 	blt	r9,zero,8021b1ac <__reset+0xfa1fb1ac>
8021b82c:	00ffdfc4 	movi	r3,-129
8021b830:	d8802215 	stw	r2,136(sp)
8021b834:	a0e8703a 	and	r20,r20,r3
8021b838:	0039883a 	mov	fp,zero
8021b83c:	903ebb26 	beq	r18,zero,8021b32c <__reset+0xfa1fb32c>
8021b840:	00800244 	movi	r2,9
8021b844:	14bdee36 	bltu	r2,r18,8021b000 <__reset+0xfa1fb000>
8021b848:	003eba06 	br	8021b334 <__reset+0xfa1fb334>
8021b84c:	00800c04 	movi	r2,48
8021b850:	d8c01d45 	stb	r3,117(sp)
8021b854:	d8801d05 	stb	r2,116(sp)
8021b858:	d8001d85 	stb	zero,118(sp)
8021b85c:	a0c00094 	ori	r3,r20,2
8021b860:	4800a916 	blt	r9,zero,8021bb08 <___vfiprintf_internal_r+0x1314>
8021b864:	00bfdfc4 	movi	r2,-129
8021b868:	a096703a 	and	r11,r20,r2
8021b86c:	5d000094 	ori	r20,r11,2
8021b870:	0039883a 	mov	fp,zero
8021b874:	003f9706 	br	8021b6d4 <__reset+0xfa1fb6d4>
8021b878:	8025883a 	mov	r18,r16
8021b87c:	003c2e06 	br	8021a938 <__reset+0xfa1fa938>
8021b880:	00a008b4 	movhi	r2,32802
8021b884:	10929e04 	addi	r2,r2,19064
8021b888:	0039883a 	mov	fp,zero
8021b88c:	d8802615 	stw	r2,152(sp)
8021b890:	003f9006 	br	8021b6d4 <__reset+0xfa1fb6d4>
8021b894:	04a5c83a 	sub	r18,zero,r18
8021b898:	07000b44 	movi	fp,45
8021b89c:	9004c03a 	cmpne	r2,r18,zero
8021b8a0:	04e7c83a 	sub	r19,zero,r19
8021b8a4:	df001d85 	stb	fp,118(sp)
8021b8a8:	98a7c83a 	sub	r19,r19,r2
8021b8ac:	48009f16 	blt	r9,zero,8021bb2c <___vfiprintf_internal_r+0x1338>
8021b8b0:	00bfdfc4 	movi	r2,-129
8021b8b4:	a0a8703a 	and	r20,r20,r2
8021b8b8:	003dd006 	br	8021affc <__reset+0xfa1faffc>
8021b8bc:	70004c26 	beq	r14,zero,8021b9f0 <___vfiprintf_internal_r+0x11fc>
8021b8c0:	00800084 	movi	r2,2
8021b8c4:	d8c01d04 	addi	r3,sp,116
8021b8c8:	d8c00015 	stw	r3,0(sp)
8021b8cc:	d8800115 	stw	r2,4(sp)
8021b8d0:	01000044 	movi	r4,1
8021b8d4:	d811883a 	mov	r8,sp
8021b8d8:	003f7306 	br	8021b6a8 <__reset+0xfa1fb6a8>
8021b8dc:	a080100c 	andi	r2,r20,64
8021b8e0:	da802217 	ldw	r10,136(sp)
8021b8e4:	103e0626 	beq	r2,zero,8021b100 <__reset+0xfa1fb100>
8021b8e8:	5480000f 	ldh	r18,0(r10)
8021b8ec:	52800104 	addi	r10,r10,4
8021b8f0:	da802215 	stw	r10,136(sp)
8021b8f4:	9027d7fa 	srai	r19,r18,31
8021b8f8:	9805883a 	mov	r2,r19
8021b8fc:	003db806 	br	8021afe0 <__reset+0xfa1fafe0>
8021b900:	a080040c 	andi	r2,r20,16
8021b904:	1000091e 	bne	r2,zero,8021b92c <___vfiprintf_internal_r+0x1138>
8021b908:	a2c0100c 	andi	r11,r20,64
8021b90c:	58000726 	beq	r11,zero,8021b92c <___vfiprintf_internal_r+0x1138>
8021b910:	da802217 	ldw	r10,136(sp)
8021b914:	50800017 	ldw	r2,0(r10)
8021b918:	52800104 	addi	r10,r10,4
8021b91c:	da802215 	stw	r10,136(sp)
8021b920:	da802317 	ldw	r10,140(sp)
8021b924:	1280000d 	sth	r10,0(r2)
8021b928:	003be706 	br	8021a8c8 <__reset+0xfa1fa8c8>
8021b92c:	da802217 	ldw	r10,136(sp)
8021b930:	50800017 	ldw	r2,0(r10)
8021b934:	52800104 	addi	r10,r10,4
8021b938:	da802215 	stw	r10,136(sp)
8021b93c:	da802317 	ldw	r10,140(sp)
8021b940:	12800015 	stw	r10,0(r2)
8021b944:	003be006 	br	8021a8c8 <__reset+0xfa1fa8c8>
8021b948:	a080100c 	andi	r2,r20,64
8021b94c:	da802217 	ldw	r10,136(sp)
8021b950:	10003026 	beq	r2,zero,8021ba14 <___vfiprintf_internal_r+0x1220>
8021b954:	5480000b 	ldhu	r18,0(r10)
8021b958:	52800104 	addi	r10,r10,4
8021b95c:	0027883a 	mov	r19,zero
8021b960:	da802215 	stw	r10,136(sp)
8021b964:	003d8006 	br	8021af68 <__reset+0xfa1faf68>
8021b968:	80c00007 	ldb	r3,0(r16)
8021b96c:	003c0006 	br	8021a970 <__reset+0xfa1fa970>
8021b970:	a080100c 	andi	r2,r20,64
8021b974:	d8001d85 	stb	zero,118(sp)
8021b978:	da802217 	ldw	r10,136(sp)
8021b97c:	1000201e 	bne	r2,zero,8021ba00 <___vfiprintf_internal_r+0x120c>
8021b980:	50800104 	addi	r2,r10,4
8021b984:	54800017 	ldw	r18,0(r10)
8021b988:	0027883a 	mov	r19,zero
8021b98c:	483def0e 	bge	r9,zero,8021b14c <__reset+0xfa1fb14c>
8021b990:	94c6b03a 	or	r3,r18,r19
8021b994:	d8802215 	stw	r2,136(sp)
8021b998:	183d4e1e 	bne	r3,zero,8021aed4 <__reset+0xfa1faed4>
8021b99c:	0039883a 	mov	fp,zero
8021b9a0:	0005883a 	mov	r2,zero
8021b9a4:	003e0606 	br	8021b1c0 <__reset+0xfa1fb1c0>
8021b9a8:	d9402117 	ldw	r5,132(sp)
8021b9ac:	d9002017 	ldw	r4,128(sp)
8021b9b0:	d9801a04 	addi	r6,sp,104
8021b9b4:	da402c15 	stw	r9,176(sp)
8021b9b8:	db802a15 	stw	r14,168(sp)
8021b9bc:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021b9c0:	da402c17 	ldw	r9,176(sp)
8021b9c4:	db802a17 	ldw	r14,168(sp)
8021b9c8:	103ede1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021b9cc:	d9401b17 	ldw	r5,108(sp)
8021b9d0:	d8801c17 	ldw	r2,112(sp)
8021b9d4:	d811883a 	mov	r8,sp
8021b9d8:	29000044 	addi	r4,r5,1
8021b9dc:	003e7406 	br	8021b3b0 <__reset+0xfa1fb3b0>
8021b9e0:	00bfffc4 	movi	r2,-1
8021b9e4:	003c5806 	br	8021ab48 <__reset+0xfa1fab48>
8021b9e8:	d811883a 	mov	r8,sp
8021b9ec:	003ee806 	br	8021b590 <__reset+0xfa1fb590>
8021b9f0:	000b883a 	mov	r5,zero
8021b9f4:	01000044 	movi	r4,1
8021b9f8:	d811883a 	mov	r8,sp
8021b9fc:	003e7c06 	br	8021b3f0 <__reset+0xfa1fb3f0>
8021ba00:	50800104 	addi	r2,r10,4
8021ba04:	5480000b 	ldhu	r18,0(r10)
8021ba08:	0027883a 	mov	r19,zero
8021ba0c:	483dcf0e 	bge	r9,zero,8021b14c <__reset+0xfa1fb14c>
8021ba10:	003fdf06 	br	8021b990 <__reset+0xfa1fb990>
8021ba14:	54800017 	ldw	r18,0(r10)
8021ba18:	52800104 	addi	r10,r10,4
8021ba1c:	0027883a 	mov	r19,zero
8021ba20:	da802215 	stw	r10,136(sp)
8021ba24:	003d5006 	br	8021af68 <__reset+0xfa1faf68>
8021ba28:	50800104 	addi	r2,r10,4
8021ba2c:	5480000b 	ldhu	r18,0(r10)
8021ba30:	0027883a 	mov	r19,zero
8021ba34:	483f7d0e 	bge	r9,zero,8021b82c <__reset+0xfa1fb82c>
8021ba38:	003ddc06 	br	8021b1ac <__reset+0xfa1fb1ac>
8021ba3c:	d8c02215 	stw	r3,136(sp)
8021ba40:	0039883a 	mov	fp,zero
8021ba44:	003ddb06 	br	8021b1b4 <__reset+0xfa1fb1b4>
8021ba48:	02a008b4 	movhi	r10,32802
8021ba4c:	52930e04 	addi	r10,r10,19512
8021ba50:	da802415 	stw	r10,144(sp)
8021ba54:	003e8306 	br	8021b464 <__reset+0xfa1fb464>
8021ba58:	d8801c17 	ldw	r2,112(sp)
8021ba5c:	dd002117 	ldw	r20,132(sp)
8021ba60:	103eb926 	beq	r2,zero,8021b548 <__reset+0xfa1fb548>
8021ba64:	d9002017 	ldw	r4,128(sp)
8021ba68:	d9801a04 	addi	r6,sp,104
8021ba6c:	a00b883a 	mov	r5,r20
8021ba70:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021ba74:	003eb406 	br	8021b548 <__reset+0xfa1fb548>
8021ba78:	80c00043 	ldbu	r3,1(r16)
8021ba7c:	a5000814 	ori	r20,r20,32
8021ba80:	84000044 	addi	r16,r16,1
8021ba84:	18c03fcc 	andi	r3,r3,255
8021ba88:	18c0201c 	xori	r3,r3,128
8021ba8c:	18ffe004 	addi	r3,r3,-128
8021ba90:	003bb706 	br	8021a970 <__reset+0xfa1fa970>
8021ba94:	a809883a 	mov	r4,r21
8021ba98:	d8c02a15 	stw	r3,168(sp)
8021ba9c:	da002b15 	stw	r8,172(sp)
8021baa0:	020fcac0 	call	8020fcac <strlen>
8021baa4:	d8c02a17 	ldw	r3,168(sp)
8021baa8:	1027883a 	mov	r19,r2
8021baac:	df001d83 	ldbu	fp,118(sp)
8021bab0:	d8c02215 	stw	r3,136(sp)
8021bab4:	0013883a 	mov	r9,zero
8021bab8:	da002b17 	ldw	r8,172(sp)
8021babc:	003c4d06 	br	8021abf4 <__reset+0xfa1fabf4>
8021bac0:	d9402117 	ldw	r5,132(sp)
8021bac4:	d9002017 	ldw	r4,128(sp)
8021bac8:	d9801a04 	addi	r6,sp,104
8021bacc:	da402c15 	stw	r9,176(sp)
8021bad0:	021a6e00 	call	8021a6e0 <__sprint_r.part.0>
8021bad4:	da402c17 	ldw	r9,176(sp)
8021bad8:	103e9a1e 	bne	r2,zero,8021b544 <__reset+0xfa1fb544>
8021badc:	d9401b17 	ldw	r5,108(sp)
8021bae0:	d8801c17 	ldw	r2,112(sp)
8021bae4:	d811883a 	mov	r8,sp
8021bae8:	29000044 	addi	r4,r5,1
8021baec:	003e4206 	br	8021b3f8 <__reset+0xfa1fb3f8>
8021baf0:	d9401b17 	ldw	r5,108(sp)
8021baf4:	012008b4 	movhi	r4,32802
8021baf8:	21131204 	addi	r4,r4,19528
8021bafc:	d9002415 	stw	r4,144(sp)
8021bb00:	29400044 	addi	r5,r5,1
8021bb04:	003c6d06 	br	8021acbc <__reset+0xfa1facbc>
8021bb08:	0039883a 	mov	fp,zero
8021bb0c:	00800084 	movi	r2,2
8021bb10:	10803fcc 	andi	r2,r2,255
8021bb14:	01000044 	movi	r4,1
8021bb18:	11001e26 	beq	r2,r4,8021bb94 <___vfiprintf_internal_r+0x13a0>
8021bb1c:	01000084 	movi	r4,2
8021bb20:	11001e1e 	bne	r2,r4,8021bb9c <___vfiprintf_internal_r+0x13a8>
8021bb24:	1829883a 	mov	r20,r3
8021bb28:	003eea06 	br	8021b6d4 <__reset+0xfa1fb6d4>
8021bb2c:	a007883a 	mov	r3,r20
8021bb30:	00800044 	movi	r2,1
8021bb34:	003ff606 	br	8021bb10 <__reset+0xfa1fbb10>
8021bb38:	00800184 	movi	r2,6
8021bb3c:	1240012e 	bgeu	r2,r9,8021bb44 <___vfiprintf_internal_r+0x1350>
8021bb40:	1013883a 	mov	r9,r2
8021bb44:	4827883a 	mov	r19,r9
8021bb48:	4825883a 	mov	r18,r9
8021bb4c:	48001516 	blt	r9,zero,8021bba4 <___vfiprintf_internal_r+0x13b0>
8021bb50:	056008b4 	movhi	r21,32802
8021bb54:	d8c02215 	stw	r3,136(sp)
8021bb58:	ad52a304 	addi	r21,r21,19084
8021bb5c:	003d1406 	br	8021afb0 <__reset+0xfa1fafb0>
8021bb60:	02a008b4 	movhi	r10,32802
8021bb64:	52930e04 	addi	r10,r10,19512
8021bb68:	da802415 	stw	r10,144(sp)
8021bb6c:	200d883a 	mov	r6,r4
8021bb70:	003c9106 	br	8021adb8 <__reset+0xfa1fadb8>
8021bb74:	5021883a 	mov	r16,r10
8021bb78:	0013883a 	mov	r9,zero
8021bb7c:	003b7d06 	br	8021a974 <__reset+0xfa1fa974>
8021bb80:	4827883a 	mov	r19,r9
8021bb84:	df001d83 	ldbu	fp,118(sp)
8021bb88:	d8c02215 	stw	r3,136(sp)
8021bb8c:	0013883a 	mov	r9,zero
8021bb90:	003c1806 	br	8021abf4 <__reset+0xfa1fabf4>
8021bb94:	1829883a 	mov	r20,r3
8021bb98:	003d1806 	br	8021affc <__reset+0xfa1faffc>
8021bb9c:	1829883a 	mov	r20,r3
8021bba0:	003ccd06 	br	8021aed8 <__reset+0xfa1faed8>
8021bba4:	0025883a 	mov	r18,zero
8021bba8:	003fe906 	br	8021bb50 <__reset+0xfa1fbb50>
8021bbac:	d8802217 	ldw	r2,136(sp)
8021bbb0:	80c00043 	ldbu	r3,1(r16)
8021bbb4:	5021883a 	mov	r16,r10
8021bbb8:	12400017 	ldw	r9,0(r2)
8021bbbc:	10800104 	addi	r2,r2,4
8021bbc0:	d8802215 	stw	r2,136(sp)
8021bbc4:	483faf0e 	bge	r9,zero,8021ba84 <__reset+0xfa1fba84>
8021bbc8:	18c03fcc 	andi	r3,r3,255
8021bbcc:	18c0201c 	xori	r3,r3,128
8021bbd0:	027fffc4 	movi	r9,-1
8021bbd4:	18ffe004 	addi	r3,r3,-128
8021bbd8:	003b6506 	br	8021a970 <__reset+0xfa1fa970>
8021bbdc:	d9c01d85 	stb	r7,118(sp)
8021bbe0:	003ca006 	br	8021ae64 <__reset+0xfa1fae64>
8021bbe4:	d9c01d85 	stb	r7,118(sp)
8021bbe8:	003cad06 	br	8021aea0 <__reset+0xfa1faea0>
8021bbec:	d9c01d85 	stb	r7,118(sp)
8021bbf0:	003d7d06 	br	8021b1e8 <__reset+0xfa1fb1e8>
8021bbf4:	d9c01d85 	stb	r7,118(sp)
8021bbf8:	003d5f06 	br	8021b178 <__reset+0xfa1fb178>
8021bbfc:	a080004c 	andi	r2,r20,1
8021bc00:	0039883a 	mov	fp,zero
8021bc04:	10000526 	beq	r2,zero,8021bc1c <___vfiprintf_internal_r+0x1428>
8021bc08:	00800c04 	movi	r2,48
8021bc0c:	d88019c5 	stb	r2,103(sp)
8021bc10:	dcc02717 	ldw	r19,156(sp)
8021bc14:	dd4019c4 	addi	r21,sp,103
8021bc18:	003bf606 	br	8021abf4 <__reset+0xfa1fabf4>
8021bc1c:	0027883a 	mov	r19,zero
8021bc20:	dd401a04 	addi	r21,sp,104
8021bc24:	003bf306 	br	8021abf4 <__reset+0xfa1fabf4>
8021bc28:	d9c01d85 	stb	r7,118(sp)
8021bc2c:	003dc806 	br	8021b350 <__reset+0xfa1fb350>
8021bc30:	d9c01d85 	stb	r7,118(sp)
8021bc34:	003d3a06 	br	8021b120 <__reset+0xfa1fb120>
8021bc38:	d9c01d85 	stb	r7,118(sp)
8021bc3c:	003d2a06 	br	8021b0e8 <__reset+0xfa1fb0e8>
8021bc40:	d9c01d85 	stb	r7,118(sp)
8021bc44:	003cde06 	br	8021afc0 <__reset+0xfa1fafc0>
8021bc48:	d9c01d85 	stb	r7,118(sp)
8021bc4c:	003cbc06 	br	8021af40 <__reset+0xfa1faf40>

8021bc50 <__vfiprintf_internal>:
8021bc50:	00a008b4 	movhi	r2,32802
8021bc54:	109ade04 	addi	r2,r2,27512
8021bc58:	300f883a 	mov	r7,r6
8021bc5c:	280d883a 	mov	r6,r5
8021bc60:	200b883a 	mov	r5,r4
8021bc64:	11000017 	ldw	r4,0(r2)
8021bc68:	021a7f41 	jmpi	8021a7f4 <___vfiprintf_internal_r>

8021bc6c <__sbprintf>:
8021bc6c:	2880030b 	ldhu	r2,12(r5)
8021bc70:	2ac01917 	ldw	r11,100(r5)
8021bc74:	2a80038b 	ldhu	r10,14(r5)
8021bc78:	2a400717 	ldw	r9,28(r5)
8021bc7c:	2a000917 	ldw	r8,36(r5)
8021bc80:	defee204 	addi	sp,sp,-1144
8021bc84:	00c10004 	movi	r3,1024
8021bc88:	dc011a15 	stw	r16,1128(sp)
8021bc8c:	10bfff4c 	andi	r2,r2,65533
8021bc90:	2821883a 	mov	r16,r5
8021bc94:	d8cb883a 	add	r5,sp,r3
8021bc98:	dc811c15 	stw	r18,1136(sp)
8021bc9c:	dc411b15 	stw	r17,1132(sp)
8021bca0:	dfc11d15 	stw	ra,1140(sp)
8021bca4:	2025883a 	mov	r18,r4
8021bca8:	d881030d 	sth	r2,1036(sp)
8021bcac:	dac11915 	stw	r11,1124(sp)
8021bcb0:	da81038d 	sth	r10,1038(sp)
8021bcb4:	da410715 	stw	r9,1052(sp)
8021bcb8:	da010915 	stw	r8,1060(sp)
8021bcbc:	dec10015 	stw	sp,1024(sp)
8021bcc0:	dec10415 	stw	sp,1040(sp)
8021bcc4:	d8c10215 	stw	r3,1032(sp)
8021bcc8:	d8c10515 	stw	r3,1044(sp)
8021bccc:	d8010615 	stw	zero,1048(sp)
8021bcd0:	021a7f40 	call	8021a7f4 <___vfiprintf_internal_r>
8021bcd4:	1023883a 	mov	r17,r2
8021bcd8:	10000416 	blt	r2,zero,8021bcec <__sbprintf+0x80>
8021bcdc:	d9410004 	addi	r5,sp,1024
8021bce0:	9009883a 	mov	r4,r18
8021bce4:	0215de40 	call	80215de4 <_fflush_r>
8021bce8:	10000d1e 	bne	r2,zero,8021bd20 <__sbprintf+0xb4>
8021bcec:	d881030b 	ldhu	r2,1036(sp)
8021bcf0:	1080100c 	andi	r2,r2,64
8021bcf4:	10000326 	beq	r2,zero,8021bd04 <__sbprintf+0x98>
8021bcf8:	8080030b 	ldhu	r2,12(r16)
8021bcfc:	10801014 	ori	r2,r2,64
8021bd00:	8080030d 	sth	r2,12(r16)
8021bd04:	8805883a 	mov	r2,r17
8021bd08:	dfc11d17 	ldw	ra,1140(sp)
8021bd0c:	dc811c17 	ldw	r18,1136(sp)
8021bd10:	dc411b17 	ldw	r17,1132(sp)
8021bd14:	dc011a17 	ldw	r16,1128(sp)
8021bd18:	dec11e04 	addi	sp,sp,1144
8021bd1c:	f800283a 	ret
8021bd20:	047fffc4 	movi	r17,-1
8021bd24:	003ff106 	br	8021bcec <__reset+0xfa1fbcec>

8021bd28 <_write_r>:
8021bd28:	defffd04 	addi	sp,sp,-12
8021bd2c:	2805883a 	mov	r2,r5
8021bd30:	dc000015 	stw	r16,0(sp)
8021bd34:	042008b4 	movhi	r16,32802
8021bd38:	dc400115 	stw	r17,4(sp)
8021bd3c:	300b883a 	mov	r5,r6
8021bd40:	841b1304 	addi	r16,r16,27724
8021bd44:	2023883a 	mov	r17,r4
8021bd48:	380d883a 	mov	r6,r7
8021bd4c:	1009883a 	mov	r4,r2
8021bd50:	dfc00215 	stw	ra,8(sp)
8021bd54:	80000015 	stw	zero,0(r16)
8021bd58:	021f2740 	call	8021f274 <write>
8021bd5c:	00ffffc4 	movi	r3,-1
8021bd60:	10c00526 	beq	r2,r3,8021bd78 <_write_r+0x50>
8021bd64:	dfc00217 	ldw	ra,8(sp)
8021bd68:	dc400117 	ldw	r17,4(sp)
8021bd6c:	dc000017 	ldw	r16,0(sp)
8021bd70:	dec00304 	addi	sp,sp,12
8021bd74:	f800283a 	ret
8021bd78:	80c00017 	ldw	r3,0(r16)
8021bd7c:	183ff926 	beq	r3,zero,8021bd64 <__reset+0xfa1fbd64>
8021bd80:	88c00015 	stw	r3,0(r17)
8021bd84:	003ff706 	br	8021bd64 <__reset+0xfa1fbd64>

8021bd88 <_close_r>:
8021bd88:	defffd04 	addi	sp,sp,-12
8021bd8c:	dc000015 	stw	r16,0(sp)
8021bd90:	042008b4 	movhi	r16,32802
8021bd94:	dc400115 	stw	r17,4(sp)
8021bd98:	841b1304 	addi	r16,r16,27724
8021bd9c:	2023883a 	mov	r17,r4
8021bda0:	2809883a 	mov	r4,r5
8021bda4:	dfc00215 	stw	ra,8(sp)
8021bda8:	80000015 	stw	zero,0(r16)
8021bdac:	021e7dc0 	call	8021e7dc <close>
8021bdb0:	00ffffc4 	movi	r3,-1
8021bdb4:	10c00526 	beq	r2,r3,8021bdcc <_close_r+0x44>
8021bdb8:	dfc00217 	ldw	ra,8(sp)
8021bdbc:	dc400117 	ldw	r17,4(sp)
8021bdc0:	dc000017 	ldw	r16,0(sp)
8021bdc4:	dec00304 	addi	sp,sp,12
8021bdc8:	f800283a 	ret
8021bdcc:	80c00017 	ldw	r3,0(r16)
8021bdd0:	183ff926 	beq	r3,zero,8021bdb8 <__reset+0xfa1fbdb8>
8021bdd4:	88c00015 	stw	r3,0(r17)
8021bdd8:	003ff706 	br	8021bdb8 <__reset+0xfa1fbdb8>

8021bddc <_calloc_r>:
8021bddc:	298b383a 	mul	r5,r5,r6
8021bde0:	defffe04 	addi	sp,sp,-8
8021bde4:	dfc00115 	stw	ra,4(sp)
8021bde8:	dc000015 	stw	r16,0(sp)
8021bdec:	0216f200 	call	80216f20 <_malloc_r>
8021bdf0:	10002926 	beq	r2,zero,8021be98 <_calloc_r+0xbc>
8021bdf4:	11bfff17 	ldw	r6,-4(r2)
8021bdf8:	1021883a 	mov	r16,r2
8021bdfc:	00bfff04 	movi	r2,-4
8021be00:	308c703a 	and	r6,r6,r2
8021be04:	00c00904 	movi	r3,36
8021be08:	308d883a 	add	r6,r6,r2
8021be0c:	19801636 	bltu	r3,r6,8021be68 <_calloc_r+0x8c>
8021be10:	008004c4 	movi	r2,19
8021be14:	11800b2e 	bgeu	r2,r6,8021be44 <_calloc_r+0x68>
8021be18:	80000015 	stw	zero,0(r16)
8021be1c:	80000115 	stw	zero,4(r16)
8021be20:	008006c4 	movi	r2,27
8021be24:	11801a2e 	bgeu	r2,r6,8021be90 <_calloc_r+0xb4>
8021be28:	80000215 	stw	zero,8(r16)
8021be2c:	80000315 	stw	zero,12(r16)
8021be30:	30c0151e 	bne	r6,r3,8021be88 <_calloc_r+0xac>
8021be34:	80000415 	stw	zero,16(r16)
8021be38:	80800604 	addi	r2,r16,24
8021be3c:	80000515 	stw	zero,20(r16)
8021be40:	00000106 	br	8021be48 <_calloc_r+0x6c>
8021be44:	8005883a 	mov	r2,r16
8021be48:	10000015 	stw	zero,0(r2)
8021be4c:	10000115 	stw	zero,4(r2)
8021be50:	10000215 	stw	zero,8(r2)
8021be54:	8005883a 	mov	r2,r16
8021be58:	dfc00117 	ldw	ra,4(sp)
8021be5c:	dc000017 	ldw	r16,0(sp)
8021be60:	dec00204 	addi	sp,sp,8
8021be64:	f800283a 	ret
8021be68:	000b883a 	mov	r5,zero
8021be6c:	8009883a 	mov	r4,r16
8021be70:	021796c0 	call	8021796c <memset>
8021be74:	8005883a 	mov	r2,r16
8021be78:	dfc00117 	ldw	ra,4(sp)
8021be7c:	dc000017 	ldw	r16,0(sp)
8021be80:	dec00204 	addi	sp,sp,8
8021be84:	f800283a 	ret
8021be88:	80800404 	addi	r2,r16,16
8021be8c:	003fee06 	br	8021be48 <__reset+0xfa1fbe48>
8021be90:	80800204 	addi	r2,r16,8
8021be94:	003fec06 	br	8021be48 <__reset+0xfa1fbe48>
8021be98:	0005883a 	mov	r2,zero
8021be9c:	003fee06 	br	8021be58 <__reset+0xfa1fbe58>

8021bea0 <_fclose_r>:
8021bea0:	28003926 	beq	r5,zero,8021bf88 <_fclose_r+0xe8>
8021bea4:	defffc04 	addi	sp,sp,-16
8021bea8:	dc400115 	stw	r17,4(sp)
8021beac:	dc000015 	stw	r16,0(sp)
8021beb0:	dfc00315 	stw	ra,12(sp)
8021beb4:	dc800215 	stw	r18,8(sp)
8021beb8:	2023883a 	mov	r17,r4
8021bebc:	2821883a 	mov	r16,r5
8021bec0:	20000226 	beq	r4,zero,8021becc <_fclose_r+0x2c>
8021bec4:	20800e17 	ldw	r2,56(r4)
8021bec8:	10002726 	beq	r2,zero,8021bf68 <_fclose_r+0xc8>
8021becc:	8080030f 	ldh	r2,12(r16)
8021bed0:	1000071e 	bne	r2,zero,8021bef0 <_fclose_r+0x50>
8021bed4:	0005883a 	mov	r2,zero
8021bed8:	dfc00317 	ldw	ra,12(sp)
8021bedc:	dc800217 	ldw	r18,8(sp)
8021bee0:	dc400117 	ldw	r17,4(sp)
8021bee4:	dc000017 	ldw	r16,0(sp)
8021bee8:	dec00404 	addi	sp,sp,16
8021beec:	f800283a 	ret
8021bef0:	800b883a 	mov	r5,r16
8021bef4:	8809883a 	mov	r4,r17
8021bef8:	0215bc80 	call	80215bc8 <__sflush_r>
8021befc:	1025883a 	mov	r18,r2
8021bf00:	80800b17 	ldw	r2,44(r16)
8021bf04:	10000426 	beq	r2,zero,8021bf18 <_fclose_r+0x78>
8021bf08:	81400717 	ldw	r5,28(r16)
8021bf0c:	8809883a 	mov	r4,r17
8021bf10:	103ee83a 	callr	r2
8021bf14:	10001616 	blt	r2,zero,8021bf70 <_fclose_r+0xd0>
8021bf18:	8080030b 	ldhu	r2,12(r16)
8021bf1c:	1080200c 	andi	r2,r2,128
8021bf20:	1000151e 	bne	r2,zero,8021bf78 <_fclose_r+0xd8>
8021bf24:	81400c17 	ldw	r5,48(r16)
8021bf28:	28000526 	beq	r5,zero,8021bf40 <_fclose_r+0xa0>
8021bf2c:	80801004 	addi	r2,r16,64
8021bf30:	28800226 	beq	r5,r2,8021bf3c <_fclose_r+0x9c>
8021bf34:	8809883a 	mov	r4,r17
8021bf38:	02163340 	call	80216334 <_free_r>
8021bf3c:	80000c15 	stw	zero,48(r16)
8021bf40:	81401117 	ldw	r5,68(r16)
8021bf44:	28000326 	beq	r5,zero,8021bf54 <_fclose_r+0xb4>
8021bf48:	8809883a 	mov	r4,r17
8021bf4c:	02163340 	call	80216334 <_free_r>
8021bf50:	80001115 	stw	zero,68(r16)
8021bf54:	02161d00 	call	802161d0 <__sfp_lock_acquire>
8021bf58:	8000030d 	sth	zero,12(r16)
8021bf5c:	02161d40 	call	802161d4 <__sfp_lock_release>
8021bf60:	9005883a 	mov	r2,r18
8021bf64:	003fdc06 	br	8021bed8 <__reset+0xfa1fbed8>
8021bf68:	02161c00 	call	802161c0 <__sinit>
8021bf6c:	003fd706 	br	8021becc <__reset+0xfa1fbecc>
8021bf70:	04bfffc4 	movi	r18,-1
8021bf74:	003fe806 	br	8021bf18 <__reset+0xfa1fbf18>
8021bf78:	81400417 	ldw	r5,16(r16)
8021bf7c:	8809883a 	mov	r4,r17
8021bf80:	02163340 	call	80216334 <_free_r>
8021bf84:	003fe706 	br	8021bf24 <__reset+0xfa1fbf24>
8021bf88:	0005883a 	mov	r2,zero
8021bf8c:	f800283a 	ret

8021bf90 <fclose>:
8021bf90:	00a008b4 	movhi	r2,32802
8021bf94:	109ade04 	addi	r2,r2,27512
8021bf98:	200b883a 	mov	r5,r4
8021bf9c:	11000017 	ldw	r4,0(r2)
8021bfa0:	021bea01 	jmpi	8021bea0 <_fclose_r>

8021bfa4 <__fputwc>:
8021bfa4:	defff804 	addi	sp,sp,-32
8021bfa8:	dcc00415 	stw	r19,16(sp)
8021bfac:	dc800315 	stw	r18,12(sp)
8021bfb0:	dc000115 	stw	r16,4(sp)
8021bfb4:	dfc00715 	stw	ra,28(sp)
8021bfb8:	dd400615 	stw	r21,24(sp)
8021bfbc:	dd000515 	stw	r20,20(sp)
8021bfc0:	dc400215 	stw	r17,8(sp)
8021bfc4:	2027883a 	mov	r19,r4
8021bfc8:	2825883a 	mov	r18,r5
8021bfcc:	3021883a 	mov	r16,r6
8021bfd0:	0216d100 	call	80216d10 <__locale_mb_cur_max>
8021bfd4:	00c00044 	movi	r3,1
8021bfd8:	10c03e26 	beq	r2,r3,8021c0d4 <__fputwc+0x130>
8021bfdc:	81c01704 	addi	r7,r16,92
8021bfe0:	900d883a 	mov	r6,r18
8021bfe4:	d80b883a 	mov	r5,sp
8021bfe8:	9809883a 	mov	r4,r19
8021bfec:	021c4740 	call	8021c474 <_wcrtomb_r>
8021bff0:	1029883a 	mov	r20,r2
8021bff4:	00bfffc4 	movi	r2,-1
8021bff8:	a0802026 	beq	r20,r2,8021c07c <__fputwc+0xd8>
8021bffc:	d9400003 	ldbu	r5,0(sp)
8021c000:	a0001c26 	beq	r20,zero,8021c074 <__fputwc+0xd0>
8021c004:	0023883a 	mov	r17,zero
8021c008:	05400284 	movi	r21,10
8021c00c:	00000906 	br	8021c034 <__fputwc+0x90>
8021c010:	80800017 	ldw	r2,0(r16)
8021c014:	11400005 	stb	r5,0(r2)
8021c018:	80c00017 	ldw	r3,0(r16)
8021c01c:	18c00044 	addi	r3,r3,1
8021c020:	80c00015 	stw	r3,0(r16)
8021c024:	8c400044 	addi	r17,r17,1
8021c028:	dc45883a 	add	r2,sp,r17
8021c02c:	8d00112e 	bgeu	r17,r20,8021c074 <__fputwc+0xd0>
8021c030:	11400003 	ldbu	r5,0(r2)
8021c034:	80c00217 	ldw	r3,8(r16)
8021c038:	18ffffc4 	addi	r3,r3,-1
8021c03c:	80c00215 	stw	r3,8(r16)
8021c040:	183ff30e 	bge	r3,zero,8021c010 <__reset+0xfa1fc010>
8021c044:	80800617 	ldw	r2,24(r16)
8021c048:	18801916 	blt	r3,r2,8021c0b0 <__fputwc+0x10c>
8021c04c:	80800017 	ldw	r2,0(r16)
8021c050:	11400005 	stb	r5,0(r2)
8021c054:	80800017 	ldw	r2,0(r16)
8021c058:	10c00003 	ldbu	r3,0(r2)
8021c05c:	10800044 	addi	r2,r2,1
8021c060:	1d402326 	beq	r3,r21,8021c0f0 <__fputwc+0x14c>
8021c064:	80800015 	stw	r2,0(r16)
8021c068:	8c400044 	addi	r17,r17,1
8021c06c:	dc45883a 	add	r2,sp,r17
8021c070:	8d3fef36 	bltu	r17,r20,8021c030 <__reset+0xfa1fc030>
8021c074:	9005883a 	mov	r2,r18
8021c078:	00000406 	br	8021c08c <__fputwc+0xe8>
8021c07c:	80c0030b 	ldhu	r3,12(r16)
8021c080:	a005883a 	mov	r2,r20
8021c084:	18c01014 	ori	r3,r3,64
8021c088:	80c0030d 	sth	r3,12(r16)
8021c08c:	dfc00717 	ldw	ra,28(sp)
8021c090:	dd400617 	ldw	r21,24(sp)
8021c094:	dd000517 	ldw	r20,20(sp)
8021c098:	dcc00417 	ldw	r19,16(sp)
8021c09c:	dc800317 	ldw	r18,12(sp)
8021c0a0:	dc400217 	ldw	r17,8(sp)
8021c0a4:	dc000117 	ldw	r16,4(sp)
8021c0a8:	dec00804 	addi	sp,sp,32
8021c0ac:	f800283a 	ret
8021c0b0:	800d883a 	mov	r6,r16
8021c0b4:	29403fcc 	andi	r5,r5,255
8021c0b8:	9809883a 	mov	r4,r19
8021c0bc:	021c31c0 	call	8021c31c <__swbuf_r>
8021c0c0:	10bfffe0 	cmpeqi	r2,r2,-1
8021c0c4:	10803fcc 	andi	r2,r2,255
8021c0c8:	103fd626 	beq	r2,zero,8021c024 <__reset+0xfa1fc024>
8021c0cc:	00bfffc4 	movi	r2,-1
8021c0d0:	003fee06 	br	8021c08c <__reset+0xfa1fc08c>
8021c0d4:	90ffffc4 	addi	r3,r18,-1
8021c0d8:	01003f84 	movi	r4,254
8021c0dc:	20ffbf36 	bltu	r4,r3,8021bfdc <__reset+0xfa1fbfdc>
8021c0e0:	900b883a 	mov	r5,r18
8021c0e4:	dc800005 	stb	r18,0(sp)
8021c0e8:	1029883a 	mov	r20,r2
8021c0ec:	003fc506 	br	8021c004 <__reset+0xfa1fc004>
8021c0f0:	800d883a 	mov	r6,r16
8021c0f4:	a80b883a 	mov	r5,r21
8021c0f8:	9809883a 	mov	r4,r19
8021c0fc:	021c31c0 	call	8021c31c <__swbuf_r>
8021c100:	10bfffe0 	cmpeqi	r2,r2,-1
8021c104:	003fef06 	br	8021c0c4 <__reset+0xfa1fc0c4>

8021c108 <_fputwc_r>:
8021c108:	3080030b 	ldhu	r2,12(r6)
8021c10c:	10c8000c 	andi	r3,r2,8192
8021c110:	1800051e 	bne	r3,zero,8021c128 <_fputwc_r+0x20>
8021c114:	30c01917 	ldw	r3,100(r6)
8021c118:	10880014 	ori	r2,r2,8192
8021c11c:	3080030d 	sth	r2,12(r6)
8021c120:	18880014 	ori	r2,r3,8192
8021c124:	30801915 	stw	r2,100(r6)
8021c128:	021bfa41 	jmpi	8021bfa4 <__fputwc>

8021c12c <fputwc>:
8021c12c:	00a008b4 	movhi	r2,32802
8021c130:	defffc04 	addi	sp,sp,-16
8021c134:	109ade04 	addi	r2,r2,27512
8021c138:	dc000115 	stw	r16,4(sp)
8021c13c:	14000017 	ldw	r16,0(r2)
8021c140:	dc400215 	stw	r17,8(sp)
8021c144:	dfc00315 	stw	ra,12(sp)
8021c148:	2023883a 	mov	r17,r4
8021c14c:	80000226 	beq	r16,zero,8021c158 <fputwc+0x2c>
8021c150:	80800e17 	ldw	r2,56(r16)
8021c154:	10001026 	beq	r2,zero,8021c198 <fputwc+0x6c>
8021c158:	2880030b 	ldhu	r2,12(r5)
8021c15c:	10c8000c 	andi	r3,r2,8192
8021c160:	1800051e 	bne	r3,zero,8021c178 <fputwc+0x4c>
8021c164:	28c01917 	ldw	r3,100(r5)
8021c168:	10880014 	ori	r2,r2,8192
8021c16c:	2880030d 	sth	r2,12(r5)
8021c170:	18880014 	ori	r2,r3,8192
8021c174:	28801915 	stw	r2,100(r5)
8021c178:	280d883a 	mov	r6,r5
8021c17c:	8009883a 	mov	r4,r16
8021c180:	880b883a 	mov	r5,r17
8021c184:	dfc00317 	ldw	ra,12(sp)
8021c188:	dc400217 	ldw	r17,8(sp)
8021c18c:	dc000117 	ldw	r16,4(sp)
8021c190:	dec00404 	addi	sp,sp,16
8021c194:	021bfa41 	jmpi	8021bfa4 <__fputwc>
8021c198:	8009883a 	mov	r4,r16
8021c19c:	d9400015 	stw	r5,0(sp)
8021c1a0:	02161c00 	call	802161c0 <__sinit>
8021c1a4:	d9400017 	ldw	r5,0(sp)
8021c1a8:	003feb06 	br	8021c158 <__reset+0xfa1fc158>

8021c1ac <_fstat_r>:
8021c1ac:	defffd04 	addi	sp,sp,-12
8021c1b0:	2805883a 	mov	r2,r5
8021c1b4:	dc000015 	stw	r16,0(sp)
8021c1b8:	042008b4 	movhi	r16,32802
8021c1bc:	dc400115 	stw	r17,4(sp)
8021c1c0:	841b1304 	addi	r16,r16,27724
8021c1c4:	2023883a 	mov	r17,r4
8021c1c8:	300b883a 	mov	r5,r6
8021c1cc:	1009883a 	mov	r4,r2
8021c1d0:	dfc00215 	stw	ra,8(sp)
8021c1d4:	80000015 	stw	zero,0(r16)
8021c1d8:	021e9340 	call	8021e934 <fstat>
8021c1dc:	00ffffc4 	movi	r3,-1
8021c1e0:	10c00526 	beq	r2,r3,8021c1f8 <_fstat_r+0x4c>
8021c1e4:	dfc00217 	ldw	ra,8(sp)
8021c1e8:	dc400117 	ldw	r17,4(sp)
8021c1ec:	dc000017 	ldw	r16,0(sp)
8021c1f0:	dec00304 	addi	sp,sp,12
8021c1f4:	f800283a 	ret
8021c1f8:	80c00017 	ldw	r3,0(r16)
8021c1fc:	183ff926 	beq	r3,zero,8021c1e4 <__reset+0xfa1fc1e4>
8021c200:	88c00015 	stw	r3,0(r17)
8021c204:	003ff706 	br	8021c1e4 <__reset+0xfa1fc1e4>

8021c208 <_isatty_r>:
8021c208:	defffd04 	addi	sp,sp,-12
8021c20c:	dc000015 	stw	r16,0(sp)
8021c210:	042008b4 	movhi	r16,32802
8021c214:	dc400115 	stw	r17,4(sp)
8021c218:	841b1304 	addi	r16,r16,27724
8021c21c:	2023883a 	mov	r17,r4
8021c220:	2809883a 	mov	r4,r5
8021c224:	dfc00215 	stw	ra,8(sp)
8021c228:	80000015 	stw	zero,0(r16)
8021c22c:	021eba00 	call	8021eba0 <isatty>
8021c230:	00ffffc4 	movi	r3,-1
8021c234:	10c00526 	beq	r2,r3,8021c24c <_isatty_r+0x44>
8021c238:	dfc00217 	ldw	ra,8(sp)
8021c23c:	dc400117 	ldw	r17,4(sp)
8021c240:	dc000017 	ldw	r16,0(sp)
8021c244:	dec00304 	addi	sp,sp,12
8021c248:	f800283a 	ret
8021c24c:	80c00017 	ldw	r3,0(r16)
8021c250:	183ff926 	beq	r3,zero,8021c238 <__reset+0xfa1fc238>
8021c254:	88c00015 	stw	r3,0(r17)
8021c258:	003ff706 	br	8021c238 <__reset+0xfa1fc238>

8021c25c <_lseek_r>:
8021c25c:	defffd04 	addi	sp,sp,-12
8021c260:	2805883a 	mov	r2,r5
8021c264:	dc000015 	stw	r16,0(sp)
8021c268:	042008b4 	movhi	r16,32802
8021c26c:	dc400115 	stw	r17,4(sp)
8021c270:	300b883a 	mov	r5,r6
8021c274:	841b1304 	addi	r16,r16,27724
8021c278:	2023883a 	mov	r17,r4
8021c27c:	380d883a 	mov	r6,r7
8021c280:	1009883a 	mov	r4,r2
8021c284:	dfc00215 	stw	ra,8(sp)
8021c288:	80000015 	stw	zero,0(r16)
8021c28c:	021ec800 	call	8021ec80 <lseek>
8021c290:	00ffffc4 	movi	r3,-1
8021c294:	10c00526 	beq	r2,r3,8021c2ac <_lseek_r+0x50>
8021c298:	dfc00217 	ldw	ra,8(sp)
8021c29c:	dc400117 	ldw	r17,4(sp)
8021c2a0:	dc000017 	ldw	r16,0(sp)
8021c2a4:	dec00304 	addi	sp,sp,12
8021c2a8:	f800283a 	ret
8021c2ac:	80c00017 	ldw	r3,0(r16)
8021c2b0:	183ff926 	beq	r3,zero,8021c298 <__reset+0xfa1fc298>
8021c2b4:	88c00015 	stw	r3,0(r17)
8021c2b8:	003ff706 	br	8021c298 <__reset+0xfa1fc298>

8021c2bc <_read_r>:
8021c2bc:	defffd04 	addi	sp,sp,-12
8021c2c0:	2805883a 	mov	r2,r5
8021c2c4:	dc000015 	stw	r16,0(sp)
8021c2c8:	042008b4 	movhi	r16,32802
8021c2cc:	dc400115 	stw	r17,4(sp)
8021c2d0:	300b883a 	mov	r5,r6
8021c2d4:	841b1304 	addi	r16,r16,27724
8021c2d8:	2023883a 	mov	r17,r4
8021c2dc:	380d883a 	mov	r6,r7
8021c2e0:	1009883a 	mov	r4,r2
8021c2e4:	dfc00215 	stw	ra,8(sp)
8021c2e8:	80000015 	stw	zero,0(r16)
8021c2ec:	021ee540 	call	8021ee54 <read>
8021c2f0:	00ffffc4 	movi	r3,-1
8021c2f4:	10c00526 	beq	r2,r3,8021c30c <_read_r+0x50>
8021c2f8:	dfc00217 	ldw	ra,8(sp)
8021c2fc:	dc400117 	ldw	r17,4(sp)
8021c300:	dc000017 	ldw	r16,0(sp)
8021c304:	dec00304 	addi	sp,sp,12
8021c308:	f800283a 	ret
8021c30c:	80c00017 	ldw	r3,0(r16)
8021c310:	183ff926 	beq	r3,zero,8021c2f8 <__reset+0xfa1fc2f8>
8021c314:	88c00015 	stw	r3,0(r17)
8021c318:	003ff706 	br	8021c2f8 <__reset+0xfa1fc2f8>

8021c31c <__swbuf_r>:
8021c31c:	defffb04 	addi	sp,sp,-20
8021c320:	dcc00315 	stw	r19,12(sp)
8021c324:	dc800215 	stw	r18,8(sp)
8021c328:	dc000015 	stw	r16,0(sp)
8021c32c:	dfc00415 	stw	ra,16(sp)
8021c330:	dc400115 	stw	r17,4(sp)
8021c334:	2025883a 	mov	r18,r4
8021c338:	2827883a 	mov	r19,r5
8021c33c:	3021883a 	mov	r16,r6
8021c340:	20000226 	beq	r4,zero,8021c34c <__swbuf_r+0x30>
8021c344:	20800e17 	ldw	r2,56(r4)
8021c348:	10004226 	beq	r2,zero,8021c454 <__swbuf_r+0x138>
8021c34c:	80800617 	ldw	r2,24(r16)
8021c350:	8100030b 	ldhu	r4,12(r16)
8021c354:	80800215 	stw	r2,8(r16)
8021c358:	2080020c 	andi	r2,r4,8
8021c35c:	10003626 	beq	r2,zero,8021c438 <__swbuf_r+0x11c>
8021c360:	80c00417 	ldw	r3,16(r16)
8021c364:	18003426 	beq	r3,zero,8021c438 <__swbuf_r+0x11c>
8021c368:	2088000c 	andi	r2,r4,8192
8021c36c:	9c403fcc 	andi	r17,r19,255
8021c370:	10001a26 	beq	r2,zero,8021c3dc <__swbuf_r+0xc0>
8021c374:	80800017 	ldw	r2,0(r16)
8021c378:	81000517 	ldw	r4,20(r16)
8021c37c:	10c7c83a 	sub	r3,r2,r3
8021c380:	1900200e 	bge	r3,r4,8021c404 <__swbuf_r+0xe8>
8021c384:	18c00044 	addi	r3,r3,1
8021c388:	81000217 	ldw	r4,8(r16)
8021c38c:	11400044 	addi	r5,r2,1
8021c390:	81400015 	stw	r5,0(r16)
8021c394:	213fffc4 	addi	r4,r4,-1
8021c398:	81000215 	stw	r4,8(r16)
8021c39c:	14c00005 	stb	r19,0(r2)
8021c3a0:	80800517 	ldw	r2,20(r16)
8021c3a4:	10c01e26 	beq	r2,r3,8021c420 <__swbuf_r+0x104>
8021c3a8:	8080030b 	ldhu	r2,12(r16)
8021c3ac:	1080004c 	andi	r2,r2,1
8021c3b0:	10000226 	beq	r2,zero,8021c3bc <__swbuf_r+0xa0>
8021c3b4:	00800284 	movi	r2,10
8021c3b8:	88801926 	beq	r17,r2,8021c420 <__swbuf_r+0x104>
8021c3bc:	8805883a 	mov	r2,r17
8021c3c0:	dfc00417 	ldw	ra,16(sp)
8021c3c4:	dcc00317 	ldw	r19,12(sp)
8021c3c8:	dc800217 	ldw	r18,8(sp)
8021c3cc:	dc400117 	ldw	r17,4(sp)
8021c3d0:	dc000017 	ldw	r16,0(sp)
8021c3d4:	dec00504 	addi	sp,sp,20
8021c3d8:	f800283a 	ret
8021c3dc:	81401917 	ldw	r5,100(r16)
8021c3e0:	00b7ffc4 	movi	r2,-8193
8021c3e4:	21080014 	ori	r4,r4,8192
8021c3e8:	2884703a 	and	r2,r5,r2
8021c3ec:	80801915 	stw	r2,100(r16)
8021c3f0:	80800017 	ldw	r2,0(r16)
8021c3f4:	8100030d 	sth	r4,12(r16)
8021c3f8:	81000517 	ldw	r4,20(r16)
8021c3fc:	10c7c83a 	sub	r3,r2,r3
8021c400:	193fe016 	blt	r3,r4,8021c384 <__reset+0xfa1fc384>
8021c404:	800b883a 	mov	r5,r16
8021c408:	9009883a 	mov	r4,r18
8021c40c:	0215de40 	call	80215de4 <_fflush_r>
8021c410:	1000071e 	bne	r2,zero,8021c430 <__swbuf_r+0x114>
8021c414:	80800017 	ldw	r2,0(r16)
8021c418:	00c00044 	movi	r3,1
8021c41c:	003fda06 	br	8021c388 <__reset+0xfa1fc388>
8021c420:	800b883a 	mov	r5,r16
8021c424:	9009883a 	mov	r4,r18
8021c428:	0215de40 	call	80215de4 <_fflush_r>
8021c42c:	103fe326 	beq	r2,zero,8021c3bc <__reset+0xfa1fc3bc>
8021c430:	00bfffc4 	movi	r2,-1
8021c434:	003fe206 	br	8021c3c0 <__reset+0xfa1fc3c0>
8021c438:	800b883a 	mov	r5,r16
8021c43c:	9009883a 	mov	r4,r18
8021c440:	02141ec0 	call	802141ec <__swsetup_r>
8021c444:	103ffa1e 	bne	r2,zero,8021c430 <__reset+0xfa1fc430>
8021c448:	8100030b 	ldhu	r4,12(r16)
8021c44c:	80c00417 	ldw	r3,16(r16)
8021c450:	003fc506 	br	8021c368 <__reset+0xfa1fc368>
8021c454:	02161c00 	call	802161c0 <__sinit>
8021c458:	003fbc06 	br	8021c34c <__reset+0xfa1fc34c>

8021c45c <__swbuf>:
8021c45c:	00a008b4 	movhi	r2,32802
8021c460:	109ade04 	addi	r2,r2,27512
8021c464:	280d883a 	mov	r6,r5
8021c468:	200b883a 	mov	r5,r4
8021c46c:	11000017 	ldw	r4,0(r2)
8021c470:	021c31c1 	jmpi	8021c31c <__swbuf_r>

8021c474 <_wcrtomb_r>:
8021c474:	defff604 	addi	sp,sp,-40
8021c478:	00a008b4 	movhi	r2,32802
8021c47c:	dc800815 	stw	r18,32(sp)
8021c480:	dc400715 	stw	r17,28(sp)
8021c484:	dc000615 	stw	r16,24(sp)
8021c488:	109ae204 	addi	r2,r2,27528
8021c48c:	dfc00915 	stw	ra,36(sp)
8021c490:	2021883a 	mov	r16,r4
8021c494:	3823883a 	mov	r17,r7
8021c498:	14800017 	ldw	r18,0(r2)
8021c49c:	28001426 	beq	r5,zero,8021c4f0 <_wcrtomb_r+0x7c>
8021c4a0:	d9400415 	stw	r5,16(sp)
8021c4a4:	d9800515 	stw	r6,20(sp)
8021c4a8:	0216d040 	call	80216d04 <__locale_charset>
8021c4ac:	d9800517 	ldw	r6,20(sp)
8021c4b0:	d9400417 	ldw	r5,16(sp)
8021c4b4:	100f883a 	mov	r7,r2
8021c4b8:	dc400015 	stw	r17,0(sp)
8021c4bc:	8009883a 	mov	r4,r16
8021c4c0:	903ee83a 	callr	r18
8021c4c4:	00ffffc4 	movi	r3,-1
8021c4c8:	10c0031e 	bne	r2,r3,8021c4d8 <_wcrtomb_r+0x64>
8021c4cc:	88000015 	stw	zero,0(r17)
8021c4d0:	00c02284 	movi	r3,138
8021c4d4:	80c00015 	stw	r3,0(r16)
8021c4d8:	dfc00917 	ldw	ra,36(sp)
8021c4dc:	dc800817 	ldw	r18,32(sp)
8021c4e0:	dc400717 	ldw	r17,28(sp)
8021c4e4:	dc000617 	ldw	r16,24(sp)
8021c4e8:	dec00a04 	addi	sp,sp,40
8021c4ec:	f800283a 	ret
8021c4f0:	0216d040 	call	80216d04 <__locale_charset>
8021c4f4:	100f883a 	mov	r7,r2
8021c4f8:	dc400015 	stw	r17,0(sp)
8021c4fc:	000d883a 	mov	r6,zero
8021c500:	d9400104 	addi	r5,sp,4
8021c504:	8009883a 	mov	r4,r16
8021c508:	903ee83a 	callr	r18
8021c50c:	003fed06 	br	8021c4c4 <__reset+0xfa1fc4c4>

8021c510 <wcrtomb>:
8021c510:	defff604 	addi	sp,sp,-40
8021c514:	00a008b4 	movhi	r2,32802
8021c518:	dc800615 	stw	r18,24(sp)
8021c51c:	dc400515 	stw	r17,20(sp)
8021c520:	109ade04 	addi	r2,r2,27512
8021c524:	dfc00915 	stw	ra,36(sp)
8021c528:	dd000815 	stw	r20,32(sp)
8021c52c:	dcc00715 	stw	r19,28(sp)
8021c530:	dc000415 	stw	r16,16(sp)
8021c534:	3025883a 	mov	r18,r6
8021c538:	14400017 	ldw	r17,0(r2)
8021c53c:	20001926 	beq	r4,zero,8021c5a4 <wcrtomb+0x94>
8021c540:	00a008b4 	movhi	r2,32802
8021c544:	109ae204 	addi	r2,r2,27528
8021c548:	15000017 	ldw	r20,0(r2)
8021c54c:	2021883a 	mov	r16,r4
8021c550:	2827883a 	mov	r19,r5
8021c554:	0216d040 	call	80216d04 <__locale_charset>
8021c558:	100f883a 	mov	r7,r2
8021c55c:	dc800015 	stw	r18,0(sp)
8021c560:	980d883a 	mov	r6,r19
8021c564:	800b883a 	mov	r5,r16
8021c568:	8809883a 	mov	r4,r17
8021c56c:	a03ee83a 	callr	r20
8021c570:	00ffffc4 	movi	r3,-1
8021c574:	10c0031e 	bne	r2,r3,8021c584 <wcrtomb+0x74>
8021c578:	90000015 	stw	zero,0(r18)
8021c57c:	00c02284 	movi	r3,138
8021c580:	88c00015 	stw	r3,0(r17)
8021c584:	dfc00917 	ldw	ra,36(sp)
8021c588:	dd000817 	ldw	r20,32(sp)
8021c58c:	dcc00717 	ldw	r19,28(sp)
8021c590:	dc800617 	ldw	r18,24(sp)
8021c594:	dc400517 	ldw	r17,20(sp)
8021c598:	dc000417 	ldw	r16,16(sp)
8021c59c:	dec00a04 	addi	sp,sp,40
8021c5a0:	f800283a 	ret
8021c5a4:	00a008b4 	movhi	r2,32802
8021c5a8:	109ae204 	addi	r2,r2,27528
8021c5ac:	14000017 	ldw	r16,0(r2)
8021c5b0:	0216d040 	call	80216d04 <__locale_charset>
8021c5b4:	100f883a 	mov	r7,r2
8021c5b8:	dc800015 	stw	r18,0(sp)
8021c5bc:	000d883a 	mov	r6,zero
8021c5c0:	d9400104 	addi	r5,sp,4
8021c5c4:	8809883a 	mov	r4,r17
8021c5c8:	803ee83a 	callr	r16
8021c5cc:	003fe806 	br	8021c570 <__reset+0xfa1fc570>

8021c5d0 <__ascii_wctomb>:
8021c5d0:	28000526 	beq	r5,zero,8021c5e8 <__ascii_wctomb+0x18>
8021c5d4:	00803fc4 	movi	r2,255
8021c5d8:	11800536 	bltu	r2,r6,8021c5f0 <__ascii_wctomb+0x20>
8021c5dc:	29800005 	stb	r6,0(r5)
8021c5e0:	00800044 	movi	r2,1
8021c5e4:	f800283a 	ret
8021c5e8:	0005883a 	mov	r2,zero
8021c5ec:	f800283a 	ret
8021c5f0:	00802284 	movi	r2,138
8021c5f4:	20800015 	stw	r2,0(r4)
8021c5f8:	00bfffc4 	movi	r2,-1
8021c5fc:	f800283a 	ret

8021c600 <_wctomb_r>:
8021c600:	00a008b4 	movhi	r2,32802
8021c604:	defff904 	addi	sp,sp,-28
8021c608:	109ae204 	addi	r2,r2,27528
8021c60c:	dfc00615 	stw	ra,24(sp)
8021c610:	dc400515 	stw	r17,20(sp)
8021c614:	dc000415 	stw	r16,16(sp)
8021c618:	3823883a 	mov	r17,r7
8021c61c:	14000017 	ldw	r16,0(r2)
8021c620:	d9000115 	stw	r4,4(sp)
8021c624:	d9400215 	stw	r5,8(sp)
8021c628:	d9800315 	stw	r6,12(sp)
8021c62c:	0216d040 	call	80216d04 <__locale_charset>
8021c630:	d9800317 	ldw	r6,12(sp)
8021c634:	d9400217 	ldw	r5,8(sp)
8021c638:	d9000117 	ldw	r4,4(sp)
8021c63c:	100f883a 	mov	r7,r2
8021c640:	dc400015 	stw	r17,0(sp)
8021c644:	803ee83a 	callr	r16
8021c648:	dfc00617 	ldw	ra,24(sp)
8021c64c:	dc400517 	ldw	r17,20(sp)
8021c650:	dc000417 	ldw	r16,16(sp)
8021c654:	dec00704 	addi	sp,sp,28
8021c658:	f800283a 	ret

8021c65c <__udivdi3>:
8021c65c:	defff504 	addi	sp,sp,-44
8021c660:	dcc00415 	stw	r19,16(sp)
8021c664:	dc000115 	stw	r16,4(sp)
8021c668:	dfc00a15 	stw	ra,40(sp)
8021c66c:	df000915 	stw	fp,36(sp)
8021c670:	ddc00815 	stw	r23,32(sp)
8021c674:	dd800715 	stw	r22,28(sp)
8021c678:	dd400615 	stw	r21,24(sp)
8021c67c:	dd000515 	stw	r20,20(sp)
8021c680:	dc800315 	stw	r18,12(sp)
8021c684:	dc400215 	stw	r17,8(sp)
8021c688:	2027883a 	mov	r19,r4
8021c68c:	2821883a 	mov	r16,r5
8021c690:	3800411e 	bne	r7,zero,8021c798 <__udivdi3+0x13c>
8021c694:	3023883a 	mov	r17,r6
8021c698:	2025883a 	mov	r18,r4
8021c69c:	2980522e 	bgeu	r5,r6,8021c7e8 <__udivdi3+0x18c>
8021c6a0:	00bfffd4 	movui	r2,65535
8021c6a4:	282d883a 	mov	r22,r5
8021c6a8:	1180a836 	bltu	r2,r6,8021c94c <__udivdi3+0x2f0>
8021c6ac:	00803fc4 	movi	r2,255
8021c6b0:	1185803a 	cmpltu	r2,r2,r6
8021c6b4:	100490fa 	slli	r2,r2,3
8021c6b8:	3086d83a 	srl	r3,r6,r2
8021c6bc:	012008b4 	movhi	r4,32802
8021c6c0:	21125284 	addi	r4,r4,18762
8021c6c4:	20c7883a 	add	r3,r4,r3
8021c6c8:	18c00003 	ldbu	r3,0(r3)
8021c6cc:	1885883a 	add	r2,r3,r2
8021c6d0:	00c00804 	movi	r3,32
8021c6d4:	1887c83a 	sub	r3,r3,r2
8021c6d8:	18000526 	beq	r3,zero,8021c6f0 <__udivdi3+0x94>
8021c6dc:	80e0983a 	sll	r16,r16,r3
8021c6e0:	9884d83a 	srl	r2,r19,r2
8021c6e4:	30e2983a 	sll	r17,r6,r3
8021c6e8:	98e4983a 	sll	r18,r19,r3
8021c6ec:	142cb03a 	or	r22,r2,r16
8021c6f0:	882ad43a 	srli	r21,r17,16
8021c6f4:	b009883a 	mov	r4,r22
8021c6f8:	8d3fffcc 	andi	r20,r17,65535
8021c6fc:	a80b883a 	mov	r5,r21
8021c700:	021d2680 	call	8021d268 <__umodsi3>
8021c704:	b009883a 	mov	r4,r22
8021c708:	a80b883a 	mov	r5,r21
8021c70c:	1027883a 	mov	r19,r2
8021c710:	021d2040 	call	8021d204 <__udivsi3>
8021c714:	102d883a 	mov	r22,r2
8021c718:	9826943a 	slli	r19,r19,16
8021c71c:	9004d43a 	srli	r2,r18,16
8021c720:	a5a1383a 	mul	r16,r20,r22
8021c724:	14c4b03a 	or	r2,r2,r19
8021c728:	1400052e 	bgeu	r2,r16,8021c740 <__udivdi3+0xe4>
8021c72c:	1445883a 	add	r2,r2,r17
8021c730:	b0ffffc4 	addi	r3,r22,-1
8021c734:	14400136 	bltu	r2,r17,8021c73c <__udivdi3+0xe0>
8021c738:	14012336 	bltu	r2,r16,8021cbc8 <__udivdi3+0x56c>
8021c73c:	182d883a 	mov	r22,r3
8021c740:	1421c83a 	sub	r16,r2,r16
8021c744:	a80b883a 	mov	r5,r21
8021c748:	8009883a 	mov	r4,r16
8021c74c:	021d2680 	call	8021d268 <__umodsi3>
8021c750:	1027883a 	mov	r19,r2
8021c754:	a80b883a 	mov	r5,r21
8021c758:	8009883a 	mov	r4,r16
8021c75c:	021d2040 	call	8021d204 <__udivsi3>
8021c760:	9826943a 	slli	r19,r19,16
8021c764:	a0a9383a 	mul	r20,r20,r2
8021c768:	94bfffcc 	andi	r18,r18,65535
8021c76c:	94e4b03a 	or	r18,r18,r19
8021c770:	9500052e 	bgeu	r18,r20,8021c788 <__udivdi3+0x12c>
8021c774:	8ca5883a 	add	r18,r17,r18
8021c778:	10ffffc4 	addi	r3,r2,-1
8021c77c:	9440f136 	bltu	r18,r17,8021cb44 <__udivdi3+0x4e8>
8021c780:	9500f02e 	bgeu	r18,r20,8021cb44 <__udivdi3+0x4e8>
8021c784:	10bfff84 	addi	r2,r2,-2
8021c788:	b00c943a 	slli	r6,r22,16
8021c78c:	0007883a 	mov	r3,zero
8021c790:	3084b03a 	or	r2,r6,r2
8021c794:	00005906 	br	8021c8fc <__udivdi3+0x2a0>
8021c798:	29c05636 	bltu	r5,r7,8021c8f4 <__udivdi3+0x298>
8021c79c:	00bfffd4 	movui	r2,65535
8021c7a0:	11c0622e 	bgeu	r2,r7,8021c92c <__udivdi3+0x2d0>
8021c7a4:	00804034 	movhi	r2,256
8021c7a8:	10bfffc4 	addi	r2,r2,-1
8021c7ac:	11c0ee36 	bltu	r2,r7,8021cb68 <__udivdi3+0x50c>
8021c7b0:	00800404 	movi	r2,16
8021c7b4:	3886d83a 	srl	r3,r7,r2
8021c7b8:	012008b4 	movhi	r4,32802
8021c7bc:	21125284 	addi	r4,r4,18762
8021c7c0:	20c7883a 	add	r3,r4,r3
8021c7c4:	18c00003 	ldbu	r3,0(r3)
8021c7c8:	05400804 	movi	r21,32
8021c7cc:	1885883a 	add	r2,r3,r2
8021c7d0:	a8abc83a 	sub	r21,r21,r2
8021c7d4:	a800621e 	bne	r21,zero,8021c960 <__udivdi3+0x304>
8021c7d8:	3c00e936 	bltu	r7,r16,8021cb80 <__udivdi3+0x524>
8021c7dc:	9985403a 	cmpgeu	r2,r19,r6
8021c7e0:	0007883a 	mov	r3,zero
8021c7e4:	00004506 	br	8021c8fc <__udivdi3+0x2a0>
8021c7e8:	3000041e 	bne	r6,zero,8021c7fc <__udivdi3+0x1a0>
8021c7ec:	000b883a 	mov	r5,zero
8021c7f0:	01000044 	movi	r4,1
8021c7f4:	021d2040 	call	8021d204 <__udivsi3>
8021c7f8:	1023883a 	mov	r17,r2
8021c7fc:	00bfffd4 	movui	r2,65535
8021c800:	14404e2e 	bgeu	r2,r17,8021c93c <__udivdi3+0x2e0>
8021c804:	00804034 	movhi	r2,256
8021c808:	10bfffc4 	addi	r2,r2,-1
8021c80c:	1440d836 	bltu	r2,r17,8021cb70 <__udivdi3+0x514>
8021c810:	00800404 	movi	r2,16
8021c814:	8886d83a 	srl	r3,r17,r2
8021c818:	012008b4 	movhi	r4,32802
8021c81c:	21125284 	addi	r4,r4,18762
8021c820:	20c7883a 	add	r3,r4,r3
8021c824:	18c00003 	ldbu	r3,0(r3)
8021c828:	1885883a 	add	r2,r3,r2
8021c82c:	00c00804 	movi	r3,32
8021c830:	1887c83a 	sub	r3,r3,r2
8021c834:	18008f1e 	bne	r3,zero,8021ca74 <__udivdi3+0x418>
8021c838:	882ad43a 	srli	r21,r17,16
8021c83c:	8461c83a 	sub	r16,r16,r17
8021c840:	8d3fffcc 	andi	r20,r17,65535
8021c844:	00c00044 	movi	r3,1
8021c848:	8009883a 	mov	r4,r16
8021c84c:	a80b883a 	mov	r5,r21
8021c850:	d8c00015 	stw	r3,0(sp)
8021c854:	021d2680 	call	8021d268 <__umodsi3>
8021c858:	8009883a 	mov	r4,r16
8021c85c:	a80b883a 	mov	r5,r21
8021c860:	1027883a 	mov	r19,r2
8021c864:	021d2040 	call	8021d204 <__udivsi3>
8021c868:	9826943a 	slli	r19,r19,16
8021c86c:	9008d43a 	srli	r4,r18,16
8021c870:	1521383a 	mul	r16,r2,r20
8021c874:	102d883a 	mov	r22,r2
8021c878:	24c8b03a 	or	r4,r4,r19
8021c87c:	d8c00017 	ldw	r3,0(sp)
8021c880:	2400052e 	bgeu	r4,r16,8021c898 <__udivdi3+0x23c>
8021c884:	2449883a 	add	r4,r4,r17
8021c888:	b0bfffc4 	addi	r2,r22,-1
8021c88c:	24400136 	bltu	r4,r17,8021c894 <__udivdi3+0x238>
8021c890:	2400ca36 	bltu	r4,r16,8021cbbc <__udivdi3+0x560>
8021c894:	102d883a 	mov	r22,r2
8021c898:	2421c83a 	sub	r16,r4,r16
8021c89c:	a80b883a 	mov	r5,r21
8021c8a0:	8009883a 	mov	r4,r16
8021c8a4:	d8c00015 	stw	r3,0(sp)
8021c8a8:	021d2680 	call	8021d268 <__umodsi3>
8021c8ac:	1027883a 	mov	r19,r2
8021c8b0:	a80b883a 	mov	r5,r21
8021c8b4:	8009883a 	mov	r4,r16
8021c8b8:	021d2040 	call	8021d204 <__udivsi3>
8021c8bc:	9826943a 	slli	r19,r19,16
8021c8c0:	1529383a 	mul	r20,r2,r20
8021c8c4:	94bfffcc 	andi	r18,r18,65535
8021c8c8:	94e4b03a 	or	r18,r18,r19
8021c8cc:	d8c00017 	ldw	r3,0(sp)
8021c8d0:	9500052e 	bgeu	r18,r20,8021c8e8 <__udivdi3+0x28c>
8021c8d4:	8ca5883a 	add	r18,r17,r18
8021c8d8:	113fffc4 	addi	r4,r2,-1
8021c8dc:	94409736 	bltu	r18,r17,8021cb3c <__udivdi3+0x4e0>
8021c8e0:	9500962e 	bgeu	r18,r20,8021cb3c <__udivdi3+0x4e0>
8021c8e4:	10bfff84 	addi	r2,r2,-2
8021c8e8:	b00c943a 	slli	r6,r22,16
8021c8ec:	3084b03a 	or	r2,r6,r2
8021c8f0:	00000206 	br	8021c8fc <__udivdi3+0x2a0>
8021c8f4:	0007883a 	mov	r3,zero
8021c8f8:	0005883a 	mov	r2,zero
8021c8fc:	dfc00a17 	ldw	ra,40(sp)
8021c900:	df000917 	ldw	fp,36(sp)
8021c904:	ddc00817 	ldw	r23,32(sp)
8021c908:	dd800717 	ldw	r22,28(sp)
8021c90c:	dd400617 	ldw	r21,24(sp)
8021c910:	dd000517 	ldw	r20,20(sp)
8021c914:	dcc00417 	ldw	r19,16(sp)
8021c918:	dc800317 	ldw	r18,12(sp)
8021c91c:	dc400217 	ldw	r17,8(sp)
8021c920:	dc000117 	ldw	r16,4(sp)
8021c924:	dec00b04 	addi	sp,sp,44
8021c928:	f800283a 	ret
8021c92c:	00803fc4 	movi	r2,255
8021c930:	11c5803a 	cmpltu	r2,r2,r7
8021c934:	100490fa 	slli	r2,r2,3
8021c938:	003f9e06 	br	8021c7b4 <__reset+0xfa1fc7b4>
8021c93c:	00803fc4 	movi	r2,255
8021c940:	1445803a 	cmpltu	r2,r2,r17
8021c944:	100490fa 	slli	r2,r2,3
8021c948:	003fb206 	br	8021c814 <__reset+0xfa1fc814>
8021c94c:	00804034 	movhi	r2,256
8021c950:	10bfffc4 	addi	r2,r2,-1
8021c954:	11808836 	bltu	r2,r6,8021cb78 <__udivdi3+0x51c>
8021c958:	00800404 	movi	r2,16
8021c95c:	003f5606 	br	8021c6b8 <__reset+0xfa1fc6b8>
8021c960:	30aed83a 	srl	r23,r6,r2
8021c964:	3d4e983a 	sll	r7,r7,r21
8021c968:	80acd83a 	srl	r22,r16,r2
8021c96c:	9884d83a 	srl	r2,r19,r2
8021c970:	3deeb03a 	or	r23,r7,r23
8021c974:	b824d43a 	srli	r18,r23,16
8021c978:	8560983a 	sll	r16,r16,r21
8021c97c:	b009883a 	mov	r4,r22
8021c980:	900b883a 	mov	r5,r18
8021c984:	3568983a 	sll	r20,r6,r21
8021c988:	1420b03a 	or	r16,r2,r16
8021c98c:	021d2680 	call	8021d268 <__umodsi3>
8021c990:	b009883a 	mov	r4,r22
8021c994:	900b883a 	mov	r5,r18
8021c998:	1023883a 	mov	r17,r2
8021c99c:	021d2040 	call	8021d204 <__udivsi3>
8021c9a0:	8808943a 	slli	r4,r17,16
8021c9a4:	bf3fffcc 	andi	fp,r23,65535
8021c9a8:	8006d43a 	srli	r3,r16,16
8021c9ac:	e0a3383a 	mul	r17,fp,r2
8021c9b0:	100d883a 	mov	r6,r2
8021c9b4:	1906b03a 	or	r3,r3,r4
8021c9b8:	1c40042e 	bgeu	r3,r17,8021c9cc <__udivdi3+0x370>
8021c9bc:	1dc7883a 	add	r3,r3,r23
8021c9c0:	10bfffc4 	addi	r2,r2,-1
8021c9c4:	1dc0752e 	bgeu	r3,r23,8021cb9c <__udivdi3+0x540>
8021c9c8:	100d883a 	mov	r6,r2
8021c9cc:	1c63c83a 	sub	r17,r3,r17
8021c9d0:	900b883a 	mov	r5,r18
8021c9d4:	8809883a 	mov	r4,r17
8021c9d8:	d9800015 	stw	r6,0(sp)
8021c9dc:	021d2680 	call	8021d268 <__umodsi3>
8021c9e0:	102d883a 	mov	r22,r2
8021c9e4:	8809883a 	mov	r4,r17
8021c9e8:	900b883a 	mov	r5,r18
8021c9ec:	021d2040 	call	8021d204 <__udivsi3>
8021c9f0:	b02c943a 	slli	r22,r22,16
8021c9f4:	e089383a 	mul	r4,fp,r2
8021c9f8:	843fffcc 	andi	r16,r16,65535
8021c9fc:	85a0b03a 	or	r16,r16,r22
8021ca00:	d9800017 	ldw	r6,0(sp)
8021ca04:	8100042e 	bgeu	r16,r4,8021ca18 <__udivdi3+0x3bc>
8021ca08:	85e1883a 	add	r16,r16,r23
8021ca0c:	10ffffc4 	addi	r3,r2,-1
8021ca10:	85c05e2e 	bgeu	r16,r23,8021cb8c <__udivdi3+0x530>
8021ca14:	1805883a 	mov	r2,r3
8021ca18:	300c943a 	slli	r6,r6,16
8021ca1c:	a17fffcc 	andi	r5,r20,65535
8021ca20:	a028d43a 	srli	r20,r20,16
8021ca24:	3084b03a 	or	r2,r6,r2
8021ca28:	10ffffcc 	andi	r3,r2,65535
8021ca2c:	100cd43a 	srli	r6,r2,16
8021ca30:	194f383a 	mul	r7,r3,r5
8021ca34:	1d07383a 	mul	r3,r3,r20
8021ca38:	314b383a 	mul	r5,r6,r5
8021ca3c:	3810d43a 	srli	r8,r7,16
8021ca40:	8121c83a 	sub	r16,r16,r4
8021ca44:	1947883a 	add	r3,r3,r5
8021ca48:	40c7883a 	add	r3,r8,r3
8021ca4c:	350d383a 	mul	r6,r6,r20
8021ca50:	1940022e 	bgeu	r3,r5,8021ca5c <__udivdi3+0x400>
8021ca54:	01000074 	movhi	r4,1
8021ca58:	310d883a 	add	r6,r6,r4
8021ca5c:	1828d43a 	srli	r20,r3,16
8021ca60:	a18d883a 	add	r6,r20,r6
8021ca64:	81803e36 	bltu	r16,r6,8021cb60 <__udivdi3+0x504>
8021ca68:	81803826 	beq	r16,r6,8021cb4c <__udivdi3+0x4f0>
8021ca6c:	0007883a 	mov	r3,zero
8021ca70:	003fa206 	br	8021c8fc <__reset+0xfa1fc8fc>
8021ca74:	88e2983a 	sll	r17,r17,r3
8021ca78:	80a8d83a 	srl	r20,r16,r2
8021ca7c:	80e0983a 	sll	r16,r16,r3
8021ca80:	882ad43a 	srli	r21,r17,16
8021ca84:	9884d83a 	srl	r2,r19,r2
8021ca88:	a009883a 	mov	r4,r20
8021ca8c:	a80b883a 	mov	r5,r21
8021ca90:	142eb03a 	or	r23,r2,r16
8021ca94:	98e4983a 	sll	r18,r19,r3
8021ca98:	021d2680 	call	8021d268 <__umodsi3>
8021ca9c:	a009883a 	mov	r4,r20
8021caa0:	a80b883a 	mov	r5,r21
8021caa4:	1021883a 	mov	r16,r2
8021caa8:	021d2040 	call	8021d204 <__udivsi3>
8021caac:	1039883a 	mov	fp,r2
8021cab0:	8d3fffcc 	andi	r20,r17,65535
8021cab4:	8020943a 	slli	r16,r16,16
8021cab8:	b804d43a 	srli	r2,r23,16
8021cabc:	a72d383a 	mul	r22,r20,fp
8021cac0:	1404b03a 	or	r2,r2,r16
8021cac4:	1580062e 	bgeu	r2,r22,8021cae0 <__udivdi3+0x484>
8021cac8:	1445883a 	add	r2,r2,r17
8021cacc:	e0ffffc4 	addi	r3,fp,-1
8021cad0:	14403836 	bltu	r2,r17,8021cbb4 <__udivdi3+0x558>
8021cad4:	1580372e 	bgeu	r2,r22,8021cbb4 <__udivdi3+0x558>
8021cad8:	e73fff84 	addi	fp,fp,-2
8021cadc:	1445883a 	add	r2,r2,r17
8021cae0:	15adc83a 	sub	r22,r2,r22
8021cae4:	a80b883a 	mov	r5,r21
8021cae8:	b009883a 	mov	r4,r22
8021caec:	021d2680 	call	8021d268 <__umodsi3>
8021caf0:	1027883a 	mov	r19,r2
8021caf4:	b009883a 	mov	r4,r22
8021caf8:	a80b883a 	mov	r5,r21
8021cafc:	021d2040 	call	8021d204 <__udivsi3>
8021cb00:	9826943a 	slli	r19,r19,16
8021cb04:	a0a1383a 	mul	r16,r20,r2
8021cb08:	b93fffcc 	andi	r4,r23,65535
8021cb0c:	24c8b03a 	or	r4,r4,r19
8021cb10:	2400062e 	bgeu	r4,r16,8021cb2c <__udivdi3+0x4d0>
8021cb14:	2449883a 	add	r4,r4,r17
8021cb18:	10ffffc4 	addi	r3,r2,-1
8021cb1c:	24402336 	bltu	r4,r17,8021cbac <__udivdi3+0x550>
8021cb20:	2400222e 	bgeu	r4,r16,8021cbac <__udivdi3+0x550>
8021cb24:	10bfff84 	addi	r2,r2,-2
8021cb28:	2449883a 	add	r4,r4,r17
8021cb2c:	e038943a 	slli	fp,fp,16
8021cb30:	2421c83a 	sub	r16,r4,r16
8021cb34:	e086b03a 	or	r3,fp,r2
8021cb38:	003f4306 	br	8021c848 <__reset+0xfa1fc848>
8021cb3c:	2005883a 	mov	r2,r4
8021cb40:	003f6906 	br	8021c8e8 <__reset+0xfa1fc8e8>
8021cb44:	1805883a 	mov	r2,r3
8021cb48:	003f0f06 	br	8021c788 <__reset+0xfa1fc788>
8021cb4c:	1806943a 	slli	r3,r3,16
8021cb50:	9d66983a 	sll	r19,r19,r21
8021cb54:	39ffffcc 	andi	r7,r7,65535
8021cb58:	19c7883a 	add	r3,r3,r7
8021cb5c:	98ffc32e 	bgeu	r19,r3,8021ca6c <__reset+0xfa1fca6c>
8021cb60:	10bfffc4 	addi	r2,r2,-1
8021cb64:	003fc106 	br	8021ca6c <__reset+0xfa1fca6c>
8021cb68:	00800604 	movi	r2,24
8021cb6c:	003f1106 	br	8021c7b4 <__reset+0xfa1fc7b4>
8021cb70:	00800604 	movi	r2,24
8021cb74:	003f2706 	br	8021c814 <__reset+0xfa1fc814>
8021cb78:	00800604 	movi	r2,24
8021cb7c:	003ece06 	br	8021c6b8 <__reset+0xfa1fc6b8>
8021cb80:	0007883a 	mov	r3,zero
8021cb84:	00800044 	movi	r2,1
8021cb88:	003f5c06 	br	8021c8fc <__reset+0xfa1fc8fc>
8021cb8c:	813fa12e 	bgeu	r16,r4,8021ca14 <__reset+0xfa1fca14>
8021cb90:	10bfff84 	addi	r2,r2,-2
8021cb94:	85e1883a 	add	r16,r16,r23
8021cb98:	003f9f06 	br	8021ca18 <__reset+0xfa1fca18>
8021cb9c:	1c7f8a2e 	bgeu	r3,r17,8021c9c8 <__reset+0xfa1fc9c8>
8021cba0:	31bfff84 	addi	r6,r6,-2
8021cba4:	1dc7883a 	add	r3,r3,r23
8021cba8:	003f8806 	br	8021c9cc <__reset+0xfa1fc9cc>
8021cbac:	1805883a 	mov	r2,r3
8021cbb0:	003fde06 	br	8021cb2c <__reset+0xfa1fcb2c>
8021cbb4:	1839883a 	mov	fp,r3
8021cbb8:	003fc906 	br	8021cae0 <__reset+0xfa1fcae0>
8021cbbc:	b5bfff84 	addi	r22,r22,-2
8021cbc0:	2449883a 	add	r4,r4,r17
8021cbc4:	003f3406 	br	8021c898 <__reset+0xfa1fc898>
8021cbc8:	b5bfff84 	addi	r22,r22,-2
8021cbcc:	1445883a 	add	r2,r2,r17
8021cbd0:	003edb06 	br	8021c740 <__reset+0xfa1fc740>

8021cbd4 <__umoddi3>:
8021cbd4:	defff404 	addi	sp,sp,-48
8021cbd8:	df000a15 	stw	fp,40(sp)
8021cbdc:	dc400315 	stw	r17,12(sp)
8021cbe0:	dc000215 	stw	r16,8(sp)
8021cbe4:	dfc00b15 	stw	ra,44(sp)
8021cbe8:	ddc00915 	stw	r23,36(sp)
8021cbec:	dd800815 	stw	r22,32(sp)
8021cbf0:	dd400715 	stw	r21,28(sp)
8021cbf4:	dd000615 	stw	r20,24(sp)
8021cbf8:	dcc00515 	stw	r19,20(sp)
8021cbfc:	dc800415 	stw	r18,16(sp)
8021cc00:	2021883a 	mov	r16,r4
8021cc04:	2823883a 	mov	r17,r5
8021cc08:	2839883a 	mov	fp,r5
8021cc0c:	38003c1e 	bne	r7,zero,8021cd00 <__umoddi3+0x12c>
8021cc10:	3027883a 	mov	r19,r6
8021cc14:	2029883a 	mov	r20,r4
8021cc18:	2980512e 	bgeu	r5,r6,8021cd60 <__umoddi3+0x18c>
8021cc1c:	00bfffd4 	movui	r2,65535
8021cc20:	11809a36 	bltu	r2,r6,8021ce8c <__umoddi3+0x2b8>
8021cc24:	01003fc4 	movi	r4,255
8021cc28:	2189803a 	cmpltu	r4,r4,r6
8021cc2c:	200890fa 	slli	r4,r4,3
8021cc30:	3104d83a 	srl	r2,r6,r4
8021cc34:	00e008b4 	movhi	r3,32802
8021cc38:	18d25284 	addi	r3,r3,18762
8021cc3c:	1885883a 	add	r2,r3,r2
8021cc40:	10c00003 	ldbu	r3,0(r2)
8021cc44:	00800804 	movi	r2,32
8021cc48:	1909883a 	add	r4,r3,r4
8021cc4c:	1125c83a 	sub	r18,r2,r4
8021cc50:	90000526 	beq	r18,zero,8021cc68 <__umoddi3+0x94>
8021cc54:	8ca2983a 	sll	r17,r17,r18
8021cc58:	8108d83a 	srl	r4,r16,r4
8021cc5c:	34a6983a 	sll	r19,r6,r18
8021cc60:	84a8983a 	sll	r20,r16,r18
8021cc64:	2478b03a 	or	fp,r4,r17
8021cc68:	982ed43a 	srli	r23,r19,16
8021cc6c:	e009883a 	mov	r4,fp
8021cc70:	9dbfffcc 	andi	r22,r19,65535
8021cc74:	b80b883a 	mov	r5,r23
8021cc78:	021d2680 	call	8021d268 <__umodsi3>
8021cc7c:	e009883a 	mov	r4,fp
8021cc80:	b80b883a 	mov	r5,r23
8021cc84:	102b883a 	mov	r21,r2
8021cc88:	021d2040 	call	8021d204 <__udivsi3>
8021cc8c:	a806943a 	slli	r3,r21,16
8021cc90:	a008d43a 	srli	r4,r20,16
8021cc94:	b085383a 	mul	r2,r22,r2
8021cc98:	20c8b03a 	or	r4,r4,r3
8021cc9c:	2080032e 	bgeu	r4,r2,8021ccac <__umoddi3+0xd8>
8021cca0:	24c9883a 	add	r4,r4,r19
8021cca4:	24c00136 	bltu	r4,r19,8021ccac <__umoddi3+0xd8>
8021cca8:	20811036 	bltu	r4,r2,8021d0ec <__umoddi3+0x518>
8021ccac:	20abc83a 	sub	r21,r4,r2
8021ccb0:	b80b883a 	mov	r5,r23
8021ccb4:	a809883a 	mov	r4,r21
8021ccb8:	021d2680 	call	8021d268 <__umodsi3>
8021ccbc:	1023883a 	mov	r17,r2
8021ccc0:	b80b883a 	mov	r5,r23
8021ccc4:	a809883a 	mov	r4,r21
8021ccc8:	021d2040 	call	8021d204 <__udivsi3>
8021cccc:	8822943a 	slli	r17,r17,16
8021ccd0:	b085383a 	mul	r2,r22,r2
8021ccd4:	a0ffffcc 	andi	r3,r20,65535
8021ccd8:	1c46b03a 	or	r3,r3,r17
8021ccdc:	1880042e 	bgeu	r3,r2,8021ccf0 <__umoddi3+0x11c>
8021cce0:	1cc7883a 	add	r3,r3,r19
8021cce4:	1cc00236 	bltu	r3,r19,8021ccf0 <__umoddi3+0x11c>
8021cce8:	1880012e 	bgeu	r3,r2,8021ccf0 <__umoddi3+0x11c>
8021ccec:	1cc7883a 	add	r3,r3,r19
8021ccf0:	1885c83a 	sub	r2,r3,r2
8021ccf4:	1484d83a 	srl	r2,r2,r18
8021ccf8:	0007883a 	mov	r3,zero
8021ccfc:	00004f06 	br	8021ce3c <__umoddi3+0x268>
8021cd00:	29c04c36 	bltu	r5,r7,8021ce34 <__umoddi3+0x260>
8021cd04:	00bfffd4 	movui	r2,65535
8021cd08:	11c0582e 	bgeu	r2,r7,8021ce6c <__umoddi3+0x298>
8021cd0c:	00804034 	movhi	r2,256
8021cd10:	10bfffc4 	addi	r2,r2,-1
8021cd14:	11c0e736 	bltu	r2,r7,8021d0b4 <__umoddi3+0x4e0>
8021cd18:	01000404 	movi	r4,16
8021cd1c:	3904d83a 	srl	r2,r7,r4
8021cd20:	00e008b4 	movhi	r3,32802
8021cd24:	18d25284 	addi	r3,r3,18762
8021cd28:	1885883a 	add	r2,r3,r2
8021cd2c:	14c00003 	ldbu	r19,0(r2)
8021cd30:	00c00804 	movi	r3,32
8021cd34:	9927883a 	add	r19,r19,r4
8021cd38:	1ce9c83a 	sub	r20,r3,r19
8021cd3c:	a000581e 	bne	r20,zero,8021cea0 <__umoddi3+0x2cc>
8021cd40:	3c400136 	bltu	r7,r17,8021cd48 <__umoddi3+0x174>
8021cd44:	8180eb36 	bltu	r16,r6,8021d0f4 <__umoddi3+0x520>
8021cd48:	8185c83a 	sub	r2,r16,r6
8021cd4c:	89e3c83a 	sub	r17,r17,r7
8021cd50:	8089803a 	cmpltu	r4,r16,r2
8021cd54:	8939c83a 	sub	fp,r17,r4
8021cd58:	e007883a 	mov	r3,fp
8021cd5c:	00003706 	br	8021ce3c <__umoddi3+0x268>
8021cd60:	3000041e 	bne	r6,zero,8021cd74 <__umoddi3+0x1a0>
8021cd64:	000b883a 	mov	r5,zero
8021cd68:	01000044 	movi	r4,1
8021cd6c:	021d2040 	call	8021d204 <__udivsi3>
8021cd70:	1027883a 	mov	r19,r2
8021cd74:	00bfffd4 	movui	r2,65535
8021cd78:	14c0402e 	bgeu	r2,r19,8021ce7c <__umoddi3+0x2a8>
8021cd7c:	00804034 	movhi	r2,256
8021cd80:	10bfffc4 	addi	r2,r2,-1
8021cd84:	14c0cd36 	bltu	r2,r19,8021d0bc <__umoddi3+0x4e8>
8021cd88:	00800404 	movi	r2,16
8021cd8c:	9886d83a 	srl	r3,r19,r2
8021cd90:	012008b4 	movhi	r4,32802
8021cd94:	21125284 	addi	r4,r4,18762
8021cd98:	20c7883a 	add	r3,r4,r3
8021cd9c:	18c00003 	ldbu	r3,0(r3)
8021cda0:	1887883a 	add	r3,r3,r2
8021cda4:	00800804 	movi	r2,32
8021cda8:	10e5c83a 	sub	r18,r2,r3
8021cdac:	9000901e 	bne	r18,zero,8021cff0 <__umoddi3+0x41c>
8021cdb0:	982cd43a 	srli	r22,r19,16
8021cdb4:	8ce3c83a 	sub	r17,r17,r19
8021cdb8:	9d7fffcc 	andi	r21,r19,65535
8021cdbc:	b00b883a 	mov	r5,r22
8021cdc0:	8809883a 	mov	r4,r17
8021cdc4:	021d2680 	call	8021d268 <__umodsi3>
8021cdc8:	8809883a 	mov	r4,r17
8021cdcc:	b00b883a 	mov	r5,r22
8021cdd0:	1021883a 	mov	r16,r2
8021cdd4:	021d2040 	call	8021d204 <__udivsi3>
8021cdd8:	8006943a 	slli	r3,r16,16
8021cddc:	a008d43a 	srli	r4,r20,16
8021cde0:	1545383a 	mul	r2,r2,r21
8021cde4:	20c8b03a 	or	r4,r4,r3
8021cde8:	2080042e 	bgeu	r4,r2,8021cdfc <__umoddi3+0x228>
8021cdec:	24c9883a 	add	r4,r4,r19
8021cdf0:	24c00236 	bltu	r4,r19,8021cdfc <__umoddi3+0x228>
8021cdf4:	2080012e 	bgeu	r4,r2,8021cdfc <__umoddi3+0x228>
8021cdf8:	24c9883a 	add	r4,r4,r19
8021cdfc:	20a1c83a 	sub	r16,r4,r2
8021ce00:	b00b883a 	mov	r5,r22
8021ce04:	8009883a 	mov	r4,r16
8021ce08:	021d2680 	call	8021d268 <__umodsi3>
8021ce0c:	1023883a 	mov	r17,r2
8021ce10:	b00b883a 	mov	r5,r22
8021ce14:	8009883a 	mov	r4,r16
8021ce18:	021d2040 	call	8021d204 <__udivsi3>
8021ce1c:	8822943a 	slli	r17,r17,16
8021ce20:	1545383a 	mul	r2,r2,r21
8021ce24:	a53fffcc 	andi	r20,r20,65535
8021ce28:	a446b03a 	or	r3,r20,r17
8021ce2c:	18bfb02e 	bgeu	r3,r2,8021ccf0 <__reset+0xfa1fccf0>
8021ce30:	003fab06 	br	8021cce0 <__reset+0xfa1fcce0>
8021ce34:	2005883a 	mov	r2,r4
8021ce38:	2807883a 	mov	r3,r5
8021ce3c:	dfc00b17 	ldw	ra,44(sp)
8021ce40:	df000a17 	ldw	fp,40(sp)
8021ce44:	ddc00917 	ldw	r23,36(sp)
8021ce48:	dd800817 	ldw	r22,32(sp)
8021ce4c:	dd400717 	ldw	r21,28(sp)
8021ce50:	dd000617 	ldw	r20,24(sp)
8021ce54:	dcc00517 	ldw	r19,20(sp)
8021ce58:	dc800417 	ldw	r18,16(sp)
8021ce5c:	dc400317 	ldw	r17,12(sp)
8021ce60:	dc000217 	ldw	r16,8(sp)
8021ce64:	dec00c04 	addi	sp,sp,48
8021ce68:	f800283a 	ret
8021ce6c:	04c03fc4 	movi	r19,255
8021ce70:	99c9803a 	cmpltu	r4,r19,r7
8021ce74:	200890fa 	slli	r4,r4,3
8021ce78:	003fa806 	br	8021cd1c <__reset+0xfa1fcd1c>
8021ce7c:	00803fc4 	movi	r2,255
8021ce80:	14c5803a 	cmpltu	r2,r2,r19
8021ce84:	100490fa 	slli	r2,r2,3
8021ce88:	003fc006 	br	8021cd8c <__reset+0xfa1fcd8c>
8021ce8c:	00804034 	movhi	r2,256
8021ce90:	10bfffc4 	addi	r2,r2,-1
8021ce94:	11808b36 	bltu	r2,r6,8021d0c4 <__umoddi3+0x4f0>
8021ce98:	01000404 	movi	r4,16
8021ce9c:	003f6406 	br	8021cc30 <__reset+0xfa1fcc30>
8021cea0:	34c4d83a 	srl	r2,r6,r19
8021cea4:	3d0e983a 	sll	r7,r7,r20
8021cea8:	8cf8d83a 	srl	fp,r17,r19
8021ceac:	8d10983a 	sll	r8,r17,r20
8021ceb0:	38aab03a 	or	r21,r7,r2
8021ceb4:	a82cd43a 	srli	r22,r21,16
8021ceb8:	84e2d83a 	srl	r17,r16,r19
8021cebc:	e009883a 	mov	r4,fp
8021cec0:	b00b883a 	mov	r5,r22
8021cec4:	8a22b03a 	or	r17,r17,r8
8021cec8:	3524983a 	sll	r18,r6,r20
8021cecc:	021d2680 	call	8021d268 <__umodsi3>
8021ced0:	e009883a 	mov	r4,fp
8021ced4:	b00b883a 	mov	r5,r22
8021ced8:	102f883a 	mov	r23,r2
8021cedc:	021d2040 	call	8021d204 <__udivsi3>
8021cee0:	100d883a 	mov	r6,r2
8021cee4:	b808943a 	slli	r4,r23,16
8021cee8:	aa3fffcc 	andi	r8,r21,65535
8021ceec:	8804d43a 	srli	r2,r17,16
8021cef0:	41af383a 	mul	r23,r8,r6
8021cef4:	8520983a 	sll	r16,r16,r20
8021cef8:	1104b03a 	or	r2,r2,r4
8021cefc:	15c0042e 	bgeu	r2,r23,8021cf10 <__umoddi3+0x33c>
8021cf00:	1545883a 	add	r2,r2,r21
8021cf04:	30ffffc4 	addi	r3,r6,-1
8021cf08:	1540742e 	bgeu	r2,r21,8021d0dc <__umoddi3+0x508>
8021cf0c:	180d883a 	mov	r6,r3
8021cf10:	15efc83a 	sub	r23,r2,r23
8021cf14:	b00b883a 	mov	r5,r22
8021cf18:	b809883a 	mov	r4,r23
8021cf1c:	d9800115 	stw	r6,4(sp)
8021cf20:	da000015 	stw	r8,0(sp)
8021cf24:	021d2680 	call	8021d268 <__umodsi3>
8021cf28:	b00b883a 	mov	r5,r22
8021cf2c:	b809883a 	mov	r4,r23
8021cf30:	1039883a 	mov	fp,r2
8021cf34:	021d2040 	call	8021d204 <__udivsi3>
8021cf38:	da000017 	ldw	r8,0(sp)
8021cf3c:	e038943a 	slli	fp,fp,16
8021cf40:	100b883a 	mov	r5,r2
8021cf44:	4089383a 	mul	r4,r8,r2
8021cf48:	8a3fffcc 	andi	r8,r17,65535
8021cf4c:	4710b03a 	or	r8,r8,fp
8021cf50:	d9800117 	ldw	r6,4(sp)
8021cf54:	4100042e 	bgeu	r8,r4,8021cf68 <__umoddi3+0x394>
8021cf58:	4551883a 	add	r8,r8,r21
8021cf5c:	10bfffc4 	addi	r2,r2,-1
8021cf60:	45405a2e 	bgeu	r8,r21,8021d0cc <__umoddi3+0x4f8>
8021cf64:	100b883a 	mov	r5,r2
8021cf68:	300c943a 	slli	r6,r6,16
8021cf6c:	91ffffcc 	andi	r7,r18,65535
8021cf70:	9004d43a 	srli	r2,r18,16
8021cf74:	314cb03a 	or	r6,r6,r5
8021cf78:	317fffcc 	andi	r5,r6,65535
8021cf7c:	300cd43a 	srli	r6,r6,16
8021cf80:	29d3383a 	mul	r9,r5,r7
8021cf84:	288b383a 	mul	r5,r5,r2
8021cf88:	31cf383a 	mul	r7,r6,r7
8021cf8c:	4806d43a 	srli	r3,r9,16
8021cf90:	4111c83a 	sub	r8,r8,r4
8021cf94:	29cb883a 	add	r5,r5,r7
8021cf98:	194b883a 	add	r5,r3,r5
8021cf9c:	3085383a 	mul	r2,r6,r2
8021cfa0:	29c0022e 	bgeu	r5,r7,8021cfac <__umoddi3+0x3d8>
8021cfa4:	00c00074 	movhi	r3,1
8021cfa8:	10c5883a 	add	r2,r2,r3
8021cfac:	2808d43a 	srli	r4,r5,16
8021cfb0:	280a943a 	slli	r5,r5,16
8021cfb4:	4a7fffcc 	andi	r9,r9,65535
8021cfb8:	2085883a 	add	r2,r4,r2
8021cfbc:	2a4b883a 	add	r5,r5,r9
8021cfc0:	40803636 	bltu	r8,r2,8021d09c <__umoddi3+0x4c8>
8021cfc4:	40804d26 	beq	r8,r2,8021d0fc <__umoddi3+0x528>
8021cfc8:	4089c83a 	sub	r4,r8,r2
8021cfcc:	280f883a 	mov	r7,r5
8021cfd0:	81cfc83a 	sub	r7,r16,r7
8021cfd4:	81c7803a 	cmpltu	r3,r16,r7
8021cfd8:	20c7c83a 	sub	r3,r4,r3
8021cfdc:	1cc4983a 	sll	r2,r3,r19
8021cfe0:	3d0ed83a 	srl	r7,r7,r20
8021cfe4:	1d06d83a 	srl	r3,r3,r20
8021cfe8:	11c4b03a 	or	r2,r2,r7
8021cfec:	003f9306 	br	8021ce3c <__reset+0xfa1fce3c>
8021cff0:	9ca6983a 	sll	r19,r19,r18
8021cff4:	88e8d83a 	srl	r20,r17,r3
8021cff8:	80c4d83a 	srl	r2,r16,r3
8021cffc:	982cd43a 	srli	r22,r19,16
8021d000:	8ca2983a 	sll	r17,r17,r18
8021d004:	a009883a 	mov	r4,r20
8021d008:	b00b883a 	mov	r5,r22
8021d00c:	1478b03a 	or	fp,r2,r17
8021d010:	021d2680 	call	8021d268 <__umodsi3>
8021d014:	a009883a 	mov	r4,r20
8021d018:	b00b883a 	mov	r5,r22
8021d01c:	1023883a 	mov	r17,r2
8021d020:	021d2040 	call	8021d204 <__udivsi3>
8021d024:	9d7fffcc 	andi	r21,r19,65535
8021d028:	880a943a 	slli	r5,r17,16
8021d02c:	e008d43a 	srli	r4,fp,16
8021d030:	a885383a 	mul	r2,r21,r2
8021d034:	84a8983a 	sll	r20,r16,r18
8021d038:	2148b03a 	or	r4,r4,r5
8021d03c:	2080042e 	bgeu	r4,r2,8021d050 <__umoddi3+0x47c>
8021d040:	24c9883a 	add	r4,r4,r19
8021d044:	24c00236 	bltu	r4,r19,8021d050 <__umoddi3+0x47c>
8021d048:	2080012e 	bgeu	r4,r2,8021d050 <__umoddi3+0x47c>
8021d04c:	24c9883a 	add	r4,r4,r19
8021d050:	20a3c83a 	sub	r17,r4,r2
8021d054:	b00b883a 	mov	r5,r22
8021d058:	8809883a 	mov	r4,r17
8021d05c:	021d2680 	call	8021d268 <__umodsi3>
8021d060:	102f883a 	mov	r23,r2
8021d064:	8809883a 	mov	r4,r17
8021d068:	b00b883a 	mov	r5,r22
8021d06c:	021d2040 	call	8021d204 <__udivsi3>
8021d070:	b82e943a 	slli	r23,r23,16
8021d074:	a885383a 	mul	r2,r21,r2
8021d078:	e13fffcc 	andi	r4,fp,65535
8021d07c:	25c8b03a 	or	r4,r4,r23
8021d080:	2080042e 	bgeu	r4,r2,8021d094 <__umoddi3+0x4c0>
8021d084:	24c9883a 	add	r4,r4,r19
8021d088:	24c00236 	bltu	r4,r19,8021d094 <__umoddi3+0x4c0>
8021d08c:	2080012e 	bgeu	r4,r2,8021d094 <__umoddi3+0x4c0>
8021d090:	24c9883a 	add	r4,r4,r19
8021d094:	20a3c83a 	sub	r17,r4,r2
8021d098:	003f4806 	br	8021cdbc <__reset+0xfa1fcdbc>
8021d09c:	2c8fc83a 	sub	r7,r5,r18
8021d0a0:	1545c83a 	sub	r2,r2,r21
8021d0a4:	29cb803a 	cmpltu	r5,r5,r7
8021d0a8:	1145c83a 	sub	r2,r2,r5
8021d0ac:	4089c83a 	sub	r4,r8,r2
8021d0b0:	003fc706 	br	8021cfd0 <__reset+0xfa1fcfd0>
8021d0b4:	01000604 	movi	r4,24
8021d0b8:	003f1806 	br	8021cd1c <__reset+0xfa1fcd1c>
8021d0bc:	00800604 	movi	r2,24
8021d0c0:	003f3206 	br	8021cd8c <__reset+0xfa1fcd8c>
8021d0c4:	01000604 	movi	r4,24
8021d0c8:	003ed906 	br	8021cc30 <__reset+0xfa1fcc30>
8021d0cc:	413fa52e 	bgeu	r8,r4,8021cf64 <__reset+0xfa1fcf64>
8021d0d0:	297fff84 	addi	r5,r5,-2
8021d0d4:	4551883a 	add	r8,r8,r21
8021d0d8:	003fa306 	br	8021cf68 <__reset+0xfa1fcf68>
8021d0dc:	15ff8b2e 	bgeu	r2,r23,8021cf0c <__reset+0xfa1fcf0c>
8021d0e0:	31bfff84 	addi	r6,r6,-2
8021d0e4:	1545883a 	add	r2,r2,r21
8021d0e8:	003f8906 	br	8021cf10 <__reset+0xfa1fcf10>
8021d0ec:	24c9883a 	add	r4,r4,r19
8021d0f0:	003eee06 	br	8021ccac <__reset+0xfa1fccac>
8021d0f4:	8005883a 	mov	r2,r16
8021d0f8:	003f1706 	br	8021cd58 <__reset+0xfa1fcd58>
8021d0fc:	817fe736 	bltu	r16,r5,8021d09c <__reset+0xfa1fd09c>
8021d100:	280f883a 	mov	r7,r5
8021d104:	0009883a 	mov	r4,zero
8021d108:	003fb106 	br	8021cfd0 <__reset+0xfa1fcfd0>

8021d10c <__divsi3>:
8021d10c:	20001b16 	blt	r4,zero,8021d17c <__divsi3+0x70>
8021d110:	000f883a 	mov	r7,zero
8021d114:	28001616 	blt	r5,zero,8021d170 <__divsi3+0x64>
8021d118:	200d883a 	mov	r6,r4
8021d11c:	29001a2e 	bgeu	r5,r4,8021d188 <__divsi3+0x7c>
8021d120:	00800804 	movi	r2,32
8021d124:	00c00044 	movi	r3,1
8021d128:	00000106 	br	8021d130 <__divsi3+0x24>
8021d12c:	10000d26 	beq	r2,zero,8021d164 <__divsi3+0x58>
8021d130:	294b883a 	add	r5,r5,r5
8021d134:	10bfffc4 	addi	r2,r2,-1
8021d138:	18c7883a 	add	r3,r3,r3
8021d13c:	293ffb36 	bltu	r5,r4,8021d12c <__reset+0xfa1fd12c>
8021d140:	0005883a 	mov	r2,zero
8021d144:	18000726 	beq	r3,zero,8021d164 <__divsi3+0x58>
8021d148:	0005883a 	mov	r2,zero
8021d14c:	31400236 	bltu	r6,r5,8021d158 <__divsi3+0x4c>
8021d150:	314dc83a 	sub	r6,r6,r5
8021d154:	10c4b03a 	or	r2,r2,r3
8021d158:	1806d07a 	srli	r3,r3,1
8021d15c:	280ad07a 	srli	r5,r5,1
8021d160:	183ffa1e 	bne	r3,zero,8021d14c <__reset+0xfa1fd14c>
8021d164:	38000126 	beq	r7,zero,8021d16c <__divsi3+0x60>
8021d168:	0085c83a 	sub	r2,zero,r2
8021d16c:	f800283a 	ret
8021d170:	014bc83a 	sub	r5,zero,r5
8021d174:	39c0005c 	xori	r7,r7,1
8021d178:	003fe706 	br	8021d118 <__reset+0xfa1fd118>
8021d17c:	0109c83a 	sub	r4,zero,r4
8021d180:	01c00044 	movi	r7,1
8021d184:	003fe306 	br	8021d114 <__reset+0xfa1fd114>
8021d188:	00c00044 	movi	r3,1
8021d18c:	003fee06 	br	8021d148 <__reset+0xfa1fd148>

8021d190 <__modsi3>:
8021d190:	20001716 	blt	r4,zero,8021d1f0 <__modsi3+0x60>
8021d194:	000f883a 	mov	r7,zero
8021d198:	2005883a 	mov	r2,r4
8021d19c:	28001216 	blt	r5,zero,8021d1e8 <__modsi3+0x58>
8021d1a0:	2900162e 	bgeu	r5,r4,8021d1fc <__modsi3+0x6c>
8021d1a4:	01800804 	movi	r6,32
8021d1a8:	00c00044 	movi	r3,1
8021d1ac:	00000106 	br	8021d1b4 <__modsi3+0x24>
8021d1b0:	30000a26 	beq	r6,zero,8021d1dc <__modsi3+0x4c>
8021d1b4:	294b883a 	add	r5,r5,r5
8021d1b8:	31bfffc4 	addi	r6,r6,-1
8021d1bc:	18c7883a 	add	r3,r3,r3
8021d1c0:	293ffb36 	bltu	r5,r4,8021d1b0 <__reset+0xfa1fd1b0>
8021d1c4:	18000526 	beq	r3,zero,8021d1dc <__modsi3+0x4c>
8021d1c8:	1806d07a 	srli	r3,r3,1
8021d1cc:	11400136 	bltu	r2,r5,8021d1d4 <__modsi3+0x44>
8021d1d0:	1145c83a 	sub	r2,r2,r5
8021d1d4:	280ad07a 	srli	r5,r5,1
8021d1d8:	183ffb1e 	bne	r3,zero,8021d1c8 <__reset+0xfa1fd1c8>
8021d1dc:	38000126 	beq	r7,zero,8021d1e4 <__modsi3+0x54>
8021d1e0:	0085c83a 	sub	r2,zero,r2
8021d1e4:	f800283a 	ret
8021d1e8:	014bc83a 	sub	r5,zero,r5
8021d1ec:	003fec06 	br	8021d1a0 <__reset+0xfa1fd1a0>
8021d1f0:	0109c83a 	sub	r4,zero,r4
8021d1f4:	01c00044 	movi	r7,1
8021d1f8:	003fe706 	br	8021d198 <__reset+0xfa1fd198>
8021d1fc:	00c00044 	movi	r3,1
8021d200:	003ff106 	br	8021d1c8 <__reset+0xfa1fd1c8>

8021d204 <__udivsi3>:
8021d204:	200d883a 	mov	r6,r4
8021d208:	2900152e 	bgeu	r5,r4,8021d260 <__udivsi3+0x5c>
8021d20c:	28001416 	blt	r5,zero,8021d260 <__udivsi3+0x5c>
8021d210:	00800804 	movi	r2,32
8021d214:	00c00044 	movi	r3,1
8021d218:	00000206 	br	8021d224 <__udivsi3+0x20>
8021d21c:	10000e26 	beq	r2,zero,8021d258 <__udivsi3+0x54>
8021d220:	28000516 	blt	r5,zero,8021d238 <__udivsi3+0x34>
8021d224:	294b883a 	add	r5,r5,r5
8021d228:	10bfffc4 	addi	r2,r2,-1
8021d22c:	18c7883a 	add	r3,r3,r3
8021d230:	293ffa36 	bltu	r5,r4,8021d21c <__reset+0xfa1fd21c>
8021d234:	18000826 	beq	r3,zero,8021d258 <__udivsi3+0x54>
8021d238:	0005883a 	mov	r2,zero
8021d23c:	31400236 	bltu	r6,r5,8021d248 <__udivsi3+0x44>
8021d240:	314dc83a 	sub	r6,r6,r5
8021d244:	10c4b03a 	or	r2,r2,r3
8021d248:	1806d07a 	srli	r3,r3,1
8021d24c:	280ad07a 	srli	r5,r5,1
8021d250:	183ffa1e 	bne	r3,zero,8021d23c <__reset+0xfa1fd23c>
8021d254:	f800283a 	ret
8021d258:	0005883a 	mov	r2,zero
8021d25c:	f800283a 	ret
8021d260:	00c00044 	movi	r3,1
8021d264:	003ff406 	br	8021d238 <__reset+0xfa1fd238>

8021d268 <__umodsi3>:
8021d268:	2005883a 	mov	r2,r4
8021d26c:	2900122e 	bgeu	r5,r4,8021d2b8 <__umodsi3+0x50>
8021d270:	28001116 	blt	r5,zero,8021d2b8 <__umodsi3+0x50>
8021d274:	01800804 	movi	r6,32
8021d278:	00c00044 	movi	r3,1
8021d27c:	00000206 	br	8021d288 <__umodsi3+0x20>
8021d280:	30000c26 	beq	r6,zero,8021d2b4 <__umodsi3+0x4c>
8021d284:	28000516 	blt	r5,zero,8021d29c <__umodsi3+0x34>
8021d288:	294b883a 	add	r5,r5,r5
8021d28c:	31bfffc4 	addi	r6,r6,-1
8021d290:	18c7883a 	add	r3,r3,r3
8021d294:	293ffa36 	bltu	r5,r4,8021d280 <__reset+0xfa1fd280>
8021d298:	18000626 	beq	r3,zero,8021d2b4 <__umodsi3+0x4c>
8021d29c:	1806d07a 	srli	r3,r3,1
8021d2a0:	11400136 	bltu	r2,r5,8021d2a8 <__umodsi3+0x40>
8021d2a4:	1145c83a 	sub	r2,r2,r5
8021d2a8:	280ad07a 	srli	r5,r5,1
8021d2ac:	183ffb1e 	bne	r3,zero,8021d29c <__reset+0xfa1fd29c>
8021d2b0:	f800283a 	ret
8021d2b4:	f800283a 	ret
8021d2b8:	00c00044 	movi	r3,1
8021d2bc:	003ff706 	br	8021d29c <__reset+0xfa1fd29c>

8021d2c0 <__adddf3>:
8021d2c0:	02c00434 	movhi	r11,16
8021d2c4:	5affffc4 	addi	r11,r11,-1
8021d2c8:	2806d7fa 	srli	r3,r5,31
8021d2cc:	2ad4703a 	and	r10,r5,r11
8021d2d0:	3ad2703a 	and	r9,r7,r11
8021d2d4:	3804d53a 	srli	r2,r7,20
8021d2d8:	3018d77a 	srli	r12,r6,29
8021d2dc:	280ad53a 	srli	r5,r5,20
8021d2e0:	501490fa 	slli	r10,r10,3
8021d2e4:	2010d77a 	srli	r8,r4,29
8021d2e8:	481290fa 	slli	r9,r9,3
8021d2ec:	380ed7fa 	srli	r7,r7,31
8021d2f0:	defffb04 	addi	sp,sp,-20
8021d2f4:	dc800215 	stw	r18,8(sp)
8021d2f8:	dc400115 	stw	r17,4(sp)
8021d2fc:	dc000015 	stw	r16,0(sp)
8021d300:	dfc00415 	stw	ra,16(sp)
8021d304:	dcc00315 	stw	r19,12(sp)
8021d308:	1c803fcc 	andi	r18,r3,255
8021d30c:	2c01ffcc 	andi	r16,r5,2047
8021d310:	5210b03a 	or	r8,r10,r8
8021d314:	202290fa 	slli	r17,r4,3
8021d318:	1081ffcc 	andi	r2,r2,2047
8021d31c:	4b12b03a 	or	r9,r9,r12
8021d320:	300c90fa 	slli	r6,r6,3
8021d324:	91c07526 	beq	r18,r7,8021d4fc <__adddf3+0x23c>
8021d328:	8087c83a 	sub	r3,r16,r2
8021d32c:	00c0ab0e 	bge	zero,r3,8021d5dc <__adddf3+0x31c>
8021d330:	10002a1e 	bne	r2,zero,8021d3dc <__adddf3+0x11c>
8021d334:	4984b03a 	or	r2,r9,r6
8021d338:	1000961e 	bne	r2,zero,8021d594 <__adddf3+0x2d4>
8021d33c:	888001cc 	andi	r2,r17,7
8021d340:	10000726 	beq	r2,zero,8021d360 <__adddf3+0xa0>
8021d344:	888003cc 	andi	r2,r17,15
8021d348:	00c00104 	movi	r3,4
8021d34c:	10c00426 	beq	r2,r3,8021d360 <__adddf3+0xa0>
8021d350:	88c7883a 	add	r3,r17,r3
8021d354:	1c63803a 	cmpltu	r17,r3,r17
8021d358:	4451883a 	add	r8,r8,r17
8021d35c:	1823883a 	mov	r17,r3
8021d360:	4080202c 	andhi	r2,r8,128
8021d364:	10005926 	beq	r2,zero,8021d4cc <__adddf3+0x20c>
8021d368:	84000044 	addi	r16,r16,1
8021d36c:	0081ffc4 	movi	r2,2047
8021d370:	8080ba26 	beq	r16,r2,8021d65c <__adddf3+0x39c>
8021d374:	00bfe034 	movhi	r2,65408
8021d378:	10bfffc4 	addi	r2,r2,-1
8021d37c:	4090703a 	and	r8,r8,r2
8021d380:	4004977a 	slli	r2,r8,29
8021d384:	4010927a 	slli	r8,r8,9
8021d388:	8822d0fa 	srli	r17,r17,3
8021d38c:	8401ffcc 	andi	r16,r16,2047
8021d390:	4010d33a 	srli	r8,r8,12
8021d394:	9007883a 	mov	r3,r18
8021d398:	1444b03a 	or	r2,r2,r17
8021d39c:	8401ffcc 	andi	r16,r16,2047
8021d3a0:	8020953a 	slli	r16,r16,20
8021d3a4:	18c03fcc 	andi	r3,r3,255
8021d3a8:	01000434 	movhi	r4,16
8021d3ac:	213fffc4 	addi	r4,r4,-1
8021d3b0:	180697fa 	slli	r3,r3,31
8021d3b4:	4110703a 	and	r8,r8,r4
8021d3b8:	4410b03a 	or	r8,r8,r16
8021d3bc:	40c6b03a 	or	r3,r8,r3
8021d3c0:	dfc00417 	ldw	ra,16(sp)
8021d3c4:	dcc00317 	ldw	r19,12(sp)
8021d3c8:	dc800217 	ldw	r18,8(sp)
8021d3cc:	dc400117 	ldw	r17,4(sp)
8021d3d0:	dc000017 	ldw	r16,0(sp)
8021d3d4:	dec00504 	addi	sp,sp,20
8021d3d8:	f800283a 	ret
8021d3dc:	0081ffc4 	movi	r2,2047
8021d3e0:	80bfd626 	beq	r16,r2,8021d33c <__reset+0xfa1fd33c>
8021d3e4:	4a402034 	orhi	r9,r9,128
8021d3e8:	00800e04 	movi	r2,56
8021d3ec:	10c09f16 	blt	r2,r3,8021d66c <__adddf3+0x3ac>
8021d3f0:	008007c4 	movi	r2,31
8021d3f4:	10c0c216 	blt	r2,r3,8021d700 <__adddf3+0x440>
8021d3f8:	00800804 	movi	r2,32
8021d3fc:	10c5c83a 	sub	r2,r2,r3
8021d400:	488a983a 	sll	r5,r9,r2
8021d404:	30c8d83a 	srl	r4,r6,r3
8021d408:	3084983a 	sll	r2,r6,r2
8021d40c:	48c6d83a 	srl	r3,r9,r3
8021d410:	290cb03a 	or	r6,r5,r4
8021d414:	1004c03a 	cmpne	r2,r2,zero
8021d418:	308cb03a 	or	r6,r6,r2
8021d41c:	898dc83a 	sub	r6,r17,r6
8021d420:	89a3803a 	cmpltu	r17,r17,r6
8021d424:	40d1c83a 	sub	r8,r8,r3
8021d428:	4451c83a 	sub	r8,r8,r17
8021d42c:	3023883a 	mov	r17,r6
8021d430:	4080202c 	andhi	r2,r8,128
8021d434:	10002326 	beq	r2,zero,8021d4c4 <__adddf3+0x204>
8021d438:	04c02034 	movhi	r19,128
8021d43c:	9cffffc4 	addi	r19,r19,-1
8021d440:	44e6703a 	and	r19,r8,r19
8021d444:	98007626 	beq	r19,zero,8021d620 <__adddf3+0x360>
8021d448:	9809883a 	mov	r4,r19
8021d44c:	020f7fc0 	call	8020f7fc <__clzsi2>
8021d450:	10fffe04 	addi	r3,r2,-8
8021d454:	010007c4 	movi	r4,31
8021d458:	20c07716 	blt	r4,r3,8021d638 <__adddf3+0x378>
8021d45c:	00800804 	movi	r2,32
8021d460:	10c5c83a 	sub	r2,r2,r3
8021d464:	8884d83a 	srl	r2,r17,r2
8021d468:	98d0983a 	sll	r8,r19,r3
8021d46c:	88e2983a 	sll	r17,r17,r3
8021d470:	1204b03a 	or	r2,r2,r8
8021d474:	1c007416 	blt	r3,r16,8021d648 <__adddf3+0x388>
8021d478:	1c21c83a 	sub	r16,r3,r16
8021d47c:	82000044 	addi	r8,r16,1
8021d480:	00c007c4 	movi	r3,31
8021d484:	1a009116 	blt	r3,r8,8021d6cc <__adddf3+0x40c>
8021d488:	00c00804 	movi	r3,32
8021d48c:	1a07c83a 	sub	r3,r3,r8
8021d490:	8a08d83a 	srl	r4,r17,r8
8021d494:	88e2983a 	sll	r17,r17,r3
8021d498:	10c6983a 	sll	r3,r2,r3
8021d49c:	1210d83a 	srl	r8,r2,r8
8021d4a0:	8804c03a 	cmpne	r2,r17,zero
8021d4a4:	1906b03a 	or	r3,r3,r4
8021d4a8:	18a2b03a 	or	r17,r3,r2
8021d4ac:	0021883a 	mov	r16,zero
8021d4b0:	003fa206 	br	8021d33c <__reset+0xfa1fd33c>
8021d4b4:	1890b03a 	or	r8,r3,r2
8021d4b8:	40017d26 	beq	r8,zero,8021dab0 <__adddf3+0x7f0>
8021d4bc:	1011883a 	mov	r8,r2
8021d4c0:	1823883a 	mov	r17,r3
8021d4c4:	888001cc 	andi	r2,r17,7
8021d4c8:	103f9e1e 	bne	r2,zero,8021d344 <__reset+0xfa1fd344>
8021d4cc:	4004977a 	slli	r2,r8,29
8021d4d0:	8822d0fa 	srli	r17,r17,3
8021d4d4:	4010d0fa 	srli	r8,r8,3
8021d4d8:	9007883a 	mov	r3,r18
8021d4dc:	1444b03a 	or	r2,r2,r17
8021d4e0:	0101ffc4 	movi	r4,2047
8021d4e4:	81002426 	beq	r16,r4,8021d578 <__adddf3+0x2b8>
8021d4e8:	8120703a 	and	r16,r16,r4
8021d4ec:	01000434 	movhi	r4,16
8021d4f0:	213fffc4 	addi	r4,r4,-1
8021d4f4:	4110703a 	and	r8,r8,r4
8021d4f8:	003fa806 	br	8021d39c <__reset+0xfa1fd39c>
8021d4fc:	8089c83a 	sub	r4,r16,r2
8021d500:	01005e0e 	bge	zero,r4,8021d67c <__adddf3+0x3bc>
8021d504:	10002b26 	beq	r2,zero,8021d5b4 <__adddf3+0x2f4>
8021d508:	0081ffc4 	movi	r2,2047
8021d50c:	80bf8b26 	beq	r16,r2,8021d33c <__reset+0xfa1fd33c>
8021d510:	4a402034 	orhi	r9,r9,128
8021d514:	00800e04 	movi	r2,56
8021d518:	1100a40e 	bge	r2,r4,8021d7ac <__adddf3+0x4ec>
8021d51c:	498cb03a 	or	r6,r9,r6
8021d520:	300ac03a 	cmpne	r5,r6,zero
8021d524:	0013883a 	mov	r9,zero
8021d528:	2c4b883a 	add	r5,r5,r17
8021d52c:	2c63803a 	cmpltu	r17,r5,r17
8021d530:	4a11883a 	add	r8,r9,r8
8021d534:	8a11883a 	add	r8,r17,r8
8021d538:	2823883a 	mov	r17,r5
8021d53c:	4080202c 	andhi	r2,r8,128
8021d540:	103fe026 	beq	r2,zero,8021d4c4 <__reset+0xfa1fd4c4>
8021d544:	84000044 	addi	r16,r16,1
8021d548:	0081ffc4 	movi	r2,2047
8021d54c:	8080d226 	beq	r16,r2,8021d898 <__adddf3+0x5d8>
8021d550:	00bfe034 	movhi	r2,65408
8021d554:	10bfffc4 	addi	r2,r2,-1
8021d558:	4090703a 	and	r8,r8,r2
8021d55c:	880ad07a 	srli	r5,r17,1
8021d560:	400897fa 	slli	r4,r8,31
8021d564:	88c0004c 	andi	r3,r17,1
8021d568:	28e2b03a 	or	r17,r5,r3
8021d56c:	4010d07a 	srli	r8,r8,1
8021d570:	2462b03a 	or	r17,r4,r17
8021d574:	003f7106 	br	8021d33c <__reset+0xfa1fd33c>
8021d578:	4088b03a 	or	r4,r8,r2
8021d57c:	20014526 	beq	r4,zero,8021da94 <__adddf3+0x7d4>
8021d580:	01000434 	movhi	r4,16
8021d584:	42000234 	orhi	r8,r8,8
8021d588:	213fffc4 	addi	r4,r4,-1
8021d58c:	4110703a 	and	r8,r8,r4
8021d590:	003f8206 	br	8021d39c <__reset+0xfa1fd39c>
8021d594:	18ffffc4 	addi	r3,r3,-1
8021d598:	1800491e 	bne	r3,zero,8021d6c0 <__adddf3+0x400>
8021d59c:	898bc83a 	sub	r5,r17,r6
8021d5a0:	8963803a 	cmpltu	r17,r17,r5
8021d5a4:	4251c83a 	sub	r8,r8,r9
8021d5a8:	4451c83a 	sub	r8,r8,r17
8021d5ac:	2823883a 	mov	r17,r5
8021d5b0:	003f9f06 	br	8021d430 <__reset+0xfa1fd430>
8021d5b4:	4984b03a 	or	r2,r9,r6
8021d5b8:	103f6026 	beq	r2,zero,8021d33c <__reset+0xfa1fd33c>
8021d5bc:	213fffc4 	addi	r4,r4,-1
8021d5c0:	2000931e 	bne	r4,zero,8021d810 <__adddf3+0x550>
8021d5c4:	898d883a 	add	r6,r17,r6
8021d5c8:	3463803a 	cmpltu	r17,r6,r17
8021d5cc:	4251883a 	add	r8,r8,r9
8021d5d0:	8a11883a 	add	r8,r17,r8
8021d5d4:	3023883a 	mov	r17,r6
8021d5d8:	003fd806 	br	8021d53c <__reset+0xfa1fd53c>
8021d5dc:	1800541e 	bne	r3,zero,8021d730 <__adddf3+0x470>
8021d5e0:	80800044 	addi	r2,r16,1
8021d5e4:	1081ffcc 	andi	r2,r2,2047
8021d5e8:	00c00044 	movi	r3,1
8021d5ec:	1880a00e 	bge	r3,r2,8021d870 <__adddf3+0x5b0>
8021d5f0:	8989c83a 	sub	r4,r17,r6
8021d5f4:	8905803a 	cmpltu	r2,r17,r4
8021d5f8:	4267c83a 	sub	r19,r8,r9
8021d5fc:	98a7c83a 	sub	r19,r19,r2
8021d600:	9880202c 	andhi	r2,r19,128
8021d604:	10006326 	beq	r2,zero,8021d794 <__adddf3+0x4d4>
8021d608:	3463c83a 	sub	r17,r6,r17
8021d60c:	4a07c83a 	sub	r3,r9,r8
8021d610:	344d803a 	cmpltu	r6,r6,r17
8021d614:	19a7c83a 	sub	r19,r3,r6
8021d618:	3825883a 	mov	r18,r7
8021d61c:	983f8a1e 	bne	r19,zero,8021d448 <__reset+0xfa1fd448>
8021d620:	8809883a 	mov	r4,r17
8021d624:	020f7fc0 	call	8020f7fc <__clzsi2>
8021d628:	10800804 	addi	r2,r2,32
8021d62c:	10fffe04 	addi	r3,r2,-8
8021d630:	010007c4 	movi	r4,31
8021d634:	20ff890e 	bge	r4,r3,8021d45c <__reset+0xfa1fd45c>
8021d638:	10bff604 	addi	r2,r2,-40
8021d63c:	8884983a 	sll	r2,r17,r2
8021d640:	0023883a 	mov	r17,zero
8021d644:	1c3f8c0e 	bge	r3,r16,8021d478 <__reset+0xfa1fd478>
8021d648:	023fe034 	movhi	r8,65408
8021d64c:	423fffc4 	addi	r8,r8,-1
8021d650:	80e1c83a 	sub	r16,r16,r3
8021d654:	1210703a 	and	r8,r2,r8
8021d658:	003f3806 	br	8021d33c <__reset+0xfa1fd33c>
8021d65c:	9007883a 	mov	r3,r18
8021d660:	0011883a 	mov	r8,zero
8021d664:	0005883a 	mov	r2,zero
8021d668:	003f4c06 	br	8021d39c <__reset+0xfa1fd39c>
8021d66c:	498cb03a 	or	r6,r9,r6
8021d670:	300cc03a 	cmpne	r6,r6,zero
8021d674:	0007883a 	mov	r3,zero
8021d678:	003f6806 	br	8021d41c <__reset+0xfa1fd41c>
8021d67c:	20009c1e 	bne	r4,zero,8021d8f0 <__adddf3+0x630>
8021d680:	80800044 	addi	r2,r16,1
8021d684:	1141ffcc 	andi	r5,r2,2047
8021d688:	01000044 	movi	r4,1
8021d68c:	2140670e 	bge	r4,r5,8021d82c <__adddf3+0x56c>
8021d690:	0101ffc4 	movi	r4,2047
8021d694:	11007f26 	beq	r2,r4,8021d894 <__adddf3+0x5d4>
8021d698:	898d883a 	add	r6,r17,r6
8021d69c:	4247883a 	add	r3,r8,r9
8021d6a0:	3451803a 	cmpltu	r8,r6,r17
8021d6a4:	40d1883a 	add	r8,r8,r3
8021d6a8:	402297fa 	slli	r17,r8,31
8021d6ac:	300cd07a 	srli	r6,r6,1
8021d6b0:	4010d07a 	srli	r8,r8,1
8021d6b4:	1021883a 	mov	r16,r2
8021d6b8:	89a2b03a 	or	r17,r17,r6
8021d6bc:	003f1f06 	br	8021d33c <__reset+0xfa1fd33c>
8021d6c0:	0081ffc4 	movi	r2,2047
8021d6c4:	80bf481e 	bne	r16,r2,8021d3e8 <__reset+0xfa1fd3e8>
8021d6c8:	003f1c06 	br	8021d33c <__reset+0xfa1fd33c>
8021d6cc:	843ff844 	addi	r16,r16,-31
8021d6d0:	01000804 	movi	r4,32
8021d6d4:	1406d83a 	srl	r3,r2,r16
8021d6d8:	41005026 	beq	r8,r4,8021d81c <__adddf3+0x55c>
8021d6dc:	01001004 	movi	r4,64
8021d6e0:	2211c83a 	sub	r8,r4,r8
8021d6e4:	1204983a 	sll	r2,r2,r8
8021d6e8:	88a2b03a 	or	r17,r17,r2
8021d6ec:	8822c03a 	cmpne	r17,r17,zero
8021d6f0:	1c62b03a 	or	r17,r3,r17
8021d6f4:	0011883a 	mov	r8,zero
8021d6f8:	0021883a 	mov	r16,zero
8021d6fc:	003f7106 	br	8021d4c4 <__reset+0xfa1fd4c4>
8021d700:	193ff804 	addi	r4,r3,-32
8021d704:	00800804 	movi	r2,32
8021d708:	4908d83a 	srl	r4,r9,r4
8021d70c:	18804526 	beq	r3,r2,8021d824 <__adddf3+0x564>
8021d710:	00801004 	movi	r2,64
8021d714:	10c5c83a 	sub	r2,r2,r3
8021d718:	4886983a 	sll	r3,r9,r2
8021d71c:	198cb03a 	or	r6,r3,r6
8021d720:	300cc03a 	cmpne	r6,r6,zero
8021d724:	218cb03a 	or	r6,r4,r6
8021d728:	0007883a 	mov	r3,zero
8021d72c:	003f3b06 	br	8021d41c <__reset+0xfa1fd41c>
8021d730:	80002a26 	beq	r16,zero,8021d7dc <__adddf3+0x51c>
8021d734:	0101ffc4 	movi	r4,2047
8021d738:	11006826 	beq	r2,r4,8021d8dc <__adddf3+0x61c>
8021d73c:	00c7c83a 	sub	r3,zero,r3
8021d740:	42002034 	orhi	r8,r8,128
8021d744:	01000e04 	movi	r4,56
8021d748:	20c07c16 	blt	r4,r3,8021d93c <__adddf3+0x67c>
8021d74c:	010007c4 	movi	r4,31
8021d750:	20c0da16 	blt	r4,r3,8021dabc <__adddf3+0x7fc>
8021d754:	01000804 	movi	r4,32
8021d758:	20c9c83a 	sub	r4,r4,r3
8021d75c:	4114983a 	sll	r10,r8,r4
8021d760:	88cad83a 	srl	r5,r17,r3
8021d764:	8908983a 	sll	r4,r17,r4
8021d768:	40c6d83a 	srl	r3,r8,r3
8021d76c:	5162b03a 	or	r17,r10,r5
8021d770:	2008c03a 	cmpne	r4,r4,zero
8021d774:	8922b03a 	or	r17,r17,r4
8021d778:	3463c83a 	sub	r17,r6,r17
8021d77c:	48c7c83a 	sub	r3,r9,r3
8021d780:	344d803a 	cmpltu	r6,r6,r17
8021d784:	1991c83a 	sub	r8,r3,r6
8021d788:	1021883a 	mov	r16,r2
8021d78c:	3825883a 	mov	r18,r7
8021d790:	003f2706 	br	8021d430 <__reset+0xfa1fd430>
8021d794:	24d0b03a 	or	r8,r4,r19
8021d798:	40001b1e 	bne	r8,zero,8021d808 <__adddf3+0x548>
8021d79c:	0005883a 	mov	r2,zero
8021d7a0:	0007883a 	mov	r3,zero
8021d7a4:	0021883a 	mov	r16,zero
8021d7a8:	003f4d06 	br	8021d4e0 <__reset+0xfa1fd4e0>
8021d7ac:	008007c4 	movi	r2,31
8021d7b0:	11003c16 	blt	r2,r4,8021d8a4 <__adddf3+0x5e4>
8021d7b4:	00800804 	movi	r2,32
8021d7b8:	1105c83a 	sub	r2,r2,r4
8021d7bc:	488e983a 	sll	r7,r9,r2
8021d7c0:	310ad83a 	srl	r5,r6,r4
8021d7c4:	3084983a 	sll	r2,r6,r2
8021d7c8:	4912d83a 	srl	r9,r9,r4
8021d7cc:	394ab03a 	or	r5,r7,r5
8021d7d0:	1004c03a 	cmpne	r2,r2,zero
8021d7d4:	288ab03a 	or	r5,r5,r2
8021d7d8:	003f5306 	br	8021d528 <__reset+0xfa1fd528>
8021d7dc:	4448b03a 	or	r4,r8,r17
8021d7e0:	20003e26 	beq	r4,zero,8021d8dc <__adddf3+0x61c>
8021d7e4:	00c6303a 	nor	r3,zero,r3
8021d7e8:	18003a1e 	bne	r3,zero,8021d8d4 <__adddf3+0x614>
8021d7ec:	3463c83a 	sub	r17,r6,r17
8021d7f0:	4a07c83a 	sub	r3,r9,r8
8021d7f4:	344d803a 	cmpltu	r6,r6,r17
8021d7f8:	1991c83a 	sub	r8,r3,r6
8021d7fc:	1021883a 	mov	r16,r2
8021d800:	3825883a 	mov	r18,r7
8021d804:	003f0a06 	br	8021d430 <__reset+0xfa1fd430>
8021d808:	2023883a 	mov	r17,r4
8021d80c:	003f0d06 	br	8021d444 <__reset+0xfa1fd444>
8021d810:	0081ffc4 	movi	r2,2047
8021d814:	80bf3f1e 	bne	r16,r2,8021d514 <__reset+0xfa1fd514>
8021d818:	003ec806 	br	8021d33c <__reset+0xfa1fd33c>
8021d81c:	0005883a 	mov	r2,zero
8021d820:	003fb106 	br	8021d6e8 <__reset+0xfa1fd6e8>
8021d824:	0007883a 	mov	r3,zero
8021d828:	003fbc06 	br	8021d71c <__reset+0xfa1fd71c>
8021d82c:	4444b03a 	or	r2,r8,r17
8021d830:	8000871e 	bne	r16,zero,8021da50 <__adddf3+0x790>
8021d834:	1000ba26 	beq	r2,zero,8021db20 <__adddf3+0x860>
8021d838:	4984b03a 	or	r2,r9,r6
8021d83c:	103ebf26 	beq	r2,zero,8021d33c <__reset+0xfa1fd33c>
8021d840:	8985883a 	add	r2,r17,r6
8021d844:	4247883a 	add	r3,r8,r9
8021d848:	1451803a 	cmpltu	r8,r2,r17
8021d84c:	40d1883a 	add	r8,r8,r3
8021d850:	40c0202c 	andhi	r3,r8,128
8021d854:	1023883a 	mov	r17,r2
8021d858:	183f1a26 	beq	r3,zero,8021d4c4 <__reset+0xfa1fd4c4>
8021d85c:	00bfe034 	movhi	r2,65408
8021d860:	10bfffc4 	addi	r2,r2,-1
8021d864:	2021883a 	mov	r16,r4
8021d868:	4090703a 	and	r8,r8,r2
8021d86c:	003eb306 	br	8021d33c <__reset+0xfa1fd33c>
8021d870:	4444b03a 	or	r2,r8,r17
8021d874:	8000291e 	bne	r16,zero,8021d91c <__adddf3+0x65c>
8021d878:	10004b1e 	bne	r2,zero,8021d9a8 <__adddf3+0x6e8>
8021d87c:	4990b03a 	or	r8,r9,r6
8021d880:	40008b26 	beq	r8,zero,8021dab0 <__adddf3+0x7f0>
8021d884:	4811883a 	mov	r8,r9
8021d888:	3023883a 	mov	r17,r6
8021d88c:	3825883a 	mov	r18,r7
8021d890:	003eaa06 	br	8021d33c <__reset+0xfa1fd33c>
8021d894:	1021883a 	mov	r16,r2
8021d898:	0011883a 	mov	r8,zero
8021d89c:	0005883a 	mov	r2,zero
8021d8a0:	003f0f06 	br	8021d4e0 <__reset+0xfa1fd4e0>
8021d8a4:	217ff804 	addi	r5,r4,-32
8021d8a8:	00800804 	movi	r2,32
8021d8ac:	494ad83a 	srl	r5,r9,r5
8021d8b0:	20807d26 	beq	r4,r2,8021daa8 <__adddf3+0x7e8>
8021d8b4:	00801004 	movi	r2,64
8021d8b8:	1109c83a 	sub	r4,r2,r4
8021d8bc:	4912983a 	sll	r9,r9,r4
8021d8c0:	498cb03a 	or	r6,r9,r6
8021d8c4:	300cc03a 	cmpne	r6,r6,zero
8021d8c8:	298ab03a 	or	r5,r5,r6
8021d8cc:	0013883a 	mov	r9,zero
8021d8d0:	003f1506 	br	8021d528 <__reset+0xfa1fd528>
8021d8d4:	0101ffc4 	movi	r4,2047
8021d8d8:	113f9a1e 	bne	r2,r4,8021d744 <__reset+0xfa1fd744>
8021d8dc:	4811883a 	mov	r8,r9
8021d8e0:	3023883a 	mov	r17,r6
8021d8e4:	1021883a 	mov	r16,r2
8021d8e8:	3825883a 	mov	r18,r7
8021d8ec:	003e9306 	br	8021d33c <__reset+0xfa1fd33c>
8021d8f0:	8000161e 	bne	r16,zero,8021d94c <__adddf3+0x68c>
8021d8f4:	444ab03a 	or	r5,r8,r17
8021d8f8:	28005126 	beq	r5,zero,8021da40 <__adddf3+0x780>
8021d8fc:	0108303a 	nor	r4,zero,r4
8021d900:	20004d1e 	bne	r4,zero,8021da38 <__adddf3+0x778>
8021d904:	89a3883a 	add	r17,r17,r6
8021d908:	4253883a 	add	r9,r8,r9
8021d90c:	898d803a 	cmpltu	r6,r17,r6
8021d910:	3251883a 	add	r8,r6,r9
8021d914:	1021883a 	mov	r16,r2
8021d918:	003f0806 	br	8021d53c <__reset+0xfa1fd53c>
8021d91c:	1000301e 	bne	r2,zero,8021d9e0 <__adddf3+0x720>
8021d920:	4984b03a 	or	r2,r9,r6
8021d924:	10007126 	beq	r2,zero,8021daec <__adddf3+0x82c>
8021d928:	4811883a 	mov	r8,r9
8021d92c:	3023883a 	mov	r17,r6
8021d930:	3825883a 	mov	r18,r7
8021d934:	0401ffc4 	movi	r16,2047
8021d938:	003e8006 	br	8021d33c <__reset+0xfa1fd33c>
8021d93c:	4462b03a 	or	r17,r8,r17
8021d940:	8822c03a 	cmpne	r17,r17,zero
8021d944:	0007883a 	mov	r3,zero
8021d948:	003f8b06 	br	8021d778 <__reset+0xfa1fd778>
8021d94c:	0141ffc4 	movi	r5,2047
8021d950:	11403b26 	beq	r2,r5,8021da40 <__adddf3+0x780>
8021d954:	0109c83a 	sub	r4,zero,r4
8021d958:	42002034 	orhi	r8,r8,128
8021d95c:	01400e04 	movi	r5,56
8021d960:	29006716 	blt	r5,r4,8021db00 <__adddf3+0x840>
8021d964:	014007c4 	movi	r5,31
8021d968:	29007016 	blt	r5,r4,8021db2c <__adddf3+0x86c>
8021d96c:	01400804 	movi	r5,32
8021d970:	290bc83a 	sub	r5,r5,r4
8021d974:	4154983a 	sll	r10,r8,r5
8021d978:	890ed83a 	srl	r7,r17,r4
8021d97c:	894a983a 	sll	r5,r17,r5
8021d980:	4108d83a 	srl	r4,r8,r4
8021d984:	51e2b03a 	or	r17,r10,r7
8021d988:	280ac03a 	cmpne	r5,r5,zero
8021d98c:	8962b03a 	or	r17,r17,r5
8021d990:	89a3883a 	add	r17,r17,r6
8021d994:	2253883a 	add	r9,r4,r9
8021d998:	898d803a 	cmpltu	r6,r17,r6
8021d99c:	3251883a 	add	r8,r6,r9
8021d9a0:	1021883a 	mov	r16,r2
8021d9a4:	003ee506 	br	8021d53c <__reset+0xfa1fd53c>
8021d9a8:	4984b03a 	or	r2,r9,r6
8021d9ac:	103e6326 	beq	r2,zero,8021d33c <__reset+0xfa1fd33c>
8021d9b0:	8987c83a 	sub	r3,r17,r6
8021d9b4:	88c9803a 	cmpltu	r4,r17,r3
8021d9b8:	4245c83a 	sub	r2,r8,r9
8021d9bc:	1105c83a 	sub	r2,r2,r4
8021d9c0:	1100202c 	andhi	r4,r2,128
8021d9c4:	203ebb26 	beq	r4,zero,8021d4b4 <__reset+0xfa1fd4b4>
8021d9c8:	3463c83a 	sub	r17,r6,r17
8021d9cc:	4a07c83a 	sub	r3,r9,r8
8021d9d0:	344d803a 	cmpltu	r6,r6,r17
8021d9d4:	1991c83a 	sub	r8,r3,r6
8021d9d8:	3825883a 	mov	r18,r7
8021d9dc:	003e5706 	br	8021d33c <__reset+0xfa1fd33c>
8021d9e0:	4984b03a 	or	r2,r9,r6
8021d9e4:	10002e26 	beq	r2,zero,8021daa0 <__adddf3+0x7e0>
8021d9e8:	4004d0fa 	srli	r2,r8,3
8021d9ec:	8822d0fa 	srli	r17,r17,3
8021d9f0:	4010977a 	slli	r8,r8,29
8021d9f4:	10c0022c 	andhi	r3,r2,8
8021d9f8:	4462b03a 	or	r17,r8,r17
8021d9fc:	18000826 	beq	r3,zero,8021da20 <__adddf3+0x760>
8021da00:	4808d0fa 	srli	r4,r9,3
8021da04:	20c0022c 	andhi	r3,r4,8
8021da08:	1800051e 	bne	r3,zero,8021da20 <__adddf3+0x760>
8021da0c:	300cd0fa 	srli	r6,r6,3
8021da10:	4806977a 	slli	r3,r9,29
8021da14:	2005883a 	mov	r2,r4
8021da18:	3825883a 	mov	r18,r7
8021da1c:	19a2b03a 	or	r17,r3,r6
8021da20:	8810d77a 	srli	r8,r17,29
8021da24:	100490fa 	slli	r2,r2,3
8021da28:	882290fa 	slli	r17,r17,3
8021da2c:	0401ffc4 	movi	r16,2047
8021da30:	4090b03a 	or	r8,r8,r2
8021da34:	003e4106 	br	8021d33c <__reset+0xfa1fd33c>
8021da38:	0141ffc4 	movi	r5,2047
8021da3c:	117fc71e 	bne	r2,r5,8021d95c <__reset+0xfa1fd95c>
8021da40:	4811883a 	mov	r8,r9
8021da44:	3023883a 	mov	r17,r6
8021da48:	1021883a 	mov	r16,r2
8021da4c:	003e3b06 	br	8021d33c <__reset+0xfa1fd33c>
8021da50:	10002f26 	beq	r2,zero,8021db10 <__adddf3+0x850>
8021da54:	4984b03a 	or	r2,r9,r6
8021da58:	10001126 	beq	r2,zero,8021daa0 <__adddf3+0x7e0>
8021da5c:	4004d0fa 	srli	r2,r8,3
8021da60:	8822d0fa 	srli	r17,r17,3
8021da64:	4010977a 	slli	r8,r8,29
8021da68:	10c0022c 	andhi	r3,r2,8
8021da6c:	4462b03a 	or	r17,r8,r17
8021da70:	183feb26 	beq	r3,zero,8021da20 <__reset+0xfa1fda20>
8021da74:	4808d0fa 	srli	r4,r9,3
8021da78:	20c0022c 	andhi	r3,r4,8
8021da7c:	183fe81e 	bne	r3,zero,8021da20 <__reset+0xfa1fda20>
8021da80:	300cd0fa 	srli	r6,r6,3
8021da84:	4806977a 	slli	r3,r9,29
8021da88:	2005883a 	mov	r2,r4
8021da8c:	19a2b03a 	or	r17,r3,r6
8021da90:	003fe306 	br	8021da20 <__reset+0xfa1fda20>
8021da94:	0011883a 	mov	r8,zero
8021da98:	0005883a 	mov	r2,zero
8021da9c:	003e3f06 	br	8021d39c <__reset+0xfa1fd39c>
8021daa0:	0401ffc4 	movi	r16,2047
8021daa4:	003e2506 	br	8021d33c <__reset+0xfa1fd33c>
8021daa8:	0013883a 	mov	r9,zero
8021daac:	003f8406 	br	8021d8c0 <__reset+0xfa1fd8c0>
8021dab0:	0005883a 	mov	r2,zero
8021dab4:	0007883a 	mov	r3,zero
8021dab8:	003e8906 	br	8021d4e0 <__reset+0xfa1fd4e0>
8021dabc:	197ff804 	addi	r5,r3,-32
8021dac0:	01000804 	movi	r4,32
8021dac4:	414ad83a 	srl	r5,r8,r5
8021dac8:	19002426 	beq	r3,r4,8021db5c <__adddf3+0x89c>
8021dacc:	01001004 	movi	r4,64
8021dad0:	20c7c83a 	sub	r3,r4,r3
8021dad4:	40c6983a 	sll	r3,r8,r3
8021dad8:	1c46b03a 	or	r3,r3,r17
8021dadc:	1806c03a 	cmpne	r3,r3,zero
8021dae0:	28e2b03a 	or	r17,r5,r3
8021dae4:	0007883a 	mov	r3,zero
8021dae8:	003f2306 	br	8021d778 <__reset+0xfa1fd778>
8021daec:	0007883a 	mov	r3,zero
8021daf0:	5811883a 	mov	r8,r11
8021daf4:	00bfffc4 	movi	r2,-1
8021daf8:	0401ffc4 	movi	r16,2047
8021dafc:	003e7806 	br	8021d4e0 <__reset+0xfa1fd4e0>
8021db00:	4462b03a 	or	r17,r8,r17
8021db04:	8822c03a 	cmpne	r17,r17,zero
8021db08:	0009883a 	mov	r4,zero
8021db0c:	003fa006 	br	8021d990 <__reset+0xfa1fd990>
8021db10:	4811883a 	mov	r8,r9
8021db14:	3023883a 	mov	r17,r6
8021db18:	0401ffc4 	movi	r16,2047
8021db1c:	003e0706 	br	8021d33c <__reset+0xfa1fd33c>
8021db20:	4811883a 	mov	r8,r9
8021db24:	3023883a 	mov	r17,r6
8021db28:	003e0406 	br	8021d33c <__reset+0xfa1fd33c>
8021db2c:	21fff804 	addi	r7,r4,-32
8021db30:	01400804 	movi	r5,32
8021db34:	41ced83a 	srl	r7,r8,r7
8021db38:	21400a26 	beq	r4,r5,8021db64 <__adddf3+0x8a4>
8021db3c:	01401004 	movi	r5,64
8021db40:	2909c83a 	sub	r4,r5,r4
8021db44:	4108983a 	sll	r4,r8,r4
8021db48:	2448b03a 	or	r4,r4,r17
8021db4c:	2008c03a 	cmpne	r4,r4,zero
8021db50:	3922b03a 	or	r17,r7,r4
8021db54:	0009883a 	mov	r4,zero
8021db58:	003f8d06 	br	8021d990 <__reset+0xfa1fd990>
8021db5c:	0007883a 	mov	r3,zero
8021db60:	003fdd06 	br	8021dad8 <__reset+0xfa1fdad8>
8021db64:	0009883a 	mov	r4,zero
8021db68:	003ff706 	br	8021db48 <__reset+0xfa1fdb48>

8021db6c <__divdf3>:
8021db6c:	defff204 	addi	sp,sp,-56
8021db70:	dd400915 	stw	r21,36(sp)
8021db74:	282ad53a 	srli	r21,r5,20
8021db78:	dd000815 	stw	r20,32(sp)
8021db7c:	2828d7fa 	srli	r20,r5,31
8021db80:	dc000415 	stw	r16,16(sp)
8021db84:	04000434 	movhi	r16,16
8021db88:	df000c15 	stw	fp,48(sp)
8021db8c:	843fffc4 	addi	r16,r16,-1
8021db90:	dfc00d15 	stw	ra,52(sp)
8021db94:	ddc00b15 	stw	r23,44(sp)
8021db98:	dd800a15 	stw	r22,40(sp)
8021db9c:	dcc00715 	stw	r19,28(sp)
8021dba0:	dc800615 	stw	r18,24(sp)
8021dba4:	dc400515 	stw	r17,20(sp)
8021dba8:	ad41ffcc 	andi	r21,r21,2047
8021dbac:	2c20703a 	and	r16,r5,r16
8021dbb0:	a7003fcc 	andi	fp,r20,255
8021dbb4:	a8006126 	beq	r21,zero,8021dd3c <__divdf3+0x1d0>
8021dbb8:	0081ffc4 	movi	r2,2047
8021dbbc:	2025883a 	mov	r18,r4
8021dbc0:	a8803726 	beq	r21,r2,8021dca0 <__divdf3+0x134>
8021dbc4:	80800434 	orhi	r2,r16,16
8021dbc8:	100490fa 	slli	r2,r2,3
8021dbcc:	2020d77a 	srli	r16,r4,29
8021dbd0:	202490fa 	slli	r18,r4,3
8021dbd4:	ad7f0044 	addi	r21,r21,-1023
8021dbd8:	80a0b03a 	or	r16,r16,r2
8021dbdc:	0027883a 	mov	r19,zero
8021dbe0:	0013883a 	mov	r9,zero
8021dbe4:	3804d53a 	srli	r2,r7,20
8021dbe8:	382cd7fa 	srli	r22,r7,31
8021dbec:	04400434 	movhi	r17,16
8021dbf0:	8c7fffc4 	addi	r17,r17,-1
8021dbf4:	1081ffcc 	andi	r2,r2,2047
8021dbf8:	3011883a 	mov	r8,r6
8021dbfc:	3c62703a 	and	r17,r7,r17
8021dc00:	b5c03fcc 	andi	r23,r22,255
8021dc04:	10006c26 	beq	r2,zero,8021ddb8 <__divdf3+0x24c>
8021dc08:	00c1ffc4 	movi	r3,2047
8021dc0c:	10c06426 	beq	r2,r3,8021dda0 <__divdf3+0x234>
8021dc10:	88c00434 	orhi	r3,r17,16
8021dc14:	180690fa 	slli	r3,r3,3
8021dc18:	3022d77a 	srli	r17,r6,29
8021dc1c:	301090fa 	slli	r8,r6,3
8021dc20:	10bf0044 	addi	r2,r2,-1023
8021dc24:	88e2b03a 	or	r17,r17,r3
8021dc28:	000f883a 	mov	r7,zero
8021dc2c:	a58cf03a 	xor	r6,r20,r22
8021dc30:	3cc8b03a 	or	r4,r7,r19
8021dc34:	a8abc83a 	sub	r21,r21,r2
8021dc38:	008003c4 	movi	r2,15
8021dc3c:	3007883a 	mov	r3,r6
8021dc40:	34c03fcc 	andi	r19,r6,255
8021dc44:	11009036 	bltu	r2,r4,8021de88 <__divdf3+0x31c>
8021dc48:	200890ba 	slli	r4,r4,2
8021dc4c:	00a008b4 	movhi	r2,32802
8021dc50:	10b71804 	addi	r2,r2,-9120
8021dc54:	2089883a 	add	r4,r4,r2
8021dc58:	20800017 	ldw	r2,0(r4)
8021dc5c:	1000683a 	jmp	r2
8021dc60:	8021de88 	cmpgei	zero,r16,-30854
8021dc64:	8021dcd8 	cmpnei	zero,r16,-30861
8021dc68:	8021de78 	rdprs	zero,r16,-30855
8021dc6c:	8021dccc 	andi	zero,r16,34675
8021dc70:	8021de78 	rdprs	zero,r16,-30855
8021dc74:	8021de4c 	andi	zero,r16,34681
8021dc78:	8021de78 	rdprs	zero,r16,-30855
8021dc7c:	8021dccc 	andi	zero,r16,34675
8021dc80:	8021dcd8 	cmpnei	zero,r16,-30861
8021dc84:	8021dcd8 	cmpnei	zero,r16,-30861
8021dc88:	8021de4c 	andi	zero,r16,34681
8021dc8c:	8021dccc 	andi	zero,r16,34675
8021dc90:	8021dcbc 	xorhi	zero,r16,34674
8021dc94:	8021dcbc 	xorhi	zero,r16,34674
8021dc98:	8021dcbc 	xorhi	zero,r16,34674
8021dc9c:	8021e16c 	andhi	zero,r16,34693
8021dca0:	2404b03a 	or	r2,r4,r16
8021dca4:	1000661e 	bne	r2,zero,8021de40 <__divdf3+0x2d4>
8021dca8:	04c00204 	movi	r19,8
8021dcac:	0021883a 	mov	r16,zero
8021dcb0:	0025883a 	mov	r18,zero
8021dcb4:	02400084 	movi	r9,2
8021dcb8:	003fca06 	br	8021dbe4 <__reset+0xfa1fdbe4>
8021dcbc:	8023883a 	mov	r17,r16
8021dcc0:	9011883a 	mov	r8,r18
8021dcc4:	e02f883a 	mov	r23,fp
8021dcc8:	480f883a 	mov	r7,r9
8021dccc:	00800084 	movi	r2,2
8021dcd0:	3881311e 	bne	r7,r2,8021e198 <__divdf3+0x62c>
8021dcd4:	b827883a 	mov	r19,r23
8021dcd8:	98c0004c 	andi	r3,r19,1
8021dcdc:	0081ffc4 	movi	r2,2047
8021dce0:	000b883a 	mov	r5,zero
8021dce4:	0025883a 	mov	r18,zero
8021dce8:	1004953a 	slli	r2,r2,20
8021dcec:	18c03fcc 	andi	r3,r3,255
8021dcf0:	04400434 	movhi	r17,16
8021dcf4:	8c7fffc4 	addi	r17,r17,-1
8021dcf8:	180697fa 	slli	r3,r3,31
8021dcfc:	2c4a703a 	and	r5,r5,r17
8021dd00:	288ab03a 	or	r5,r5,r2
8021dd04:	28c6b03a 	or	r3,r5,r3
8021dd08:	9005883a 	mov	r2,r18
8021dd0c:	dfc00d17 	ldw	ra,52(sp)
8021dd10:	df000c17 	ldw	fp,48(sp)
8021dd14:	ddc00b17 	ldw	r23,44(sp)
8021dd18:	dd800a17 	ldw	r22,40(sp)
8021dd1c:	dd400917 	ldw	r21,36(sp)
8021dd20:	dd000817 	ldw	r20,32(sp)
8021dd24:	dcc00717 	ldw	r19,28(sp)
8021dd28:	dc800617 	ldw	r18,24(sp)
8021dd2c:	dc400517 	ldw	r17,20(sp)
8021dd30:	dc000417 	ldw	r16,16(sp)
8021dd34:	dec00e04 	addi	sp,sp,56
8021dd38:	f800283a 	ret
8021dd3c:	2404b03a 	or	r2,r4,r16
8021dd40:	2027883a 	mov	r19,r4
8021dd44:	10003926 	beq	r2,zero,8021de2c <__divdf3+0x2c0>
8021dd48:	80012e26 	beq	r16,zero,8021e204 <__divdf3+0x698>
8021dd4c:	8009883a 	mov	r4,r16
8021dd50:	d9800315 	stw	r6,12(sp)
8021dd54:	d9c00215 	stw	r7,8(sp)
8021dd58:	020f7fc0 	call	8020f7fc <__clzsi2>
8021dd5c:	d9800317 	ldw	r6,12(sp)
8021dd60:	d9c00217 	ldw	r7,8(sp)
8021dd64:	113ffd44 	addi	r4,r2,-11
8021dd68:	00c00704 	movi	r3,28
8021dd6c:	19012116 	blt	r3,r4,8021e1f4 <__divdf3+0x688>
8021dd70:	00c00744 	movi	r3,29
8021dd74:	147ffe04 	addi	r17,r2,-8
8021dd78:	1907c83a 	sub	r3,r3,r4
8021dd7c:	8460983a 	sll	r16,r16,r17
8021dd80:	98c6d83a 	srl	r3,r19,r3
8021dd84:	9c64983a 	sll	r18,r19,r17
8021dd88:	1c20b03a 	or	r16,r3,r16
8021dd8c:	1080fcc4 	addi	r2,r2,1011
8021dd90:	00abc83a 	sub	r21,zero,r2
8021dd94:	0027883a 	mov	r19,zero
8021dd98:	0013883a 	mov	r9,zero
8021dd9c:	003f9106 	br	8021dbe4 <__reset+0xfa1fdbe4>
8021dda0:	3446b03a 	or	r3,r6,r17
8021dda4:	18001f1e 	bne	r3,zero,8021de24 <__divdf3+0x2b8>
8021dda8:	0023883a 	mov	r17,zero
8021ddac:	0011883a 	mov	r8,zero
8021ddb0:	01c00084 	movi	r7,2
8021ddb4:	003f9d06 	br	8021dc2c <__reset+0xfa1fdc2c>
8021ddb8:	3446b03a 	or	r3,r6,r17
8021ddbc:	18001526 	beq	r3,zero,8021de14 <__divdf3+0x2a8>
8021ddc0:	88011b26 	beq	r17,zero,8021e230 <__divdf3+0x6c4>
8021ddc4:	8809883a 	mov	r4,r17
8021ddc8:	d9800315 	stw	r6,12(sp)
8021ddcc:	da400115 	stw	r9,4(sp)
8021ddd0:	020f7fc0 	call	8020f7fc <__clzsi2>
8021ddd4:	d9800317 	ldw	r6,12(sp)
8021ddd8:	da400117 	ldw	r9,4(sp)
8021dddc:	113ffd44 	addi	r4,r2,-11
8021dde0:	00c00704 	movi	r3,28
8021dde4:	19010e16 	blt	r3,r4,8021e220 <__divdf3+0x6b4>
8021dde8:	00c00744 	movi	r3,29
8021ddec:	123ffe04 	addi	r8,r2,-8
8021ddf0:	1907c83a 	sub	r3,r3,r4
8021ddf4:	8a22983a 	sll	r17,r17,r8
8021ddf8:	30c6d83a 	srl	r3,r6,r3
8021ddfc:	3210983a 	sll	r8,r6,r8
8021de00:	1c62b03a 	or	r17,r3,r17
8021de04:	1080fcc4 	addi	r2,r2,1011
8021de08:	0085c83a 	sub	r2,zero,r2
8021de0c:	000f883a 	mov	r7,zero
8021de10:	003f8606 	br	8021dc2c <__reset+0xfa1fdc2c>
8021de14:	0023883a 	mov	r17,zero
8021de18:	0011883a 	mov	r8,zero
8021de1c:	01c00044 	movi	r7,1
8021de20:	003f8206 	br	8021dc2c <__reset+0xfa1fdc2c>
8021de24:	01c000c4 	movi	r7,3
8021de28:	003f8006 	br	8021dc2c <__reset+0xfa1fdc2c>
8021de2c:	04c00104 	movi	r19,4
8021de30:	0021883a 	mov	r16,zero
8021de34:	0025883a 	mov	r18,zero
8021de38:	02400044 	movi	r9,1
8021de3c:	003f6906 	br	8021dbe4 <__reset+0xfa1fdbe4>
8021de40:	04c00304 	movi	r19,12
8021de44:	024000c4 	movi	r9,3
8021de48:	003f6606 	br	8021dbe4 <__reset+0xfa1fdbe4>
8021de4c:	01400434 	movhi	r5,16
8021de50:	0007883a 	mov	r3,zero
8021de54:	297fffc4 	addi	r5,r5,-1
8021de58:	04bfffc4 	movi	r18,-1
8021de5c:	0081ffc4 	movi	r2,2047
8021de60:	003fa106 	br	8021dce8 <__reset+0xfa1fdce8>
8021de64:	00c00044 	movi	r3,1
8021de68:	1887c83a 	sub	r3,r3,r2
8021de6c:	01000e04 	movi	r4,56
8021de70:	20c1210e 	bge	r4,r3,8021e2f8 <__divdf3+0x78c>
8021de74:	98c0004c 	andi	r3,r19,1
8021de78:	0005883a 	mov	r2,zero
8021de7c:	000b883a 	mov	r5,zero
8021de80:	0025883a 	mov	r18,zero
8021de84:	003f9806 	br	8021dce8 <__reset+0xfa1fdce8>
8021de88:	8c00fd36 	bltu	r17,r16,8021e280 <__divdf3+0x714>
8021de8c:	8440fb26 	beq	r16,r17,8021e27c <__divdf3+0x710>
8021de90:	8007883a 	mov	r3,r16
8021de94:	ad7fffc4 	addi	r21,r21,-1
8021de98:	0021883a 	mov	r16,zero
8021de9c:	4004d63a 	srli	r2,r8,24
8021dea0:	8822923a 	slli	r17,r17,8
8021dea4:	1809883a 	mov	r4,r3
8021dea8:	402c923a 	slli	r22,r8,8
8021deac:	88b8b03a 	or	fp,r17,r2
8021deb0:	e028d43a 	srli	r20,fp,16
8021deb4:	d8c00015 	stw	r3,0(sp)
8021deb8:	e5ffffcc 	andi	r23,fp,65535
8021debc:	a00b883a 	mov	r5,r20
8021dec0:	021d2040 	call	8021d204 <__udivsi3>
8021dec4:	d8c00017 	ldw	r3,0(sp)
8021dec8:	a00b883a 	mov	r5,r20
8021decc:	d8800315 	stw	r2,12(sp)
8021ded0:	1809883a 	mov	r4,r3
8021ded4:	021d2680 	call	8021d268 <__umodsi3>
8021ded8:	d9800317 	ldw	r6,12(sp)
8021dedc:	1006943a 	slli	r3,r2,16
8021dee0:	9004d43a 	srli	r2,r18,16
8021dee4:	b9a3383a 	mul	r17,r23,r6
8021dee8:	10c4b03a 	or	r2,r2,r3
8021deec:	1440062e 	bgeu	r2,r17,8021df08 <__divdf3+0x39c>
8021def0:	1705883a 	add	r2,r2,fp
8021def4:	30ffffc4 	addi	r3,r6,-1
8021def8:	1700ee36 	bltu	r2,fp,8021e2b4 <__divdf3+0x748>
8021defc:	1440ed2e 	bgeu	r2,r17,8021e2b4 <__divdf3+0x748>
8021df00:	31bfff84 	addi	r6,r6,-2
8021df04:	1705883a 	add	r2,r2,fp
8021df08:	1463c83a 	sub	r17,r2,r17
8021df0c:	a00b883a 	mov	r5,r20
8021df10:	8809883a 	mov	r4,r17
8021df14:	d9800315 	stw	r6,12(sp)
8021df18:	021d2040 	call	8021d204 <__udivsi3>
8021df1c:	a00b883a 	mov	r5,r20
8021df20:	8809883a 	mov	r4,r17
8021df24:	d8800215 	stw	r2,8(sp)
8021df28:	021d2680 	call	8021d268 <__umodsi3>
8021df2c:	d9c00217 	ldw	r7,8(sp)
8021df30:	1004943a 	slli	r2,r2,16
8021df34:	94bfffcc 	andi	r18,r18,65535
8021df38:	b9d1383a 	mul	r8,r23,r7
8021df3c:	90a4b03a 	or	r18,r18,r2
8021df40:	d9800317 	ldw	r6,12(sp)
8021df44:	9200062e 	bgeu	r18,r8,8021df60 <__divdf3+0x3f4>
8021df48:	9725883a 	add	r18,r18,fp
8021df4c:	38bfffc4 	addi	r2,r7,-1
8021df50:	9700d636 	bltu	r18,fp,8021e2ac <__divdf3+0x740>
8021df54:	9200d52e 	bgeu	r18,r8,8021e2ac <__divdf3+0x740>
8021df58:	39ffff84 	addi	r7,r7,-2
8021df5c:	9725883a 	add	r18,r18,fp
8021df60:	3004943a 	slli	r2,r6,16
8021df64:	b012d43a 	srli	r9,r22,16
8021df68:	b1bfffcc 	andi	r6,r22,65535
8021df6c:	11e2b03a 	or	r17,r2,r7
8021df70:	8806d43a 	srli	r3,r17,16
8021df74:	893fffcc 	andi	r4,r17,65535
8021df78:	218b383a 	mul	r5,r4,r6
8021df7c:	30c5383a 	mul	r2,r6,r3
8021df80:	2249383a 	mul	r4,r4,r9
8021df84:	280ed43a 	srli	r7,r5,16
8021df88:	9225c83a 	sub	r18,r18,r8
8021df8c:	2089883a 	add	r4,r4,r2
8021df90:	3909883a 	add	r4,r7,r4
8021df94:	1a47383a 	mul	r3,r3,r9
8021df98:	2080022e 	bgeu	r4,r2,8021dfa4 <__divdf3+0x438>
8021df9c:	00800074 	movhi	r2,1
8021dfa0:	1887883a 	add	r3,r3,r2
8021dfa4:	2004d43a 	srli	r2,r4,16
8021dfa8:	2008943a 	slli	r4,r4,16
8021dfac:	297fffcc 	andi	r5,r5,65535
8021dfb0:	10c7883a 	add	r3,r2,r3
8021dfb4:	2149883a 	add	r4,r4,r5
8021dfb8:	90c0a536 	bltu	r18,r3,8021e250 <__divdf3+0x6e4>
8021dfbc:	90c0bf26 	beq	r18,r3,8021e2bc <__divdf3+0x750>
8021dfc0:	90c7c83a 	sub	r3,r18,r3
8021dfc4:	810fc83a 	sub	r7,r16,r4
8021dfc8:	81e5803a 	cmpltu	r18,r16,r7
8021dfcc:	1ca5c83a 	sub	r18,r3,r18
8021dfd0:	e480c126 	beq	fp,r18,8021e2d8 <__divdf3+0x76c>
8021dfd4:	a00b883a 	mov	r5,r20
8021dfd8:	9009883a 	mov	r4,r18
8021dfdc:	d9800315 	stw	r6,12(sp)
8021dfe0:	d9c00215 	stw	r7,8(sp)
8021dfe4:	da400115 	stw	r9,4(sp)
8021dfe8:	021d2040 	call	8021d204 <__udivsi3>
8021dfec:	a00b883a 	mov	r5,r20
8021dff0:	9009883a 	mov	r4,r18
8021dff4:	d8800015 	stw	r2,0(sp)
8021dff8:	021d2680 	call	8021d268 <__umodsi3>
8021dffc:	d9c00217 	ldw	r7,8(sp)
8021e000:	da000017 	ldw	r8,0(sp)
8021e004:	1006943a 	slli	r3,r2,16
8021e008:	3804d43a 	srli	r2,r7,16
8021e00c:	ba21383a 	mul	r16,r23,r8
8021e010:	d9800317 	ldw	r6,12(sp)
8021e014:	10c4b03a 	or	r2,r2,r3
8021e018:	da400117 	ldw	r9,4(sp)
8021e01c:	1400062e 	bgeu	r2,r16,8021e038 <__divdf3+0x4cc>
8021e020:	1705883a 	add	r2,r2,fp
8021e024:	40ffffc4 	addi	r3,r8,-1
8021e028:	1700ad36 	bltu	r2,fp,8021e2e0 <__divdf3+0x774>
8021e02c:	1400ac2e 	bgeu	r2,r16,8021e2e0 <__divdf3+0x774>
8021e030:	423fff84 	addi	r8,r8,-2
8021e034:	1705883a 	add	r2,r2,fp
8021e038:	1421c83a 	sub	r16,r2,r16
8021e03c:	a00b883a 	mov	r5,r20
8021e040:	8009883a 	mov	r4,r16
8021e044:	d9800315 	stw	r6,12(sp)
8021e048:	d9c00215 	stw	r7,8(sp)
8021e04c:	da000015 	stw	r8,0(sp)
8021e050:	da400115 	stw	r9,4(sp)
8021e054:	021d2040 	call	8021d204 <__udivsi3>
8021e058:	8009883a 	mov	r4,r16
8021e05c:	a00b883a 	mov	r5,r20
8021e060:	1025883a 	mov	r18,r2
8021e064:	021d2680 	call	8021d268 <__umodsi3>
8021e068:	d9c00217 	ldw	r7,8(sp)
8021e06c:	1004943a 	slli	r2,r2,16
8021e070:	bcaf383a 	mul	r23,r23,r18
8021e074:	393fffcc 	andi	r4,r7,65535
8021e078:	2088b03a 	or	r4,r4,r2
8021e07c:	d9800317 	ldw	r6,12(sp)
8021e080:	da000017 	ldw	r8,0(sp)
8021e084:	da400117 	ldw	r9,4(sp)
8021e088:	25c0062e 	bgeu	r4,r23,8021e0a4 <__divdf3+0x538>
8021e08c:	2709883a 	add	r4,r4,fp
8021e090:	90bfffc4 	addi	r2,r18,-1
8021e094:	27009436 	bltu	r4,fp,8021e2e8 <__divdf3+0x77c>
8021e098:	25c0932e 	bgeu	r4,r23,8021e2e8 <__divdf3+0x77c>
8021e09c:	94bfff84 	addi	r18,r18,-2
8021e0a0:	2709883a 	add	r4,r4,fp
8021e0a4:	4004943a 	slli	r2,r8,16
8021e0a8:	25efc83a 	sub	r23,r4,r23
8021e0ac:	1490b03a 	or	r8,r2,r18
8021e0b0:	4008d43a 	srli	r4,r8,16
8021e0b4:	40ffffcc 	andi	r3,r8,65535
8021e0b8:	30c5383a 	mul	r2,r6,r3
8021e0bc:	1a47383a 	mul	r3,r3,r9
8021e0c0:	310d383a 	mul	r6,r6,r4
8021e0c4:	100ad43a 	srli	r5,r2,16
8021e0c8:	4913383a 	mul	r9,r9,r4
8021e0cc:	1987883a 	add	r3,r3,r6
8021e0d0:	28c7883a 	add	r3,r5,r3
8021e0d4:	1980022e 	bgeu	r3,r6,8021e0e0 <__divdf3+0x574>
8021e0d8:	01000074 	movhi	r4,1
8021e0dc:	4913883a 	add	r9,r9,r4
8021e0e0:	1808d43a 	srli	r4,r3,16
8021e0e4:	1806943a 	slli	r3,r3,16
8021e0e8:	10bfffcc 	andi	r2,r2,65535
8021e0ec:	2253883a 	add	r9,r4,r9
8021e0f0:	1887883a 	add	r3,r3,r2
8021e0f4:	ba403836 	bltu	r23,r9,8021e1d8 <__divdf3+0x66c>
8021e0f8:	ba403626 	beq	r23,r9,8021e1d4 <__divdf3+0x668>
8021e0fc:	42000054 	ori	r8,r8,1
8021e100:	a880ffc4 	addi	r2,r21,1023
8021e104:	00bf570e 	bge	zero,r2,8021de64 <__reset+0xfa1fde64>
8021e108:	40c001cc 	andi	r3,r8,7
8021e10c:	18000726 	beq	r3,zero,8021e12c <__divdf3+0x5c0>
8021e110:	40c003cc 	andi	r3,r8,15
8021e114:	01000104 	movi	r4,4
8021e118:	19000426 	beq	r3,r4,8021e12c <__divdf3+0x5c0>
8021e11c:	4107883a 	add	r3,r8,r4
8021e120:	1a11803a 	cmpltu	r8,r3,r8
8021e124:	8a23883a 	add	r17,r17,r8
8021e128:	1811883a 	mov	r8,r3
8021e12c:	88c0402c 	andhi	r3,r17,256
8021e130:	18000426 	beq	r3,zero,8021e144 <__divdf3+0x5d8>
8021e134:	00ffc034 	movhi	r3,65280
8021e138:	18ffffc4 	addi	r3,r3,-1
8021e13c:	a8810004 	addi	r2,r21,1024
8021e140:	88e2703a 	and	r17,r17,r3
8021e144:	00c1ff84 	movi	r3,2046
8021e148:	18bee316 	blt	r3,r2,8021dcd8 <__reset+0xfa1fdcd8>
8021e14c:	8824977a 	slli	r18,r17,29
8021e150:	4010d0fa 	srli	r8,r8,3
8021e154:	8822927a 	slli	r17,r17,9
8021e158:	1081ffcc 	andi	r2,r2,2047
8021e15c:	9224b03a 	or	r18,r18,r8
8021e160:	880ad33a 	srli	r5,r17,12
8021e164:	98c0004c 	andi	r3,r19,1
8021e168:	003edf06 	br	8021dce8 <__reset+0xfa1fdce8>
8021e16c:	8080022c 	andhi	r2,r16,8
8021e170:	10001226 	beq	r2,zero,8021e1bc <__divdf3+0x650>
8021e174:	8880022c 	andhi	r2,r17,8
8021e178:	1000101e 	bne	r2,zero,8021e1bc <__divdf3+0x650>
8021e17c:	00800434 	movhi	r2,16
8021e180:	89400234 	orhi	r5,r17,8
8021e184:	10bfffc4 	addi	r2,r2,-1
8021e188:	b007883a 	mov	r3,r22
8021e18c:	288a703a 	and	r5,r5,r2
8021e190:	4025883a 	mov	r18,r8
8021e194:	003f3106 	br	8021de5c <__reset+0xfa1fde5c>
8021e198:	008000c4 	movi	r2,3
8021e19c:	3880a626 	beq	r7,r2,8021e438 <__divdf3+0x8cc>
8021e1a0:	00800044 	movi	r2,1
8021e1a4:	3880521e 	bne	r7,r2,8021e2f0 <__divdf3+0x784>
8021e1a8:	b807883a 	mov	r3,r23
8021e1ac:	0005883a 	mov	r2,zero
8021e1b0:	000b883a 	mov	r5,zero
8021e1b4:	0025883a 	mov	r18,zero
8021e1b8:	003ecb06 	br	8021dce8 <__reset+0xfa1fdce8>
8021e1bc:	00800434 	movhi	r2,16
8021e1c0:	81400234 	orhi	r5,r16,8
8021e1c4:	10bfffc4 	addi	r2,r2,-1
8021e1c8:	a007883a 	mov	r3,r20
8021e1cc:	288a703a 	and	r5,r5,r2
8021e1d0:	003f2206 	br	8021de5c <__reset+0xfa1fde5c>
8021e1d4:	183fca26 	beq	r3,zero,8021e100 <__reset+0xfa1fe100>
8021e1d8:	e5ef883a 	add	r23,fp,r23
8021e1dc:	40bfffc4 	addi	r2,r8,-1
8021e1e0:	bf00392e 	bgeu	r23,fp,8021e2c8 <__divdf3+0x75c>
8021e1e4:	1011883a 	mov	r8,r2
8021e1e8:	ba7fc41e 	bne	r23,r9,8021e0fc <__reset+0xfa1fe0fc>
8021e1ec:	b0ffc31e 	bne	r22,r3,8021e0fc <__reset+0xfa1fe0fc>
8021e1f0:	003fc306 	br	8021e100 <__reset+0xfa1fe100>
8021e1f4:	143ff604 	addi	r16,r2,-40
8021e1f8:	9c20983a 	sll	r16,r19,r16
8021e1fc:	0025883a 	mov	r18,zero
8021e200:	003ee206 	br	8021dd8c <__reset+0xfa1fdd8c>
8021e204:	d9800315 	stw	r6,12(sp)
8021e208:	d9c00215 	stw	r7,8(sp)
8021e20c:	020f7fc0 	call	8020f7fc <__clzsi2>
8021e210:	10800804 	addi	r2,r2,32
8021e214:	d9c00217 	ldw	r7,8(sp)
8021e218:	d9800317 	ldw	r6,12(sp)
8021e21c:	003ed106 	br	8021dd64 <__reset+0xfa1fdd64>
8021e220:	147ff604 	addi	r17,r2,-40
8021e224:	3462983a 	sll	r17,r6,r17
8021e228:	0011883a 	mov	r8,zero
8021e22c:	003ef506 	br	8021de04 <__reset+0xfa1fde04>
8021e230:	3009883a 	mov	r4,r6
8021e234:	d9800315 	stw	r6,12(sp)
8021e238:	da400115 	stw	r9,4(sp)
8021e23c:	020f7fc0 	call	8020f7fc <__clzsi2>
8021e240:	10800804 	addi	r2,r2,32
8021e244:	da400117 	ldw	r9,4(sp)
8021e248:	d9800317 	ldw	r6,12(sp)
8021e24c:	003ee306 	br	8021dddc <__reset+0xfa1fdddc>
8021e250:	85a1883a 	add	r16,r16,r22
8021e254:	8585803a 	cmpltu	r2,r16,r22
8021e258:	1705883a 	add	r2,r2,fp
8021e25c:	14a5883a 	add	r18,r2,r18
8021e260:	88bfffc4 	addi	r2,r17,-1
8021e264:	e4800c2e 	bgeu	fp,r18,8021e298 <__divdf3+0x72c>
8021e268:	90c03e36 	bltu	r18,r3,8021e364 <__divdf3+0x7f8>
8021e26c:	1c806926 	beq	r3,r18,8021e414 <__divdf3+0x8a8>
8021e270:	90c7c83a 	sub	r3,r18,r3
8021e274:	1023883a 	mov	r17,r2
8021e278:	003f5206 	br	8021dfc4 <__reset+0xfa1fdfc4>
8021e27c:	923f0436 	bltu	r18,r8,8021de90 <__reset+0xfa1fde90>
8021e280:	800897fa 	slli	r4,r16,31
8021e284:	9004d07a 	srli	r2,r18,1
8021e288:	8006d07a 	srli	r3,r16,1
8021e28c:	902097fa 	slli	r16,r18,31
8021e290:	20a4b03a 	or	r18,r4,r2
8021e294:	003f0106 	br	8021de9c <__reset+0xfa1fde9c>
8021e298:	e4bff51e 	bne	fp,r18,8021e270 <__reset+0xfa1fe270>
8021e29c:	85bff22e 	bgeu	r16,r22,8021e268 <__reset+0xfa1fe268>
8021e2a0:	e0c7c83a 	sub	r3,fp,r3
8021e2a4:	1023883a 	mov	r17,r2
8021e2a8:	003f4606 	br	8021dfc4 <__reset+0xfa1fdfc4>
8021e2ac:	100f883a 	mov	r7,r2
8021e2b0:	003f2b06 	br	8021df60 <__reset+0xfa1fdf60>
8021e2b4:	180d883a 	mov	r6,r3
8021e2b8:	003f1306 	br	8021df08 <__reset+0xfa1fdf08>
8021e2bc:	813fe436 	bltu	r16,r4,8021e250 <__reset+0xfa1fe250>
8021e2c0:	0007883a 	mov	r3,zero
8021e2c4:	003f3f06 	br	8021dfc4 <__reset+0xfa1fdfc4>
8021e2c8:	ba402c36 	bltu	r23,r9,8021e37c <__divdf3+0x810>
8021e2cc:	4dc05426 	beq	r9,r23,8021e420 <__divdf3+0x8b4>
8021e2d0:	1011883a 	mov	r8,r2
8021e2d4:	003f8906 	br	8021e0fc <__reset+0xfa1fe0fc>
8021e2d8:	023fffc4 	movi	r8,-1
8021e2dc:	003f8806 	br	8021e100 <__reset+0xfa1fe100>
8021e2e0:	1811883a 	mov	r8,r3
8021e2e4:	003f5406 	br	8021e038 <__reset+0xfa1fe038>
8021e2e8:	1025883a 	mov	r18,r2
8021e2ec:	003f6d06 	br	8021e0a4 <__reset+0xfa1fe0a4>
8021e2f0:	b827883a 	mov	r19,r23
8021e2f4:	003f8206 	br	8021e100 <__reset+0xfa1fe100>
8021e2f8:	010007c4 	movi	r4,31
8021e2fc:	20c02616 	blt	r4,r3,8021e398 <__divdf3+0x82c>
8021e300:	00800804 	movi	r2,32
8021e304:	10c5c83a 	sub	r2,r2,r3
8021e308:	888a983a 	sll	r5,r17,r2
8021e30c:	40c8d83a 	srl	r4,r8,r3
8021e310:	4084983a 	sll	r2,r8,r2
8021e314:	88e2d83a 	srl	r17,r17,r3
8021e318:	2906b03a 	or	r3,r5,r4
8021e31c:	1004c03a 	cmpne	r2,r2,zero
8021e320:	1886b03a 	or	r3,r3,r2
8021e324:	188001cc 	andi	r2,r3,7
8021e328:	10000726 	beq	r2,zero,8021e348 <__divdf3+0x7dc>
8021e32c:	188003cc 	andi	r2,r3,15
8021e330:	01000104 	movi	r4,4
8021e334:	11000426 	beq	r2,r4,8021e348 <__divdf3+0x7dc>
8021e338:	1805883a 	mov	r2,r3
8021e33c:	10c00104 	addi	r3,r2,4
8021e340:	1885803a 	cmpltu	r2,r3,r2
8021e344:	88a3883a 	add	r17,r17,r2
8021e348:	8880202c 	andhi	r2,r17,128
8021e34c:	10002726 	beq	r2,zero,8021e3ec <__divdf3+0x880>
8021e350:	98c0004c 	andi	r3,r19,1
8021e354:	00800044 	movi	r2,1
8021e358:	000b883a 	mov	r5,zero
8021e35c:	0025883a 	mov	r18,zero
8021e360:	003e6106 	br	8021dce8 <__reset+0xfa1fdce8>
8021e364:	85a1883a 	add	r16,r16,r22
8021e368:	8585803a 	cmpltu	r2,r16,r22
8021e36c:	1705883a 	add	r2,r2,fp
8021e370:	14a5883a 	add	r18,r2,r18
8021e374:	8c7fff84 	addi	r17,r17,-2
8021e378:	003f1106 	br	8021dfc0 <__reset+0xfa1fdfc0>
8021e37c:	b589883a 	add	r4,r22,r22
8021e380:	25ad803a 	cmpltu	r22,r4,r22
8021e384:	b739883a 	add	fp,r22,fp
8021e388:	40bfff84 	addi	r2,r8,-2
8021e38c:	bf2f883a 	add	r23,r23,fp
8021e390:	202d883a 	mov	r22,r4
8021e394:	003f9306 	br	8021e1e4 <__reset+0xfa1fe1e4>
8021e398:	013ff844 	movi	r4,-31
8021e39c:	2085c83a 	sub	r2,r4,r2
8021e3a0:	8888d83a 	srl	r4,r17,r2
8021e3a4:	00800804 	movi	r2,32
8021e3a8:	18802126 	beq	r3,r2,8021e430 <__divdf3+0x8c4>
8021e3ac:	00801004 	movi	r2,64
8021e3b0:	10c5c83a 	sub	r2,r2,r3
8021e3b4:	8884983a 	sll	r2,r17,r2
8021e3b8:	1204b03a 	or	r2,r2,r8
8021e3bc:	1004c03a 	cmpne	r2,r2,zero
8021e3c0:	2084b03a 	or	r2,r4,r2
8021e3c4:	144001cc 	andi	r17,r2,7
8021e3c8:	88000d1e 	bne	r17,zero,8021e400 <__divdf3+0x894>
8021e3cc:	000b883a 	mov	r5,zero
8021e3d0:	1024d0fa 	srli	r18,r2,3
8021e3d4:	98c0004c 	andi	r3,r19,1
8021e3d8:	0005883a 	mov	r2,zero
8021e3dc:	9464b03a 	or	r18,r18,r17
8021e3e0:	003e4106 	br	8021dce8 <__reset+0xfa1fdce8>
8021e3e4:	1007883a 	mov	r3,r2
8021e3e8:	0023883a 	mov	r17,zero
8021e3ec:	880a927a 	slli	r5,r17,9
8021e3f0:	1805883a 	mov	r2,r3
8021e3f4:	8822977a 	slli	r17,r17,29
8021e3f8:	280ad33a 	srli	r5,r5,12
8021e3fc:	003ff406 	br	8021e3d0 <__reset+0xfa1fe3d0>
8021e400:	10c003cc 	andi	r3,r2,15
8021e404:	01000104 	movi	r4,4
8021e408:	193ff626 	beq	r3,r4,8021e3e4 <__reset+0xfa1fe3e4>
8021e40c:	0023883a 	mov	r17,zero
8021e410:	003fca06 	br	8021e33c <__reset+0xfa1fe33c>
8021e414:	813fd336 	bltu	r16,r4,8021e364 <__reset+0xfa1fe364>
8021e418:	1023883a 	mov	r17,r2
8021e41c:	003fa806 	br	8021e2c0 <__reset+0xfa1fe2c0>
8021e420:	b0ffd636 	bltu	r22,r3,8021e37c <__reset+0xfa1fe37c>
8021e424:	1011883a 	mov	r8,r2
8021e428:	b0ff341e 	bne	r22,r3,8021e0fc <__reset+0xfa1fe0fc>
8021e42c:	003f3406 	br	8021e100 <__reset+0xfa1fe100>
8021e430:	0005883a 	mov	r2,zero
8021e434:	003fe006 	br	8021e3b8 <__reset+0xfa1fe3b8>
8021e438:	00800434 	movhi	r2,16
8021e43c:	89400234 	orhi	r5,r17,8
8021e440:	10bfffc4 	addi	r2,r2,-1
8021e444:	b807883a 	mov	r3,r23
8021e448:	288a703a 	and	r5,r5,r2
8021e44c:	4025883a 	mov	r18,r8
8021e450:	003e8206 	br	8021de5c <__reset+0xfa1fde5c>

8021e454 <__eqdf2>:
8021e454:	2804d53a 	srli	r2,r5,20
8021e458:	3806d53a 	srli	r3,r7,20
8021e45c:	02000434 	movhi	r8,16
8021e460:	423fffc4 	addi	r8,r8,-1
8021e464:	1081ffcc 	andi	r2,r2,2047
8021e468:	0281ffc4 	movi	r10,2047
8021e46c:	2a12703a 	and	r9,r5,r8
8021e470:	18c1ffcc 	andi	r3,r3,2047
8021e474:	3a10703a 	and	r8,r7,r8
8021e478:	280ad7fa 	srli	r5,r5,31
8021e47c:	380ed7fa 	srli	r7,r7,31
8021e480:	12801026 	beq	r2,r10,8021e4c4 <__eqdf2+0x70>
8021e484:	0281ffc4 	movi	r10,2047
8021e488:	1a800a26 	beq	r3,r10,8021e4b4 <__eqdf2+0x60>
8021e48c:	10c00226 	beq	r2,r3,8021e498 <__eqdf2+0x44>
8021e490:	00800044 	movi	r2,1
8021e494:	f800283a 	ret
8021e498:	4a3ffd1e 	bne	r9,r8,8021e490 <__reset+0xfa1fe490>
8021e49c:	21bffc1e 	bne	r4,r6,8021e490 <__reset+0xfa1fe490>
8021e4a0:	29c00c26 	beq	r5,r7,8021e4d4 <__eqdf2+0x80>
8021e4a4:	103ffa1e 	bne	r2,zero,8021e490 <__reset+0xfa1fe490>
8021e4a8:	2244b03a 	or	r2,r4,r9
8021e4ac:	1004c03a 	cmpne	r2,r2,zero
8021e4b0:	f800283a 	ret
8021e4b4:	3214b03a 	or	r10,r6,r8
8021e4b8:	503ff426 	beq	r10,zero,8021e48c <__reset+0xfa1fe48c>
8021e4bc:	00800044 	movi	r2,1
8021e4c0:	f800283a 	ret
8021e4c4:	2254b03a 	or	r10,r4,r9
8021e4c8:	503fee26 	beq	r10,zero,8021e484 <__reset+0xfa1fe484>
8021e4cc:	00800044 	movi	r2,1
8021e4d0:	f800283a 	ret
8021e4d4:	0005883a 	mov	r2,zero
8021e4d8:	f800283a 	ret

8021e4dc <__ledf2>:
8021e4dc:	2804d53a 	srli	r2,r5,20
8021e4e0:	3810d53a 	srli	r8,r7,20
8021e4e4:	00c00434 	movhi	r3,16
8021e4e8:	18ffffc4 	addi	r3,r3,-1
8021e4ec:	1081ffcc 	andi	r2,r2,2047
8021e4f0:	0241ffc4 	movi	r9,2047
8021e4f4:	28d4703a 	and	r10,r5,r3
8021e4f8:	4201ffcc 	andi	r8,r8,2047
8021e4fc:	38c6703a 	and	r3,r7,r3
8021e500:	280ad7fa 	srli	r5,r5,31
8021e504:	380ed7fa 	srli	r7,r7,31
8021e508:	12401f26 	beq	r2,r9,8021e588 <__ledf2+0xac>
8021e50c:	0241ffc4 	movi	r9,2047
8021e510:	42401426 	beq	r8,r9,8021e564 <__ledf2+0x88>
8021e514:	1000091e 	bne	r2,zero,8021e53c <__ledf2+0x60>
8021e518:	2296b03a 	or	r11,r4,r10
8021e51c:	5813003a 	cmpeq	r9,r11,zero
8021e520:	29403fcc 	andi	r5,r5,255
8021e524:	40000a1e 	bne	r8,zero,8021e550 <__ledf2+0x74>
8021e528:	30d8b03a 	or	r12,r6,r3
8021e52c:	6000081e 	bne	r12,zero,8021e550 <__ledf2+0x74>
8021e530:	0005883a 	mov	r2,zero
8021e534:	5800111e 	bne	r11,zero,8021e57c <__ledf2+0xa0>
8021e538:	f800283a 	ret
8021e53c:	29403fcc 	andi	r5,r5,255
8021e540:	40000c1e 	bne	r8,zero,8021e574 <__ledf2+0x98>
8021e544:	30d2b03a 	or	r9,r6,r3
8021e548:	48000c26 	beq	r9,zero,8021e57c <__ledf2+0xa0>
8021e54c:	0013883a 	mov	r9,zero
8021e550:	39c03fcc 	andi	r7,r7,255
8021e554:	48000826 	beq	r9,zero,8021e578 <__ledf2+0x9c>
8021e558:	38001126 	beq	r7,zero,8021e5a0 <__ledf2+0xc4>
8021e55c:	00800044 	movi	r2,1
8021e560:	f800283a 	ret
8021e564:	30d2b03a 	or	r9,r6,r3
8021e568:	483fea26 	beq	r9,zero,8021e514 <__reset+0xfa1fe514>
8021e56c:	00800084 	movi	r2,2
8021e570:	f800283a 	ret
8021e574:	39c03fcc 	andi	r7,r7,255
8021e578:	39400726 	beq	r7,r5,8021e598 <__ledf2+0xbc>
8021e57c:	2800081e 	bne	r5,zero,8021e5a0 <__ledf2+0xc4>
8021e580:	00800044 	movi	r2,1
8021e584:	f800283a 	ret
8021e588:	2292b03a 	or	r9,r4,r10
8021e58c:	483fdf26 	beq	r9,zero,8021e50c <__reset+0xfa1fe50c>
8021e590:	00800084 	movi	r2,2
8021e594:	f800283a 	ret
8021e598:	4080030e 	bge	r8,r2,8021e5a8 <__ledf2+0xcc>
8021e59c:	383fef26 	beq	r7,zero,8021e55c <__reset+0xfa1fe55c>
8021e5a0:	00bfffc4 	movi	r2,-1
8021e5a4:	f800283a 	ret
8021e5a8:	123feb16 	blt	r2,r8,8021e558 <__reset+0xfa1fe558>
8021e5ac:	1abff336 	bltu	r3,r10,8021e57c <__reset+0xfa1fe57c>
8021e5b0:	50c00326 	beq	r10,r3,8021e5c0 <__ledf2+0xe4>
8021e5b4:	50c0042e 	bgeu	r10,r3,8021e5c8 <__ledf2+0xec>
8021e5b8:	283fe81e 	bne	r5,zero,8021e55c <__reset+0xfa1fe55c>
8021e5bc:	003ff806 	br	8021e5a0 <__reset+0xfa1fe5a0>
8021e5c0:	313fee36 	bltu	r6,r4,8021e57c <__reset+0xfa1fe57c>
8021e5c4:	21bffc36 	bltu	r4,r6,8021e5b8 <__reset+0xfa1fe5b8>
8021e5c8:	0005883a 	mov	r2,zero
8021e5cc:	f800283a 	ret

8021e5d0 <__floatunsidf>:
8021e5d0:	defffe04 	addi	sp,sp,-8
8021e5d4:	dc000015 	stw	r16,0(sp)
8021e5d8:	dfc00115 	stw	ra,4(sp)
8021e5dc:	2021883a 	mov	r16,r4
8021e5e0:	20002226 	beq	r4,zero,8021e66c <__floatunsidf+0x9c>
8021e5e4:	020f7fc0 	call	8020f7fc <__clzsi2>
8021e5e8:	01010784 	movi	r4,1054
8021e5ec:	2089c83a 	sub	r4,r4,r2
8021e5f0:	01810cc4 	movi	r6,1075
8021e5f4:	310dc83a 	sub	r6,r6,r4
8021e5f8:	00c007c4 	movi	r3,31
8021e5fc:	1980120e 	bge	r3,r6,8021e648 <__floatunsidf+0x78>
8021e600:	00c104c4 	movi	r3,1043
8021e604:	1907c83a 	sub	r3,r3,r4
8021e608:	80ca983a 	sll	r5,r16,r3
8021e60c:	00800434 	movhi	r2,16
8021e610:	10bfffc4 	addi	r2,r2,-1
8021e614:	2101ffcc 	andi	r4,r4,2047
8021e618:	0021883a 	mov	r16,zero
8021e61c:	288a703a 	and	r5,r5,r2
8021e620:	2008953a 	slli	r4,r4,20
8021e624:	00c00434 	movhi	r3,16
8021e628:	18ffffc4 	addi	r3,r3,-1
8021e62c:	28c6703a 	and	r3,r5,r3
8021e630:	8005883a 	mov	r2,r16
8021e634:	1906b03a 	or	r3,r3,r4
8021e638:	dfc00117 	ldw	ra,4(sp)
8021e63c:	dc000017 	ldw	r16,0(sp)
8021e640:	dec00204 	addi	sp,sp,8
8021e644:	f800283a 	ret
8021e648:	00c002c4 	movi	r3,11
8021e64c:	188bc83a 	sub	r5,r3,r2
8021e650:	814ad83a 	srl	r5,r16,r5
8021e654:	00c00434 	movhi	r3,16
8021e658:	18ffffc4 	addi	r3,r3,-1
8021e65c:	81a0983a 	sll	r16,r16,r6
8021e660:	2101ffcc 	andi	r4,r4,2047
8021e664:	28ca703a 	and	r5,r5,r3
8021e668:	003fed06 	br	8021e620 <__reset+0xfa1fe620>
8021e66c:	0009883a 	mov	r4,zero
8021e670:	000b883a 	mov	r5,zero
8021e674:	003fea06 	br	8021e620 <__reset+0xfa1fe620>

8021e678 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
8021e678:	defffb04 	addi	sp,sp,-20
8021e67c:	df000415 	stw	fp,16(sp)
8021e680:	df000404 	addi	fp,sp,16
8021e684:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
8021e688:	008000c4 	movi	r2,3
8021e68c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8021e690:	e0fffd17 	ldw	r3,-12(fp)
8021e694:	008003f4 	movhi	r2,15
8021e698:	10909004 	addi	r2,r2,16960
8021e69c:	1887383a 	mul	r3,r3,r2
8021e6a0:	00817db4 	movhi	r2,1526
8021e6a4:	10b84004 	addi	r2,r2,-7936
8021e6a8:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
8021e6ac:	00a00034 	movhi	r2,32768
8021e6b0:	10bfffc4 	addi	r2,r2,-1
8021e6b4:	10c5203a 	divu	r2,r2,r3
8021e6b8:	e0ffff17 	ldw	r3,-4(fp)
8021e6bc:	1885203a 	divu	r2,r3,r2
8021e6c0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
8021e6c4:	e0bffe17 	ldw	r2,-8(fp)
8021e6c8:	10002526 	beq	r2,zero,8021e760 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
8021e6cc:	e03ffc15 	stw	zero,-16(fp)
8021e6d0:	00001406 	br	8021e724 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
8021e6d4:	00a00034 	movhi	r2,32768
8021e6d8:	10bfffc4 	addi	r2,r2,-1
8021e6dc:	10bfffc4 	addi	r2,r2,-1
8021e6e0:	103ffe1e 	bne	r2,zero,8021e6dc <__reset+0xfa1fe6dc>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
8021e6e4:	e0fffd17 	ldw	r3,-12(fp)
8021e6e8:	008003f4 	movhi	r2,15
8021e6ec:	10909004 	addi	r2,r2,16960
8021e6f0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
8021e6f4:	00817db4 	movhi	r2,1526
8021e6f8:	10b84004 	addi	r2,r2,-7936
8021e6fc:	10c7203a 	divu	r3,r2,r3
8021e700:	00a00034 	movhi	r2,32768
8021e704:	10bfffc4 	addi	r2,r2,-1
8021e708:	10c5203a 	divu	r2,r2,r3
8021e70c:	e0ffff17 	ldw	r3,-4(fp)
8021e710:	1885c83a 	sub	r2,r3,r2
8021e714:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
8021e718:	e0bffc17 	ldw	r2,-16(fp)
8021e71c:	10800044 	addi	r2,r2,1
8021e720:	e0bffc15 	stw	r2,-16(fp)
8021e724:	e0fffc17 	ldw	r3,-16(fp)
8021e728:	e0bffe17 	ldw	r2,-8(fp)
8021e72c:	18bfe916 	blt	r3,r2,8021e6d4 <__reset+0xfa1fe6d4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021e730:	e0fffd17 	ldw	r3,-12(fp)
8021e734:	008003f4 	movhi	r2,15
8021e738:	10909004 	addi	r2,r2,16960
8021e73c:	1887383a 	mul	r3,r3,r2
8021e740:	00817db4 	movhi	r2,1526
8021e744:	10b84004 	addi	r2,r2,-7936
8021e748:	10c7203a 	divu	r3,r2,r3
8021e74c:	e0bfff17 	ldw	r2,-4(fp)
8021e750:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8021e754:	10bfffc4 	addi	r2,r2,-1
8021e758:	103ffe1e 	bne	r2,zero,8021e754 <__reset+0xfa1fe754>
8021e75c:	00000b06 	br	8021e78c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021e760:	e0fffd17 	ldw	r3,-12(fp)
8021e764:	008003f4 	movhi	r2,15
8021e768:	10909004 	addi	r2,r2,16960
8021e76c:	1887383a 	mul	r3,r3,r2
8021e770:	00817db4 	movhi	r2,1526
8021e774:	10b84004 	addi	r2,r2,-7936
8021e778:	10c7203a 	divu	r3,r2,r3
8021e77c:	e0bfff17 	ldw	r2,-4(fp)
8021e780:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8021e784:	10bfffc4 	addi	r2,r2,-1
8021e788:	00bffe16 	blt	zero,r2,8021e784 <__reset+0xfa1fe784>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
8021e78c:	0005883a 	mov	r2,zero
}
8021e790:	e037883a 	mov	sp,fp
8021e794:	df000017 	ldw	fp,0(sp)
8021e798:	dec00104 	addi	sp,sp,4
8021e79c:	f800283a 	ret

8021e7a0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021e7a0:	defffe04 	addi	sp,sp,-8
8021e7a4:	dfc00115 	stw	ra,4(sp)
8021e7a8:	df000015 	stw	fp,0(sp)
8021e7ac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021e7b0:	d0a00d17 	ldw	r2,-32716(gp)
8021e7b4:	10000326 	beq	r2,zero,8021e7c4 <alt_get_errno+0x24>
8021e7b8:	d0a00d17 	ldw	r2,-32716(gp)
8021e7bc:	103ee83a 	callr	r2
8021e7c0:	00000106 	br	8021e7c8 <alt_get_errno+0x28>
8021e7c4:	d0a03804 	addi	r2,gp,-32544
}
8021e7c8:	e037883a 	mov	sp,fp
8021e7cc:	dfc00117 	ldw	ra,4(sp)
8021e7d0:	df000017 	ldw	fp,0(sp)
8021e7d4:	dec00204 	addi	sp,sp,8
8021e7d8:	f800283a 	ret

8021e7dc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
8021e7dc:	defffb04 	addi	sp,sp,-20
8021e7e0:	dfc00415 	stw	ra,16(sp)
8021e7e4:	df000315 	stw	fp,12(sp)
8021e7e8:	df000304 	addi	fp,sp,12
8021e7ec:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8021e7f0:	e0bfff17 	ldw	r2,-4(fp)
8021e7f4:	10000616 	blt	r2,zero,8021e810 <close+0x34>
8021e7f8:	e0bfff17 	ldw	r2,-4(fp)
8021e7fc:	10c00324 	muli	r3,r2,12
8021e800:	00a008b4 	movhi	r2,32802
8021e804:	1095f304 	addi	r2,r2,22476
8021e808:	1885883a 	add	r2,r3,r2
8021e80c:	00000106 	br	8021e814 <close+0x38>
8021e810:	0005883a 	mov	r2,zero
8021e814:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
8021e818:	e0bffd17 	ldw	r2,-12(fp)
8021e81c:	10001926 	beq	r2,zero,8021e884 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
8021e820:	e0bffd17 	ldw	r2,-12(fp)
8021e824:	10800017 	ldw	r2,0(r2)
8021e828:	10800417 	ldw	r2,16(r2)
8021e82c:	10000626 	beq	r2,zero,8021e848 <close+0x6c>
8021e830:	e0bffd17 	ldw	r2,-12(fp)
8021e834:	10800017 	ldw	r2,0(r2)
8021e838:	10800417 	ldw	r2,16(r2)
8021e83c:	e13ffd17 	ldw	r4,-12(fp)
8021e840:	103ee83a 	callr	r2
8021e844:	00000106 	br	8021e84c <close+0x70>
8021e848:	0005883a 	mov	r2,zero
8021e84c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
8021e850:	e13fff17 	ldw	r4,-4(fp)
8021e854:	021ef500 	call	8021ef50 <alt_release_fd>
    if (rval < 0)
8021e858:	e0bffe17 	ldw	r2,-8(fp)
8021e85c:	1000070e 	bge	r2,zero,8021e87c <close+0xa0>
    {
      ALT_ERRNO = -rval;
8021e860:	021e7a00 	call	8021e7a0 <alt_get_errno>
8021e864:	1007883a 	mov	r3,r2
8021e868:	e0bffe17 	ldw	r2,-8(fp)
8021e86c:	0085c83a 	sub	r2,zero,r2
8021e870:	18800015 	stw	r2,0(r3)
      return -1;
8021e874:	00bfffc4 	movi	r2,-1
8021e878:	00000706 	br	8021e898 <close+0xbc>
    }
    return 0;
8021e87c:	0005883a 	mov	r2,zero
8021e880:	00000506 	br	8021e898 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021e884:	021e7a00 	call	8021e7a0 <alt_get_errno>
8021e888:	1007883a 	mov	r3,r2
8021e88c:	00801444 	movi	r2,81
8021e890:	18800015 	stw	r2,0(r3)
    return -1;
8021e894:	00bfffc4 	movi	r2,-1
  }
}
8021e898:	e037883a 	mov	sp,fp
8021e89c:	dfc00117 	ldw	ra,4(sp)
8021e8a0:	df000017 	ldw	fp,0(sp)
8021e8a4:	dec00204 	addi	sp,sp,8
8021e8a8:	f800283a 	ret

8021e8ac <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8021e8ac:	deffff04 	addi	sp,sp,-4
8021e8b0:	df000015 	stw	fp,0(sp)
8021e8b4:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8021e8b8:	0001883a 	nop
8021e8bc:	e037883a 	mov	sp,fp
8021e8c0:	df000017 	ldw	fp,0(sp)
8021e8c4:	dec00104 	addi	sp,sp,4
8021e8c8:	f800283a 	ret

8021e8cc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
8021e8cc:	defffc04 	addi	sp,sp,-16
8021e8d0:	df000315 	stw	fp,12(sp)
8021e8d4:	df000304 	addi	fp,sp,12
8021e8d8:	e13ffd15 	stw	r4,-12(fp)
8021e8dc:	e17ffe15 	stw	r5,-8(fp)
8021e8e0:	e1bfff15 	stw	r6,-4(fp)
  return len;
8021e8e4:	e0bfff17 	ldw	r2,-4(fp)
}
8021e8e8:	e037883a 	mov	sp,fp
8021e8ec:	df000017 	ldw	fp,0(sp)
8021e8f0:	dec00104 	addi	sp,sp,4
8021e8f4:	f800283a 	ret

8021e8f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021e8f8:	defffe04 	addi	sp,sp,-8
8021e8fc:	dfc00115 	stw	ra,4(sp)
8021e900:	df000015 	stw	fp,0(sp)
8021e904:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021e908:	d0a00d17 	ldw	r2,-32716(gp)
8021e90c:	10000326 	beq	r2,zero,8021e91c <alt_get_errno+0x24>
8021e910:	d0a00d17 	ldw	r2,-32716(gp)
8021e914:	103ee83a 	callr	r2
8021e918:	00000106 	br	8021e920 <alt_get_errno+0x28>
8021e91c:	d0a03804 	addi	r2,gp,-32544
}
8021e920:	e037883a 	mov	sp,fp
8021e924:	dfc00117 	ldw	ra,4(sp)
8021e928:	df000017 	ldw	fp,0(sp)
8021e92c:	dec00204 	addi	sp,sp,8
8021e930:	f800283a 	ret

8021e934 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
8021e934:	defffb04 	addi	sp,sp,-20
8021e938:	dfc00415 	stw	ra,16(sp)
8021e93c:	df000315 	stw	fp,12(sp)
8021e940:	df000304 	addi	fp,sp,12
8021e944:	e13ffe15 	stw	r4,-8(fp)
8021e948:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021e94c:	e0bffe17 	ldw	r2,-8(fp)
8021e950:	10000616 	blt	r2,zero,8021e96c <fstat+0x38>
8021e954:	e0bffe17 	ldw	r2,-8(fp)
8021e958:	10c00324 	muli	r3,r2,12
8021e95c:	00a008b4 	movhi	r2,32802
8021e960:	1095f304 	addi	r2,r2,22476
8021e964:	1885883a 	add	r2,r3,r2
8021e968:	00000106 	br	8021e970 <fstat+0x3c>
8021e96c:	0005883a 	mov	r2,zero
8021e970:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
8021e974:	e0bffd17 	ldw	r2,-12(fp)
8021e978:	10001026 	beq	r2,zero,8021e9bc <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
8021e97c:	e0bffd17 	ldw	r2,-12(fp)
8021e980:	10800017 	ldw	r2,0(r2)
8021e984:	10800817 	ldw	r2,32(r2)
8021e988:	10000726 	beq	r2,zero,8021e9a8 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
8021e98c:	e0bffd17 	ldw	r2,-12(fp)
8021e990:	10800017 	ldw	r2,0(r2)
8021e994:	10800817 	ldw	r2,32(r2)
8021e998:	e17fff17 	ldw	r5,-4(fp)
8021e99c:	e13ffd17 	ldw	r4,-12(fp)
8021e9a0:	103ee83a 	callr	r2
8021e9a4:	00000a06 	br	8021e9d0 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
8021e9a8:	e0bfff17 	ldw	r2,-4(fp)
8021e9ac:	00c80004 	movi	r3,8192
8021e9b0:	10c00115 	stw	r3,4(r2)
      return 0;
8021e9b4:	0005883a 	mov	r2,zero
8021e9b8:	00000506 	br	8021e9d0 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021e9bc:	021e8f80 	call	8021e8f8 <alt_get_errno>
8021e9c0:	1007883a 	mov	r3,r2
8021e9c4:	00801444 	movi	r2,81
8021e9c8:	18800015 	stw	r2,0(r3)
    return -1;
8021e9cc:	00bfffc4 	movi	r2,-1
  }
}
8021e9d0:	e037883a 	mov	sp,fp
8021e9d4:	dfc00117 	ldw	ra,4(sp)
8021e9d8:	df000017 	ldw	fp,0(sp)
8021e9dc:	dec00204 	addi	sp,sp,8
8021e9e0:	f800283a 	ret

8021e9e4 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
8021e9e4:	defff004 	addi	sp,sp,-64
8021e9e8:	df000f15 	stw	fp,60(sp)
8021e9ec:	df000f04 	addi	fp,sp,60
8021e9f0:	e13ffd15 	stw	r4,-12(fp)
8021e9f4:	e17ffe15 	stw	r5,-8(fp)
8021e9f8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
8021e9fc:	00bffa84 	movi	r2,-22
8021ea00:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021ea04:	e0bffd17 	ldw	r2,-12(fp)
8021ea08:	10800828 	cmpgeui	r2,r2,32
8021ea0c:	1000501e 	bne	r2,zero,8021eb50 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ea10:	0005303a 	rdctl	r2,status
8021ea14:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ea18:	e0fff617 	ldw	r3,-40(fp)
8021ea1c:	00bfff84 	movi	r2,-2
8021ea20:	1884703a 	and	r2,r3,r2
8021ea24:	1001703a 	wrctl	status,r2
  
  return context;
8021ea28:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
8021ea2c:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
8021ea30:	00a008b4 	movhi	r2,32802
8021ea34:	109c6504 	addi	r2,r2,29076
8021ea38:	e0fffd17 	ldw	r3,-12(fp)
8021ea3c:	180690fa 	slli	r3,r3,3
8021ea40:	10c5883a 	add	r2,r2,r3
8021ea44:	e0ffff17 	ldw	r3,-4(fp)
8021ea48:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
8021ea4c:	00a008b4 	movhi	r2,32802
8021ea50:	109c6504 	addi	r2,r2,29076
8021ea54:	e0fffd17 	ldw	r3,-12(fp)
8021ea58:	180690fa 	slli	r3,r3,3
8021ea5c:	10c5883a 	add	r2,r2,r3
8021ea60:	10800104 	addi	r2,r2,4
8021ea64:	e0fffe17 	ldw	r3,-8(fp)
8021ea68:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
8021ea6c:	e0bfff17 	ldw	r2,-4(fp)
8021ea70:	10001926 	beq	r2,zero,8021ead8 <alt_irq_register+0xf4>
8021ea74:	e0bffd17 	ldw	r2,-12(fp)
8021ea78:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ea7c:	0005303a 	rdctl	r2,status
8021ea80:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ea84:	e0fff717 	ldw	r3,-36(fp)
8021ea88:	00bfff84 	movi	r2,-2
8021ea8c:	1884703a 	and	r2,r3,r2
8021ea90:	1001703a 	wrctl	status,r2
  
  return context;
8021ea94:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021ea98:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
8021ea9c:	00c00044 	movi	r3,1
8021eaa0:	e0bff217 	ldw	r2,-56(fp)
8021eaa4:	1884983a 	sll	r2,r3,r2
8021eaa8:	1007883a 	mov	r3,r2
8021eaac:	d0a03917 	ldw	r2,-32540(gp)
8021eab0:	1884b03a 	or	r2,r3,r2
8021eab4:	d0a03915 	stw	r2,-32540(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021eab8:	d0a03917 	ldw	r2,-32540(gp)
8021eabc:	100170fa 	wrctl	ienable,r2
8021eac0:	e0bff817 	ldw	r2,-32(fp)
8021eac4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021eac8:	e0bff917 	ldw	r2,-28(fp)
8021eacc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021ead0:	0005883a 	mov	r2,zero
8021ead4:	00001906 	br	8021eb3c <alt_irq_register+0x158>
8021ead8:	e0bffd17 	ldw	r2,-12(fp)
8021eadc:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021eae0:	0005303a 	rdctl	r2,status
8021eae4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021eae8:	e0fffa17 	ldw	r3,-24(fp)
8021eaec:	00bfff84 	movi	r2,-2
8021eaf0:	1884703a 	and	r2,r3,r2
8021eaf4:	1001703a 	wrctl	status,r2
  
  return context;
8021eaf8:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021eafc:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8021eb00:	00c00044 	movi	r3,1
8021eb04:	e0bff417 	ldw	r2,-48(fp)
8021eb08:	1884983a 	sll	r2,r3,r2
8021eb0c:	0084303a 	nor	r2,zero,r2
8021eb10:	1007883a 	mov	r3,r2
8021eb14:	d0a03917 	ldw	r2,-32540(gp)
8021eb18:	1884703a 	and	r2,r3,r2
8021eb1c:	d0a03915 	stw	r2,-32540(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021eb20:	d0a03917 	ldw	r2,-32540(gp)
8021eb24:	100170fa 	wrctl	ienable,r2
8021eb28:	e0bffb17 	ldw	r2,-20(fp)
8021eb2c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021eb30:	e0bffc17 	ldw	r2,-16(fp)
8021eb34:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021eb38:	0005883a 	mov	r2,zero
8021eb3c:	e0bff115 	stw	r2,-60(fp)
8021eb40:	e0bff317 	ldw	r2,-52(fp)
8021eb44:	e0bff515 	stw	r2,-44(fp)
8021eb48:	e0bff517 	ldw	r2,-44(fp)
8021eb4c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
8021eb50:	e0bff117 	ldw	r2,-60(fp)
}
8021eb54:	e037883a 	mov	sp,fp
8021eb58:	df000017 	ldw	fp,0(sp)
8021eb5c:	dec00104 	addi	sp,sp,4
8021eb60:	f800283a 	ret

8021eb64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021eb64:	defffe04 	addi	sp,sp,-8
8021eb68:	dfc00115 	stw	ra,4(sp)
8021eb6c:	df000015 	stw	fp,0(sp)
8021eb70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021eb74:	d0a00d17 	ldw	r2,-32716(gp)
8021eb78:	10000326 	beq	r2,zero,8021eb88 <alt_get_errno+0x24>
8021eb7c:	d0a00d17 	ldw	r2,-32716(gp)
8021eb80:	103ee83a 	callr	r2
8021eb84:	00000106 	br	8021eb8c <alt_get_errno+0x28>
8021eb88:	d0a03804 	addi	r2,gp,-32544
}
8021eb8c:	e037883a 	mov	sp,fp
8021eb90:	dfc00117 	ldw	ra,4(sp)
8021eb94:	df000017 	ldw	fp,0(sp)
8021eb98:	dec00204 	addi	sp,sp,8
8021eb9c:	f800283a 	ret

8021eba0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
8021eba0:	deffed04 	addi	sp,sp,-76
8021eba4:	dfc01215 	stw	ra,72(sp)
8021eba8:	df001115 	stw	fp,68(sp)
8021ebac:	df001104 	addi	fp,sp,68
8021ebb0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ebb4:	e0bfff17 	ldw	r2,-4(fp)
8021ebb8:	10000616 	blt	r2,zero,8021ebd4 <isatty+0x34>
8021ebbc:	e0bfff17 	ldw	r2,-4(fp)
8021ebc0:	10c00324 	muli	r3,r2,12
8021ebc4:	00a008b4 	movhi	r2,32802
8021ebc8:	1095f304 	addi	r2,r2,22476
8021ebcc:	1885883a 	add	r2,r3,r2
8021ebd0:	00000106 	br	8021ebd8 <isatty+0x38>
8021ebd4:	0005883a 	mov	r2,zero
8021ebd8:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
8021ebdc:	e0bfef17 	ldw	r2,-68(fp)
8021ebe0:	10000e26 	beq	r2,zero,8021ec1c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
8021ebe4:	e0bfef17 	ldw	r2,-68(fp)
8021ebe8:	10800017 	ldw	r2,0(r2)
8021ebec:	10800817 	ldw	r2,32(r2)
8021ebf0:	1000021e 	bne	r2,zero,8021ebfc <isatty+0x5c>
    {
      return 1;
8021ebf4:	00800044 	movi	r2,1
8021ebf8:	00000d06 	br	8021ec30 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
8021ebfc:	e0bff004 	addi	r2,fp,-64
8021ec00:	100b883a 	mov	r5,r2
8021ec04:	e13fff17 	ldw	r4,-4(fp)
8021ec08:	021e9340 	call	8021e934 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
8021ec0c:	e0bff117 	ldw	r2,-60(fp)
8021ec10:	10880020 	cmpeqi	r2,r2,8192
8021ec14:	10803fcc 	andi	r2,r2,255
8021ec18:	00000506 	br	8021ec30 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021ec1c:	021eb640 	call	8021eb64 <alt_get_errno>
8021ec20:	1007883a 	mov	r3,r2
8021ec24:	00801444 	movi	r2,81
8021ec28:	18800015 	stw	r2,0(r3)
    return 0;
8021ec2c:	0005883a 	mov	r2,zero
  }
}
8021ec30:	e037883a 	mov	sp,fp
8021ec34:	dfc00117 	ldw	ra,4(sp)
8021ec38:	df000017 	ldw	fp,0(sp)
8021ec3c:	dec00204 	addi	sp,sp,8
8021ec40:	f800283a 	ret

8021ec44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ec44:	defffe04 	addi	sp,sp,-8
8021ec48:	dfc00115 	stw	ra,4(sp)
8021ec4c:	df000015 	stw	fp,0(sp)
8021ec50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ec54:	d0a00d17 	ldw	r2,-32716(gp)
8021ec58:	10000326 	beq	r2,zero,8021ec68 <alt_get_errno+0x24>
8021ec5c:	d0a00d17 	ldw	r2,-32716(gp)
8021ec60:	103ee83a 	callr	r2
8021ec64:	00000106 	br	8021ec6c <alt_get_errno+0x28>
8021ec68:	d0a03804 	addi	r2,gp,-32544
}
8021ec6c:	e037883a 	mov	sp,fp
8021ec70:	dfc00117 	ldw	ra,4(sp)
8021ec74:	df000017 	ldw	fp,0(sp)
8021ec78:	dec00204 	addi	sp,sp,8
8021ec7c:	f800283a 	ret

8021ec80 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
8021ec80:	defff904 	addi	sp,sp,-28
8021ec84:	dfc00615 	stw	ra,24(sp)
8021ec88:	df000515 	stw	fp,20(sp)
8021ec8c:	df000504 	addi	fp,sp,20
8021ec90:	e13ffd15 	stw	r4,-12(fp)
8021ec94:	e17ffe15 	stw	r5,-8(fp)
8021ec98:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8021ec9c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021eca0:	e0bffd17 	ldw	r2,-12(fp)
8021eca4:	10000616 	blt	r2,zero,8021ecc0 <lseek+0x40>
8021eca8:	e0bffd17 	ldw	r2,-12(fp)
8021ecac:	10c00324 	muli	r3,r2,12
8021ecb0:	00a008b4 	movhi	r2,32802
8021ecb4:	1095f304 	addi	r2,r2,22476
8021ecb8:	1885883a 	add	r2,r3,r2
8021ecbc:	00000106 	br	8021ecc4 <lseek+0x44>
8021ecc0:	0005883a 	mov	r2,zero
8021ecc4:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
8021ecc8:	e0bffc17 	ldw	r2,-16(fp)
8021eccc:	10001026 	beq	r2,zero,8021ed10 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
8021ecd0:	e0bffc17 	ldw	r2,-16(fp)
8021ecd4:	10800017 	ldw	r2,0(r2)
8021ecd8:	10800717 	ldw	r2,28(r2)
8021ecdc:	10000926 	beq	r2,zero,8021ed04 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
8021ece0:	e0bffc17 	ldw	r2,-16(fp)
8021ece4:	10800017 	ldw	r2,0(r2)
8021ece8:	10800717 	ldw	r2,28(r2)
8021ecec:	e1bfff17 	ldw	r6,-4(fp)
8021ecf0:	e17ffe17 	ldw	r5,-8(fp)
8021ecf4:	e13ffc17 	ldw	r4,-16(fp)
8021ecf8:	103ee83a 	callr	r2
8021ecfc:	e0bffb15 	stw	r2,-20(fp)
8021ed00:	00000506 	br	8021ed18 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
8021ed04:	00bfde84 	movi	r2,-134
8021ed08:	e0bffb15 	stw	r2,-20(fp)
8021ed0c:	00000206 	br	8021ed18 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
8021ed10:	00bfebc4 	movi	r2,-81
8021ed14:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
8021ed18:	e0bffb17 	ldw	r2,-20(fp)
8021ed1c:	1000070e 	bge	r2,zero,8021ed3c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
8021ed20:	021ec440 	call	8021ec44 <alt_get_errno>
8021ed24:	1007883a 	mov	r3,r2
8021ed28:	e0bffb17 	ldw	r2,-20(fp)
8021ed2c:	0085c83a 	sub	r2,zero,r2
8021ed30:	18800015 	stw	r2,0(r3)
    rc = -1;
8021ed34:	00bfffc4 	movi	r2,-1
8021ed38:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8021ed3c:	e0bffb17 	ldw	r2,-20(fp)
}
8021ed40:	e037883a 	mov	sp,fp
8021ed44:	dfc00117 	ldw	ra,4(sp)
8021ed48:	df000017 	ldw	fp,0(sp)
8021ed4c:	dec00204 	addi	sp,sp,8
8021ed50:	f800283a 	ret

8021ed54 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
8021ed54:	defffd04 	addi	sp,sp,-12
8021ed58:	dfc00215 	stw	ra,8(sp)
8021ed5c:	df000115 	stw	fp,4(sp)
8021ed60:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
8021ed64:	0009883a 	mov	r4,zero
8021ed68:	021f3a00 	call	8021f3a0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
8021ed6c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
8021ed70:	021f3d80 	call	8021f3d8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
8021ed74:	01a008b4 	movhi	r6,32802
8021ed78:	31931904 	addi	r6,r6,19556
8021ed7c:	016008b4 	movhi	r5,32802
8021ed80:	29531904 	addi	r5,r5,19556
8021ed84:	012008b4 	movhi	r4,32802
8021ed88:	21131904 	addi	r4,r4,19556
8021ed8c:	0222f7c0 	call	80222f7c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
8021ed90:	0222ac80 	call	80222ac8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
8021ed94:	012008b4 	movhi	r4,32802
8021ed98:	210aca04 	addi	r4,r4,11048
8021ed9c:	02237200 	call	80223720 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8021eda0:	d0a03a17 	ldw	r2,-32536(gp)
8021eda4:	d0e03b17 	ldw	r3,-32532(gp)
8021eda8:	d1203c17 	ldw	r4,-32528(gp)
8021edac:	200d883a 	mov	r6,r4
8021edb0:	180b883a 	mov	r5,r3
8021edb4:	1009883a 	mov	r4,r2
8021edb8:	020dcc40 	call	8020dcc4 <main>
8021edbc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8021edc0:	01000044 	movi	r4,1
8021edc4:	021e7dc0 	call	8021e7dc <close>
  exit (result);
8021edc8:	e13fff17 	ldw	r4,-4(fp)
8021edcc:	02237340 	call	80223734 <exit>

8021edd0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8021edd0:	defffe04 	addi	sp,sp,-8
8021edd4:	df000115 	stw	fp,4(sp)
8021edd8:	df000104 	addi	fp,sp,4
8021eddc:	e13fff15 	stw	r4,-4(fp)
}
8021ede0:	0001883a 	nop
8021ede4:	e037883a 	mov	sp,fp
8021ede8:	df000017 	ldw	fp,0(sp)
8021edec:	dec00104 	addi	sp,sp,4
8021edf0:	f800283a 	ret

8021edf4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
8021edf4:	defffe04 	addi	sp,sp,-8
8021edf8:	df000115 	stw	fp,4(sp)
8021edfc:	df000104 	addi	fp,sp,4
8021ee00:	e13fff15 	stw	r4,-4(fp)
}
8021ee04:	0001883a 	nop
8021ee08:	e037883a 	mov	sp,fp
8021ee0c:	df000017 	ldw	fp,0(sp)
8021ee10:	dec00104 	addi	sp,sp,4
8021ee14:	f800283a 	ret

8021ee18 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ee18:	defffe04 	addi	sp,sp,-8
8021ee1c:	dfc00115 	stw	ra,4(sp)
8021ee20:	df000015 	stw	fp,0(sp)
8021ee24:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ee28:	d0a00d17 	ldw	r2,-32716(gp)
8021ee2c:	10000326 	beq	r2,zero,8021ee3c <alt_get_errno+0x24>
8021ee30:	d0a00d17 	ldw	r2,-32716(gp)
8021ee34:	103ee83a 	callr	r2
8021ee38:	00000106 	br	8021ee40 <alt_get_errno+0x28>
8021ee3c:	d0a03804 	addi	r2,gp,-32544
}
8021ee40:	e037883a 	mov	sp,fp
8021ee44:	dfc00117 	ldw	ra,4(sp)
8021ee48:	df000017 	ldw	fp,0(sp)
8021ee4c:	dec00204 	addi	sp,sp,8
8021ee50:	f800283a 	ret

8021ee54 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
8021ee54:	defff904 	addi	sp,sp,-28
8021ee58:	dfc00615 	stw	ra,24(sp)
8021ee5c:	df000515 	stw	fp,20(sp)
8021ee60:	df000504 	addi	fp,sp,20
8021ee64:	e13ffd15 	stw	r4,-12(fp)
8021ee68:	e17ffe15 	stw	r5,-8(fp)
8021ee6c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ee70:	e0bffd17 	ldw	r2,-12(fp)
8021ee74:	10000616 	blt	r2,zero,8021ee90 <read+0x3c>
8021ee78:	e0bffd17 	ldw	r2,-12(fp)
8021ee7c:	10c00324 	muli	r3,r2,12
8021ee80:	00a008b4 	movhi	r2,32802
8021ee84:	1095f304 	addi	r2,r2,22476
8021ee88:	1885883a 	add	r2,r3,r2
8021ee8c:	00000106 	br	8021ee94 <read+0x40>
8021ee90:	0005883a 	mov	r2,zero
8021ee94:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8021ee98:	e0bffb17 	ldw	r2,-20(fp)
8021ee9c:	10002226 	beq	r2,zero,8021ef28 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8021eea0:	e0bffb17 	ldw	r2,-20(fp)
8021eea4:	10800217 	ldw	r2,8(r2)
8021eea8:	108000cc 	andi	r2,r2,3
8021eeac:	10800060 	cmpeqi	r2,r2,1
8021eeb0:	1000181e 	bne	r2,zero,8021ef14 <read+0xc0>
        (fd->dev->read))
8021eeb4:	e0bffb17 	ldw	r2,-20(fp)
8021eeb8:	10800017 	ldw	r2,0(r2)
8021eebc:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8021eec0:	10001426 	beq	r2,zero,8021ef14 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
8021eec4:	e0bffb17 	ldw	r2,-20(fp)
8021eec8:	10800017 	ldw	r2,0(r2)
8021eecc:	10800517 	ldw	r2,20(r2)
8021eed0:	e0ffff17 	ldw	r3,-4(fp)
8021eed4:	180d883a 	mov	r6,r3
8021eed8:	e17ffe17 	ldw	r5,-8(fp)
8021eedc:	e13ffb17 	ldw	r4,-20(fp)
8021eee0:	103ee83a 	callr	r2
8021eee4:	e0bffc15 	stw	r2,-16(fp)
8021eee8:	e0bffc17 	ldw	r2,-16(fp)
8021eeec:	1000070e 	bge	r2,zero,8021ef0c <read+0xb8>
        {
          ALT_ERRNO = -rval;
8021eef0:	021ee180 	call	8021ee18 <alt_get_errno>
8021eef4:	1007883a 	mov	r3,r2
8021eef8:	e0bffc17 	ldw	r2,-16(fp)
8021eefc:	0085c83a 	sub	r2,zero,r2
8021ef00:	18800015 	stw	r2,0(r3)
          return -1;
8021ef04:	00bfffc4 	movi	r2,-1
8021ef08:	00000c06 	br	8021ef3c <read+0xe8>
        }
        return rval;
8021ef0c:	e0bffc17 	ldw	r2,-16(fp)
8021ef10:	00000a06 	br	8021ef3c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
8021ef14:	021ee180 	call	8021ee18 <alt_get_errno>
8021ef18:	1007883a 	mov	r3,r2
8021ef1c:	00800344 	movi	r2,13
8021ef20:	18800015 	stw	r2,0(r3)
8021ef24:	00000406 	br	8021ef38 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
8021ef28:	021ee180 	call	8021ee18 <alt_get_errno>
8021ef2c:	1007883a 	mov	r3,r2
8021ef30:	00801444 	movi	r2,81
8021ef34:	18800015 	stw	r2,0(r3)
  }
  return -1;
8021ef38:	00bfffc4 	movi	r2,-1
}
8021ef3c:	e037883a 	mov	sp,fp
8021ef40:	dfc00117 	ldw	ra,4(sp)
8021ef44:	df000017 	ldw	fp,0(sp)
8021ef48:	dec00204 	addi	sp,sp,8
8021ef4c:	f800283a 	ret

8021ef50 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
8021ef50:	defffe04 	addi	sp,sp,-8
8021ef54:	df000115 	stw	fp,4(sp)
8021ef58:	df000104 	addi	fp,sp,4
8021ef5c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
8021ef60:	e0bfff17 	ldw	r2,-4(fp)
8021ef64:	108000d0 	cmplti	r2,r2,3
8021ef68:	10000d1e 	bne	r2,zero,8021efa0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8021ef6c:	00a008b4 	movhi	r2,32802
8021ef70:	1095f304 	addi	r2,r2,22476
8021ef74:	e0ffff17 	ldw	r3,-4(fp)
8021ef78:	18c00324 	muli	r3,r3,12
8021ef7c:	10c5883a 	add	r2,r2,r3
8021ef80:	10800204 	addi	r2,r2,8
8021ef84:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
8021ef88:	00a008b4 	movhi	r2,32802
8021ef8c:	1095f304 	addi	r2,r2,22476
8021ef90:	e0ffff17 	ldw	r3,-4(fp)
8021ef94:	18c00324 	muli	r3,r3,12
8021ef98:	10c5883a 	add	r2,r2,r3
8021ef9c:	10000015 	stw	zero,0(r2)
  }
}
8021efa0:	0001883a 	nop
8021efa4:	e037883a 	mov	sp,fp
8021efa8:	df000017 	ldw	fp,0(sp)
8021efac:	dec00104 	addi	sp,sp,4
8021efb0:	f800283a 	ret

8021efb4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
8021efb4:	defff904 	addi	sp,sp,-28
8021efb8:	df000615 	stw	fp,24(sp)
8021efbc:	df000604 	addi	fp,sp,24
8021efc0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021efc4:	0005303a 	rdctl	r2,status
8021efc8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021efcc:	e0fffe17 	ldw	r3,-8(fp)
8021efd0:	00bfff84 	movi	r2,-2
8021efd4:	1884703a 	and	r2,r3,r2
8021efd8:	1001703a 	wrctl	status,r2
  
  return context;
8021efdc:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
8021efe0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
8021efe4:	d0a00f17 	ldw	r2,-32708(gp)
8021efe8:	10c000c4 	addi	r3,r2,3
8021efec:	00bfff04 	movi	r2,-4
8021eff0:	1884703a 	and	r2,r3,r2
8021eff4:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
8021eff8:	d0e00f17 	ldw	r3,-32708(gp)
8021effc:	e0bfff17 	ldw	r2,-4(fp)
8021f000:	1887883a 	add	r3,r3,r2
8021f004:	00a00c34 	movhi	r2,32816
8021f008:	10800004 	addi	r2,r2,0
8021f00c:	10c0062e 	bgeu	r2,r3,8021f028 <sbrk+0x74>
8021f010:	e0bffb17 	ldw	r2,-20(fp)
8021f014:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021f018:	e0bffa17 	ldw	r2,-24(fp)
8021f01c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
8021f020:	00bfffc4 	movi	r2,-1
8021f024:	00000b06 	br	8021f054 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
8021f028:	d0a00f17 	ldw	r2,-32708(gp)
8021f02c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
8021f030:	d0e00f17 	ldw	r3,-32708(gp)
8021f034:	e0bfff17 	ldw	r2,-4(fp)
8021f038:	1885883a 	add	r2,r3,r2
8021f03c:	d0a00f15 	stw	r2,-32708(gp)
8021f040:	e0bffb17 	ldw	r2,-20(fp)
8021f044:	e0bffc15 	stw	r2,-16(fp)
8021f048:	e0bffc17 	ldw	r2,-16(fp)
8021f04c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
8021f050:	e0bffd17 	ldw	r2,-12(fp)
} 
8021f054:	e037883a 	mov	sp,fp
8021f058:	df000017 	ldw	fp,0(sp)
8021f05c:	dec00104 	addi	sp,sp,4
8021f060:	f800283a 	ret

8021f064 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
8021f064:	defffa04 	addi	sp,sp,-24
8021f068:	df000515 	stw	fp,20(sp)
8021f06c:	df000504 	addi	fp,sp,20
8021f070:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021f074:	0005303a 	rdctl	r2,status
8021f078:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021f07c:	e0fffc17 	ldw	r3,-16(fp)
8021f080:	00bfff84 	movi	r2,-2
8021f084:	1884703a 	and	r2,r3,r2
8021f088:	1001703a 	wrctl	status,r2
  
  return context;
8021f08c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
8021f090:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
8021f094:	e0bfff17 	ldw	r2,-4(fp)
8021f098:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8021f09c:	e0bffd17 	ldw	r2,-12(fp)
8021f0a0:	10800017 	ldw	r2,0(r2)
8021f0a4:	e0fffd17 	ldw	r3,-12(fp)
8021f0a8:	18c00117 	ldw	r3,4(r3)
8021f0ac:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
8021f0b0:	e0bffd17 	ldw	r2,-12(fp)
8021f0b4:	10800117 	ldw	r2,4(r2)
8021f0b8:	e0fffd17 	ldw	r3,-12(fp)
8021f0bc:	18c00017 	ldw	r3,0(r3)
8021f0c0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
8021f0c4:	e0bffd17 	ldw	r2,-12(fp)
8021f0c8:	e0fffd17 	ldw	r3,-12(fp)
8021f0cc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
8021f0d0:	e0bffd17 	ldw	r2,-12(fp)
8021f0d4:	e0fffd17 	ldw	r3,-12(fp)
8021f0d8:	10c00015 	stw	r3,0(r2)
8021f0dc:	e0bffb17 	ldw	r2,-20(fp)
8021f0e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021f0e4:	e0bffe17 	ldw	r2,-8(fp)
8021f0e8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8021f0ec:	0001883a 	nop
8021f0f0:	e037883a 	mov	sp,fp
8021f0f4:	df000017 	ldw	fp,0(sp)
8021f0f8:	dec00104 	addi	sp,sp,4
8021f0fc:	f800283a 	ret

8021f100 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
8021f100:	defffb04 	addi	sp,sp,-20
8021f104:	dfc00415 	stw	ra,16(sp)
8021f108:	df000315 	stw	fp,12(sp)
8021f10c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
8021f110:	d0a01017 	ldw	r2,-32704(gp)
8021f114:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
8021f118:	d0a03e17 	ldw	r2,-32520(gp)
8021f11c:	10800044 	addi	r2,r2,1
8021f120:	d0a03e15 	stw	r2,-32520(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8021f124:	00002e06 	br	8021f1e0 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
8021f128:	e0bffd17 	ldw	r2,-12(fp)
8021f12c:	10800017 	ldw	r2,0(r2)
8021f130:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
8021f134:	e0bffd17 	ldw	r2,-12(fp)
8021f138:	10800403 	ldbu	r2,16(r2)
8021f13c:	10803fcc 	andi	r2,r2,255
8021f140:	10000426 	beq	r2,zero,8021f154 <alt_tick+0x54>
8021f144:	d0a03e17 	ldw	r2,-32520(gp)
8021f148:	1000021e 	bne	r2,zero,8021f154 <alt_tick+0x54>
    {
      alarm->rollover = 0;
8021f14c:	e0bffd17 	ldw	r2,-12(fp)
8021f150:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
8021f154:	e0bffd17 	ldw	r2,-12(fp)
8021f158:	10800217 	ldw	r2,8(r2)
8021f15c:	d0e03e17 	ldw	r3,-32520(gp)
8021f160:	18801d36 	bltu	r3,r2,8021f1d8 <alt_tick+0xd8>
8021f164:	e0bffd17 	ldw	r2,-12(fp)
8021f168:	10800403 	ldbu	r2,16(r2)
8021f16c:	10803fcc 	andi	r2,r2,255
8021f170:	1000191e 	bne	r2,zero,8021f1d8 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
8021f174:	e0bffd17 	ldw	r2,-12(fp)
8021f178:	10800317 	ldw	r2,12(r2)
8021f17c:	e0fffd17 	ldw	r3,-12(fp)
8021f180:	18c00517 	ldw	r3,20(r3)
8021f184:	1809883a 	mov	r4,r3
8021f188:	103ee83a 	callr	r2
8021f18c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
8021f190:	e0bfff17 	ldw	r2,-4(fp)
8021f194:	1000031e 	bne	r2,zero,8021f1a4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
8021f198:	e13ffd17 	ldw	r4,-12(fp)
8021f19c:	021f0640 	call	8021f064 <alt_alarm_stop>
8021f1a0:	00000d06 	br	8021f1d8 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
8021f1a4:	e0bffd17 	ldw	r2,-12(fp)
8021f1a8:	10c00217 	ldw	r3,8(r2)
8021f1ac:	e0bfff17 	ldw	r2,-4(fp)
8021f1b0:	1887883a 	add	r3,r3,r2
8021f1b4:	e0bffd17 	ldw	r2,-12(fp)
8021f1b8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
8021f1bc:	e0bffd17 	ldw	r2,-12(fp)
8021f1c0:	10c00217 	ldw	r3,8(r2)
8021f1c4:	d0a03e17 	ldw	r2,-32520(gp)
8021f1c8:	1880032e 	bgeu	r3,r2,8021f1d8 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
8021f1cc:	e0bffd17 	ldw	r2,-12(fp)
8021f1d0:	00c00044 	movi	r3,1
8021f1d4:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
8021f1d8:	e0bffe17 	ldw	r2,-8(fp)
8021f1dc:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8021f1e0:	e0fffd17 	ldw	r3,-12(fp)
8021f1e4:	d0a01004 	addi	r2,gp,-32704
8021f1e8:	18bfcf1e 	bne	r3,r2,8021f128 <__reset+0xfa1ff128>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
8021f1ec:	0001883a 	nop
}
8021f1f0:	0001883a 	nop
8021f1f4:	e037883a 	mov	sp,fp
8021f1f8:	dfc00117 	ldw	ra,4(sp)
8021f1fc:	df000017 	ldw	fp,0(sp)
8021f200:	dec00204 	addi	sp,sp,8
8021f204:	f800283a 	ret

8021f208 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
8021f208:	defffd04 	addi	sp,sp,-12
8021f20c:	dfc00215 	stw	ra,8(sp)
8021f210:	df000115 	stw	fp,4(sp)
8021f214:	df000104 	addi	fp,sp,4
8021f218:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8021f21c:	e13fff17 	ldw	r4,-4(fp)
8021f220:	021e6780 	call	8021e678 <alt_busy_sleep>
}
8021f224:	e037883a 	mov	sp,fp
8021f228:	dfc00117 	ldw	ra,4(sp)
8021f22c:	df000017 	ldw	fp,0(sp)
8021f230:	dec00204 	addi	sp,sp,8
8021f234:	f800283a 	ret

8021f238 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021f238:	defffe04 	addi	sp,sp,-8
8021f23c:	dfc00115 	stw	ra,4(sp)
8021f240:	df000015 	stw	fp,0(sp)
8021f244:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021f248:	d0a00d17 	ldw	r2,-32716(gp)
8021f24c:	10000326 	beq	r2,zero,8021f25c <alt_get_errno+0x24>
8021f250:	d0a00d17 	ldw	r2,-32716(gp)
8021f254:	103ee83a 	callr	r2
8021f258:	00000106 	br	8021f260 <alt_get_errno+0x28>
8021f25c:	d0a03804 	addi	r2,gp,-32544
}
8021f260:	e037883a 	mov	sp,fp
8021f264:	dfc00117 	ldw	ra,4(sp)
8021f268:	df000017 	ldw	fp,0(sp)
8021f26c:	dec00204 	addi	sp,sp,8
8021f270:	f800283a 	ret

8021f274 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
8021f274:	defff904 	addi	sp,sp,-28
8021f278:	dfc00615 	stw	ra,24(sp)
8021f27c:	df000515 	stw	fp,20(sp)
8021f280:	df000504 	addi	fp,sp,20
8021f284:	e13ffd15 	stw	r4,-12(fp)
8021f288:	e17ffe15 	stw	r5,-8(fp)
8021f28c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021f290:	e0bffd17 	ldw	r2,-12(fp)
8021f294:	10000616 	blt	r2,zero,8021f2b0 <write+0x3c>
8021f298:	e0bffd17 	ldw	r2,-12(fp)
8021f29c:	10c00324 	muli	r3,r2,12
8021f2a0:	00a008b4 	movhi	r2,32802
8021f2a4:	1095f304 	addi	r2,r2,22476
8021f2a8:	1885883a 	add	r2,r3,r2
8021f2ac:	00000106 	br	8021f2b4 <write+0x40>
8021f2b0:	0005883a 	mov	r2,zero
8021f2b4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8021f2b8:	e0bffb17 	ldw	r2,-20(fp)
8021f2bc:	10002126 	beq	r2,zero,8021f344 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
8021f2c0:	e0bffb17 	ldw	r2,-20(fp)
8021f2c4:	10800217 	ldw	r2,8(r2)
8021f2c8:	108000cc 	andi	r2,r2,3
8021f2cc:	10001826 	beq	r2,zero,8021f330 <write+0xbc>
8021f2d0:	e0bffb17 	ldw	r2,-20(fp)
8021f2d4:	10800017 	ldw	r2,0(r2)
8021f2d8:	10800617 	ldw	r2,24(r2)
8021f2dc:	10001426 	beq	r2,zero,8021f330 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
8021f2e0:	e0bffb17 	ldw	r2,-20(fp)
8021f2e4:	10800017 	ldw	r2,0(r2)
8021f2e8:	10800617 	ldw	r2,24(r2)
8021f2ec:	e0ffff17 	ldw	r3,-4(fp)
8021f2f0:	180d883a 	mov	r6,r3
8021f2f4:	e17ffe17 	ldw	r5,-8(fp)
8021f2f8:	e13ffb17 	ldw	r4,-20(fp)
8021f2fc:	103ee83a 	callr	r2
8021f300:	e0bffc15 	stw	r2,-16(fp)
8021f304:	e0bffc17 	ldw	r2,-16(fp)
8021f308:	1000070e 	bge	r2,zero,8021f328 <write+0xb4>
      {
        ALT_ERRNO = -rval;
8021f30c:	021f2380 	call	8021f238 <alt_get_errno>
8021f310:	1007883a 	mov	r3,r2
8021f314:	e0bffc17 	ldw	r2,-16(fp)
8021f318:	0085c83a 	sub	r2,zero,r2
8021f31c:	18800015 	stw	r2,0(r3)
        return -1;
8021f320:	00bfffc4 	movi	r2,-1
8021f324:	00000c06 	br	8021f358 <write+0xe4>
      }
      return rval;
8021f328:	e0bffc17 	ldw	r2,-16(fp)
8021f32c:	00000a06 	br	8021f358 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
8021f330:	021f2380 	call	8021f238 <alt_get_errno>
8021f334:	1007883a 	mov	r3,r2
8021f338:	00800344 	movi	r2,13
8021f33c:	18800015 	stw	r2,0(r3)
8021f340:	00000406 	br	8021f354 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8021f344:	021f2380 	call	8021f238 <alt_get_errno>
8021f348:	1007883a 	mov	r3,r2
8021f34c:	00801444 	movi	r2,81
8021f350:	18800015 	stw	r2,0(r3)
  }
  return -1;
8021f354:	00bfffc4 	movi	r2,-1
}
8021f358:	e037883a 	mov	sp,fp
8021f35c:	dfc00117 	ldw	ra,4(sp)
8021f360:	df000017 	ldw	fp,0(sp)
8021f364:	dec00204 	addi	sp,sp,8
8021f368:	f800283a 	ret

8021f36c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
8021f36c:	defffd04 	addi	sp,sp,-12
8021f370:	dfc00215 	stw	ra,8(sp)
8021f374:	df000115 	stw	fp,4(sp)
8021f378:	df000104 	addi	fp,sp,4
8021f37c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
8021f380:	d1600a04 	addi	r5,gp,-32728
8021f384:	e13fff17 	ldw	r4,-4(fp)
8021f388:	0222a240 	call	80222a24 <alt_dev_llist_insert>
}
8021f38c:	e037883a 	mov	sp,fp
8021f390:	dfc00117 	ldw	ra,4(sp)
8021f394:	df000017 	ldw	fp,0(sp)
8021f398:	dec00204 	addi	sp,sp,8
8021f39c:	f800283a 	ret

8021f3a0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
8021f3a0:	defffd04 	addi	sp,sp,-12
8021f3a4:	dfc00215 	stw	ra,8(sp)
8021f3a8:	df000115 	stw	fp,4(sp)
8021f3ac:	df000104 	addi	fp,sp,4
8021f3b0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
8021f3b4:	02234b40 	call	802234b4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
8021f3b8:	00800044 	movi	r2,1
8021f3bc:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
8021f3c0:	0001883a 	nop
8021f3c4:	e037883a 	mov	sp,fp
8021f3c8:	dfc00117 	ldw	ra,4(sp)
8021f3cc:	df000017 	ldw	fp,0(sp)
8021f3d0:	dec00204 	addi	sp,sp,8
8021f3d4:	f800283a 	ret

8021f3d8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8021f3d8:	defffe04 	addi	sp,sp,-8
8021f3dc:	dfc00115 	stw	ra,4(sp)
8021f3e0:	df000015 	stw	fp,0(sp)
8021f3e4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8021f3e8:	01c0fa04 	movi	r7,1000
8021f3ec:	000d883a 	mov	r6,zero
8021f3f0:	000b883a 	mov	r5,zero
8021f3f4:	01204034 	movhi	r4,33024
8021f3f8:	21022004 	addi	r4,r4,2176
8021f3fc:	021ffa00 	call	8021ffa0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
8021f400:	01800384 	movi	r6,14
8021f404:	000b883a 	mov	r5,zero
8021f408:	012008b4 	movhi	r4,32802
8021f40c:	21165e04 	addi	r4,r4,22904
8021f410:	021f6240 	call	8021f624 <altera_avalon_jtag_uart_init>
8021f414:	012008b4 	movhi	r4,32802
8021f418:	21165404 	addi	r4,r4,22864
8021f41c:	021f36c0 	call	8021f36c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
8021f420:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
8021f424:	01800344 	movi	r6,13
8021f428:	000b883a 	mov	r5,zero
8021f42c:	012008b4 	movhi	r4,32802
8021f430:	211a7604 	addi	r4,r4,27096
8021f434:	022012c0 	call	8022012c <altera_avalon_uart_init>
8021f438:	012008b4 	movhi	r4,32802
8021f43c:	211a6c04 	addi	r4,r4,27056
8021f440:	021f36c0 	call	8021f36c <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
8021f444:	00a008b4 	movhi	r2,32802
8021f448:	109aa004 	addi	r2,r2,27264
8021f44c:	10c00717 	ldw	r3,28(r2)
8021f450:	00a008b4 	movhi	r2,32802
8021f454:	109aa004 	addi	r2,r2,27264
8021f458:	10800817 	ldw	r2,32(r2)
8021f45c:	100d883a 	mov	r6,r2
8021f460:	180b883a 	mov	r5,r3
8021f464:	012008b4 	movhi	r4,32802
8021f468:	211aa004 	addi	r4,r4,27264
8021f46c:	02225e40 	call	802225e4 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
8021f470:	00a008b4 	movhi	r2,32802
8021f474:	109ab804 	addi	r2,r2,27360
8021f478:	10c00717 	ldw	r3,28(r2)
8021f47c:	00a008b4 	movhi	r2,32802
8021f480:	109ab804 	addi	r2,r2,27360
8021f484:	10800817 	ldw	r2,32(r2)
8021f488:	100d883a 	mov	r6,r2
8021f48c:	180b883a 	mov	r5,r3
8021f490:	012008b4 	movhi	r4,32802
8021f494:	211ab804 	addi	r4,r4,27360
8021f498:	02225e40 	call	802225e4 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
8021f49c:	012008b4 	movhi	r4,32802
8021f4a0:	211ad004 	addi	r4,r4,27456
8021f4a4:	021f36c0 	call	8021f36c <alt_dev_reg>
}
8021f4a8:	0001883a 	nop
8021f4ac:	e037883a 	mov	sp,fp
8021f4b0:	dfc00117 	ldw	ra,4(sp)
8021f4b4:	df000017 	ldw	fp,0(sp)
8021f4b8:	dec00204 	addi	sp,sp,8
8021f4bc:	f800283a 	ret

8021f4c0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8021f4c0:	defffa04 	addi	sp,sp,-24
8021f4c4:	dfc00515 	stw	ra,20(sp)
8021f4c8:	df000415 	stw	fp,16(sp)
8021f4cc:	df000404 	addi	fp,sp,16
8021f4d0:	e13ffd15 	stw	r4,-12(fp)
8021f4d4:	e17ffe15 	stw	r5,-8(fp)
8021f4d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f4dc:	e0bffd17 	ldw	r2,-12(fp)
8021f4e0:	10800017 	ldw	r2,0(r2)
8021f4e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
8021f4e8:	e0bffc17 	ldw	r2,-16(fp)
8021f4ec:	10c00a04 	addi	r3,r2,40
8021f4f0:	e0bffd17 	ldw	r2,-12(fp)
8021f4f4:	10800217 	ldw	r2,8(r2)
8021f4f8:	100f883a 	mov	r7,r2
8021f4fc:	e1bfff17 	ldw	r6,-4(fp)
8021f500:	e17ffe17 	ldw	r5,-8(fp)
8021f504:	1809883a 	mov	r4,r3
8021f508:	021fae80 	call	8021fae8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
8021f50c:	e037883a 	mov	sp,fp
8021f510:	dfc00117 	ldw	ra,4(sp)
8021f514:	df000017 	ldw	fp,0(sp)
8021f518:	dec00204 	addi	sp,sp,8
8021f51c:	f800283a 	ret

8021f520 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8021f520:	defffa04 	addi	sp,sp,-24
8021f524:	dfc00515 	stw	ra,20(sp)
8021f528:	df000415 	stw	fp,16(sp)
8021f52c:	df000404 	addi	fp,sp,16
8021f530:	e13ffd15 	stw	r4,-12(fp)
8021f534:	e17ffe15 	stw	r5,-8(fp)
8021f538:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f53c:	e0bffd17 	ldw	r2,-12(fp)
8021f540:	10800017 	ldw	r2,0(r2)
8021f544:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
8021f548:	e0bffc17 	ldw	r2,-16(fp)
8021f54c:	10c00a04 	addi	r3,r2,40
8021f550:	e0bffd17 	ldw	r2,-12(fp)
8021f554:	10800217 	ldw	r2,8(r2)
8021f558:	100f883a 	mov	r7,r2
8021f55c:	e1bfff17 	ldw	r6,-4(fp)
8021f560:	e17ffe17 	ldw	r5,-8(fp)
8021f564:	1809883a 	mov	r4,r3
8021f568:	021fd040 	call	8021fd04 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
8021f56c:	e037883a 	mov	sp,fp
8021f570:	dfc00117 	ldw	ra,4(sp)
8021f574:	df000017 	ldw	fp,0(sp)
8021f578:	dec00204 	addi	sp,sp,8
8021f57c:	f800283a 	ret

8021f580 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
8021f580:	defffc04 	addi	sp,sp,-16
8021f584:	dfc00315 	stw	ra,12(sp)
8021f588:	df000215 	stw	fp,8(sp)
8021f58c:	df000204 	addi	fp,sp,8
8021f590:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f594:	e0bfff17 	ldw	r2,-4(fp)
8021f598:	10800017 	ldw	r2,0(r2)
8021f59c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
8021f5a0:	e0bffe17 	ldw	r2,-8(fp)
8021f5a4:	10c00a04 	addi	r3,r2,40
8021f5a8:	e0bfff17 	ldw	r2,-4(fp)
8021f5ac:	10800217 	ldw	r2,8(r2)
8021f5b0:	100b883a 	mov	r5,r2
8021f5b4:	1809883a 	mov	r4,r3
8021f5b8:	021f9900 	call	8021f990 <altera_avalon_jtag_uart_close>
}
8021f5bc:	e037883a 	mov	sp,fp
8021f5c0:	dfc00117 	ldw	ra,4(sp)
8021f5c4:	df000017 	ldw	fp,0(sp)
8021f5c8:	dec00204 	addi	sp,sp,8
8021f5cc:	f800283a 	ret

8021f5d0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
8021f5d0:	defffa04 	addi	sp,sp,-24
8021f5d4:	dfc00515 	stw	ra,20(sp)
8021f5d8:	df000415 	stw	fp,16(sp)
8021f5dc:	df000404 	addi	fp,sp,16
8021f5e0:	e13ffd15 	stw	r4,-12(fp)
8021f5e4:	e17ffe15 	stw	r5,-8(fp)
8021f5e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
8021f5ec:	e0bffd17 	ldw	r2,-12(fp)
8021f5f0:	10800017 	ldw	r2,0(r2)
8021f5f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
8021f5f8:	e0bffc17 	ldw	r2,-16(fp)
8021f5fc:	10800a04 	addi	r2,r2,40
8021f600:	e1bfff17 	ldw	r6,-4(fp)
8021f604:	e17ffe17 	ldw	r5,-8(fp)
8021f608:	1009883a 	mov	r4,r2
8021f60c:	021f9f80 	call	8021f9f8 <altera_avalon_jtag_uart_ioctl>
}
8021f610:	e037883a 	mov	sp,fp
8021f614:	dfc00117 	ldw	ra,4(sp)
8021f618:	df000017 	ldw	fp,0(sp)
8021f61c:	dec00204 	addi	sp,sp,8
8021f620:	f800283a 	ret

8021f624 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
8021f624:	defffa04 	addi	sp,sp,-24
8021f628:	dfc00515 	stw	ra,20(sp)
8021f62c:	df000415 	stw	fp,16(sp)
8021f630:	df000404 	addi	fp,sp,16
8021f634:	e13ffd15 	stw	r4,-12(fp)
8021f638:	e17ffe15 	stw	r5,-8(fp)
8021f63c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021f640:	e0bffd17 	ldw	r2,-12(fp)
8021f644:	00c00044 	movi	r3,1
8021f648:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
8021f64c:	e0bffd17 	ldw	r2,-12(fp)
8021f650:	10800017 	ldw	r2,0(r2)
8021f654:	10800104 	addi	r2,r2,4
8021f658:	1007883a 	mov	r3,r2
8021f65c:	e0bffd17 	ldw	r2,-12(fp)
8021f660:	10800817 	ldw	r2,32(r2)
8021f664:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8021f668:	e0bffe17 	ldw	r2,-8(fp)
8021f66c:	e0ffff17 	ldw	r3,-4(fp)
8021f670:	d8000015 	stw	zero,0(sp)
8021f674:	e1fffd17 	ldw	r7,-12(fp)
8021f678:	01a008b4 	movhi	r6,32802
8021f67c:	31bdb904 	addi	r6,r6,-2332
8021f680:	180b883a 	mov	r5,r3
8021f684:	1009883a 	mov	r4,r2
8021f688:	0222c180 	call	80222c18 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
8021f68c:	e0bffd17 	ldw	r2,-12(fp)
8021f690:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
8021f694:	e0bffd17 	ldw	r2,-12(fp)
8021f698:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8021f69c:	d0e03d17 	ldw	r3,-32524(gp)
8021f6a0:	e1fffd17 	ldw	r7,-12(fp)
8021f6a4:	01a008b4 	movhi	r6,32802
8021f6a8:	31be3c04 	addi	r6,r6,-1808
8021f6ac:	180b883a 	mov	r5,r3
8021f6b0:	1009883a 	mov	r4,r2
8021f6b4:	02228940 	call	80222894 <alt_alarm_start>
8021f6b8:	1000040e 	bge	r2,zero,8021f6cc <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
8021f6bc:	e0fffd17 	ldw	r3,-12(fp)
8021f6c0:	00a00034 	movhi	r2,32768
8021f6c4:	10bfffc4 	addi	r2,r2,-1
8021f6c8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
8021f6cc:	0001883a 	nop
8021f6d0:	e037883a 	mov	sp,fp
8021f6d4:	dfc00117 	ldw	ra,4(sp)
8021f6d8:	df000017 	ldw	fp,0(sp)
8021f6dc:	dec00204 	addi	sp,sp,8
8021f6e0:	f800283a 	ret

8021f6e4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
8021f6e4:	defff804 	addi	sp,sp,-32
8021f6e8:	df000715 	stw	fp,28(sp)
8021f6ec:	df000704 	addi	fp,sp,28
8021f6f0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
8021f6f4:	e0bfff17 	ldw	r2,-4(fp)
8021f6f8:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
8021f6fc:	e0bffb17 	ldw	r2,-20(fp)
8021f700:	10800017 	ldw	r2,0(r2)
8021f704:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f708:	e0bffc17 	ldw	r2,-16(fp)
8021f70c:	10800104 	addi	r2,r2,4
8021f710:	10800037 	ldwio	r2,0(r2)
8021f714:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
8021f718:	e0bffd17 	ldw	r2,-12(fp)
8021f71c:	1080c00c 	andi	r2,r2,768
8021f720:	10006d26 	beq	r2,zero,8021f8d8 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
8021f724:	e0bffd17 	ldw	r2,-12(fp)
8021f728:	1080400c 	andi	r2,r2,256
8021f72c:	10003526 	beq	r2,zero,8021f804 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
8021f730:	00800074 	movhi	r2,1
8021f734:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f738:	e0bffb17 	ldw	r2,-20(fp)
8021f73c:	10800a17 	ldw	r2,40(r2)
8021f740:	10800044 	addi	r2,r2,1
8021f744:	1081ffcc 	andi	r2,r2,2047
8021f748:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
8021f74c:	e0bffb17 	ldw	r2,-20(fp)
8021f750:	10c00b17 	ldw	r3,44(r2)
8021f754:	e0bffe17 	ldw	r2,-8(fp)
8021f758:	18801526 	beq	r3,r2,8021f7b0 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
8021f75c:	e0bffc17 	ldw	r2,-16(fp)
8021f760:	10800037 	ldwio	r2,0(r2)
8021f764:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
8021f768:	e0bff917 	ldw	r2,-28(fp)
8021f76c:	10a0000c 	andi	r2,r2,32768
8021f770:	10001126 	beq	r2,zero,8021f7b8 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
8021f774:	e0bffb17 	ldw	r2,-20(fp)
8021f778:	10800a17 	ldw	r2,40(r2)
8021f77c:	e0fff917 	ldw	r3,-28(fp)
8021f780:	1809883a 	mov	r4,r3
8021f784:	e0fffb17 	ldw	r3,-20(fp)
8021f788:	1885883a 	add	r2,r3,r2
8021f78c:	10800e04 	addi	r2,r2,56
8021f790:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f794:	e0bffb17 	ldw	r2,-20(fp)
8021f798:	10800a17 	ldw	r2,40(r2)
8021f79c:	10800044 	addi	r2,r2,1
8021f7a0:	10c1ffcc 	andi	r3,r2,2047
8021f7a4:	e0bffb17 	ldw	r2,-20(fp)
8021f7a8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
8021f7ac:	003fe206 	br	8021f738 <__reset+0xfa1ff738>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
8021f7b0:	0001883a 	nop
8021f7b4:	00000106 	br	8021f7bc <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
8021f7b8:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
8021f7bc:	e0bff917 	ldw	r2,-28(fp)
8021f7c0:	10bfffec 	andhi	r2,r2,65535
8021f7c4:	10000f26 	beq	r2,zero,8021f804 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021f7c8:	e0bffb17 	ldw	r2,-20(fp)
8021f7cc:	10c00817 	ldw	r3,32(r2)
8021f7d0:	00bfff84 	movi	r2,-2
8021f7d4:	1886703a 	and	r3,r3,r2
8021f7d8:	e0bffb17 	ldw	r2,-20(fp)
8021f7dc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
8021f7e0:	e0bffc17 	ldw	r2,-16(fp)
8021f7e4:	10800104 	addi	r2,r2,4
8021f7e8:	1007883a 	mov	r3,r2
8021f7ec:	e0bffb17 	ldw	r2,-20(fp)
8021f7f0:	10800817 	ldw	r2,32(r2)
8021f7f4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f7f8:	e0bffc17 	ldw	r2,-16(fp)
8021f7fc:	10800104 	addi	r2,r2,4
8021f800:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
8021f804:	e0bffd17 	ldw	r2,-12(fp)
8021f808:	1080800c 	andi	r2,r2,512
8021f80c:	103fbe26 	beq	r2,zero,8021f708 <__reset+0xfa1ff708>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
8021f810:	e0bffd17 	ldw	r2,-12(fp)
8021f814:	1004d43a 	srli	r2,r2,16
8021f818:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
8021f81c:	00001406 	br	8021f870 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
8021f820:	e0bffc17 	ldw	r2,-16(fp)
8021f824:	e0fffb17 	ldw	r3,-20(fp)
8021f828:	18c00d17 	ldw	r3,52(r3)
8021f82c:	e13ffb17 	ldw	r4,-20(fp)
8021f830:	20c7883a 	add	r3,r4,r3
8021f834:	18c20e04 	addi	r3,r3,2104
8021f838:	18c00003 	ldbu	r3,0(r3)
8021f83c:	18c03fcc 	andi	r3,r3,255
8021f840:	18c0201c 	xori	r3,r3,128
8021f844:	18ffe004 	addi	r3,r3,-128
8021f848:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f84c:	e0bffb17 	ldw	r2,-20(fp)
8021f850:	10800d17 	ldw	r2,52(r2)
8021f854:	10800044 	addi	r2,r2,1
8021f858:	10c1ffcc 	andi	r3,r2,2047
8021f85c:	e0bffb17 	ldw	r2,-20(fp)
8021f860:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
8021f864:	e0bffa17 	ldw	r2,-24(fp)
8021f868:	10bfffc4 	addi	r2,r2,-1
8021f86c:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
8021f870:	e0bffa17 	ldw	r2,-24(fp)
8021f874:	10000526 	beq	r2,zero,8021f88c <altera_avalon_jtag_uart_irq+0x1a8>
8021f878:	e0bffb17 	ldw	r2,-20(fp)
8021f87c:	10c00d17 	ldw	r3,52(r2)
8021f880:	e0bffb17 	ldw	r2,-20(fp)
8021f884:	10800c17 	ldw	r2,48(r2)
8021f888:	18bfe51e 	bne	r3,r2,8021f820 <__reset+0xfa1ff820>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
8021f88c:	e0bffa17 	ldw	r2,-24(fp)
8021f890:	103f9d26 	beq	r2,zero,8021f708 <__reset+0xfa1ff708>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8021f894:	e0bffb17 	ldw	r2,-20(fp)
8021f898:	10c00817 	ldw	r3,32(r2)
8021f89c:	00bfff44 	movi	r2,-3
8021f8a0:	1886703a 	and	r3,r3,r2
8021f8a4:	e0bffb17 	ldw	r2,-20(fp)
8021f8a8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021f8ac:	e0bffb17 	ldw	r2,-20(fp)
8021f8b0:	10800017 	ldw	r2,0(r2)
8021f8b4:	10800104 	addi	r2,r2,4
8021f8b8:	1007883a 	mov	r3,r2
8021f8bc:	e0bffb17 	ldw	r2,-20(fp)
8021f8c0:	10800817 	ldw	r2,32(r2)
8021f8c4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f8c8:	e0bffc17 	ldw	r2,-16(fp)
8021f8cc:	10800104 	addi	r2,r2,4
8021f8d0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
8021f8d4:	003f8c06 	br	8021f708 <__reset+0xfa1ff708>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
8021f8d8:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
8021f8dc:	0001883a 	nop
8021f8e0:	e037883a 	mov	sp,fp
8021f8e4:	df000017 	ldw	fp,0(sp)
8021f8e8:	dec00104 	addi	sp,sp,4
8021f8ec:	f800283a 	ret

8021f8f0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
8021f8f0:	defff804 	addi	sp,sp,-32
8021f8f4:	df000715 	stw	fp,28(sp)
8021f8f8:	df000704 	addi	fp,sp,28
8021f8fc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
8021f900:	e0bffb17 	ldw	r2,-20(fp)
8021f904:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
8021f908:	e0bff917 	ldw	r2,-28(fp)
8021f90c:	10800017 	ldw	r2,0(r2)
8021f910:	10800104 	addi	r2,r2,4
8021f914:	10800037 	ldwio	r2,0(r2)
8021f918:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
8021f91c:	e0bffa17 	ldw	r2,-24(fp)
8021f920:	1081000c 	andi	r2,r2,1024
8021f924:	10000b26 	beq	r2,zero,8021f954 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
8021f928:	e0bff917 	ldw	r2,-28(fp)
8021f92c:	10800017 	ldw	r2,0(r2)
8021f930:	10800104 	addi	r2,r2,4
8021f934:	1007883a 	mov	r3,r2
8021f938:	e0bff917 	ldw	r2,-28(fp)
8021f93c:	10800817 	ldw	r2,32(r2)
8021f940:	10810014 	ori	r2,r2,1024
8021f944:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
8021f948:	e0bff917 	ldw	r2,-28(fp)
8021f94c:	10000915 	stw	zero,36(r2)
8021f950:	00000a06 	br	8021f97c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
8021f954:	e0bff917 	ldw	r2,-28(fp)
8021f958:	10c00917 	ldw	r3,36(r2)
8021f95c:	00a00034 	movhi	r2,32768
8021f960:	10bfff04 	addi	r2,r2,-4
8021f964:	10c00536 	bltu	r2,r3,8021f97c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
8021f968:	e0bff917 	ldw	r2,-28(fp)
8021f96c:	10800917 	ldw	r2,36(r2)
8021f970:	10c00044 	addi	r3,r2,1
8021f974:	e0bff917 	ldw	r2,-28(fp)
8021f978:	10c00915 	stw	r3,36(r2)
8021f97c:	d0a03d17 	ldw	r2,-32524(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
8021f980:	e037883a 	mov	sp,fp
8021f984:	df000017 	ldw	fp,0(sp)
8021f988:	dec00104 	addi	sp,sp,4
8021f98c:	f800283a 	ret

8021f990 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
8021f990:	defffd04 	addi	sp,sp,-12
8021f994:	df000215 	stw	fp,8(sp)
8021f998:	df000204 	addi	fp,sp,8
8021f99c:	e13ffe15 	stw	r4,-8(fp)
8021f9a0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8021f9a4:	00000506 	br	8021f9bc <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8021f9a8:	e0bfff17 	ldw	r2,-4(fp)
8021f9ac:	1090000c 	andi	r2,r2,16384
8021f9b0:	10000226 	beq	r2,zero,8021f9bc <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
8021f9b4:	00bffd44 	movi	r2,-11
8021f9b8:	00000b06 	br	8021f9e8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8021f9bc:	e0bffe17 	ldw	r2,-8(fp)
8021f9c0:	10c00d17 	ldw	r3,52(r2)
8021f9c4:	e0bffe17 	ldw	r2,-8(fp)
8021f9c8:	10800c17 	ldw	r2,48(r2)
8021f9cc:	18800526 	beq	r3,r2,8021f9e4 <altera_avalon_jtag_uart_close+0x54>
8021f9d0:	e0bffe17 	ldw	r2,-8(fp)
8021f9d4:	10c00917 	ldw	r3,36(r2)
8021f9d8:	e0bffe17 	ldw	r2,-8(fp)
8021f9dc:	10800117 	ldw	r2,4(r2)
8021f9e0:	18bff136 	bltu	r3,r2,8021f9a8 <__reset+0xfa1ff9a8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8021f9e4:	0005883a 	mov	r2,zero
}
8021f9e8:	e037883a 	mov	sp,fp
8021f9ec:	df000017 	ldw	fp,0(sp)
8021f9f0:	dec00104 	addi	sp,sp,4
8021f9f4:	f800283a 	ret

8021f9f8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
8021f9f8:	defffa04 	addi	sp,sp,-24
8021f9fc:	df000515 	stw	fp,20(sp)
8021fa00:	df000504 	addi	fp,sp,20
8021fa04:	e13ffd15 	stw	r4,-12(fp)
8021fa08:	e17ffe15 	stw	r5,-8(fp)
8021fa0c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
8021fa10:	00bff9c4 	movi	r2,-25
8021fa14:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
8021fa18:	e0bffe17 	ldw	r2,-8(fp)
8021fa1c:	10da8060 	cmpeqi	r3,r2,27137
8021fa20:	1800031e 	bne	r3,zero,8021fa30 <altera_avalon_jtag_uart_ioctl+0x38>
8021fa24:	109a80a0 	cmpeqi	r2,r2,27138
8021fa28:	1000181e 	bne	r2,zero,8021fa8c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
8021fa2c:	00002906 	br	8021fad4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
8021fa30:	e0bffd17 	ldw	r2,-12(fp)
8021fa34:	10c00117 	ldw	r3,4(r2)
8021fa38:	00a00034 	movhi	r2,32768
8021fa3c:	10bfffc4 	addi	r2,r2,-1
8021fa40:	18802126 	beq	r3,r2,8021fac8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
8021fa44:	e0bfff17 	ldw	r2,-4(fp)
8021fa48:	10800017 	ldw	r2,0(r2)
8021fa4c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
8021fa50:	e0bffc17 	ldw	r2,-16(fp)
8021fa54:	10800090 	cmplti	r2,r2,2
8021fa58:	1000061e 	bne	r2,zero,8021fa74 <altera_avalon_jtag_uart_ioctl+0x7c>
8021fa5c:	e0fffc17 	ldw	r3,-16(fp)
8021fa60:	00a00034 	movhi	r2,32768
8021fa64:	10bfffc4 	addi	r2,r2,-1
8021fa68:	18800226 	beq	r3,r2,8021fa74 <altera_avalon_jtag_uart_ioctl+0x7c>
8021fa6c:	e0bffc17 	ldw	r2,-16(fp)
8021fa70:	00000206 	br	8021fa7c <altera_avalon_jtag_uart_ioctl+0x84>
8021fa74:	00a00034 	movhi	r2,32768
8021fa78:	10bfff84 	addi	r2,r2,-2
8021fa7c:	e0fffd17 	ldw	r3,-12(fp)
8021fa80:	18800115 	stw	r2,4(r3)
      rc = 0;
8021fa84:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8021fa88:	00000f06 	br	8021fac8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
8021fa8c:	e0bffd17 	ldw	r2,-12(fp)
8021fa90:	10c00117 	ldw	r3,4(r2)
8021fa94:	00a00034 	movhi	r2,32768
8021fa98:	10bfffc4 	addi	r2,r2,-1
8021fa9c:	18800c26 	beq	r3,r2,8021fad0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
8021faa0:	e0bffd17 	ldw	r2,-12(fp)
8021faa4:	10c00917 	ldw	r3,36(r2)
8021faa8:	e0bffd17 	ldw	r2,-12(fp)
8021faac:	10800117 	ldw	r2,4(r2)
8021fab0:	1885803a 	cmpltu	r2,r3,r2
8021fab4:	10c03fcc 	andi	r3,r2,255
8021fab8:	e0bfff17 	ldw	r2,-4(fp)
8021fabc:	10c00015 	stw	r3,0(r2)
      rc = 0;
8021fac0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8021fac4:	00000206 	br	8021fad0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
8021fac8:	0001883a 	nop
8021facc:	00000106 	br	8021fad4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
8021fad0:	0001883a 	nop

  default:
    break;
  }

  return rc;
8021fad4:	e0bffb17 	ldw	r2,-20(fp)
}
8021fad8:	e037883a 	mov	sp,fp
8021fadc:	df000017 	ldw	fp,0(sp)
8021fae0:	dec00104 	addi	sp,sp,4
8021fae4:	f800283a 	ret

8021fae8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
8021fae8:	defff304 	addi	sp,sp,-52
8021faec:	dfc00c15 	stw	ra,48(sp)
8021faf0:	df000b15 	stw	fp,44(sp)
8021faf4:	df000b04 	addi	fp,sp,44
8021faf8:	e13ffc15 	stw	r4,-16(fp)
8021fafc:	e17ffd15 	stw	r5,-12(fp)
8021fb00:	e1bffe15 	stw	r6,-8(fp)
8021fb04:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
8021fb08:	e0bffd17 	ldw	r2,-12(fp)
8021fb0c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8021fb10:	00004706 	br	8021fc30 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
8021fb14:	e0bffc17 	ldw	r2,-16(fp)
8021fb18:	10800a17 	ldw	r2,40(r2)
8021fb1c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
8021fb20:	e0bffc17 	ldw	r2,-16(fp)
8021fb24:	10800b17 	ldw	r2,44(r2)
8021fb28:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
8021fb2c:	e0fff717 	ldw	r3,-36(fp)
8021fb30:	e0bff817 	ldw	r2,-32(fp)
8021fb34:	18800536 	bltu	r3,r2,8021fb4c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
8021fb38:	e0fff717 	ldw	r3,-36(fp)
8021fb3c:	e0bff817 	ldw	r2,-32(fp)
8021fb40:	1885c83a 	sub	r2,r3,r2
8021fb44:	e0bff615 	stw	r2,-40(fp)
8021fb48:	00000406 	br	8021fb5c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
8021fb4c:	00c20004 	movi	r3,2048
8021fb50:	e0bff817 	ldw	r2,-32(fp)
8021fb54:	1885c83a 	sub	r2,r3,r2
8021fb58:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021fb5c:	e0bff617 	ldw	r2,-40(fp)
8021fb60:	10001e26 	beq	r2,zero,8021fbdc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
8021fb64:	e0fffe17 	ldw	r3,-8(fp)
8021fb68:	e0bff617 	ldw	r2,-40(fp)
8021fb6c:	1880022e 	bgeu	r3,r2,8021fb78 <altera_avalon_jtag_uart_read+0x90>
        n = space;
8021fb70:	e0bffe17 	ldw	r2,-8(fp)
8021fb74:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
8021fb78:	e0bffc17 	ldw	r2,-16(fp)
8021fb7c:	10c00e04 	addi	r3,r2,56
8021fb80:	e0bff817 	ldw	r2,-32(fp)
8021fb84:	1885883a 	add	r2,r3,r2
8021fb88:	e1bff617 	ldw	r6,-40(fp)
8021fb8c:	100b883a 	mov	r5,r2
8021fb90:	e13ff517 	ldw	r4,-44(fp)
8021fb94:	020f9600 	call	8020f960 <memcpy>
      ptr   += n;
8021fb98:	e0fff517 	ldw	r3,-44(fp)
8021fb9c:	e0bff617 	ldw	r2,-40(fp)
8021fba0:	1885883a 	add	r2,r3,r2
8021fba4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
8021fba8:	e0fffe17 	ldw	r3,-8(fp)
8021fbac:	e0bff617 	ldw	r2,-40(fp)
8021fbb0:	1885c83a 	sub	r2,r3,r2
8021fbb4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021fbb8:	e0fff817 	ldw	r3,-32(fp)
8021fbbc:	e0bff617 	ldw	r2,-40(fp)
8021fbc0:	1885883a 	add	r2,r3,r2
8021fbc4:	10c1ffcc 	andi	r3,r2,2047
8021fbc8:	e0bffc17 	ldw	r2,-16(fp)
8021fbcc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
8021fbd0:	e0bffe17 	ldw	r2,-8(fp)
8021fbd4:	00bfcf16 	blt	zero,r2,8021fb14 <__reset+0xfa1ffb14>
8021fbd8:	00000106 	br	8021fbe0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
8021fbdc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
8021fbe0:	e0fff517 	ldw	r3,-44(fp)
8021fbe4:	e0bffd17 	ldw	r2,-12(fp)
8021fbe8:	1880141e 	bne	r3,r2,8021fc3c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
8021fbec:	e0bfff17 	ldw	r2,-4(fp)
8021fbf0:	1090000c 	andi	r2,r2,16384
8021fbf4:	1000131e 	bne	r2,zero,8021fc44 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
8021fbf8:	0001883a 	nop
8021fbfc:	e0bffc17 	ldw	r2,-16(fp)
8021fc00:	10c00a17 	ldw	r3,40(r2)
8021fc04:	e0bff717 	ldw	r2,-36(fp)
8021fc08:	1880051e 	bne	r3,r2,8021fc20 <altera_avalon_jtag_uart_read+0x138>
8021fc0c:	e0bffc17 	ldw	r2,-16(fp)
8021fc10:	10c00917 	ldw	r3,36(r2)
8021fc14:	e0bffc17 	ldw	r2,-16(fp)
8021fc18:	10800117 	ldw	r2,4(r2)
8021fc1c:	18bff736 	bltu	r3,r2,8021fbfc <__reset+0xfa1ffbfc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
8021fc20:	e0bffc17 	ldw	r2,-16(fp)
8021fc24:	10c00a17 	ldw	r3,40(r2)
8021fc28:	e0bff717 	ldw	r2,-36(fp)
8021fc2c:	18800726 	beq	r3,r2,8021fc4c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8021fc30:	e0bffe17 	ldw	r2,-8(fp)
8021fc34:	00bfb716 	blt	zero,r2,8021fb14 <__reset+0xfa1ffb14>
8021fc38:	00000506 	br	8021fc50 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
8021fc3c:	0001883a 	nop
8021fc40:	00000306 	br	8021fc50 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
8021fc44:	0001883a 	nop
8021fc48:	00000106 	br	8021fc50 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
8021fc4c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
8021fc50:	e0fff517 	ldw	r3,-44(fp)
8021fc54:	e0bffd17 	ldw	r2,-12(fp)
8021fc58:	18801826 	beq	r3,r2,8021fcbc <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021fc5c:	0005303a 	rdctl	r2,status
8021fc60:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021fc64:	e0fffb17 	ldw	r3,-20(fp)
8021fc68:	00bfff84 	movi	r2,-2
8021fc6c:	1884703a 	and	r2,r3,r2
8021fc70:	1001703a 	wrctl	status,r2
  
  return context;
8021fc74:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
8021fc78:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021fc7c:	e0bffc17 	ldw	r2,-16(fp)
8021fc80:	10800817 	ldw	r2,32(r2)
8021fc84:	10c00054 	ori	r3,r2,1
8021fc88:	e0bffc17 	ldw	r2,-16(fp)
8021fc8c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021fc90:	e0bffc17 	ldw	r2,-16(fp)
8021fc94:	10800017 	ldw	r2,0(r2)
8021fc98:	10800104 	addi	r2,r2,4
8021fc9c:	1007883a 	mov	r3,r2
8021fca0:	e0bffc17 	ldw	r2,-16(fp)
8021fca4:	10800817 	ldw	r2,32(r2)
8021fca8:	18800035 	stwio	r2,0(r3)
8021fcac:	e0bffa17 	ldw	r2,-24(fp)
8021fcb0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021fcb4:	e0bff917 	ldw	r2,-28(fp)
8021fcb8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
8021fcbc:	e0fff517 	ldw	r3,-44(fp)
8021fcc0:	e0bffd17 	ldw	r2,-12(fp)
8021fcc4:	18800426 	beq	r3,r2,8021fcd8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
8021fcc8:	e0fff517 	ldw	r3,-44(fp)
8021fccc:	e0bffd17 	ldw	r2,-12(fp)
8021fcd0:	1885c83a 	sub	r2,r3,r2
8021fcd4:	00000606 	br	8021fcf0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
8021fcd8:	e0bfff17 	ldw	r2,-4(fp)
8021fcdc:	1090000c 	andi	r2,r2,16384
8021fce0:	10000226 	beq	r2,zero,8021fcec <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
8021fce4:	00bffd44 	movi	r2,-11
8021fce8:	00000106 	br	8021fcf0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
8021fcec:	00bffec4 	movi	r2,-5
}
8021fcf0:	e037883a 	mov	sp,fp
8021fcf4:	dfc00117 	ldw	ra,4(sp)
8021fcf8:	df000017 	ldw	fp,0(sp)
8021fcfc:	dec00204 	addi	sp,sp,8
8021fd00:	f800283a 	ret

8021fd04 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
8021fd04:	defff304 	addi	sp,sp,-52
8021fd08:	dfc00c15 	stw	ra,48(sp)
8021fd0c:	df000b15 	stw	fp,44(sp)
8021fd10:	df000b04 	addi	fp,sp,44
8021fd14:	e13ffc15 	stw	r4,-16(fp)
8021fd18:	e17ffd15 	stw	r5,-12(fp)
8021fd1c:	e1bffe15 	stw	r6,-8(fp)
8021fd20:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
8021fd24:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
8021fd28:	e0bffd17 	ldw	r2,-12(fp)
8021fd2c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8021fd30:	00003706 	br	8021fe10 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
8021fd34:	e0bffc17 	ldw	r2,-16(fp)
8021fd38:	10800c17 	ldw	r2,48(r2)
8021fd3c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
8021fd40:	e0bffc17 	ldw	r2,-16(fp)
8021fd44:	10800d17 	ldw	r2,52(r2)
8021fd48:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
8021fd4c:	e0fff917 	ldw	r3,-28(fp)
8021fd50:	e0bff517 	ldw	r2,-44(fp)
8021fd54:	1880062e 	bgeu	r3,r2,8021fd70 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
8021fd58:	e0fff517 	ldw	r3,-44(fp)
8021fd5c:	e0bff917 	ldw	r2,-28(fp)
8021fd60:	1885c83a 	sub	r2,r3,r2
8021fd64:	10bfffc4 	addi	r2,r2,-1
8021fd68:	e0bff615 	stw	r2,-40(fp)
8021fd6c:	00000b06 	br	8021fd9c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
8021fd70:	e0bff517 	ldw	r2,-44(fp)
8021fd74:	10000526 	beq	r2,zero,8021fd8c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
8021fd78:	00c20004 	movi	r3,2048
8021fd7c:	e0bff917 	ldw	r2,-28(fp)
8021fd80:	1885c83a 	sub	r2,r3,r2
8021fd84:	e0bff615 	stw	r2,-40(fp)
8021fd88:	00000406 	br	8021fd9c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
8021fd8c:	00c1ffc4 	movi	r3,2047
8021fd90:	e0bff917 	ldw	r2,-28(fp)
8021fd94:	1885c83a 	sub	r2,r3,r2
8021fd98:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021fd9c:	e0bff617 	ldw	r2,-40(fp)
8021fda0:	10001e26 	beq	r2,zero,8021fe1c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
8021fda4:	e0fffe17 	ldw	r3,-8(fp)
8021fda8:	e0bff617 	ldw	r2,-40(fp)
8021fdac:	1880022e 	bgeu	r3,r2,8021fdb8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
8021fdb0:	e0bffe17 	ldw	r2,-8(fp)
8021fdb4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
8021fdb8:	e0bffc17 	ldw	r2,-16(fp)
8021fdbc:	10c20e04 	addi	r3,r2,2104
8021fdc0:	e0bff917 	ldw	r2,-28(fp)
8021fdc4:	1885883a 	add	r2,r3,r2
8021fdc8:	e1bff617 	ldw	r6,-40(fp)
8021fdcc:	e17ffd17 	ldw	r5,-12(fp)
8021fdd0:	1009883a 	mov	r4,r2
8021fdd4:	020f9600 	call	8020f960 <memcpy>
      ptr   += n;
8021fdd8:	e0fffd17 	ldw	r3,-12(fp)
8021fddc:	e0bff617 	ldw	r2,-40(fp)
8021fde0:	1885883a 	add	r2,r3,r2
8021fde4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
8021fde8:	e0fffe17 	ldw	r3,-8(fp)
8021fdec:	e0bff617 	ldw	r2,-40(fp)
8021fdf0:	1885c83a 	sub	r2,r3,r2
8021fdf4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021fdf8:	e0fff917 	ldw	r3,-28(fp)
8021fdfc:	e0bff617 	ldw	r2,-40(fp)
8021fe00:	1885883a 	add	r2,r3,r2
8021fe04:	10c1ffcc 	andi	r3,r2,2047
8021fe08:	e0bffc17 	ldw	r2,-16(fp)
8021fe0c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8021fe10:	e0bffe17 	ldw	r2,-8(fp)
8021fe14:	00bfc716 	blt	zero,r2,8021fd34 <__reset+0xfa1ffd34>
8021fe18:	00000106 	br	8021fe20 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8021fe1c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021fe20:	0005303a 	rdctl	r2,status
8021fe24:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021fe28:	e0fffb17 	ldw	r3,-20(fp)
8021fe2c:	00bfff84 	movi	r2,-2
8021fe30:	1884703a 	and	r2,r3,r2
8021fe34:	1001703a 	wrctl	status,r2
  
  return context;
8021fe38:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
8021fe3c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8021fe40:	e0bffc17 	ldw	r2,-16(fp)
8021fe44:	10800817 	ldw	r2,32(r2)
8021fe48:	10c00094 	ori	r3,r2,2
8021fe4c:	e0bffc17 	ldw	r2,-16(fp)
8021fe50:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021fe54:	e0bffc17 	ldw	r2,-16(fp)
8021fe58:	10800017 	ldw	r2,0(r2)
8021fe5c:	10800104 	addi	r2,r2,4
8021fe60:	1007883a 	mov	r3,r2
8021fe64:	e0bffc17 	ldw	r2,-16(fp)
8021fe68:	10800817 	ldw	r2,32(r2)
8021fe6c:	18800035 	stwio	r2,0(r3)
8021fe70:	e0bffa17 	ldw	r2,-24(fp)
8021fe74:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021fe78:	e0bff817 	ldw	r2,-32(fp)
8021fe7c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
8021fe80:	e0bffe17 	ldw	r2,-8(fp)
8021fe84:	0080100e 	bge	zero,r2,8021fec8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
8021fe88:	e0bfff17 	ldw	r2,-4(fp)
8021fe8c:	1090000c 	andi	r2,r2,16384
8021fe90:	1000101e 	bne	r2,zero,8021fed4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
8021fe94:	0001883a 	nop
8021fe98:	e0bffc17 	ldw	r2,-16(fp)
8021fe9c:	10c00d17 	ldw	r3,52(r2)
8021fea0:	e0bff517 	ldw	r2,-44(fp)
8021fea4:	1880051e 	bne	r3,r2,8021febc <altera_avalon_jtag_uart_write+0x1b8>
8021fea8:	e0bffc17 	ldw	r2,-16(fp)
8021feac:	10c00917 	ldw	r3,36(r2)
8021feb0:	e0bffc17 	ldw	r2,-16(fp)
8021feb4:	10800117 	ldw	r2,4(r2)
8021feb8:	18bff736 	bltu	r3,r2,8021fe98 <__reset+0xfa1ffe98>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
8021febc:	e0bffc17 	ldw	r2,-16(fp)
8021fec0:	10800917 	ldw	r2,36(r2)
8021fec4:	1000051e 	bne	r2,zero,8021fedc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
8021fec8:	e0bffe17 	ldw	r2,-8(fp)
8021fecc:	00bfd016 	blt	zero,r2,8021fe10 <__reset+0xfa1ffe10>
8021fed0:	00000306 	br	8021fee0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
8021fed4:	0001883a 	nop
8021fed8:	00000106 	br	8021fee0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
8021fedc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
8021fee0:	e0fffd17 	ldw	r3,-12(fp)
8021fee4:	e0bff717 	ldw	r2,-36(fp)
8021fee8:	18800426 	beq	r3,r2,8021fefc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
8021feec:	e0fffd17 	ldw	r3,-12(fp)
8021fef0:	e0bff717 	ldw	r2,-36(fp)
8021fef4:	1885c83a 	sub	r2,r3,r2
8021fef8:	00000606 	br	8021ff14 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
8021fefc:	e0bfff17 	ldw	r2,-4(fp)
8021ff00:	1090000c 	andi	r2,r2,16384
8021ff04:	10000226 	beq	r2,zero,8021ff10 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
8021ff08:	00bffd44 	movi	r2,-11
8021ff0c:	00000106 	br	8021ff14 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
8021ff10:	00bffec4 	movi	r2,-5
}
8021ff14:	e037883a 	mov	sp,fp
8021ff18:	dfc00117 	ldw	ra,4(sp)
8021ff1c:	df000017 	ldw	fp,0(sp)
8021ff20:	dec00204 	addi	sp,sp,8
8021ff24:	f800283a 	ret

8021ff28 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
8021ff28:	defffa04 	addi	sp,sp,-24
8021ff2c:	dfc00515 	stw	ra,20(sp)
8021ff30:	df000415 	stw	fp,16(sp)
8021ff34:	df000404 	addi	fp,sp,16
8021ff38:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
8021ff3c:	0007883a 	mov	r3,zero
8021ff40:	e0bfff17 	ldw	r2,-4(fp)
8021ff44:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
8021ff48:	e0bfff17 	ldw	r2,-4(fp)
8021ff4c:	10800104 	addi	r2,r2,4
8021ff50:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ff54:	0005303a 	rdctl	r2,status
8021ff58:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ff5c:	e0fffd17 	ldw	r3,-12(fp)
8021ff60:	00bfff84 	movi	r2,-2
8021ff64:	1884703a 	and	r2,r3,r2
8021ff68:	1001703a 	wrctl	status,r2
  
  return context;
8021ff6c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
8021ff70:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8021ff74:	021f1000 	call	8021f100 <alt_tick>
8021ff78:	e0bffc17 	ldw	r2,-16(fp)
8021ff7c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021ff80:	e0bffe17 	ldw	r2,-8(fp)
8021ff84:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
8021ff88:	0001883a 	nop
8021ff8c:	e037883a 	mov	sp,fp
8021ff90:	dfc00117 	ldw	ra,4(sp)
8021ff94:	df000017 	ldw	fp,0(sp)
8021ff98:	dec00204 	addi	sp,sp,8
8021ff9c:	f800283a 	ret

8021ffa0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
8021ffa0:	defff804 	addi	sp,sp,-32
8021ffa4:	dfc00715 	stw	ra,28(sp)
8021ffa8:	df000615 	stw	fp,24(sp)
8021ffac:	df000604 	addi	fp,sp,24
8021ffb0:	e13ffc15 	stw	r4,-16(fp)
8021ffb4:	e17ffd15 	stw	r5,-12(fp)
8021ffb8:	e1bffe15 	stw	r6,-8(fp)
8021ffbc:	e1ffff15 	stw	r7,-4(fp)
8021ffc0:	e0bfff17 	ldw	r2,-4(fp)
8021ffc4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
8021ffc8:	d0a03d17 	ldw	r2,-32524(gp)
8021ffcc:	1000021e 	bne	r2,zero,8021ffd8 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
8021ffd0:	e0bffb17 	ldw	r2,-20(fp)
8021ffd4:	d0a03d15 	stw	r2,-32524(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
8021ffd8:	e0bffc17 	ldw	r2,-16(fp)
8021ffdc:	10800104 	addi	r2,r2,4
8021ffe0:	00c001c4 	movi	r3,7
8021ffe4:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
8021ffe8:	d8000015 	stw	zero,0(sp)
8021ffec:	e1fffc17 	ldw	r7,-16(fp)
8021fff0:	01a008b4 	movhi	r6,32802
8021fff4:	31bfca04 	addi	r6,r6,-216
8021fff8:	e17ffe17 	ldw	r5,-8(fp)
8021fffc:	e13ffd17 	ldw	r4,-12(fp)
80220000:	0222c180 	call	80222c18 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
80220004:	0001883a 	nop
80220008:	e037883a 	mov	sp,fp
8022000c:	dfc00117 	ldw	ra,4(sp)
80220010:	df000017 	ldw	fp,0(sp)
80220014:	dec00204 	addi	sp,sp,8
80220018:	f800283a 	ret

8022001c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8022001c:	defffa04 	addi	sp,sp,-24
80220020:	dfc00515 	stw	ra,20(sp)
80220024:	df000415 	stw	fp,16(sp)
80220028:	df000404 	addi	fp,sp,16
8022002c:	e13ffd15 	stw	r4,-12(fp)
80220030:	e17ffe15 	stw	r5,-8(fp)
80220034:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80220038:	e0bffd17 	ldw	r2,-12(fp)
8022003c:	10800017 	ldw	r2,0(r2)
80220040:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
80220044:	e0bffc17 	ldw	r2,-16(fp)
80220048:	10c00a04 	addi	r3,r2,40
8022004c:	e0bffd17 	ldw	r2,-12(fp)
80220050:	10800217 	ldw	r2,8(r2)
80220054:	100f883a 	mov	r7,r2
80220058:	e1bfff17 	ldw	r6,-4(fp)
8022005c:	e17ffe17 	ldw	r5,-8(fp)
80220060:	1809883a 	mov	r4,r3
80220064:	02205300 	call	80220530 <altera_avalon_uart_read>
      fd->fd_flags);
}
80220068:	e037883a 	mov	sp,fp
8022006c:	dfc00117 	ldw	ra,4(sp)
80220070:	df000017 	ldw	fp,0(sp)
80220074:	dec00204 	addi	sp,sp,8
80220078:	f800283a 	ret

8022007c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8022007c:	defffa04 	addi	sp,sp,-24
80220080:	dfc00515 	stw	ra,20(sp)
80220084:	df000415 	stw	fp,16(sp)
80220088:	df000404 	addi	fp,sp,16
8022008c:	e13ffd15 	stw	r4,-12(fp)
80220090:	e17ffe15 	stw	r5,-8(fp)
80220094:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80220098:	e0bffd17 	ldw	r2,-12(fp)
8022009c:	10800017 	ldw	r2,0(r2)
802200a0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
802200a4:	e0bffc17 	ldw	r2,-16(fp)
802200a8:	10c00a04 	addi	r3,r2,40
802200ac:	e0bffd17 	ldw	r2,-12(fp)
802200b0:	10800217 	ldw	r2,8(r2)
802200b4:	100f883a 	mov	r7,r2
802200b8:	e1bfff17 	ldw	r6,-4(fp)
802200bc:	e17ffe17 	ldw	r5,-8(fp)
802200c0:	1809883a 	mov	r4,r3
802200c4:	02207480 	call	80220748 <altera_avalon_uart_write>
      fd->fd_flags);
}
802200c8:	e037883a 	mov	sp,fp
802200cc:	dfc00117 	ldw	ra,4(sp)
802200d0:	df000017 	ldw	fp,0(sp)
802200d4:	dec00204 	addi	sp,sp,8
802200d8:	f800283a 	ret

802200dc <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
802200dc:	defffc04 	addi	sp,sp,-16
802200e0:	dfc00315 	stw	ra,12(sp)
802200e4:	df000215 	stw	fp,8(sp)
802200e8:	df000204 	addi	fp,sp,8
802200ec:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
802200f0:	e0bfff17 	ldw	r2,-4(fp)
802200f4:	10800017 	ldw	r2,0(r2)
802200f8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
802200fc:	e0bffe17 	ldw	r2,-8(fp)
80220100:	10c00a04 	addi	r3,r2,40
80220104:	e0bfff17 	ldw	r2,-4(fp)
80220108:	10800217 	ldw	r2,8(r2)
8022010c:	100b883a 	mov	r5,r2
80220110:	1809883a 	mov	r4,r3
80220114:	02204a00 	call	802204a0 <altera_avalon_uart_close>
}
80220118:	e037883a 	mov	sp,fp
8022011c:	dfc00117 	ldw	ra,4(sp)
80220120:	df000017 	ldw	fp,0(sp)
80220124:	dec00204 	addi	sp,sp,8
80220128:	f800283a 	ret

8022012c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
8022012c:	defff804 	addi	sp,sp,-32
80220130:	dfc00715 	stw	ra,28(sp)
80220134:	df000615 	stw	fp,24(sp)
80220138:	df000604 	addi	fp,sp,24
8022013c:	e13ffd15 	stw	r4,-12(fp)
80220140:	e17ffe15 	stw	r5,-8(fp)
80220144:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
80220148:	e0bffd17 	ldw	r2,-12(fp)
8022014c:	10800017 	ldw	r2,0(r2)
80220150:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
80220154:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80220158:	1000041e 	bne	r2,zero,8022016c <altera_avalon_uart_init+0x40>
8022015c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80220160:	1000021e 	bne	r2,zero,8022016c <altera_avalon_uart_init+0x40>
80220164:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80220168:	10000226 	beq	r2,zero,80220174 <altera_avalon_uart_init+0x48>
8022016c:	00800044 	movi	r2,1
80220170:	00000106 	br	80220178 <altera_avalon_uart_init+0x4c>
80220174:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80220178:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
8022017c:	e0bffc17 	ldw	r2,-16(fp)
80220180:	10000f1e 	bne	r2,zero,802201c0 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
80220184:	e0bffd17 	ldw	r2,-12(fp)
80220188:	00c32004 	movi	r3,3200
8022018c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
80220190:	e0bffb17 	ldw	r2,-20(fp)
80220194:	10800304 	addi	r2,r2,12
80220198:	e0fffd17 	ldw	r3,-12(fp)
8022019c:	18c00117 	ldw	r3,4(r3)
802201a0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
802201a4:	d8000015 	stw	zero,0(sp)
802201a8:	e1fffd17 	ldw	r7,-12(fp)
802201ac:	01a008b4 	movhi	r6,32802
802201b0:	31807604 	addi	r6,r6,472
802201b4:	e17fff17 	ldw	r5,-4(fp)
802201b8:	e13ffe17 	ldw	r4,-8(fp)
802201bc:	0222c180 	call	80222c18 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
802201c0:	0001883a 	nop
802201c4:	e037883a 	mov	sp,fp
802201c8:	dfc00117 	ldw	ra,4(sp)
802201cc:	df000017 	ldw	fp,0(sp)
802201d0:	dec00204 	addi	sp,sp,8
802201d4:	f800283a 	ret

802201d8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
802201d8:	defffa04 	addi	sp,sp,-24
802201dc:	dfc00515 	stw	ra,20(sp)
802201e0:	df000415 	stw	fp,16(sp)
802201e4:	df000404 	addi	fp,sp,16
802201e8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
802201ec:	e0bfff17 	ldw	r2,-4(fp)
802201f0:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
802201f4:	e0bffc17 	ldw	r2,-16(fp)
802201f8:	10800017 	ldw	r2,0(r2)
802201fc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
80220200:	e0bffd17 	ldw	r2,-12(fp)
80220204:	10800204 	addi	r2,r2,8
80220208:	10800037 	ldwio	r2,0(r2)
8022020c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
80220210:	e0bffd17 	ldw	r2,-12(fp)
80220214:	10800204 	addi	r2,r2,8
80220218:	0007883a 	mov	r3,zero
8022021c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
80220220:	e0bffd17 	ldw	r2,-12(fp)
80220224:	10800204 	addi	r2,r2,8
80220228:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
8022022c:	e0bffe17 	ldw	r2,-8(fp)
80220230:	1080200c 	andi	r2,r2,128
80220234:	10000326 	beq	r2,zero,80220244 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
80220238:	e17ffe17 	ldw	r5,-8(fp)
8022023c:	e13ffc17 	ldw	r4,-16(fp)
80220240:	02202740 	call	80220274 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
80220244:	e0bffe17 	ldw	r2,-8(fp)
80220248:	1081100c 	andi	r2,r2,1088
8022024c:	10000326 	beq	r2,zero,8022025c <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
80220250:	e17ffe17 	ldw	r5,-8(fp)
80220254:	e13ffc17 	ldw	r4,-16(fp)
80220258:	02203580 	call	80220358 <altera_avalon_uart_txirq>
  }
  

}
8022025c:	0001883a 	nop
80220260:	e037883a 	mov	sp,fp
80220264:	dfc00117 	ldw	ra,4(sp)
80220268:	df000017 	ldw	fp,0(sp)
8022026c:	dec00204 	addi	sp,sp,8
80220270:	f800283a 	ret

80220274 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80220274:	defffc04 	addi	sp,sp,-16
80220278:	df000315 	stw	fp,12(sp)
8022027c:	df000304 	addi	fp,sp,12
80220280:	e13ffe15 	stw	r4,-8(fp)
80220284:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
80220288:	e0bfff17 	ldw	r2,-4(fp)
8022028c:	108000cc 	andi	r2,r2,3
80220290:	10002c1e 	bne	r2,zero,80220344 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
80220294:	e0bffe17 	ldw	r2,-8(fp)
80220298:	10800317 	ldw	r2,12(r2)
8022029c:	e0bffe17 	ldw	r2,-8(fp)
802202a0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802202a4:	e0bffe17 	ldw	r2,-8(fp)
802202a8:	10800317 	ldw	r2,12(r2)
802202ac:	10800044 	addi	r2,r2,1
802202b0:	10800fcc 	andi	r2,r2,63
802202b4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
802202b8:	e0bffe17 	ldw	r2,-8(fp)
802202bc:	10800317 	ldw	r2,12(r2)
802202c0:	e0fffe17 	ldw	r3,-8(fp)
802202c4:	18c00017 	ldw	r3,0(r3)
802202c8:	18c00037 	ldwio	r3,0(r3)
802202cc:	1809883a 	mov	r4,r3
802202d0:	e0fffe17 	ldw	r3,-8(fp)
802202d4:	1885883a 	add	r2,r3,r2
802202d8:	10800704 	addi	r2,r2,28
802202dc:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
802202e0:	e0bffe17 	ldw	r2,-8(fp)
802202e4:	e0fffd17 	ldw	r3,-12(fp)
802202e8:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802202ec:	e0bffe17 	ldw	r2,-8(fp)
802202f0:	10800317 	ldw	r2,12(r2)
802202f4:	10800044 	addi	r2,r2,1
802202f8:	10800fcc 	andi	r2,r2,63
802202fc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
80220300:	e0bffe17 	ldw	r2,-8(fp)
80220304:	10c00217 	ldw	r3,8(r2)
80220308:	e0bffd17 	ldw	r2,-12(fp)
8022030c:	18800e1e 	bne	r3,r2,80220348 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80220310:	e0bffe17 	ldw	r2,-8(fp)
80220314:	10c00117 	ldw	r3,4(r2)
80220318:	00bfdfc4 	movi	r2,-129
8022031c:	1886703a 	and	r3,r3,r2
80220320:	e0bffe17 	ldw	r2,-8(fp)
80220324:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
80220328:	e0bffe17 	ldw	r2,-8(fp)
8022032c:	10800017 	ldw	r2,0(r2)
80220330:	10800304 	addi	r2,r2,12
80220334:	e0fffe17 	ldw	r3,-8(fp)
80220338:	18c00117 	ldw	r3,4(r3)
8022033c:	10c00035 	stwio	r3,0(r2)
80220340:	00000106 	br	80220348 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
80220344:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
80220348:	e037883a 	mov	sp,fp
8022034c:	df000017 	ldw	fp,0(sp)
80220350:	dec00104 	addi	sp,sp,4
80220354:	f800283a 	ret

80220358 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80220358:	defffb04 	addi	sp,sp,-20
8022035c:	df000415 	stw	fp,16(sp)
80220360:	df000404 	addi	fp,sp,16
80220364:	e13ffc15 	stw	r4,-16(fp)
80220368:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
8022036c:	e0bffc17 	ldw	r2,-16(fp)
80220370:	10c00417 	ldw	r3,16(r2)
80220374:	e0bffc17 	ldw	r2,-16(fp)
80220378:	10800517 	ldw	r2,20(r2)
8022037c:	18803226 	beq	r3,r2,80220448 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80220380:	e0bffc17 	ldw	r2,-16(fp)
80220384:	10800617 	ldw	r2,24(r2)
80220388:	1080008c 	andi	r2,r2,2
8022038c:	10000326 	beq	r2,zero,8022039c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80220390:	e0bffd17 	ldw	r2,-12(fp)
80220394:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80220398:	10001d26 	beq	r2,zero,80220410 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
8022039c:	e0bffc17 	ldw	r2,-16(fp)
802203a0:	10800417 	ldw	r2,16(r2)
802203a4:	e0bffc17 	ldw	r2,-16(fp)
802203a8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
802203ac:	e0bffc17 	ldw	r2,-16(fp)
802203b0:	10800017 	ldw	r2,0(r2)
802203b4:	10800104 	addi	r2,r2,4
802203b8:	e0fffc17 	ldw	r3,-16(fp)
802203bc:	18c00417 	ldw	r3,16(r3)
802203c0:	e13ffc17 	ldw	r4,-16(fp)
802203c4:	20c7883a 	add	r3,r4,r3
802203c8:	18c01704 	addi	r3,r3,92
802203cc:	18c00003 	ldbu	r3,0(r3)
802203d0:	18c03fcc 	andi	r3,r3,255
802203d4:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
802203d8:	e0bffc17 	ldw	r2,-16(fp)
802203dc:	10800417 	ldw	r2,16(r2)
802203e0:	10800044 	addi	r2,r2,1
802203e4:	e0fffc17 	ldw	r3,-16(fp)
802203e8:	18800415 	stw	r2,16(r3)
802203ec:	10c00fcc 	andi	r3,r2,63
802203f0:	e0bffc17 	ldw	r2,-16(fp)
802203f4:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
802203f8:	e0bffc17 	ldw	r2,-16(fp)
802203fc:	10800117 	ldw	r2,4(r2)
80220400:	10c01014 	ori	r3,r2,64
80220404:	e0bffc17 	ldw	r2,-16(fp)
80220408:	10c00115 	stw	r3,4(r2)
8022040c:	00000e06 	br	80220448 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
80220410:	e0bffc17 	ldw	r2,-16(fp)
80220414:	10800017 	ldw	r2,0(r2)
80220418:	10800204 	addi	r2,r2,8
8022041c:	10800037 	ldwio	r2,0(r2)
80220420:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80220424:	e0bffd17 	ldw	r2,-12(fp)
80220428:	1082000c 	andi	r2,r2,2048
8022042c:	1000061e 	bne	r2,zero,80220448 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80220430:	e0bffc17 	ldw	r2,-16(fp)
80220434:	10c00117 	ldw	r3,4(r2)
80220438:	00bfefc4 	movi	r2,-65
8022043c:	1886703a 	and	r3,r3,r2
80220440:	e0bffc17 	ldw	r2,-16(fp)
80220444:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
80220448:	e0bffc17 	ldw	r2,-16(fp)
8022044c:	10c00417 	ldw	r3,16(r2)
80220450:	e0bffc17 	ldw	r2,-16(fp)
80220454:	10800517 	ldw	r2,20(r2)
80220458:	1880061e 	bne	r3,r2,80220474 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8022045c:	e0bffc17 	ldw	r2,-16(fp)
80220460:	10c00117 	ldw	r3,4(r2)
80220464:	00beefc4 	movi	r2,-1089
80220468:	1886703a 	and	r3,r3,r2
8022046c:	e0bffc17 	ldw	r2,-16(fp)
80220470:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80220474:	e0bffc17 	ldw	r2,-16(fp)
80220478:	10800017 	ldw	r2,0(r2)
8022047c:	10800304 	addi	r2,r2,12
80220480:	e0fffc17 	ldw	r3,-16(fp)
80220484:	18c00117 	ldw	r3,4(r3)
80220488:	10c00035 	stwio	r3,0(r2)
}
8022048c:	0001883a 	nop
80220490:	e037883a 	mov	sp,fp
80220494:	df000017 	ldw	fp,0(sp)
80220498:	dec00104 	addi	sp,sp,4
8022049c:	f800283a 	ret

802204a0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
802204a0:	defffd04 	addi	sp,sp,-12
802204a4:	df000215 	stw	fp,8(sp)
802204a8:	df000204 	addi	fp,sp,8
802204ac:	e13ffe15 	stw	r4,-8(fp)
802204b0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
802204b4:	00000506 	br	802204cc <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
802204b8:	e0bfff17 	ldw	r2,-4(fp)
802204bc:	1090000c 	andi	r2,r2,16384
802204c0:	10000226 	beq	r2,zero,802204cc <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
802204c4:	00bffd44 	movi	r2,-11
802204c8:	00000606 	br	802204e4 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
802204cc:	e0bffe17 	ldw	r2,-8(fp)
802204d0:	10c00417 	ldw	r3,16(r2)
802204d4:	e0bffe17 	ldw	r2,-8(fp)
802204d8:	10800517 	ldw	r2,20(r2)
802204dc:	18bff61e 	bne	r3,r2,802204b8 <__reset+0xfa2004b8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
802204e0:	0005883a 	mov	r2,zero
}
802204e4:	e037883a 	mov	sp,fp
802204e8:	df000017 	ldw	fp,0(sp)
802204ec:	dec00104 	addi	sp,sp,4
802204f0:	f800283a 	ret

802204f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802204f4:	defffe04 	addi	sp,sp,-8
802204f8:	dfc00115 	stw	ra,4(sp)
802204fc:	df000015 	stw	fp,0(sp)
80220500:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80220504:	d0a00d17 	ldw	r2,-32716(gp)
80220508:	10000326 	beq	r2,zero,80220518 <alt_get_errno+0x24>
8022050c:	d0a00d17 	ldw	r2,-32716(gp)
80220510:	103ee83a 	callr	r2
80220514:	00000106 	br	8022051c <alt_get_errno+0x28>
80220518:	d0a03804 	addi	r2,gp,-32544
}
8022051c:	e037883a 	mov	sp,fp
80220520:	dfc00117 	ldw	ra,4(sp)
80220524:	df000017 	ldw	fp,0(sp)
80220528:	dec00204 	addi	sp,sp,8
8022052c:	f800283a 	ret

80220530 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
80220530:	defff204 	addi	sp,sp,-56
80220534:	dfc00d15 	stw	ra,52(sp)
80220538:	df000c15 	stw	fp,48(sp)
8022053c:	df000c04 	addi	fp,sp,48
80220540:	e13ffc15 	stw	r4,-16(fp)
80220544:	e17ffd15 	stw	r5,-12(fp)
80220548:	e1bffe15 	stw	r6,-8(fp)
8022054c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
80220550:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
80220554:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
80220558:	e0bfff17 	ldw	r2,-4(fp)
8022055c:	1090000c 	andi	r2,r2,16384
80220560:	1005003a 	cmpeq	r2,r2,zero
80220564:	10803fcc 	andi	r2,r2,255
80220568:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8022056c:	00001306 	br	802205bc <altera_avalon_uart_read+0x8c>
    {
      count++;
80220570:	e0bff517 	ldw	r2,-44(fp)
80220574:	10800044 	addi	r2,r2,1
80220578:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
8022057c:	e0bffd17 	ldw	r2,-12(fp)
80220580:	10c00044 	addi	r3,r2,1
80220584:	e0fffd15 	stw	r3,-12(fp)
80220588:	e0fffc17 	ldw	r3,-16(fp)
8022058c:	18c00217 	ldw	r3,8(r3)
80220590:	e13ffc17 	ldw	r4,-16(fp)
80220594:	20c7883a 	add	r3,r4,r3
80220598:	18c00704 	addi	r3,r3,28
8022059c:	18c00003 	ldbu	r3,0(r3)
802205a0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
802205a4:	e0bffc17 	ldw	r2,-16(fp)
802205a8:	10800217 	ldw	r2,8(r2)
802205ac:	10800044 	addi	r2,r2,1
802205b0:	10c00fcc 	andi	r3,r2,63
802205b4:	e0bffc17 	ldw	r2,-16(fp)
802205b8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
802205bc:	e0fff517 	ldw	r3,-44(fp)
802205c0:	e0bffe17 	ldw	r2,-8(fp)
802205c4:	1880050e 	bge	r3,r2,802205dc <altera_avalon_uart_read+0xac>
802205c8:	e0bffc17 	ldw	r2,-16(fp)
802205cc:	10c00217 	ldw	r3,8(r2)
802205d0:	e0bffc17 	ldw	r2,-16(fp)
802205d4:	10800317 	ldw	r2,12(r2)
802205d8:	18bfe51e 	bne	r3,r2,80220570 <__reset+0xfa200570>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
802205dc:	e0bff517 	ldw	r2,-44(fp)
802205e0:	1000251e 	bne	r2,zero,80220678 <altera_avalon_uart_read+0x148>
802205e4:	e0bffc17 	ldw	r2,-16(fp)
802205e8:	10c00217 	ldw	r3,8(r2)
802205ec:	e0bffc17 	ldw	r2,-16(fp)
802205f0:	10800317 	ldw	r2,12(r2)
802205f4:	1880201e 	bne	r3,r2,80220678 <altera_avalon_uart_read+0x148>
    {
      if (!block)
802205f8:	e0bff617 	ldw	r2,-40(fp)
802205fc:	1000071e 	bne	r2,zero,8022061c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
80220600:	02204f40 	call	802204f4 <alt_get_errno>
80220604:	1007883a 	mov	r3,r2
80220608:	008002c4 	movi	r2,11
8022060c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
80220610:	00800044 	movi	r2,1
80220614:	e0bff405 	stb	r2,-48(fp)
        break;
80220618:	00001b06 	br	80220688 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8022061c:	0005303a 	rdctl	r2,status
80220620:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220624:	e0fff917 	ldw	r3,-28(fp)
80220628:	00bfff84 	movi	r2,-2
8022062c:	1884703a 	and	r2,r3,r2
80220630:	1001703a 	wrctl	status,r2
  
  return context;
80220634:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
80220638:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8022063c:	e0bffc17 	ldw	r2,-16(fp)
80220640:	10800117 	ldw	r2,4(r2)
80220644:	10c02014 	ori	r3,r2,128
80220648:	e0bffc17 	ldw	r2,-16(fp)
8022064c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80220650:	e0bffc17 	ldw	r2,-16(fp)
80220654:	10800017 	ldw	r2,0(r2)
80220658:	10800304 	addi	r2,r2,12
8022065c:	e0fffc17 	ldw	r3,-16(fp)
80220660:	18c00117 	ldw	r3,4(r3)
80220664:	10c00035 	stwio	r3,0(r2)
80220668:	e0bff817 	ldw	r2,-32(fp)
8022066c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220670:	e0bffa17 	ldw	r2,-24(fp)
80220674:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
80220678:	e0bff517 	ldw	r2,-44(fp)
8022067c:	1000021e 	bne	r2,zero,80220688 <altera_avalon_uart_read+0x158>
80220680:	e0bffe17 	ldw	r2,-8(fp)
80220684:	103fcd1e 	bne	r2,zero,802205bc <__reset+0xfa2005bc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220688:	0005303a 	rdctl	r2,status
8022068c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220690:	e0fffb17 	ldw	r3,-20(fp)
80220694:	00bfff84 	movi	r2,-2
80220698:	1884703a 	and	r2,r3,r2
8022069c:	1001703a 	wrctl	status,r2
  
  return context;
802206a0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
802206a4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802206a8:	e0bffc17 	ldw	r2,-16(fp)
802206ac:	10800117 	ldw	r2,4(r2)
802206b0:	10c02014 	ori	r3,r2,128
802206b4:	e0bffc17 	ldw	r2,-16(fp)
802206b8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802206bc:	e0bffc17 	ldw	r2,-16(fp)
802206c0:	10800017 	ldw	r2,0(r2)
802206c4:	10800304 	addi	r2,r2,12
802206c8:	e0fffc17 	ldw	r3,-16(fp)
802206cc:	18c00117 	ldw	r3,4(r3)
802206d0:	10c00035 	stwio	r3,0(r2)
802206d4:	e0bff817 	ldw	r2,-32(fp)
802206d8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802206dc:	e0bff717 	ldw	r2,-36(fp)
802206e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
802206e4:	e0bff403 	ldbu	r2,-48(fp)
802206e8:	10000226 	beq	r2,zero,802206f4 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
802206ec:	00bffd44 	movi	r2,-11
802206f0:	00000106 	br	802206f8 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
802206f4:	e0bff517 	ldw	r2,-44(fp)
  }
}
802206f8:	e037883a 	mov	sp,fp
802206fc:	dfc00117 	ldw	ra,4(sp)
80220700:	df000017 	ldw	fp,0(sp)
80220704:	dec00204 	addi	sp,sp,8
80220708:	f800283a 	ret

8022070c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8022070c:	defffe04 	addi	sp,sp,-8
80220710:	dfc00115 	stw	ra,4(sp)
80220714:	df000015 	stw	fp,0(sp)
80220718:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8022071c:	d0a00d17 	ldw	r2,-32716(gp)
80220720:	10000326 	beq	r2,zero,80220730 <alt_get_errno+0x24>
80220724:	d0a00d17 	ldw	r2,-32716(gp)
80220728:	103ee83a 	callr	r2
8022072c:	00000106 	br	80220734 <alt_get_errno+0x28>
80220730:	d0a03804 	addi	r2,gp,-32544
}
80220734:	e037883a 	mov	sp,fp
80220738:	dfc00117 	ldw	ra,4(sp)
8022073c:	df000017 	ldw	fp,0(sp)
80220740:	dec00204 	addi	sp,sp,8
80220744:	f800283a 	ret

80220748 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80220748:	defff204 	addi	sp,sp,-56
8022074c:	dfc00d15 	stw	ra,52(sp)
80220750:	df000c15 	stw	fp,48(sp)
80220754:	df000c04 	addi	fp,sp,48
80220758:	e13ffc15 	stw	r4,-16(fp)
8022075c:	e17ffd15 	stw	r5,-12(fp)
80220760:	e1bffe15 	stw	r6,-8(fp)
80220764:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
80220768:	e0bffe17 	ldw	r2,-8(fp)
8022076c:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
80220770:	e0bfff17 	ldw	r2,-4(fp)
80220774:	1090000c 	andi	r2,r2,16384
80220778:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
8022077c:	00003c06 	br	80220870 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80220780:	e0bffc17 	ldw	r2,-16(fp)
80220784:	10800517 	ldw	r2,20(r2)
80220788:	10800044 	addi	r2,r2,1
8022078c:	10800fcc 	andi	r2,r2,63
80220790:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
80220794:	e0bffc17 	ldw	r2,-16(fp)
80220798:	10c00417 	ldw	r3,16(r2)
8022079c:	e0bff717 	ldw	r2,-36(fp)
802207a0:	1880221e 	bne	r3,r2,8022082c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
802207a4:	e0bff517 	ldw	r2,-44(fp)
802207a8:	10000526 	beq	r2,zero,802207c0 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
802207ac:	022070c0 	call	8022070c <alt_get_errno>
802207b0:	1007883a 	mov	r3,r2
802207b4:	008002c4 	movi	r2,11
802207b8:	18800015 	stw	r2,0(r3)
        break;
802207bc:	00002e06 	br	80220878 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802207c0:	0005303a 	rdctl	r2,status
802207c4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802207c8:	e0fff917 	ldw	r3,-28(fp)
802207cc:	00bfff84 	movi	r2,-2
802207d0:	1884703a 	and	r2,r3,r2
802207d4:	1001703a 	wrctl	status,r2
  
  return context;
802207d8:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
802207dc:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
802207e0:	e0bffc17 	ldw	r2,-16(fp)
802207e4:	10800117 	ldw	r2,4(r2)
802207e8:	10c11014 	ori	r3,r2,1088
802207ec:	e0bffc17 	ldw	r2,-16(fp)
802207f0:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802207f4:	e0bffc17 	ldw	r2,-16(fp)
802207f8:	10800017 	ldw	r2,0(r2)
802207fc:	10800304 	addi	r2,r2,12
80220800:	e0fffc17 	ldw	r3,-16(fp)
80220804:	18c00117 	ldw	r3,4(r3)
80220808:	10c00035 	stwio	r3,0(r2)
8022080c:	e0bff817 	ldw	r2,-32(fp)
80220810:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220814:	e0bff617 	ldw	r2,-40(fp)
80220818:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
8022081c:	e0bffc17 	ldw	r2,-16(fp)
80220820:	10c00417 	ldw	r3,16(r2)
80220824:	e0bff717 	ldw	r2,-36(fp)
80220828:	18bffc26 	beq	r3,r2,8022081c <__reset+0xfa20081c>
      }
    }

    count--;
8022082c:	e0bff417 	ldw	r2,-48(fp)
80220830:	10bfffc4 	addi	r2,r2,-1
80220834:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80220838:	e0bffc17 	ldw	r2,-16(fp)
8022083c:	10c00517 	ldw	r3,20(r2)
80220840:	e0bffd17 	ldw	r2,-12(fp)
80220844:	11000044 	addi	r4,r2,1
80220848:	e13ffd15 	stw	r4,-12(fp)
8022084c:	10800003 	ldbu	r2,0(r2)
80220850:	1009883a 	mov	r4,r2
80220854:	e0bffc17 	ldw	r2,-16(fp)
80220858:	10c5883a 	add	r2,r2,r3
8022085c:	10801704 	addi	r2,r2,92
80220860:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
80220864:	e0bffc17 	ldw	r2,-16(fp)
80220868:	e0fff717 	ldw	r3,-36(fp)
8022086c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80220870:	e0bff417 	ldw	r2,-48(fp)
80220874:	103fc21e 	bne	r2,zero,80220780 <__reset+0xfa200780>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220878:	0005303a 	rdctl	r2,status
8022087c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220880:	e0fffb17 	ldw	r3,-20(fp)
80220884:	00bfff84 	movi	r2,-2
80220888:	1884703a 	and	r2,r3,r2
8022088c:	1001703a 	wrctl	status,r2
  
  return context;
80220890:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
80220894:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80220898:	e0bffc17 	ldw	r2,-16(fp)
8022089c:	10800117 	ldw	r2,4(r2)
802208a0:	10c11014 	ori	r3,r2,1088
802208a4:	e0bffc17 	ldw	r2,-16(fp)
802208a8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802208ac:	e0bffc17 	ldw	r2,-16(fp)
802208b0:	10800017 	ldw	r2,0(r2)
802208b4:	10800304 	addi	r2,r2,12
802208b8:	e0fffc17 	ldw	r3,-16(fp)
802208bc:	18c00117 	ldw	r3,4(r3)
802208c0:	10c00035 	stwio	r3,0(r2)
802208c4:	e0bff817 	ldw	r2,-32(fp)
802208c8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802208cc:	e0bffa17 	ldw	r2,-24(fp)
802208d0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
802208d4:	e0fffe17 	ldw	r3,-8(fp)
802208d8:	e0bff417 	ldw	r2,-48(fp)
802208dc:	1885c83a 	sub	r2,r3,r2
}
802208e0:	e037883a 	mov	sp,fp
802208e4:	dfc00117 	ldw	ra,4(sp)
802208e8:	df000017 	ldw	fp,0(sp)
802208ec:	dec00204 	addi	sp,sp,8
802208f0:	f800283a 	ret

802208f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802208f4:	defffe04 	addi	sp,sp,-8
802208f8:	dfc00115 	stw	ra,4(sp)
802208fc:	df000015 	stw	fp,0(sp)
80220900:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80220904:	d0a00d17 	ldw	r2,-32716(gp)
80220908:	10000326 	beq	r2,zero,80220918 <alt_get_errno+0x24>
8022090c:	d0a00d17 	ldw	r2,-32716(gp)
80220910:	103ee83a 	callr	r2
80220914:	00000106 	br	8022091c <alt_get_errno+0x28>
80220918:	d0a03804 	addi	r2,gp,-32544
}
8022091c:	e037883a 	mov	sp,fp
80220920:	dfc00117 	ldw	ra,4(sp)
80220924:	df000017 	ldw	fp,0(sp)
80220928:	dec00204 	addi	sp,sp,8
8022092c:	f800283a 	ret

80220930 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
80220930:	defffc04 	addi	sp,sp,-16
80220934:	df000315 	stw	fp,12(sp)
80220938:	df000304 	addi	fp,sp,12
8022093c:	e13ffd15 	stw	r4,-12(fp)
80220940:	e17ffe15 	stw	r5,-8(fp)
80220944:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80220948:	e0bffd17 	ldw	r2,-12(fp)
8022094c:	10800037 	ldwio	r2,0(r2)
80220950:	1080010c 	andi	r2,r2,4
80220954:	10000226 	beq	r2,zero,80220960 <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
80220958:	00bff904 	movi	r2,-28
8022095c:	00001506 	br	802209b4 <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
80220960:	e0bfff17 	ldw	r2,-4(fp)
80220964:	10800017 	ldw	r2,0(r2)
80220968:	1007883a 	mov	r3,r2
8022096c:	e0bffe17 	ldw	r2,-8(fp)
80220970:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
80220974:	e0bffe17 	ldw	r2,-8(fp)
80220978:	10800104 	addi	r2,r2,4
8022097c:	e0ffff17 	ldw	r3,-4(fp)
80220980:	18c00117 	ldw	r3,4(r3)
80220984:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
80220988:	e0bffe17 	ldw	r2,-8(fp)
8022098c:	10800204 	addi	r2,r2,8
80220990:	e0ffff17 	ldw	r3,-4(fp)
80220994:	18c00217 	ldw	r3,8(r3)
80220998:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
8022099c:	e0bffe17 	ldw	r2,-8(fp)
802209a0:	10800304 	addi	r2,r2,12
802209a4:	e0ffff17 	ldw	r3,-4(fp)
802209a8:	18c00317 	ldw	r3,12(r3)
802209ac:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
802209b0:	0005883a 	mov	r2,zero
}
802209b4:	e037883a 	mov	sp,fp
802209b8:	df000017 	ldw	fp,0(sp)
802209bc:	dec00104 	addi	sp,sp,4
802209c0:	f800283a 	ret

802209c4 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
802209c4:	defffc04 	addi	sp,sp,-16
802209c8:	df000315 	stw	fp,12(sp)
802209cc:	df000304 	addi	fp,sp,12
802209d0:	e13ffd15 	stw	r4,-12(fp)
802209d4:	e17ffe15 	stw	r5,-8(fp)
802209d8:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
802209dc:	e0bffd17 	ldw	r2,-12(fp)
802209e0:	10800037 	ldwio	r2,0(r2)
802209e4:	1080010c 	andi	r2,r2,4
802209e8:	10000226 	beq	r2,zero,802209f4 <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
802209ec:	00bff904 	movi	r2,-28
802209f0:	00003b06 	br	80220ae0 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
802209f4:	e0bfff17 	ldw	r2,-4(fp)
802209f8:	10800017 	ldw	r2,0(r2)
802209fc:	1007883a 	mov	r3,r2
80220a00:	e0bffe17 	ldw	r2,-8(fp)
80220a04:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80220a08:	e0bffe17 	ldw	r2,-8(fp)
80220a0c:	10800104 	addi	r2,r2,4
80220a10:	e0ffff17 	ldw	r3,-4(fp)
80220a14:	18c00117 	ldw	r3,4(r3)
80220a18:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
80220a1c:	e0bffe17 	ldw	r2,-8(fp)
80220a20:	10800204 	addi	r2,r2,8
80220a24:	e0ffff17 	ldw	r3,-4(fp)
80220a28:	18c00217 	ldw	r3,8(r3)
80220a2c:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80220a30:	e0bffe17 	ldw	r2,-8(fp)
80220a34:	10800304 	addi	r2,r2,12
80220a38:	e0ffff17 	ldw	r3,-4(fp)
80220a3c:	18c0030b 	ldhu	r3,12(r3)
80220a40:	18ffffcc 	andi	r3,r3,65535
80220a44:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80220a48:	e0bffe17 	ldw	r2,-8(fp)
80220a4c:	10800384 	addi	r2,r2,14
80220a50:	e0ffff17 	ldw	r3,-4(fp)
80220a54:	18c00383 	ldbu	r3,14(r3)
80220a58:	18c03fcc 	andi	r3,r3,255
80220a5c:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
80220a60:	e0bffe17 	ldw	r2,-8(fp)
80220a64:	108003c4 	addi	r2,r2,15
80220a68:	e0ffff17 	ldw	r3,-4(fp)
80220a6c:	18c003c3 	ldbu	r3,15(r3)
80220a70:	18c03fcc 	andi	r3,r3,255
80220a74:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
80220a78:	e0bffe17 	ldw	r2,-8(fp)
80220a7c:	10800404 	addi	r2,r2,16
80220a80:	e0ffff17 	ldw	r3,-4(fp)
80220a84:	18c0040b 	ldhu	r3,16(r3)
80220a88:	18ffffcc 	andi	r3,r3,65535
80220a8c:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
80220a90:	e0bffe17 	ldw	r2,-8(fp)
80220a94:	10800484 	addi	r2,r2,18
80220a98:	e0ffff17 	ldw	r3,-4(fp)
80220a9c:	18c0048b 	ldhu	r3,18(r3)
80220aa0:	18ffffcc 	andi	r3,r3,65535
80220aa4:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
80220aa8:	e0bffe17 	ldw	r2,-8(fp)
80220aac:	10800504 	addi	r2,r2,20
80220ab0:	0007883a 	mov	r3,zero
80220ab4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80220ab8:	e0bffe17 	ldw	r2,-8(fp)
80220abc:	10800604 	addi	r2,r2,24
80220ac0:	0007883a 	mov	r3,zero
80220ac4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80220ac8:	e0bffe17 	ldw	r2,-8(fp)
80220acc:	10800704 	addi	r2,r2,28
80220ad0:	e0ffff17 	ldw	r3,-4(fp)
80220ad4:	18c00717 	ldw	r3,28(r3)
80220ad8:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
80220adc:	0005883a 	mov	r2,zero
}
80220ae0:	e037883a 	mov	sp,fp
80220ae4:	df000017 	ldw	fp,0(sp)
80220ae8:	dec00104 	addi	sp,sp,4
80220aec:	f800283a 	ret

80220af0 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80220af0:	defff804 	addi	sp,sp,-32
80220af4:	dfc00715 	stw	ra,28(sp)
80220af8:	df000615 	stw	fp,24(sp)
80220afc:	df000604 	addi	fp,sp,24
80220b00:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
80220b04:	e0bfff17 	ldw	r2,-4(fp)
80220b08:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
80220b0c:	e0bffa17 	ldw	r2,-24(fp)
80220b10:	10801783 	ldbu	r2,94(r2)
80220b14:	10803fcc 	andi	r2,r2,255
80220b18:	10001126 	beq	r2,zero,80220b60 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80220b1c:	e0bffa17 	ldw	r2,-24(fp)
80220b20:	10800617 	ldw	r2,24(r2)
80220b24:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80220b28:	1007883a 	mov	r3,r2
80220b2c:	00bffdc4 	movi	r2,-9
80220b30:	1884703a 	and	r2,r3,r2
80220b34:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80220b38:	e0bffa17 	ldw	r2,-24(fp)
80220b3c:	10800617 	ldw	r2,24(r2)
80220b40:	e0fffb17 	ldw	r3,-20(fp)
80220b44:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
80220b48:	e0bffa17 	ldw	r2,-24(fp)
80220b4c:	10800617 	ldw	r2,24(r2)
80220b50:	10800404 	addi	r2,r2,16
80220b54:	00c00044 	movi	r3,1
80220b58:	10c00035 	stwio	r3,0(r2)
80220b5c:	00001106 	br	80220ba4 <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80220b60:	e0bffa17 	ldw	r2,-24(fp)
80220b64:	10800317 	ldw	r2,12(r2)
80220b68:	10800104 	addi	r2,r2,4
80220b6c:	10800037 	ldwio	r2,0(r2)
80220b70:	1007883a 	mov	r3,r2
80220b74:	00bffbc4 	movi	r2,-17
80220b78:	1884703a 	and	r2,r3,r2
80220b7c:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80220b80:	e0bffa17 	ldw	r2,-24(fp)
80220b84:	10800317 	ldw	r2,12(r2)
80220b88:	10800104 	addi	r2,r2,4
80220b8c:	e0fffb17 	ldw	r3,-20(fp)
80220b90:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80220b94:	e0bffa17 	ldw	r2,-24(fp)
80220b98:	10800317 	ldw	r2,12(r2)
80220b9c:	00c08004 	movi	r3,512
80220ba0:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
80220ba4:	e0bffa17 	ldw	r2,-24(fp)
80220ba8:	10800b17 	ldw	r2,44(r2)
80220bac:	10001226 	beq	r2,zero,80220bf8 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220bb0:	0005303a 	rdctl	r2,status
80220bb4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220bb8:	e0fffd17 	ldw	r3,-12(fp)
80220bbc:	00bfff84 	movi	r2,-2
80220bc0:	1884703a 	and	r2,r3,r2
80220bc4:	1001703a 	wrctl	status,r2
  
  return context;
80220bc8:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
80220bcc:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80220bd0:	e0bffa17 	ldw	r2,-24(fp)
80220bd4:	10800b17 	ldw	r2,44(r2)
80220bd8:	e0fffa17 	ldw	r3,-24(fp)
80220bdc:	18c00c17 	ldw	r3,48(r3)
80220be0:	1809883a 	mov	r4,r3
80220be4:	103ee83a 	callr	r2
80220be8:	e0bffc17 	ldw	r2,-16(fp)
80220bec:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220bf0:	e0bffe17 	ldw	r2,-8(fp)
80220bf4:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80220bf8:	e0bffa17 	ldw	r2,-24(fp)
80220bfc:	10801783 	ldbu	r2,94(r2)
80220c00:	10803fcc 	andi	r2,r2,255
80220c04:	10000a26 	beq	r2,zero,80220c30 <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80220c08:	e0bffa17 	ldw	r2,-24(fp)
80220c0c:	10800617 	ldw	r2,24(r2)
80220c10:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80220c14:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80220c18:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80220c1c:	e0bffa17 	ldw	r2,-24(fp)
80220c20:	10800617 	ldw	r2,24(r2)
80220c24:	e0fffb17 	ldw	r3,-20(fp)
80220c28:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
80220c2c:	00000c06 	br	80220c60 <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80220c30:	e0bffa17 	ldw	r2,-24(fp)
80220c34:	10800317 	ldw	r2,12(r2)
80220c38:	10800104 	addi	r2,r2,4
80220c3c:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
80220c40:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80220c44:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80220c48:	e0bffa17 	ldw	r2,-24(fp)
80220c4c:	10800317 	ldw	r2,12(r2)
80220c50:	10800104 	addi	r2,r2,4
80220c54:	e0fffb17 	ldw	r3,-20(fp)
80220c58:	10c00035 	stwio	r3,0(r2)
    }

    return;
80220c5c:	0001883a 	nop
}
80220c60:	e037883a 	mov	sp,fp
80220c64:	dfc00117 	ldw	ra,4(sp)
80220c68:	df000017 	ldw	fp,0(sp)
80220c6c:	dec00204 	addi	sp,sp,8
80220c70:	f800283a 	ret

80220c74 <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80220c74:	defffb04 	addi	sp,sp,-20
80220c78:	df000415 	stw	fp,16(sp)
80220c7c:	df000404 	addi	fp,sp,16
80220c80:	e13ffc15 	stw	r4,-16(fp)
80220c84:	e17ffd15 	stw	r5,-12(fp)
80220c88:	e1bffe15 	stw	r6,-8(fp)
80220c8c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80220c90:	e0bffc17 	ldw	r2,-16(fp)
80220c94:	10c01217 	ldw	r3,72(r2)
80220c98:	e0800117 	ldw	r2,4(fp)
80220c9c:	18800436 	bltu	r3,r2,80220cb0 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80220ca0:	e0bffc17 	ldw	r2,-16(fp)
80220ca4:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80220ca8:	10803fcc 	andi	r2,r2,255
80220cac:	10000226 	beq	r2,zero,80220cb8 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80220cb0:	00bffa84 	movi	r2,-22
80220cb4:	00000e06 	br	80220cf0 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80220cb8:	e0bffd17 	ldw	r2,-12(fp)
80220cbc:	e0fffe17 	ldw	r3,-8(fp)
80220cc0:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80220cc4:	e0bffd17 	ldw	r2,-12(fp)
80220cc8:	e0ffff17 	ldw	r3,-4(fp)
80220ccc:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80220cd0:	e0bffd17 	ldw	r2,-12(fp)
80220cd4:	e0c00117 	ldw	r3,4(fp)
80220cd8:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80220cdc:	e0800217 	ldw	r2,8(fp)
80220ce0:	10e00034 	orhi	r3,r2,32768
80220ce4:	e0bffd17 	ldw	r2,-12(fp)
80220ce8:	10c00315 	stw	r3,12(r2)
    
    return 0;
80220cec:	0005883a 	mov	r2,zero
}
80220cf0:	e037883a 	mov	sp,fp
80220cf4:	df000017 	ldw	fp,0(sp)
80220cf8:	dec00104 	addi	sp,sp,4
80220cfc:	f800283a 	ret

80220d00 <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80220d00:	defff604 	addi	sp,sp,-40
80220d04:	df000915 	stw	fp,36(sp)
80220d08:	df000904 	addi	fp,sp,36
80220d0c:	e13ff715 	stw	r4,-36(fp)
80220d10:	e17ff815 	stw	r5,-32(fp)
80220d14:	e1bff915 	stw	r6,-28(fp)
80220d18:	e1fffa15 	stw	r7,-24(fp)
80220d1c:	e1800317 	ldw	r6,12(fp)
80220d20:	e1400417 	ldw	r5,16(fp)
80220d24:	e1000517 	ldw	r4,20(fp)
80220d28:	e0c00617 	ldw	r3,24(fp)
80220d2c:	e0800717 	ldw	r2,28(fp)
80220d30:	e1bffb0d 	sth	r6,-20(fp)
80220d34:	e17ffc05 	stb	r5,-16(fp)
80220d38:	e13ffd05 	stb	r4,-12(fp)
80220d3c:	e0fffe0d 	sth	r3,-8(fp)
80220d40:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
80220d44:	e0bff717 	ldw	r2,-36(fp)
80220d48:	10c01217 	ldw	r3,72(r2)
80220d4c:	e0800117 	ldw	r2,4(fp)
80220d50:	18801936 	bltu	r3,r2,80220db8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80220d54:	e13ff717 	ldw	r4,-36(fp)
80220d58:	20801317 	ldw	r2,76(r4)
80220d5c:	20c01417 	ldw	r3,80(r4)
80220d60:	e13ffe0b 	ldhu	r4,-8(fp)
80220d64:	213fffcc 	andi	r4,r4,65535
80220d68:	2015883a 	mov	r10,r4
80220d6c:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
80220d70:	1ac01136 	bltu	r3,r11,80220db8 <alt_msgdma_construct_extended_descriptor+0xb8>
80220d74:	58c0011e 	bne	r11,r3,80220d7c <alt_msgdma_construct_extended_descriptor+0x7c>
80220d78:	12800f36 	bltu	r2,r10,80220db8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80220d7c:	e13ff717 	ldw	r4,-36(fp)
80220d80:	20801317 	ldw	r2,76(r4)
80220d84:	20c01417 	ldw	r3,80(r4)
80220d88:	e13fff0b 	ldhu	r4,-4(fp)
80220d8c:	213fffcc 	andi	r4,r4,65535
80220d90:	2011883a 	mov	r8,r4
80220d94:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80220d98:	1a400736 	bltu	r3,r9,80220db8 <alt_msgdma_construct_extended_descriptor+0xb8>
80220d9c:	48c0011e 	bne	r9,r3,80220da4 <alt_msgdma_construct_extended_descriptor+0xa4>
80220da0:	12000536 	bltu	r2,r8,80220db8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80220da4:	e0bff717 	ldw	r2,-36(fp)
80220da8:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80220dac:	10803fcc 	andi	r2,r2,255
80220db0:	10800060 	cmpeqi	r2,r2,1
80220db4:	1000021e 	bne	r2,zero,80220dc0 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80220db8:	00bffa84 	movi	r2,-22
80220dbc:	00002106 	br	80220e44 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80220dc0:	e0bff817 	ldw	r2,-32(fp)
80220dc4:	e0fff917 	ldw	r3,-28(fp)
80220dc8:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
80220dcc:	e0bff817 	ldw	r2,-32(fp)
80220dd0:	e0fffa17 	ldw	r3,-24(fp)
80220dd4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80220dd8:	e0bff817 	ldw	r2,-32(fp)
80220ddc:	e0c00117 	ldw	r3,4(fp)
80220de0:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80220de4:	e0bff817 	ldw	r2,-32(fp)
80220de8:	e0fffb0b 	ldhu	r3,-20(fp)
80220dec:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
80220df0:	e0bff817 	ldw	r2,-32(fp)
80220df4:	e0fffc03 	ldbu	r3,-16(fp)
80220df8:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
80220dfc:	e0bff817 	ldw	r2,-32(fp)
80220e00:	e0fffd03 	ldbu	r3,-12(fp)
80220e04:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
80220e08:	e0bff817 	ldw	r2,-32(fp)
80220e0c:	e0fffe0b 	ldhu	r3,-8(fp)
80220e10:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
80220e14:	e0bff817 	ldw	r2,-32(fp)
80220e18:	e0ffff0b 	ldhu	r3,-4(fp)
80220e1c:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
80220e20:	e0bff817 	ldw	r2,-32(fp)
80220e24:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
80220e28:	e0bff817 	ldw	r2,-32(fp)
80220e2c:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80220e30:	e0800217 	ldw	r2,8(fp)
80220e34:	10e00034 	orhi	r3,r2,32768
80220e38:	e0bff817 	ldw	r2,-32(fp)
80220e3c:	10c00715 	stw	r3,28(r2)

  return 0 ;
80220e40:	0005883a 	mov	r2,zero

}
80220e44:	e037883a 	mov	sp,fp
80220e48:	df000017 	ldw	fp,0(sp)
80220e4c:	dec00104 	addi	sp,sp,4
80220e50:	f800283a 	ret

80220e54 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80220e54:	defff004 	addi	sp,sp,-64
80220e58:	dfc00f15 	stw	ra,60(sp)
80220e5c:	df000e15 	stw	fp,56(sp)
80220e60:	df000e04 	addi	fp,sp,56
80220e64:	e13ffd15 	stw	r4,-12(fp)
80220e68:	e17ffe15 	stw	r5,-8(fp)
80220e6c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
80220e70:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
80220e74:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
80220e78:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80220e7c:	e0bffd17 	ldw	r2,-12(fp)
80220e80:	10800317 	ldw	r2,12(r2)
80220e84:	10800204 	addi	r2,r2,8
80220e88:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80220e8c:	10bfffcc 	andi	r2,r2,65535
80220e90:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80220e94:	e0bffd17 	ldw	r2,-12(fp)
80220e98:	10800317 	ldw	r2,12(r2)
80220e9c:	10800204 	addi	r2,r2,8
80220ea0:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80220ea4:	1004d43a 	srli	r2,r2,16
80220ea8:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80220eac:	e0bffd17 	ldw	r2,-12(fp)
80220eb0:	10800917 	ldw	r2,36(r2)
80220eb4:	e0fff617 	ldw	r3,-40(fp)
80220eb8:	1880042e 	bgeu	r3,r2,80220ecc <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
80220ebc:	e0bffd17 	ldw	r2,-12(fp)
80220ec0:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80220ec4:	e0fff517 	ldw	r3,-44(fp)
80220ec8:	18800236 	bltu	r3,r2,80220ed4 <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
80220ecc:	00bff904 	movi	r2,-28
80220ed0:	00008f06 	br	80221110 <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80220ed4:	00800804 	movi	r2,32
80220ed8:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220edc:	0005303a 	rdctl	r2,status
80220ee0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220ee4:	e0fff717 	ldw	r3,-36(fp)
80220ee8:	00bfff84 	movi	r2,-2
80220eec:	1884703a 	and	r2,r3,r2
80220ef0:	1001703a 	wrctl	status,r2
  
  return context;
80220ef4:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80220ef8:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80220efc:	e0bffd17 	ldw	r2,-12(fp)
80220f00:	10800317 	ldw	r2,12(r2)
80220f04:	10800104 	addi	r2,r2,4
80220f08:	e0fff317 	ldw	r3,-52(fp)
80220f0c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80220f10:	e0bffd17 	ldw	r2,-12(fp)
80220f14:	10800317 	ldw	r2,12(r2)
80220f18:	e0fffd17 	ldw	r3,-12(fp)
80220f1c:	18c00317 	ldw	r3,12(r3)
80220f20:	18c00037 	ldwio	r3,0(r3)
80220f24:	10c00035 	stwio	r3,0(r2)
80220f28:	e0bff417 	ldw	r2,-48(fp)
80220f2c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220f30:	e0bffc17 	ldw	r2,-16(fp)
80220f34:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80220f38:	e0bffe17 	ldw	r2,-8(fp)
80220f3c:	10001a26 	beq	r2,zero,80220fa8 <alt_msgdma_descriptor_async_transfer+0x154>
80220f40:	e0bfff17 	ldw	r2,-4(fp)
80220f44:	1000181e 	bne	r2,zero,80220fa8 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80220f48:	00000d06 	br	80220f80 <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80220f4c:	01000044 	movi	r4,1
80220f50:	021e6780 	call	8021e678 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80220f54:	e0bff20b 	ldhu	r2,-56(fp)
80220f58:	1084e230 	cmpltui	r2,r2,5000
80220f5c:	1000051e 	bne	r2,zero,80220f74 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
80220f60:	012008b4 	movhi	r4,32802
80220f64:	21134204 	addi	r4,r4,19720
80220f68:	022324c0 	call	8022324c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80220f6c:	00bff084 	movi	r2,-62
80220f70:	00006706 	br	80221110 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80220f74:	e0bff20b 	ldhu	r2,-56(fp)
80220f78:	10800044 	addi	r2,r2,1
80220f7c:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80220f80:	e0bffd17 	ldw	r2,-12(fp)
80220f84:	10c00317 	ldw	r3,12(r2)
80220f88:	e0bffd17 	ldw	r2,-12(fp)
80220f8c:	10800417 	ldw	r2,16(r2)
80220f90:	e1bffe17 	ldw	r6,-8(fp)
80220f94:	100b883a 	mov	r5,r2
80220f98:	1809883a 	mov	r4,r3
80220f9c:	02209300 	call	80220930 <alt_msgdma_write_standard_descriptor>
80220fa0:	103fea1e 	bne	r2,zero,80220f4c <__reset+0xfa200f4c>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80220fa4:	00001f06 	br	80221024 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80220fa8:	e0bffe17 	ldw	r2,-8(fp)
80220fac:	10001b1e 	bne	r2,zero,8022101c <alt_msgdma_descriptor_async_transfer+0x1c8>
80220fb0:	e0bfff17 	ldw	r2,-4(fp)
80220fb4:	10001926 	beq	r2,zero,8022101c <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
80220fb8:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80220fbc:	00000d06 	br	80220ff4 <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80220fc0:	01000044 	movi	r4,1
80220fc4:	021e6780 	call	8021e678 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80220fc8:	e0bff20b 	ldhu	r2,-56(fp)
80220fcc:	1084e230 	cmpltui	r2,r2,5000
80220fd0:	1000051e 	bne	r2,zero,80220fe8 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
80220fd4:	012008b4 	movhi	r4,32802
80220fd8:	21135804 	addi	r4,r4,19808
80220fdc:	022324c0 	call	8022324c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80220fe0:	00bff084 	movi	r2,-62
80220fe4:	00004a06 	br	80221110 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80220fe8:	e0bff20b 	ldhu	r2,-56(fp)
80220fec:	10800044 	addi	r2,r2,1
80220ff0:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80220ff4:	e0bffd17 	ldw	r2,-12(fp)
80220ff8:	10c00317 	ldw	r3,12(r2)
80220ffc:	e0bffd17 	ldw	r2,-12(fp)
80221000:	10800417 	ldw	r2,16(r2)
80221004:	e1bfff17 	ldw	r6,-4(fp)
80221008:	100b883a 	mov	r5,r2
8022100c:	1809883a 	mov	r4,r3
80221010:	02209c40 	call	802209c4 <alt_msgdma_write_extended_descriptor>
80221014:	103fea1e 	bne	r2,zero,80220fc0 <__reset+0xfa200fc0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80221018:	00000206 	br	80221024 <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8022101c:	00bfffc4 	movi	r2,-1
80221020:	00003b06 	br	80221110 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
80221024:	e0bffd17 	ldw	r2,-12(fp)
80221028:	10800b17 	ldw	r2,44(r2)
8022102c:	10001c26 	beq	r2,zero,802210a0 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
80221030:	e0bffd17 	ldw	r2,-12(fp)
80221034:	10c00d17 	ldw	r3,52(r2)
80221038:	e0bff317 	ldw	r2,-52(fp)
8022103c:	1884b03a 	or	r2,r3,r2
80221040:	10800514 	ori	r2,r2,20
80221044:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80221048:	e0fff317 	ldw	r3,-52(fp)
8022104c:	00bff7c4 	movi	r2,-33
80221050:	1884703a 	and	r2,r3,r2
80221054:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80221058:	0005303a 	rdctl	r2,status
8022105c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80221060:	e0fffa17 	ldw	r3,-24(fp)
80221064:	00bfff84 	movi	r2,-2
80221068:	1884703a 	and	r2,r3,r2
8022106c:	1001703a 	wrctl	status,r2
  
  return context;
80221070:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
80221074:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80221078:	e0bffd17 	ldw	r2,-12(fp)
8022107c:	10800317 	ldw	r2,12(r2)
80221080:	10800104 	addi	r2,r2,4
80221084:	e0fff317 	ldw	r3,-52(fp)
80221088:	10c00035 	stwio	r3,0(r2)
8022108c:	e0bff417 	ldw	r2,-48(fp)
80221090:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80221094:	e0bff817 	ldw	r2,-32(fp)
80221098:	1001703a 	wrctl	status,r2
8022109c:	00001b06 	br	8022110c <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
802210a0:	e0bffd17 	ldw	r2,-12(fp)
802210a4:	10c00d17 	ldw	r3,52(r2)
802210a8:	e0bff317 	ldw	r2,-52(fp)
802210ac:	1884b03a 	or	r2,r3,r2
802210b0:	10800114 	ori	r2,r2,4
802210b4:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
802210b8:	e0fff317 	ldw	r3,-52(fp)
802210bc:	00bff3c4 	movi	r2,-49
802210c0:	1884703a 	and	r2,r3,r2
802210c4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802210c8:	0005303a 	rdctl	r2,status
802210cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802210d0:	e0fffb17 	ldw	r3,-20(fp)
802210d4:	00bfff84 	movi	r2,-2
802210d8:	1884703a 	and	r2,r3,r2
802210dc:	1001703a 	wrctl	status,r2
  
  return context;
802210e0:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
802210e4:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802210e8:	e0bffd17 	ldw	r2,-12(fp)
802210ec:	10800317 	ldw	r2,12(r2)
802210f0:	10800104 	addi	r2,r2,4
802210f4:	e0fff317 	ldw	r3,-52(fp)
802210f8:	10c00035 	stwio	r3,0(r2)
802210fc:	e0bff417 	ldw	r2,-48(fp)
80221100:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80221104:	e0bff917 	ldw	r2,-28(fp)
80221108:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8022110c:	0005883a 	mov	r2,zero
}
80221110:	e037883a 	mov	sp,fp
80221114:	dfc00117 	ldw	ra,4(sp)
80221118:	df000017 	ldw	fp,0(sp)
8022111c:	dec00204 	addi	sp,sp,8
80221120:	f800283a 	ret

80221124 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80221124:	defff004 	addi	sp,sp,-64
80221128:	dfc00f15 	stw	ra,60(sp)
8022112c:	df000e15 	stw	fp,56(sp)
80221130:	df000e04 	addi	fp,sp,56
80221134:	e13ffd15 	stw	r4,-12(fp)
80221138:	e17ffe15 	stw	r5,-8(fp)
8022113c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
80221140:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
80221144:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
80221148:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
8022114c:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80221150:	e0bffd17 	ldw	r2,-12(fp)
80221154:	10800317 	ldw	r2,12(r2)
80221158:	10800204 	addi	r2,r2,8
8022115c:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80221160:	10bfffcc 	andi	r2,r2,65535
80221164:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80221168:	e0bffd17 	ldw	r2,-12(fp)
8022116c:	10800317 	ldw	r2,12(r2)
80221170:	10800204 	addi	r2,r2,8
80221174:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80221178:	1004d43a 	srli	r2,r2,16
8022117c:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
80221180:	00807804 	movi	r2,480
80221184:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80221188:	00001906 	br	802211f0 <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8022118c:	01000044 	movi	r4,1
80221190:	021e6780 	call	8021e678 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80221194:	e0bff30b 	ldhu	r2,-52(fp)
80221198:	1084e230 	cmpltui	r2,r2,5000
8022119c:	1000051e 	bne	r2,zero,802211b4 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
802211a0:	012008b4 	movhi	r4,32802
802211a4:	21136e04 	addi	r4,r4,19896
802211a8:	022324c0 	call	8022324c <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
802211ac:	00bff084 	movi	r2,-62
802211b0:	0000b506 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
802211b4:	e0bff30b 	ldhu	r2,-52(fp)
802211b8:	10800044 	addi	r2,r2,1
802211bc:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802211c0:	e0bffd17 	ldw	r2,-12(fp)
802211c4:	10800317 	ldw	r2,12(r2)
802211c8:	10800204 	addi	r2,r2,8
802211cc:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
802211d0:	10bfffcc 	andi	r2,r2,65535
802211d4:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802211d8:	e0bffd17 	ldw	r2,-12(fp)
802211dc:	10800317 	ldw	r2,12(r2)
802211e0:	10800204 	addi	r2,r2,8
802211e4:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
802211e8:	1004d43a 	srli	r2,r2,16
802211ec:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802211f0:	e0bffd17 	ldw	r2,-12(fp)
802211f4:	10800917 	ldw	r2,36(r2)
802211f8:	e0fff517 	ldw	r3,-44(fp)
802211fc:	18bfe32e 	bgeu	r3,r2,8022118c <__reset+0xfa20118c>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
80221200:	e0bffd17 	ldw	r2,-12(fp)
80221204:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80221208:	e0fff417 	ldw	r3,-48(fp)
8022120c:	18bfdf2e 	bgeu	r3,r2,8022118c <__reset+0xfa20118c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80221210:	0005303a 	rdctl	r2,status
80221214:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80221218:	e0fffc17 	ldw	r3,-16(fp)
8022121c:	00bfff84 	movi	r2,-2
80221220:	1884703a 	and	r2,r3,r2
80221224:	1001703a 	wrctl	status,r2
  
  return context;
80221228:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
8022122c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80221230:	e0bffd17 	ldw	r2,-12(fp)
80221234:	10800317 	ldw	r2,12(r2)
80221238:	10800104 	addi	r2,r2,4
8022123c:	00c00804 	movi	r3,32
80221240:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80221244:	e0bffd17 	ldw	r2,-12(fp)
80221248:	10800317 	ldw	r2,12(r2)
8022124c:	e0fffd17 	ldw	r3,-12(fp)
80221250:	18c00317 	ldw	r3,12(r3)
80221254:	18c00037 	ldwio	r3,0(r3)
80221258:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8022125c:	e0bffe17 	ldw	r2,-8(fp)
80221260:	10001b26 	beq	r2,zero,802212d0 <alt_msgdma_descriptor_sync_transfer+0x1ac>
80221264:	e0bfff17 	ldw	r2,-4(fp)
80221268:	1000191e 	bne	r2,zero,802212d0 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
8022126c:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80221270:	00000d06 	br	802212a8 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
80221274:	01000044 	movi	r4,1
80221278:	021e6780 	call	8021e678 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8022127c:	e0bff30b 	ldhu	r2,-52(fp)
80221280:	1084e230 	cmpltui	r2,r2,5000
80221284:	1000051e 	bne	r2,zero,8022129c <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
80221288:	012008b4 	movhi	r4,32802
8022128c:	21138204 	addi	r4,r4,19976
80221290:	022324c0 	call	8022324c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80221294:	00bff084 	movi	r2,-62
80221298:	00007b06 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8022129c:	e0bff30b 	ldhu	r2,-52(fp)
802212a0:	10800044 	addi	r2,r2,1
802212a4:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802212a8:	e0bffd17 	ldw	r2,-12(fp)
802212ac:	10c00317 	ldw	r3,12(r2)
802212b0:	e0bffd17 	ldw	r2,-12(fp)
802212b4:	10800417 	ldw	r2,16(r2)
802212b8:	e1bffe17 	ldw	r6,-8(fp)
802212bc:	100b883a 	mov	r5,r2
802212c0:	1809883a 	mov	r4,r3
802212c4:	02209300 	call	80220930 <alt_msgdma_write_standard_descriptor>
802212c8:	103fea1e 	bne	r2,zero,80221274 <__reset+0xfa201274>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
802212cc:	00001f06 	br	8022134c <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802212d0:	e0bffe17 	ldw	r2,-8(fp)
802212d4:	10001b1e 	bne	r2,zero,80221344 <alt_msgdma_descriptor_sync_transfer+0x220>
802212d8:	e0bfff17 	ldw	r2,-4(fp)
802212dc:	10001926 	beq	r2,zero,80221344 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
802212e0:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802212e4:	00000d06 	br	8022131c <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
802212e8:	01000044 	movi	r4,1
802212ec:	021e6780 	call	8021e678 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802212f0:	e0bff30b 	ldhu	r2,-52(fp)
802212f4:	1084e230 	cmpltui	r2,r2,5000
802212f8:	1000051e 	bne	r2,zero,80221310 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
802212fc:	012008b4 	movhi	r4,32802
80221300:	21139304 	addi	r4,r4,20044
80221304:	022324c0 	call	8022324c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80221308:	00bff084 	movi	r2,-62
8022130c:	00005e06 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
80221310:	e0bff30b 	ldhu	r2,-52(fp)
80221314:	10800044 	addi	r2,r2,1
80221318:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8022131c:	e0bffd17 	ldw	r2,-12(fp)
80221320:	10c00317 	ldw	r3,12(r2)
80221324:	e0bffd17 	ldw	r2,-12(fp)
80221328:	10800417 	ldw	r2,16(r2)
8022132c:	e1bfff17 	ldw	r6,-4(fp)
80221330:	100b883a 	mov	r5,r2
80221334:	1809883a 	mov	r4,r3
80221338:	02209c40 	call	802209c4 <alt_msgdma_write_extended_descriptor>
8022133c:	103fea1e 	bne	r2,zero,802212e8 <__reset+0xfa2012e8>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80221340:	00000206 	br	8022134c <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
80221344:	00bfffc4 	movi	r2,-1
80221348:	00004f06 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8022134c:	e0bffd17 	ldw	r2,-12(fp)
80221350:	10800317 	ldw	r2,12(r2)
80221354:	10800104 	addi	r2,r2,4
80221358:	e0fffd17 	ldw	r3,-12(fp)
8022135c:	19000d17 	ldw	r4,52(r3)
80221360:	00fff2c4 	movi	r3,-53
80221364:	20c6703a 	and	r3,r4,r3
80221368:	18c00114 	ori	r3,r3,4
8022136c:	10c00035 	stwio	r3,0(r2)
80221370:	e0bff717 	ldw	r2,-36(fp)
80221374:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80221378:	e0bff917 	ldw	r2,-28(fp)
8022137c:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
80221380:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80221384:	e0bffd17 	ldw	r2,-12(fp)
80221388:	10800317 	ldw	r2,12(r2)
8022138c:	10800037 	ldwio	r2,0(r2)
80221390:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80221394:	00001106 	br	802213dc <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
80221398:	01000044 	movi	r4,1
8022139c:	021e6780 	call	8021e678 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802213a0:	e0bff30b 	ldhu	r2,-52(fp)
802213a4:	1084e230 	cmpltui	r2,r2,5000
802213a8:	1000051e 	bne	r2,zero,802213c0 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
802213ac:	012008b4 	movhi	r4,32802
802213b0:	2113a404 	addi	r4,r4,20112
802213b4:	022324c0 	call	8022324c <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
802213b8:	00bff084 	movi	r2,-62
802213bc:	00003206 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
802213c0:	e0bff30b 	ldhu	r2,-52(fp)
802213c4:	10800044 	addi	r2,r2,1
802213c8:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
802213cc:	e0bffd17 	ldw	r2,-12(fp)
802213d0:	10800317 	ldw	r2,12(r2)
802213d4:	10800037 	ldwio	r2,0(r2)
802213d8:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
802213dc:	e0fff217 	ldw	r3,-56(fp)
802213e0:	e0bff817 	ldw	r2,-32(fp)
802213e4:	1884703a 	and	r2,r3,r2
802213e8:	1000031e 	bne	r2,zero,802213f8 <alt_msgdma_descriptor_sync_transfer+0x2d4>
802213ec:	e0bff217 	ldw	r2,-56(fp)
802213f0:	1080004c 	andi	r2,r2,1
802213f4:	103fe81e 	bne	r2,zero,80221398 <__reset+0xfa201398>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
802213f8:	e0fff217 	ldw	r3,-56(fp)
802213fc:	e0bff817 	ldw	r2,-32(fp)
80221400:	1884703a 	and	r2,r3,r2
80221404:	10000226 	beq	r2,zero,80221410 <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
80221408:	e0bff817 	ldw	r2,-32(fp)
8022140c:	00001e06 	br	80221488 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
80221410:	e0bffd17 	ldw	r2,-12(fp)
80221414:	10800317 	ldw	r2,12(r2)
80221418:	10800104 	addi	r2,r2,4
8022141c:	10800037 	ldwio	r2,0(r2)
80221420:	10800814 	ori	r2,r2,32
80221424:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80221428:	0005303a 	rdctl	r2,status
8022142c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80221430:	e0fffa17 	ldw	r3,-24(fp)
80221434:	00bfff84 	movi	r2,-2
80221438:	1884703a 	and	r2,r3,r2
8022143c:	1001703a 	wrctl	status,r2
  
  return context;
80221440:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
80221444:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80221448:	e0bffd17 	ldw	r2,-12(fp)
8022144c:	10800317 	ldw	r2,12(r2)
80221450:	10800104 	addi	r2,r2,4
80221454:	e0fff617 	ldw	r3,-40(fp)
80221458:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8022145c:	e0bffd17 	ldw	r2,-12(fp)
80221460:	10800317 	ldw	r2,12(r2)
80221464:	e0fffd17 	ldw	r3,-12(fp)
80221468:	18c00317 	ldw	r3,12(r3)
8022146c:	18c00037 	ldwio	r3,0(r3)
80221470:	10c00035 	stwio	r3,0(r2)
80221474:	e0bff717 	ldw	r2,-36(fp)
80221478:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8022147c:	e0bffb17 	ldw	r2,-20(fp)
80221480:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80221484:	0005883a 	mov	r2,zero

}
80221488:	e037883a 	mov	sp,fp
8022148c:	dfc00117 	ldw	ra,4(sp)
80221490:	df000017 	ldw	fp,0(sp)
80221494:	dec00204 	addi	sp,sp,8
80221498:	f800283a 	ret

8022149c <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8022149c:	defff804 	addi	sp,sp,-32
802214a0:	dfc00715 	stw	ra,28(sp)
802214a4:	df000615 	stw	fp,24(sp)
802214a8:	df000604 	addi	fp,sp,24
802214ac:	e13ffc15 	stw	r4,-16(fp)
802214b0:	e17ffd15 	stw	r5,-12(fp)
802214b4:	e1bffe15 	stw	r6,-8(fp)
802214b8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
802214bc:	e0800217 	ldw	r2,8(fp)
802214c0:	d8800115 	stw	r2,4(sp)
802214c4:	e0bfff17 	ldw	r2,-4(fp)
802214c8:	d8800015 	stw	r2,0(sp)
802214cc:	e1fffe17 	ldw	r7,-8(fp)
802214d0:	000d883a 	mov	r6,zero
802214d4:	e17ffd17 	ldw	r5,-12(fp)
802214d8:	e13ffc17 	ldw	r4,-16(fp)
802214dc:	0220c740 	call	80220c74 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
802214e0:	e037883a 	mov	sp,fp
802214e4:	dfc00117 	ldw	ra,4(sp)
802214e8:	df000017 	ldw	fp,0(sp)
802214ec:	dec00204 	addi	sp,sp,8
802214f0:	f800283a 	ret

802214f4 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
802214f4:	defff804 	addi	sp,sp,-32
802214f8:	dfc00715 	stw	ra,28(sp)
802214fc:	df000615 	stw	fp,24(sp)
80221500:	df000604 	addi	fp,sp,24
80221504:	e13ffc15 	stw	r4,-16(fp)
80221508:	e17ffd15 	stw	r5,-12(fp)
8022150c:	e1bffe15 	stw	r6,-8(fp)
80221510:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80221514:	e0800217 	ldw	r2,8(fp)
80221518:	d8800115 	stw	r2,4(sp)
8022151c:	e0bfff17 	ldw	r2,-4(fp)
80221520:	d8800015 	stw	r2,0(sp)
80221524:	000f883a 	mov	r7,zero
80221528:	e1bffe17 	ldw	r6,-8(fp)
8022152c:	e17ffd17 	ldw	r5,-12(fp)
80221530:	e13ffc17 	ldw	r4,-16(fp)
80221534:	0220c740 	call	80220c74 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
80221538:	e037883a 	mov	sp,fp
8022153c:	dfc00117 	ldw	ra,4(sp)
80221540:	df000017 	ldw	fp,0(sp)
80221544:	dec00204 	addi	sp,sp,8
80221548:	f800283a 	ret

8022154c <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
8022154c:	defff804 	addi	sp,sp,-32
80221550:	dfc00715 	stw	ra,28(sp)
80221554:	df000615 	stw	fp,24(sp)
80221558:	df000604 	addi	fp,sp,24
8022155c:	e13ffc15 	stw	r4,-16(fp)
80221560:	e17ffd15 	stw	r5,-12(fp)
80221564:	e1bffe15 	stw	r6,-8(fp)
80221568:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8022156c:	e0800317 	ldw	r2,12(fp)
80221570:	d8800115 	stw	r2,4(sp)
80221574:	e0800217 	ldw	r2,8(fp)
80221578:	d8800015 	stw	r2,0(sp)
8022157c:	e1ffff17 	ldw	r7,-4(fp)
80221580:	e1bffe17 	ldw	r6,-8(fp)
80221584:	e17ffd17 	ldw	r5,-12(fp)
80221588:	e13ffc17 	ldw	r4,-16(fp)
8022158c:	0220c740 	call	80220c74 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80221590:	e037883a 	mov	sp,fp
80221594:	dfc00117 	ldw	ra,4(sp)
80221598:	df000017 	ldw	fp,0(sp)
8022159c:	dec00204 	addi	sp,sp,8
802215a0:	f800283a 	ret

802215a4 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
802215a4:	defff004 	addi	sp,sp,-64
802215a8:	dfc00f15 	stw	ra,60(sp)
802215ac:	df000e15 	stw	fp,56(sp)
802215b0:	df000e04 	addi	fp,sp,56
802215b4:	e13ff915 	stw	r4,-28(fp)
802215b8:	e17ffa15 	stw	r5,-24(fp)
802215bc:	e1bffb15 	stw	r6,-20(fp)
802215c0:	e1fffc15 	stw	r7,-16(fp)
802215c4:	e1000317 	ldw	r4,12(fp)
802215c8:	e0c00417 	ldw	r3,16(fp)
802215cc:	e0800517 	ldw	r2,20(fp)
802215d0:	e13ffd0d 	sth	r4,-12(fp)
802215d4:	e0fffe05 	stb	r3,-8(fp)
802215d8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
802215dc:	e0bffd0b 	ldhu	r2,-12(fp)
802215e0:	e0fffe03 	ldbu	r3,-8(fp)
802215e4:	e13fff0b 	ldhu	r4,-4(fp)
802215e8:	d9000615 	stw	r4,24(sp)
802215ec:	d8000515 	stw	zero,20(sp)
802215f0:	d8c00415 	stw	r3,16(sp)
802215f4:	d8000315 	stw	zero,12(sp)
802215f8:	d8800215 	stw	r2,8(sp)
802215fc:	e0800217 	ldw	r2,8(fp)
80221600:	d8800115 	stw	r2,4(sp)
80221604:	e0bffc17 	ldw	r2,-16(fp)
80221608:	d8800015 	stw	r2,0(sp)
8022160c:	e1fffb17 	ldw	r7,-20(fp)
80221610:	000d883a 	mov	r6,zero
80221614:	e17ffa17 	ldw	r5,-24(fp)
80221618:	e13ff917 	ldw	r4,-28(fp)
8022161c:	0220d000 	call	80220d00 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
80221620:	e037883a 	mov	sp,fp
80221624:	dfc00117 	ldw	ra,4(sp)
80221628:	df000017 	ldw	fp,0(sp)
8022162c:	dec00204 	addi	sp,sp,8
80221630:	f800283a 	ret

80221634 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80221634:	defff004 	addi	sp,sp,-64
80221638:	dfc00f15 	stw	ra,60(sp)
8022163c:	df000e15 	stw	fp,56(sp)
80221640:	df000e04 	addi	fp,sp,56
80221644:	e13ff915 	stw	r4,-28(fp)
80221648:	e17ffa15 	stw	r5,-24(fp)
8022164c:	e1bffb15 	stw	r6,-20(fp)
80221650:	e1fffc15 	stw	r7,-16(fp)
80221654:	e1000317 	ldw	r4,12(fp)
80221658:	e0c00417 	ldw	r3,16(fp)
8022165c:	e0800517 	ldw	r2,20(fp)
80221660:	e13ffd0d 	sth	r4,-12(fp)
80221664:	e0fffe05 	stb	r3,-8(fp)
80221668:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
8022166c:	e0bffd0b 	ldhu	r2,-12(fp)
80221670:	e0fffe03 	ldbu	r3,-8(fp)
80221674:	e13fff0b 	ldhu	r4,-4(fp)
80221678:	d8000615 	stw	zero,24(sp)
8022167c:	d9000515 	stw	r4,20(sp)
80221680:	d8000415 	stw	zero,16(sp)
80221684:	d8c00315 	stw	r3,12(sp)
80221688:	d8800215 	stw	r2,8(sp)
8022168c:	e0800217 	ldw	r2,8(fp)
80221690:	d8800115 	stw	r2,4(sp)
80221694:	e0bffc17 	ldw	r2,-16(fp)
80221698:	d8800015 	stw	r2,0(sp)
8022169c:	000f883a 	mov	r7,zero
802216a0:	e1bffb17 	ldw	r6,-20(fp)
802216a4:	e17ffa17 	ldw	r5,-24(fp)
802216a8:	e13ff917 	ldw	r4,-28(fp)
802216ac:	0220d000 	call	80220d00 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
802216b0:	e037883a 	mov	sp,fp
802216b4:	dfc00117 	ldw	ra,4(sp)
802216b8:	df000017 	ldw	fp,0(sp)
802216bc:	dec00204 	addi	sp,sp,8
802216c0:	f800283a 	ret

802216c4 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
802216c4:	deffee04 	addi	sp,sp,-72
802216c8:	dfc01115 	stw	ra,68(sp)
802216cc:	df001015 	stw	fp,64(sp)
802216d0:	df001004 	addi	fp,sp,64
802216d4:	e13ff715 	stw	r4,-36(fp)
802216d8:	e17ff815 	stw	r5,-32(fp)
802216dc:	e1bff915 	stw	r6,-28(fp)
802216e0:	e1fffa15 	stw	r7,-24(fp)
802216e4:	e1800417 	ldw	r6,16(fp)
802216e8:	e1400517 	ldw	r5,20(fp)
802216ec:	e1000617 	ldw	r4,24(fp)
802216f0:	e0c00717 	ldw	r3,28(fp)
802216f4:	e0800817 	ldw	r2,32(fp)
802216f8:	e1bffb0d 	sth	r6,-20(fp)
802216fc:	e17ffc05 	stb	r5,-16(fp)
80221700:	e13ffd05 	stb	r4,-12(fp)
80221704:	e0fffe0d 	sth	r3,-8(fp)
80221708:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8022170c:	e0bffb0b 	ldhu	r2,-20(fp)
80221710:	e0fffc03 	ldbu	r3,-16(fp)
80221714:	e13ffd03 	ldbu	r4,-12(fp)
80221718:	e17ffe0b 	ldhu	r5,-8(fp)
8022171c:	e1bfff0b 	ldhu	r6,-4(fp)
80221720:	d9800615 	stw	r6,24(sp)
80221724:	d9400515 	stw	r5,20(sp)
80221728:	d9000415 	stw	r4,16(sp)
8022172c:	d8c00315 	stw	r3,12(sp)
80221730:	d8800215 	stw	r2,8(sp)
80221734:	e0800317 	ldw	r2,12(fp)
80221738:	d8800115 	stw	r2,4(sp)
8022173c:	e0800217 	ldw	r2,8(fp)
80221740:	d8800015 	stw	r2,0(sp)
80221744:	e1fffa17 	ldw	r7,-24(fp)
80221748:	e1bff917 	ldw	r6,-28(fp)
8022174c:	e17ff817 	ldw	r5,-32(fp)
80221750:	e13ff717 	ldw	r4,-36(fp)
80221754:	0220d000 	call	80220d00 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80221758:	e037883a 	mov	sp,fp
8022175c:	dfc00117 	ldw	ra,4(sp)
80221760:	df000017 	ldw	fp,0(sp)
80221764:	dec00204 	addi	sp,sp,8
80221768:	f800283a 	ret

8022176c <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
8022176c:	defffb04 	addi	sp,sp,-20
80221770:	df000415 	stw	fp,16(sp)
80221774:	df000404 	addi	fp,sp,16
80221778:	e13ffc15 	stw	r4,-16(fp)
8022177c:	e17ffd15 	stw	r5,-12(fp)
80221780:	e1bffe15 	stw	r6,-8(fp)
80221784:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80221788:	e0bffc17 	ldw	r2,-16(fp)
8022178c:	10c01217 	ldw	r3,72(r2)
80221790:	e0800117 	ldw	r2,4(fp)
80221794:	18800436 	bltu	r3,r2,802217a8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80221798:	e0bffc17 	ldw	r2,-16(fp)
8022179c:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
802217a0:	10803fcc 	andi	r2,r2,255
802217a4:	10000226 	beq	r2,zero,802217b0 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
802217a8:	00bffa84 	movi	r2,-22
802217ac:	00001406 	br	80221800 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
802217b0:	e0bffd17 	ldw	r2,-12(fp)
802217b4:	e0fffe17 	ldw	r3,-8(fp)
802217b8:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
802217bc:	e0bffd17 	ldw	r2,-12(fp)
802217c0:	e0ffff17 	ldw	r3,-4(fp)
802217c4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
802217c8:	e0bffd17 	ldw	r2,-12(fp)
802217cc:	e0c00117 	ldw	r3,4(fp)
802217d0:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
802217d4:	e0fffd17 	ldw	r3,-12(fp)
802217d8:	e0bffd17 	ldw	r2,-12(fp)
802217dc:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
802217e0:	e0c00217 	ldw	r3,8(fp)
802217e4:	00900034 	movhi	r2,16384
802217e8:	10bfffc4 	addi	r2,r2,-1
802217ec:	1884703a 	and	r2,r3,r2
802217f0:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
802217f4:	e0bffd17 	ldw	r2,-12(fp)
802217f8:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
802217fc:	0005883a 	mov	r2,zero
}
80221800:	e037883a 	mov	sp,fp
80221804:	df000017 	ldw	fp,0(sp)
80221808:	dec00104 	addi	sp,sp,4
8022180c:	f800283a 	ret

80221810 <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80221810:	defff404 	addi	sp,sp,-48
80221814:	df000b15 	stw	fp,44(sp)
80221818:	df000b04 	addi	fp,sp,44
8022181c:	e13ff715 	stw	r4,-36(fp)
80221820:	e17ff815 	stw	r5,-32(fp)
80221824:	e1bff915 	stw	r6,-28(fp)
80221828:	e1fffa15 	stw	r7,-24(fp)
8022182c:	e1800517 	ldw	r6,20(fp)
80221830:	e1400617 	ldw	r5,24(fp)
80221834:	e1000717 	ldw	r4,28(fp)
80221838:	e0c00817 	ldw	r3,32(fp)
8022183c:	e0800917 	ldw	r2,36(fp)
80221840:	e1bffb0d 	sth	r6,-20(fp)
80221844:	e17ffc05 	stb	r5,-16(fp)
80221848:	e13ffd05 	stb	r4,-12(fp)
8022184c:	e0fffe0d 	sth	r3,-8(fp)
80221850:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80221854:	e0bff717 	ldw	r2,-36(fp)
80221858:	10c01217 	ldw	r3,72(r2)
8022185c:	e0800317 	ldw	r2,12(fp)
80221860:	18801936 	bltu	r3,r2,802218c8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80221864:	e13ff717 	ldw	r4,-36(fp)
80221868:	20801317 	ldw	r2,76(r4)
8022186c:	20c01417 	ldw	r3,80(r4)
80221870:	e13ffe0b 	ldhu	r4,-8(fp)
80221874:	213fffcc 	andi	r4,r4,65535
80221878:	2015883a 	mov	r10,r4
8022187c:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80221880:	1ac01136 	bltu	r3,r11,802218c8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80221884:	58c0011e 	bne	r11,r3,8022188c <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
80221888:	12800f36 	bltu	r2,r10,802218c8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8022188c:	e13ff717 	ldw	r4,-36(fp)
80221890:	20801317 	ldw	r2,76(r4)
80221894:	20c01417 	ldw	r3,80(r4)
80221898:	e13fff0b 	ldhu	r4,-4(fp)
8022189c:	213fffcc 	andi	r4,r4,65535
802218a0:	2011883a 	mov	r8,r4
802218a4:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
802218a8:	1a400736 	bltu	r3,r9,802218c8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
802218ac:	48c0011e 	bne	r9,r3,802218b4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
802218b0:	12000536 	bltu	r2,r8,802218c8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
802218b4:	e0bff717 	ldw	r2,-36(fp)
802218b8:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
802218bc:	10803fcc 	andi	r2,r2,255
802218c0:	10800060 	cmpeqi	r2,r2,1
802218c4:	1000021e 	bne	r2,zero,802218d0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
802218c8:	00bffa84 	movi	r2,-22
802218cc:	00003106 	br	80221994 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
802218d0:	e0bff817 	ldw	r2,-32(fp)
802218d4:	e0fff917 	ldw	r3,-28(fp)
802218d8:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
802218dc:	e0bff817 	ldw	r2,-32(fp)
802218e0:	e0fffa17 	ldw	r3,-24(fp)
802218e4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
802218e8:	e0bff817 	ldw	r2,-32(fp)
802218ec:	e0c00117 	ldw	r3,4(fp)
802218f0:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
802218f4:	e0bff817 	ldw	r2,-32(fp)
802218f8:	e0c00217 	ldw	r3,8(fp)
802218fc:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80221900:	e0bff817 	ldw	r2,-32(fp)
80221904:	e0c00317 	ldw	r3,12(fp)
80221908:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8022190c:	e0bff817 	ldw	r2,-32(fp)
80221910:	e0fffb0b 	ldhu	r3,-20(fp)
80221914:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
80221918:	e0bff817 	ldw	r2,-32(fp)
8022191c:	e0fffc03 	ldbu	r3,-16(fp)
80221920:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
80221924:	e0bff817 	ldw	r2,-32(fp)
80221928:	e0fffd03 	ldbu	r3,-12(fp)
8022192c:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
80221930:	e0bff817 	ldw	r2,-32(fp)
80221934:	e0fffe0b 	ldhu	r3,-8(fp)
80221938:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8022193c:	e0bff817 	ldw	r2,-32(fp)
80221940:	e0ffff0b 	ldhu	r3,-4(fp)
80221944:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
80221948:	e0bff817 	ldw	r2,-32(fp)
8022194c:	1019883a 	mov	r12,r2
80221950:	001b883a 	mov	r13,zero
80221954:	e33ff515 	stw	r12,-44(fp)
80221958:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
8022195c:	e0fff517 	ldw	r3,-44(fp)
80221960:	e0bff817 	ldw	r2,-32(fp)
80221964:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
80221968:	e0fff617 	ldw	r3,-40(fp)
8022196c:	e0bff817 	ldw	r2,-32(fp)
80221970:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80221974:	e0c00417 	ldw	r3,16(fp)
80221978:	00900034 	movhi	r2,16384
8022197c:	10bfffc4 	addi	r2,r2,-1
80221980:	1884703a 	and	r2,r3,r2
80221984:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
80221988:	e0bff817 	ldw	r2,-32(fp)
8022198c:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
80221990:	0005883a 	mov	r2,zero
}
80221994:	e037883a 	mov	sp,fp
80221998:	df000017 	ldw	fp,0(sp)
8022199c:	dec00104 	addi	sp,sp,4
802219a0:	f800283a 	ret

802219a4 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
802219a4:	defff804 	addi	sp,sp,-32
802219a8:	dfc00715 	stw	ra,28(sp)
802219ac:	df000615 	stw	fp,24(sp)
802219b0:	df000604 	addi	fp,sp,24
802219b4:	e13ffc15 	stw	r4,-16(fp)
802219b8:	e17ffd15 	stw	r5,-12(fp)
802219bc:	e1bffe15 	stw	r6,-8(fp)
802219c0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
802219c4:	e0800317 	ldw	r2,12(fp)
802219c8:	d8800115 	stw	r2,4(sp)
802219cc:	e0800217 	ldw	r2,8(fp)
802219d0:	d8800015 	stw	r2,0(sp)
802219d4:	e1ffff17 	ldw	r7,-4(fp)
802219d8:	e1bffe17 	ldw	r6,-8(fp)
802219dc:	e17ffd17 	ldw	r5,-12(fp)
802219e0:	e13ffc17 	ldw	r4,-16(fp)
802219e4:	022176c0 	call	8022176c <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
802219e8:	e037883a 	mov	sp,fp
802219ec:	dfc00117 	ldw	ra,4(sp)
802219f0:	df000017 	ldw	fp,0(sp)
802219f4:	dec00204 	addi	sp,sp,8
802219f8:	f800283a 	ret

802219fc <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
802219fc:	defff804 	addi	sp,sp,-32
80221a00:	dfc00715 	stw	ra,28(sp)
80221a04:	df000615 	stw	fp,24(sp)
80221a08:	df000604 	addi	fp,sp,24
80221a0c:	e13ffc15 	stw	r4,-16(fp)
80221a10:	e17ffd15 	stw	r5,-12(fp)
80221a14:	e1bffe15 	stw	r6,-8(fp)
80221a18:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80221a1c:	e0800217 	ldw	r2,8(fp)
80221a20:	d8800115 	stw	r2,4(sp)
80221a24:	e0bfff17 	ldw	r2,-4(fp)
80221a28:	d8800015 	stw	r2,0(sp)
80221a2c:	e1fffe17 	ldw	r7,-8(fp)
80221a30:	000d883a 	mov	r6,zero
80221a34:	e17ffd17 	ldw	r5,-12(fp)
80221a38:	e13ffc17 	ldw	r4,-16(fp)
80221a3c:	022176c0 	call	8022176c <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
80221a40:	e037883a 	mov	sp,fp
80221a44:	dfc00117 	ldw	ra,4(sp)
80221a48:	df000017 	ldw	fp,0(sp)
80221a4c:	dec00204 	addi	sp,sp,8
80221a50:	f800283a 	ret

80221a54 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
80221a54:	defff804 	addi	sp,sp,-32
80221a58:	dfc00715 	stw	ra,28(sp)
80221a5c:	df000615 	stw	fp,24(sp)
80221a60:	df000604 	addi	fp,sp,24
80221a64:	e13ffc15 	stw	r4,-16(fp)
80221a68:	e17ffd15 	stw	r5,-12(fp)
80221a6c:	e1bffe15 	stw	r6,-8(fp)
80221a70:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80221a74:	e0800217 	ldw	r2,8(fp)
80221a78:	d8800115 	stw	r2,4(sp)
80221a7c:	e0bfff17 	ldw	r2,-4(fp)
80221a80:	d8800015 	stw	r2,0(sp)
80221a84:	000f883a 	mov	r7,zero
80221a88:	e1bffe17 	ldw	r6,-8(fp)
80221a8c:	e17ffd17 	ldw	r5,-12(fp)
80221a90:	e13ffc17 	ldw	r4,-16(fp)
80221a94:	022176c0 	call	8022176c <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
80221a98:	e037883a 	mov	sp,fp
80221a9c:	dfc00117 	ldw	ra,4(sp)
80221aa0:	df000017 	ldw	fp,0(sp)
80221aa4:	dec00204 	addi	sp,sp,8
80221aa8:	f800283a 	ret

80221aac <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
80221aac:	deffee04 	addi	sp,sp,-72
80221ab0:	dfc01115 	stw	ra,68(sp)
80221ab4:	df001015 	stw	fp,64(sp)
80221ab8:	df001004 	addi	fp,sp,64
80221abc:	e13ff915 	stw	r4,-28(fp)
80221ac0:	e17ffa15 	stw	r5,-24(fp)
80221ac4:	e1bffb15 	stw	r6,-20(fp)
80221ac8:	e1fffc15 	stw	r7,-16(fp)
80221acc:	e1000417 	ldw	r4,16(fp)
80221ad0:	e0c00517 	ldw	r3,20(fp)
80221ad4:	e0800617 	ldw	r2,24(fp)
80221ad8:	e13ffd0d 	sth	r4,-12(fp)
80221adc:	e0fffe05 	stb	r3,-8(fp)
80221ae0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
80221ae4:	e0bffd0b 	ldhu	r2,-12(fp)
80221ae8:	e0fffe03 	ldbu	r3,-8(fp)
80221aec:	e13fff0b 	ldhu	r4,-4(fp)
80221af0:	d9000815 	stw	r4,32(sp)
80221af4:	d8000715 	stw	zero,28(sp)
80221af8:	d8c00615 	stw	r3,24(sp)
80221afc:	d8000515 	stw	zero,20(sp)
80221b00:	d8800415 	stw	r2,16(sp)
80221b04:	e0800317 	ldw	r2,12(fp)
80221b08:	d8800315 	stw	r2,12(sp)
80221b0c:	e0800217 	ldw	r2,8(fp)
80221b10:	d8800215 	stw	r2,8(sp)
80221b14:	e0bffc17 	ldw	r2,-16(fp)
80221b18:	d8800115 	stw	r2,4(sp)
80221b1c:	e0bffb17 	ldw	r2,-20(fp)
80221b20:	d8800015 	stw	r2,0(sp)
80221b24:	000f883a 	mov	r7,zero
80221b28:	000d883a 	mov	r6,zero
80221b2c:	e17ffa17 	ldw	r5,-24(fp)
80221b30:	e13ff917 	ldw	r4,-28(fp)
80221b34:	02218100 	call	80221810 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
80221b38:	e037883a 	mov	sp,fp
80221b3c:	dfc00117 	ldw	ra,4(sp)
80221b40:	df000017 	ldw	fp,0(sp)
80221b44:	dec00204 	addi	sp,sp,8
80221b48:	f800283a 	ret

80221b4c <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80221b4c:	deffee04 	addi	sp,sp,-72
80221b50:	dfc01115 	stw	ra,68(sp)
80221b54:	df001015 	stw	fp,64(sp)
80221b58:	df001004 	addi	fp,sp,64
80221b5c:	e13ff915 	stw	r4,-28(fp)
80221b60:	e17ffa15 	stw	r5,-24(fp)
80221b64:	e1bffb15 	stw	r6,-20(fp)
80221b68:	e1fffc15 	stw	r7,-16(fp)
80221b6c:	e1000417 	ldw	r4,16(fp)
80221b70:	e0c00517 	ldw	r3,20(fp)
80221b74:	e0800617 	ldw	r2,24(fp)
80221b78:	e13ffd0d 	sth	r4,-12(fp)
80221b7c:	e0fffe05 	stb	r3,-8(fp)
80221b80:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80221b84:	e0bffd0b 	ldhu	r2,-12(fp)
80221b88:	e0fffe03 	ldbu	r3,-8(fp)
80221b8c:	e13fff0b 	ldhu	r4,-4(fp)
80221b90:	d8000815 	stw	zero,32(sp)
80221b94:	d9000715 	stw	r4,28(sp)
80221b98:	d8000615 	stw	zero,24(sp)
80221b9c:	d8c00515 	stw	r3,20(sp)
80221ba0:	d8800415 	stw	r2,16(sp)
80221ba4:	e0800317 	ldw	r2,12(fp)
80221ba8:	d8800315 	stw	r2,12(sp)
80221bac:	e0800217 	ldw	r2,8(fp)
80221bb0:	d8800215 	stw	r2,8(sp)
80221bb4:	d8000115 	stw	zero,4(sp)
80221bb8:	d8000015 	stw	zero,0(sp)
80221bbc:	e1fffc17 	ldw	r7,-16(fp)
80221bc0:	e1bffb17 	ldw	r6,-20(fp)
80221bc4:	e17ffa17 	ldw	r5,-24(fp)
80221bc8:	e13ff917 	ldw	r4,-28(fp)
80221bcc:	02218100 	call	80221810 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
80221bd0:	e037883a 	mov	sp,fp
80221bd4:	dfc00117 	ldw	ra,4(sp)
80221bd8:	df000017 	ldw	fp,0(sp)
80221bdc:	dec00204 	addi	sp,sp,8
80221be0:	f800283a 	ret

80221be4 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80221be4:	deffec04 	addi	sp,sp,-80
80221be8:	dfc01315 	stw	ra,76(sp)
80221bec:	df001215 	stw	fp,72(sp)
80221bf0:	df001204 	addi	fp,sp,72
80221bf4:	e13ff715 	stw	r4,-36(fp)
80221bf8:	e17ff815 	stw	r5,-32(fp)
80221bfc:	e1bff915 	stw	r6,-28(fp)
80221c00:	e1fffa15 	stw	r7,-24(fp)
80221c04:	e1800617 	ldw	r6,24(fp)
80221c08:	e1400717 	ldw	r5,28(fp)
80221c0c:	e1000817 	ldw	r4,32(fp)
80221c10:	e0c00917 	ldw	r3,36(fp)
80221c14:	e0800a17 	ldw	r2,40(fp)
80221c18:	e1bffb0d 	sth	r6,-20(fp)
80221c1c:	e17ffc05 	stb	r5,-16(fp)
80221c20:	e13ffd05 	stb	r4,-12(fp)
80221c24:	e0fffe0d 	sth	r3,-8(fp)
80221c28:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80221c2c:	e0bffb0b 	ldhu	r2,-20(fp)
80221c30:	e0fffc03 	ldbu	r3,-16(fp)
80221c34:	e13ffd03 	ldbu	r4,-12(fp)
80221c38:	e17ffe0b 	ldhu	r5,-8(fp)
80221c3c:	e1bfff0b 	ldhu	r6,-4(fp)
80221c40:	d9800815 	stw	r6,32(sp)
80221c44:	d9400715 	stw	r5,28(sp)
80221c48:	d9000615 	stw	r4,24(sp)
80221c4c:	d8c00515 	stw	r3,20(sp)
80221c50:	d8800415 	stw	r2,16(sp)
80221c54:	e0800517 	ldw	r2,20(fp)
80221c58:	d8800315 	stw	r2,12(sp)
80221c5c:	e0800417 	ldw	r2,16(fp)
80221c60:	d8800215 	stw	r2,8(sp)
80221c64:	e0800317 	ldw	r2,12(fp)
80221c68:	d8800115 	stw	r2,4(sp)
80221c6c:	e0800217 	ldw	r2,8(fp)
80221c70:	d8800015 	stw	r2,0(sp)
80221c74:	e1fffa17 	ldw	r7,-24(fp)
80221c78:	e1bff917 	ldw	r6,-28(fp)
80221c7c:	e17ff817 	ldw	r5,-32(fp)
80221c80:	e13ff717 	ldw	r4,-36(fp)
80221c84:	02218100 	call	80221810 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80221c88:	e037883a 	mov	sp,fp
80221c8c:	dfc00117 	ldw	ra,4(sp)
80221c90:	df000017 	ldw	fp,0(sp)
80221c94:	dec00204 	addi	sp,sp,8
80221c98:	f800283a 	ret

80221c9c <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
80221c9c:	defffc04 	addi	sp,sp,-16
80221ca0:	df000315 	stw	fp,12(sp)
80221ca4:	df000304 	addi	fp,sp,12
80221ca8:	e13ffe15 	stw	r4,-8(fp)
80221cac:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
80221cb0:	e0bfff17 	ldw	r2,-4(fp)
80221cb4:	1000021e 	bne	r2,zero,80221cc0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80221cb8:	00bffa84 	movi	r2,-22
80221cbc:	00002f06 	br	80221d7c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
80221cc0:	e0bfff17 	ldw	r2,-4(fp)
80221cc4:	10c00317 	ldw	r3,12(r2)
80221cc8:	e0bfff17 	ldw	r2,-4(fp)
80221ccc:	18800226 	beq	r3,r2,80221cd8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80221cd0:	00bffa84 	movi	r2,-22
80221cd4:	00002906 	br	80221d7c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
80221cd8:	e0bffe17 	ldw	r2,-8(fp)
80221cdc:	10800017 	ldw	r2,0(r2)
80221ce0:	1000051e 	bne	r2,zero,80221cf8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
80221ce4:	e0bffe17 	ldw	r2,-8(fp)
80221ce8:	e0ffff17 	ldw	r3,-4(fp)
80221cec:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
80221cf0:	0005883a 	mov	r2,zero
80221cf4:	00002106 	br	80221d7c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
80221cf8:	e0bffe17 	ldw	r2,-8(fp)
80221cfc:	10c00017 	ldw	r3,0(r2)
80221d00:	e0bfff17 	ldw	r2,-4(fp)
80221d04:	1880021e 	bne	r3,r2,80221d10 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80221d08:	00bffa84 	movi	r2,-22
80221d0c:	00001b06 	br	80221d7c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80221d10:	e0bffe17 	ldw	r2,-8(fp)
80221d14:	10800017 	ldw	r2,0(r2)
80221d18:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80221d1c:	00000906 	br	80221d44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
80221d20:	e0bffd17 	ldw	r2,-12(fp)
80221d24:	10c00317 	ldw	r3,12(r2)
80221d28:	e0bfff17 	ldw	r2,-4(fp)
80221d2c:	1880021e 	bne	r3,r2,80221d38 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80221d30:	00bffa84 	movi	r2,-22
80221d34:	00001106 	br	80221d7c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80221d38:	e0bffd17 	ldw	r2,-12(fp)
80221d3c:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
80221d40:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80221d44:	e0bffd17 	ldw	r2,-12(fp)
80221d48:	10800317 	ldw	r2,12(r2)
80221d4c:	e0fffe17 	ldw	r3,-8(fp)
80221d50:	18c00017 	ldw	r3,0(r3)
80221d54:	10fff21e 	bne	r2,r3,80221d20 <__reset+0xfa201d20>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
80221d58:	e0ffff17 	ldw	r3,-4(fp)
80221d5c:	e0bffd17 	ldw	r2,-12(fp)
80221d60:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
80221d64:	e0bffe17 	ldw	r2,-8(fp)
80221d68:	10800017 	ldw	r2,0(r2)
80221d6c:	1007883a 	mov	r3,r2
80221d70:	e0bfff17 	ldw	r2,-4(fp)
80221d74:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
80221d78:	0005883a 	mov	r2,zero
}
80221d7c:	e037883a 	mov	sp,fp
80221d80:	df000017 	ldw	fp,0(sp)
80221d84:	dec00104 	addi	sp,sp,4
80221d88:	f800283a 	ret

80221d8c <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
80221d8c:	defff804 	addi	sp,sp,-32
80221d90:	df000715 	stw	fp,28(sp)
80221d94:	df000704 	addi	fp,sp,28
80221d98:	e13ffe15 	stw	r4,-8(fp)
80221d9c:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
80221da0:	e13fff17 	ldw	r4,-4(fp)
80221da4:	2000021e 	bne	r4,zero,80221db0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80221da8:	00bffa84 	movi	r2,-22
80221dac:	00005906 	br	80221f14 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
80221db0:	e13fff17 	ldw	r4,-4(fp)
80221db4:	2015883a 	mov	r10,r4
80221db8:	0017883a 	mov	r11,zero
80221dbc:	e2bffc15 	stw	r10,-16(fp)
80221dc0:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80221dc4:	e13fff17 	ldw	r4,-4(fp)
80221dc8:	21400317 	ldw	r5,12(r4)
80221dcc:	e13ffc17 	ldw	r4,-16(fp)
80221dd0:	2900041e 	bne	r5,r4,80221de4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
80221dd4:	e13fff17 	ldw	r4,-4(fp)
80221dd8:	21400b17 	ldw	r5,44(r4)
80221ddc:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80221de0:	29000226 	beq	r5,r4,80221dec <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80221de4:	00bffa84 	movi	r2,-22
80221de8:	00004a06 	br	80221f14 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
80221dec:	e13ffe17 	ldw	r4,-8(fp)
80221df0:	21000017 	ldw	r4,0(r4)
80221df4:	2000051e 	bne	r4,zero,80221e0c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
80221df8:	e0bffe17 	ldw	r2,-8(fp)
80221dfc:	e0ffff17 	ldw	r3,-4(fp)
80221e00:	10c00015 	stw	r3,0(r2)
        return 0;
80221e04:	0005883a 	mov	r2,zero
80221e08:	00004206 	br	80221f14 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
80221e0c:	e13ffe17 	ldw	r4,-8(fp)
80221e10:	21400017 	ldw	r5,0(r4)
80221e14:	e13fff17 	ldw	r4,-4(fp)
80221e18:	2900021e 	bne	r5,r4,80221e24 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80221e1c:	00bffa84 	movi	r2,-22
80221e20:	00003c06 	br	80221f14 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80221e24:	e13ffe17 	ldw	r4,-8(fp)
80221e28:	21000017 	ldw	r4,0(r4)
80221e2c:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
80221e30:	e13ffe17 	ldw	r4,-8(fp)
80221e34:	21000017 	ldw	r4,0(r4)
80221e38:	2011883a 	mov	r8,r4
80221e3c:	0013883a 	mov	r9,zero
80221e40:	e23ffa15 	stw	r8,-24(fp)
80221e44:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80221e48:	00001806 	br	80221eac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
80221e4c:	e13fff17 	ldw	r4,-4(fp)
80221e50:	200d883a 	mov	r6,r4
80221e54:	000f883a 	mov	r7,zero
80221e58:	e1bffc15 	stw	r6,-16(fp)
80221e5c:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
80221e60:	e13ff917 	ldw	r4,-28(fp)
80221e64:	21400317 	ldw	r5,12(r4)
80221e68:	e13ffc17 	ldw	r4,-16(fp)
80221e6c:	2900061e 	bne	r5,r4,80221e88 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
80221e70:	e13ff917 	ldw	r4,-28(fp)
80221e74:	21400b17 	ldw	r5,44(r4)
80221e78:	e13ffd17 	ldw	r4,-12(fp)
80221e7c:	2900021e 	bne	r5,r4,80221e88 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80221e80:	00bffa84 	movi	r2,-22
80221e84:	00002306 	br	80221f14 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
80221e88:	e13ff917 	ldw	r4,-28(fp)
80221e8c:	21000317 	ldw	r4,12(r4)
80221e90:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
80221e94:	e13ff917 	ldw	r4,-28(fp)
80221e98:	21000b17 	ldw	r4,44(r4)
80221e9c:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
80221ea0:	e13ffc17 	ldw	r4,-16(fp)
80221ea4:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
80221ea8:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80221eac:	e13ff917 	ldw	r4,-28(fp)
80221eb0:	21400317 	ldw	r5,12(r4)
80221eb4:	e13ffa17 	ldw	r4,-24(fp)
80221eb8:	293fe41e 	bne	r5,r4,80221e4c <__reset+0xfa201e4c>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
80221ebc:	e13ff917 	ldw	r4,-28(fp)
80221ec0:	21400b17 	ldw	r5,44(r4)
80221ec4:	e13ffb17 	ldw	r4,-20(fp)
80221ec8:	293fe01e 	bne	r5,r4,80221e4c <__reset+0xfa201e4c>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
80221ecc:	e13fff17 	ldw	r4,-4(fp)
80221ed0:	2005883a 	mov	r2,r4
80221ed4:	0007883a 	mov	r3,zero
80221ed8:	e0bffc15 	stw	r2,-16(fp)
80221edc:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
80221ee0:	e0fffc17 	ldw	r3,-16(fp)
80221ee4:	e0bff917 	ldw	r2,-28(fp)
80221ee8:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
80221eec:	e0fffd17 	ldw	r3,-12(fp)
80221ef0:	e0bff917 	ldw	r2,-28(fp)
80221ef4:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
80221ef8:	e0fffa17 	ldw	r3,-24(fp)
80221efc:	e0bfff17 	ldw	r2,-4(fp)
80221f00:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
80221f04:	e0fffb17 	ldw	r3,-20(fp)
80221f08:	e0bfff17 	ldw	r2,-4(fp)
80221f0c:	10c00b15 	stw	r3,44(r2)
    return 0;
80221f10:	0005883a 	mov	r2,zero
}
80221f14:	e037883a 	mov	sp,fp
80221f18:	df000017 	ldw	fp,0(sp)
80221f1c:	dec00104 	addi	sp,sp,4
80221f20:	f800283a 	ret

80221f24 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
80221f24:	defff804 	addi	sp,sp,-32
80221f28:	dfc00715 	stw	ra,28(sp)
80221f2c:	df000615 	stw	fp,24(sp)
80221f30:	df000604 	addi	fp,sp,24
80221f34:	e13ffd15 	stw	r4,-12(fp)
80221f38:	2807883a 	mov	r3,r5
80221f3c:	3005883a 	mov	r2,r6
80221f40:	e0fffe05 	stb	r3,-8(fp)
80221f44:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
80221f48:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
80221f4c:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
80221f50:	e0bffd17 	ldw	r2,-12(fp)
80221f54:	1000021e 	bne	r2,zero,80221f60 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
80221f58:	00bffa84 	movi	r2,-22
80221f5c:	00002f06 	br	8022201c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
80221f60:	e0bffd17 	ldw	r2,-12(fp)
80221f64:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
80221f68:	00000d06 	br	80221fa0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
80221f6c:	e0bffa17 	ldw	r2,-24(fp)
80221f70:	10800717 	ldw	r2,28(r2)
80221f74:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80221f78:	e0bffc17 	ldw	r2,-16(fp)
80221f7c:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
80221f80:	e0bffa17 	ldw	r2,-24(fp)
80221f84:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80221f88:	e0bffa17 	ldw	r2,-24(fp)
80221f8c:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
80221f90:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
80221f94:	e0bffb17 	ldw	r2,-20(fp)
80221f98:	10800044 	addi	r2,r2,1
80221f9c:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
80221fa0:	e0bffa17 	ldw	r2,-24(fp)
80221fa4:	10c00317 	ldw	r3,12(r2)
80221fa8:	e0bffd17 	ldw	r2,-12(fp)
80221fac:	18bfef1e 	bne	r3,r2,80221f6c <__reset+0xfa201f6c>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
80221fb0:	e0bffa17 	ldw	r2,-24(fp)
80221fb4:	10800717 	ldw	r2,28(r2)
80221fb8:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
80221fbc:	e0bffe03 	ldbu	r2,-8(fp)
80221fc0:	10000726 	beq	r2,zero,80221fe0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
80221fc4:	e0fffc17 	ldw	r3,-16(fp)
80221fc8:	00b00034 	movhi	r2,49152
80221fcc:	10bfffc4 	addi	r2,r2,-1
80221fd0:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
80221fd4:	e0bffa17 	ldw	r2,-24(fp)
80221fd8:	10c00715 	stw	r3,28(r2)
80221fdc:	00000406 	br	80221ff0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
80221fe0:	e0bffc17 	ldw	r2,-16(fp)
80221fe4:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
80221fe8:	e0bffa17 	ldw	r2,-24(fp)
80221fec:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
80221ff0:	e0bffb17 	ldw	r2,-20(fp)
80221ff4:	10800044 	addi	r2,r2,1
80221ff8:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
80221ffc:	e0bfff03 	ldbu	r2,-4(fp)
80222000:	10000526 	beq	r2,zero,80222018 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
80222004:	e0bffb17 	ldw	r2,-20(fp)
80222008:	1004917a 	slli	r2,r2,5
8022200c:	100b883a 	mov	r5,r2
80222010:	e13ffd17 	ldw	r4,-12(fp)
80222014:	02229c00 	call	802229c0 <alt_dcache_flush>
    }
    
    return 0;
80222018:	0005883a 	mov	r2,zero
}
8022201c:	e037883a 	mov	sp,fp
80222020:	dfc00117 	ldw	ra,4(sp)
80222024:	df000017 	ldw	fp,0(sp)
80222028:	dec00204 	addi	sp,sp,8
8022202c:	f800283a 	ret

80222030 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
80222030:	defff404 	addi	sp,sp,-48
80222034:	dfc00b15 	stw	ra,44(sp)
80222038:	df000a15 	stw	fp,40(sp)
8022203c:	df000a04 	addi	fp,sp,40
80222040:	e13ffd15 	stw	r4,-12(fp)
80222044:	3009883a 	mov	r4,r6
80222048:	e17ffe05 	stb	r5,-8(fp)
8022204c:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
80222050:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
80222054:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
80222058:	e13ffd17 	ldw	r4,-12(fp)
8022205c:	2000021e 	bne	r4,zero,80222068 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
80222060:	00bffa84 	movi	r2,-22
80222064:	00003e06 	br	80222160 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
80222068:	e13ffd17 	ldw	r4,-12(fp)
8022206c:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
80222070:	e13ffd17 	ldw	r4,-12(fp)
80222074:	2005883a 	mov	r2,r4
80222078:	0007883a 	mov	r3,zero
8022207c:	e0bff915 	stw	r2,-28(fp)
80222080:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80222084:	00001306 	br	802220d4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
80222088:	e0bff617 	ldw	r2,-40(fp)
8022208c:	10800f17 	ldw	r2,60(r2)
80222090:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80222094:	e0bff817 	ldw	r2,-32(fp)
80222098:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
8022209c:	e0bff617 	ldw	r2,-40(fp)
802220a0:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
802220a4:	e0bff617 	ldw	r2,-40(fp)
802220a8:	10800317 	ldw	r2,12(r2)
802220ac:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
802220b0:	e0bff617 	ldw	r2,-40(fp)
802220b4:	10800b17 	ldw	r2,44(r2)
802220b8:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
802220bc:	e0bffb17 	ldw	r2,-20(fp)
802220c0:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
802220c4:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
802220c8:	e0bff717 	ldw	r2,-36(fp)
802220cc:	10800044 	addi	r2,r2,1
802220d0:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
802220d4:	e0bff617 	ldw	r2,-40(fp)
802220d8:	10c00317 	ldw	r3,12(r2)
802220dc:	e0bff917 	ldw	r2,-28(fp)
802220e0:	18bfe91e 	bne	r3,r2,80222088 <__reset+0xfa202088>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
802220e4:	e0bff617 	ldw	r2,-40(fp)
802220e8:	10c00b17 	ldw	r3,44(r2)
802220ec:	e0bffa17 	ldw	r2,-24(fp)
802220f0:	18bfe51e 	bne	r3,r2,80222088 <__reset+0xfa202088>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
802220f4:	e0bff617 	ldw	r2,-40(fp)
802220f8:	10800f17 	ldw	r2,60(r2)
802220fc:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
80222100:	e0bffe03 	ldbu	r2,-8(fp)
80222104:	10000726 	beq	r2,zero,80222124 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
80222108:	e0fff817 	ldw	r3,-32(fp)
8022210c:	00b00034 	movhi	r2,49152
80222110:	10bfffc4 	addi	r2,r2,-1
80222114:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
80222118:	e0bff617 	ldw	r2,-40(fp)
8022211c:	10c00f15 	stw	r3,60(r2)
80222120:	00000406 	br	80222134 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
80222124:	e0bff817 	ldw	r2,-32(fp)
80222128:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
8022212c:	e0bff617 	ldw	r2,-40(fp)
80222130:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
80222134:	e0bff717 	ldw	r2,-36(fp)
80222138:	10800044 	addi	r2,r2,1
8022213c:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
80222140:	e0bfff03 	ldbu	r2,-4(fp)
80222144:	10000526 	beq	r2,zero,8022215c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
80222148:	e0bff717 	ldw	r2,-36(fp)
8022214c:	100491ba 	slli	r2,r2,6
80222150:	100b883a 	mov	r5,r2
80222154:	e13ffd17 	ldw	r4,-12(fp)
80222158:	02229c00 	call	802229c0 <alt_dcache_flush>
    }
    
    return 0;
8022215c:	0005883a 	mov	r2,zero
}
80222160:	e037883a 	mov	sp,fp
80222164:	dfc00117 	ldw	ra,4(sp)
80222168:	df000017 	ldw	fp,0(sp)
8022216c:	dec00204 	addi	sp,sp,8
80222170:	f800283a 	ret

80222174 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
80222174:	deffef04 	addi	sp,sp,-68
80222178:	df001015 	stw	fp,64(sp)
8022217c:	df001004 	addi	fp,sp,64
80222180:	e13ffb15 	stw	r4,-20(fp)
80222184:	e17ffc15 	stw	r5,-16(fp)
80222188:	e1bffd15 	stw	r6,-12(fp)
8022218c:	3807883a 	mov	r3,r7
80222190:	e0800117 	ldw	r2,4(fp)
80222194:	e0fffe05 	stb	r3,-8(fp)
80222198:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
8022219c:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
802221a0:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
802221a4:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
802221a8:	e0bffc17 	ldw	r2,-16(fp)
802221ac:	e0bff915 	stw	r2,-28(fp)
802221b0:	e0bffd17 	ldw	r2,-12(fp)
802221b4:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
802221b8:	e0bffb17 	ldw	r2,-20(fp)
802221bc:	10800617 	ldw	r2,24(r2)
802221c0:	10800037 	ldwio	r2,0(r2)
802221c4:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
802221c8:	e0bff017 	ldw	r2,-64(fp)
802221cc:	1080004c 	andi	r2,r2,1
802221d0:	10000226 	beq	r2,zero,802221dc <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
802221d4:	00bffc04 	movi	r2,-16
802221d8:	00009206 	br	80222424 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
802221dc:	00800804 	movi	r2,32
802221e0:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802221e4:	0005303a 	rdctl	r2,status
802221e8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802221ec:	e0fff517 	ldw	r3,-44(fp)
802221f0:	00bfff84 	movi	r2,-2
802221f4:	1884703a 	and	r2,r3,r2
802221f8:	1001703a 	wrctl	status,r2
  
  return context;
802221fc:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80222200:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80222204:	e0bffb17 	ldw	r2,-20(fp)
80222208:	10800317 	ldw	r2,12(r2)
8022220c:	10800104 	addi	r2,r2,4
80222210:	e0fff117 	ldw	r3,-60(fp)
80222214:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
80222218:	e0bffb17 	ldw	r2,-20(fp)
8022221c:	10800317 	ldw	r2,12(r2)
80222220:	e0fffb17 	ldw	r3,-20(fp)
80222224:	18c00317 	ldw	r3,12(r3)
80222228:	18c00037 	ldwio	r3,0(r3)
8022222c:	10c00035 	stwio	r3,0(r2)
80222230:	e0bff217 	ldw	r2,-56(fp)
80222234:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222238:	e0bff317 	ldw	r2,-52(fp)
8022223c:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
80222240:	e0bffb17 	ldw	r2,-20(fp)
80222244:	10800b17 	ldw	r2,44(r2)
80222248:	10002326 	beq	r2,zero,802222d8 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8022224c:	e0bffb17 	ldw	r2,-20(fp)
80222250:	10c00d17 	ldw	r3,52(r2)
80222254:	e0bff117 	ldw	r2,-60(fp)
80222258:	1884b03a 	or	r2,r3,r2
8022225c:	10800514 	ori	r2,r2,20
80222260:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80222264:	e0fff117 	ldw	r3,-60(fp)
80222268:	00bff7c4 	movi	r2,-33
8022226c:	1884703a 	and	r2,r3,r2
80222270:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80222274:	e0bff017 	ldw	r2,-64(fp)
80222278:	10800214 	ori	r2,r2,8
8022227c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222280:	0005303a 	rdctl	r2,status
80222284:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222288:	e0fff717 	ldw	r3,-36(fp)
8022228c:	00bfff84 	movi	r2,-2
80222290:	1884703a 	and	r2,r3,r2
80222294:	1001703a 	wrctl	status,r2
  
  return context;
80222298:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8022229c:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
802222a0:	e0bffb17 	ldw	r2,-20(fp)
802222a4:	10800317 	ldw	r2,12(r2)
802222a8:	10800104 	addi	r2,r2,4
802222ac:	e0fff117 	ldw	r3,-60(fp)
802222b0:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
802222b4:	e0bffb17 	ldw	r2,-20(fp)
802222b8:	10800617 	ldw	r2,24(r2)
802222bc:	e0fff017 	ldw	r3,-64(fp)
802222c0:	10c00035 	stwio	r3,0(r2)
802222c4:	e0bff217 	ldw	r2,-56(fp)
802222c8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802222cc:	e0bff417 	ldw	r2,-48(fp)
802222d0:	1001703a 	wrctl	status,r2
802222d4:	00002306 	br	80222364 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
802222d8:	e0bffb17 	ldw	r2,-20(fp)
802222dc:	10c00d17 	ldw	r3,52(r2)
802222e0:	e0bff117 	ldw	r2,-60(fp)
802222e4:	1884b03a 	or	r2,r3,r2
802222e8:	10800114 	ori	r2,r2,4
802222ec:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
802222f0:	e0fff117 	ldw	r3,-60(fp)
802222f4:	00bff3c4 	movi	r2,-49
802222f8:	1884703a 	and	r2,r3,r2
802222fc:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
80222300:	e0fff017 	ldw	r3,-64(fp)
80222304:	00bffdc4 	movi	r2,-9
80222308:	1884703a 	and	r2,r3,r2
8022230c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222310:	0005303a 	rdctl	r2,status
80222314:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222318:	e0fff817 	ldw	r3,-32(fp)
8022231c:	00bfff84 	movi	r2,-2
80222320:	1884703a 	and	r2,r3,r2
80222324:	1001703a 	wrctl	status,r2
  
  return context;
80222328:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
8022232c:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80222330:	e0bffb17 	ldw	r2,-20(fp)
80222334:	10800317 	ldw	r2,12(r2)
80222338:	10800104 	addi	r2,r2,4
8022233c:	e0fff117 	ldw	r3,-60(fp)
80222340:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80222344:	e0bffb17 	ldw	r2,-20(fp)
80222348:	10800617 	ldw	r2,24(r2)
8022234c:	e0fff017 	ldw	r3,-64(fp)
80222350:	10c00035 	stwio	r3,0(r2)
80222354:	e0bff217 	ldw	r2,-56(fp)
80222358:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8022235c:	e0bff617 	ldw	r2,-40(fp)
80222360:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
80222364:	e0bffb17 	ldw	r2,-20(fp)
80222368:	10800617 	ldw	r2,24(r2)
8022236c:	10800104 	addi	r2,r2,4
80222370:	e0fff917 	ldw	r3,-28(fp)
80222374:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
80222378:	e0bffb17 	ldw	r2,-20(fp)
8022237c:	10800617 	ldw	r2,24(r2)
80222380:	10800204 	addi	r2,r2,8
80222384:	e0fffa17 	ldw	r3,-24(fp)
80222388:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
8022238c:	e0bffe03 	ldbu	r2,-8(fp)
80222390:	10000426 	beq	r2,zero,802223a4 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
80222394:	e0bff017 	ldw	r2,-64(fp)
80222398:	10800414 	ori	r2,r2,16
8022239c:	e0bff015 	stw	r2,-64(fp)
802223a0:	00000406 	br	802223b4 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
802223a4:	e0fff017 	ldw	r3,-64(fp)
802223a8:	00bffbc4 	movi	r2,-17
802223ac:	1884703a 	and	r2,r3,r2
802223b0:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
802223b4:	e0bfff03 	ldbu	r2,-4(fp)
802223b8:	10000e26 	beq	r2,zero,802223f4 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
802223bc:	e0bff017 	ldw	r2,-64(fp)
802223c0:	10800094 	ori	r2,r2,2
802223c4:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
802223c8:	e0bffb17 	ldw	r2,-20(fp)
802223cc:	10800617 	ldw	r2,24(r2)
802223d0:	10800304 	addi	r2,r2,12
802223d4:	10800037 	ldwio	r2,0(r2)
802223d8:	10000a1e 	bne	r2,zero,80222404 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
802223dc:	e0bffb17 	ldw	r2,-20(fp)
802223e0:	10800617 	ldw	r2,24(r2)
802223e4:	10800304 	addi	r2,r2,12
802223e8:	00c03fc4 	movi	r3,255
802223ec:	10c00035 	stwio	r3,0(r2)
802223f0:	00000406 	br	80222404 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
802223f4:	e0fff017 	ldw	r3,-64(fp)
802223f8:	00bfff44 	movi	r2,-3
802223fc:	1884703a 	and	r2,r3,r2
80222400:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
80222404:	e0bff017 	ldw	r2,-64(fp)
80222408:	10800054 	ori	r2,r2,1
8022240c:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80222410:	e0bffb17 	ldw	r2,-20(fp)
80222414:	10800617 	ldw	r2,24(r2)
80222418:	e0fff017 	ldw	r3,-64(fp)
8022241c:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
80222420:	0005883a 	mov	r2,zero
}
80222424:	e037883a 	mov	sp,fp
80222428:	df000017 	ldw	fp,0(sp)
8022242c:	dec00104 	addi	sp,sp,4
80222430:	f800283a 	ret

80222434 <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
80222434:	defff504 	addi	sp,sp,-44
80222438:	dfc00a15 	stw	ra,40(sp)
8022243c:	df000915 	stw	fp,36(sp)
80222440:	dc400815 	stw	r17,32(sp)
80222444:	dc000715 	stw	r16,28(sp)
80222448:	df000904 	addi	fp,sp,36
8022244c:	e13ff815 	stw	r4,-32(fp)
80222450:	e17ff915 	stw	r5,-28(fp)
80222454:	300b883a 	mov	r5,r6
80222458:	3809883a 	mov	r4,r7
8022245c:	e0c00217 	ldw	r3,8(fp)
80222460:	e0800317 	ldw	r2,12(fp)
80222464:	e17ffa05 	stb	r5,-24(fp)
80222468:	e13ffb05 	stb	r4,-20(fp)
8022246c:	e0fffc05 	stb	r3,-16(fp)
80222470:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
80222474:	e0bffc03 	ldbu	r2,-16(fp)
80222478:	e0fffd03 	ldbu	r3,-12(fp)
8022247c:	180d883a 	mov	r6,r3
80222480:	100b883a 	mov	r5,r2
80222484:	e13ff917 	ldw	r4,-28(fp)
80222488:	0221f240 	call	80221f24 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8022248c:	10000226 	beq	r2,zero,80222498 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
80222490:	00bffa84 	movi	r2,-22
80222494:	00000b06 	br	802224c4 <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
80222498:	e0bff917 	ldw	r2,-28(fp)
8022249c:	1021883a 	mov	r16,r2
802224a0:	0023883a 	mov	r17,zero
802224a4:	e0fffa03 	ldbu	r3,-24(fp)
802224a8:	e0bffb03 	ldbu	r2,-20(fp)
802224ac:	d8800015 	stw	r2,0(sp)
802224b0:	180f883a 	mov	r7,r3
802224b4:	800b883a 	mov	r5,r16
802224b8:	880d883a 	mov	r6,r17
802224bc:	e13ff817 	ldw	r4,-32(fp)
802224c0:	02221740 	call	80222174 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
802224c4:	e6fffe04 	addi	sp,fp,-8
802224c8:	dfc00317 	ldw	ra,12(sp)
802224cc:	df000217 	ldw	fp,8(sp)
802224d0:	dc400117 	ldw	r17,4(sp)
802224d4:	dc000017 	ldw	r16,0(sp)
802224d8:	dec00404 	addi	sp,sp,16
802224dc:	f800283a 	ret

802224e0 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
802224e0:	defff504 	addi	sp,sp,-44
802224e4:	dfc00a15 	stw	ra,40(sp)
802224e8:	df000915 	stw	fp,36(sp)
802224ec:	dc400815 	stw	r17,32(sp)
802224f0:	dc000715 	stw	r16,28(sp)
802224f4:	df000904 	addi	fp,sp,36
802224f8:	e13ff815 	stw	r4,-32(fp)
802224fc:	e17ff915 	stw	r5,-28(fp)
80222500:	300b883a 	mov	r5,r6
80222504:	3809883a 	mov	r4,r7
80222508:	e0c00217 	ldw	r3,8(fp)
8022250c:	e0800317 	ldw	r2,12(fp)
80222510:	e17ffa05 	stb	r5,-24(fp)
80222514:	e13ffb05 	stb	r4,-20(fp)
80222518:	e0fffc05 	stb	r3,-16(fp)
8022251c:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
80222520:	e0bffc03 	ldbu	r2,-16(fp)
80222524:	e0fffd03 	ldbu	r3,-12(fp)
80222528:	180d883a 	mov	r6,r3
8022252c:	100b883a 	mov	r5,r2
80222530:	e13ff917 	ldw	r4,-28(fp)
80222534:	02220300 	call	80222030 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
80222538:	10000226 	beq	r2,zero,80222544 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
8022253c:	00bffa84 	movi	r2,-22
80222540:	00000b06 	br	80222570 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
80222544:	e0bff917 	ldw	r2,-28(fp)
80222548:	1021883a 	mov	r16,r2
8022254c:	0023883a 	mov	r17,zero
80222550:	e0fffa03 	ldbu	r3,-24(fp)
80222554:	e0bffb03 	ldbu	r2,-20(fp)
80222558:	d8800015 	stw	r2,0(sp)
8022255c:	180f883a 	mov	r7,r3
80222560:	800b883a 	mov	r5,r16
80222564:	880d883a 	mov	r6,r17
80222568:	e13ff817 	ldw	r4,-32(fp)
8022256c:	02221740 	call	80222174 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
80222570:	e6fffe04 	addi	sp,fp,-8
80222574:	dfc00317 	ldw	ra,12(sp)
80222578:	df000217 	ldw	fp,8(sp)
8022257c:	dc400117 	ldw	r17,4(sp)
80222580:	dc000017 	ldw	r16,0(sp)
80222584:	dec00404 	addi	sp,sp,16
80222588:	f800283a 	ret

8022258c <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8022258c:	defffc04 	addi	sp,sp,-16
80222590:	dfc00315 	stw	ra,12(sp)
80222594:	df000215 	stw	fp,8(sp)
80222598:	df000204 	addi	fp,sp,8
8022259c:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
802225a0:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
802225a4:	d1601204 	addi	r5,gp,-32696
802225a8:	e13fff17 	ldw	r4,-4(fp)
802225ac:	0222b880 	call	80222b88 <alt_find_dev>
802225b0:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
802225b4:	e0bffe17 	ldw	r2,-8(fp)
802225b8:	1000041e 	bne	r2,zero,802225cc <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
802225bc:	02208f40 	call	802208f4 <alt_get_errno>
802225c0:	1007883a 	mov	r3,r2
802225c4:	008004c4 	movi	r2,19
802225c8:	18800015 	stw	r2,0(r3)
    }

    return dev;
802225cc:	e0bffe17 	ldw	r2,-8(fp)
}
802225d0:	e037883a 	mov	sp,fp
802225d4:	dfc00117 	ldw	ra,4(sp)
802225d8:	df000017 	ldw	fp,0(sp)
802225dc:	dec00204 	addi	sp,sp,8
802225e0:	f800283a 	ret

802225e4 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
802225e4:	defff804 	addi	sp,sp,-32
802225e8:	dfc00715 	stw	ra,28(sp)
802225ec:	df000615 	stw	fp,24(sp)
802225f0:	df000604 	addi	fp,sp,24
802225f4:	e13ffd15 	stw	r4,-12(fp)
802225f8:	e17ffe15 	stw	r5,-8(fp)
802225fc:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
80222600:	e0bffd17 	ldw	r2,-12(fp)
80222604:	10801783 	ldbu	r2,94(r2)
80222608:	10803fcc 	andi	r2,r2,255
8022260c:	10000b26 	beq	r2,zero,8022263c <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
80222610:	e0bffd17 	ldw	r2,-12(fp)
80222614:	10800617 	ldw	r2,24(r2)
80222618:	00c00104 	movi	r3,4
8022261c:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
80222620:	0001883a 	nop
80222624:	e0bffd17 	ldw	r2,-12(fp)
80222628:	10800617 	ldw	r2,24(r2)
8022262c:	10800037 	ldwio	r2,0(r2)
80222630:	1080010c 	andi	r2,r2,4
80222634:	1005d0ba 	srai	r2,r2,2
80222638:	103ffa1e 	bne	r2,zero,80222624 <__reset+0xfa202624>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8022263c:	e0bffd17 	ldw	r2,-12(fp)
80222640:	10800317 	ldw	r2,12(r2)
80222644:	10800104 	addi	r2,r2,4
80222648:	00c00084 	movi	r3,2
8022264c:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
80222650:	0001883a 	nop
80222654:	e0bffd17 	ldw	r2,-12(fp)
80222658:	10800317 	ldw	r2,12(r2)
8022265c:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
80222660:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
80222664:	103ffb1e 	bne	r2,zero,80222654 <__reset+0xfa202654>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80222668:	e0bffd17 	ldw	r2,-12(fp)
8022266c:	10800317 	ldw	r2,12(r2)
80222670:	10800104 	addi	r2,r2,4
80222674:	10800037 	ldwio	r2,0(r2)
80222678:	1007883a 	mov	r3,r2
8022267c:	00bffbc4 	movi	r2,-17
80222680:	1884703a 	and	r2,r3,r2
80222684:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80222688:	e0bffb17 	ldw	r2,-20(fp)
8022268c:	10800814 	ori	r2,r2,32
80222690:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80222694:	e0bffd17 	ldw	r2,-12(fp)
80222698:	10800317 	ldw	r2,12(r2)
8022269c:	10800104 	addi	r2,r2,4
802226a0:	e0fffb17 	ldw	r3,-20(fp)
802226a4:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
802226a8:	e0bffd17 	ldw	r2,-12(fp)
802226ac:	10800317 	ldw	r2,12(r2)
802226b0:	e0fffd17 	ldw	r3,-12(fp)
802226b4:	18c00317 	ldw	r3,12(r3)
802226b8:	18c00037 	ldwio	r3,0(r3)
802226bc:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
802226c0:	e0bffd17 	ldw	r2,-12(fp)
802226c4:	10801783 	ldbu	r2,94(r2)
802226c8:	10803fcc 	andi	r2,r2,255
802226cc:	10000826 	beq	r2,zero,802226f0 <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
802226d0:	e0bffd17 	ldw	r2,-12(fp)
802226d4:	10800617 	ldw	r2,24(r2)
802226d8:	10800404 	addi	r2,r2,16
802226dc:	e0fffd17 	ldw	r3,-12(fp)
802226e0:	18c00617 	ldw	r3,24(r3)
802226e4:	18c00404 	addi	r3,r3,16
802226e8:	18c00037 	ldwio	r3,0(r3)
802226ec:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
802226f0:	d1601204 	addi	r5,gp,-32696
802226f4:	e13ffd17 	ldw	r4,-12(fp)
802226f8:	0222a240 	call	80222a24 <alt_dev_llist_insert>
802226fc:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
80222700:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
80222704:	e0bffc17 	ldw	r2,-16(fp)
80222708:	1000081e 	bne	r2,zero,8022272c <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8022270c:	d8000015 	stw	zero,0(sp)
80222710:	e1fffd17 	ldw	r7,-12(fp)
80222714:	01a008b4 	movhi	r6,32802
80222718:	3182bc04 	addi	r6,r6,2800
8022271c:	e17fff17 	ldw	r5,-4(fp)
80222720:	e13ffe17 	ldw	r4,-8(fp)
80222724:	0222c180 	call	80222c18 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
80222728:	00000406 	br	8022273c <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8022272c:	012008b4 	movhi	r4,32802
80222730:	2113b604 	addi	r4,r4,20184
80222734:	022324c0 	call	8022324c <alt_printf>
    }
    
    return;
80222738:	0001883a 	nop

}
8022273c:	e037883a 	mov	sp,fp
80222740:	dfc00117 	ldw	ra,4(sp)
80222744:	df000017 	ldw	fp,0(sp)
80222748:	dec00204 	addi	sp,sp,8
8022274c:	f800283a 	ret

80222750 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
80222750:	defffb04 	addi	sp,sp,-20
80222754:	df000415 	stw	fp,16(sp)
80222758:	df000404 	addi	fp,sp,16
8022275c:	e13ffc15 	stw	r4,-16(fp)
80222760:	e17ffd15 	stw	r5,-12(fp)
80222764:	e1bffe15 	stw	r6,-8(fp)
80222768:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8022276c:	e0bffc17 	ldw	r2,-16(fp)
80222770:	e0fffd17 	ldw	r3,-12(fp)
80222774:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
80222778:	e0bffc17 	ldw	r2,-16(fp)
8022277c:	e0ffff17 	ldw	r3,-4(fp)
80222780:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
80222784:	e0bffc17 	ldw	r2,-16(fp)
80222788:	e0fffe17 	ldw	r3,-8(fp)
8022278c:	10c00d15 	stw	r3,52(r2)

    return ;
80222790:	0001883a 	nop
}
80222794:	e037883a 	mov	sp,fp
80222798:	df000017 	ldw	fp,0(sp)
8022279c:	dec00104 	addi	sp,sp,4
802227a0:	f800283a 	ret

802227a4 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
802227a4:	defffc04 	addi	sp,sp,-16
802227a8:	dfc00315 	stw	ra,12(sp)
802227ac:	df000215 	stw	fp,8(sp)
802227b0:	df000204 	addi	fp,sp,8
802227b4:	e13ffe15 	stw	r4,-8(fp)
802227b8:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
802227bc:	000d883a 	mov	r6,zero
802227c0:	e17fff17 	ldw	r5,-4(fp)
802227c4:	e13ffe17 	ldw	r4,-8(fp)
802227c8:	0220e540 	call	80220e54 <alt_msgdma_descriptor_async_transfer>

}
802227cc:	e037883a 	mov	sp,fp
802227d0:	dfc00117 	ldw	ra,4(sp)
802227d4:	df000017 	ldw	fp,0(sp)
802227d8:	dec00204 	addi	sp,sp,8
802227dc:	f800283a 	ret

802227e0 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
802227e0:	defffc04 	addi	sp,sp,-16
802227e4:	dfc00315 	stw	ra,12(sp)
802227e8:	df000215 	stw	fp,8(sp)
802227ec:	df000204 	addi	fp,sp,8
802227f0:	e13ffe15 	stw	r4,-8(fp)
802227f4:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
802227f8:	e1bfff17 	ldw	r6,-4(fp)
802227fc:	000b883a 	mov	r5,zero
80222800:	e13ffe17 	ldw	r4,-8(fp)
80222804:	0220e540 	call	80220e54 <alt_msgdma_descriptor_async_transfer>
}
80222808:	e037883a 	mov	sp,fp
8022280c:	dfc00117 	ldw	ra,4(sp)
80222810:	df000017 	ldw	fp,0(sp)
80222814:	dec00204 	addi	sp,sp,8
80222818:	f800283a 	ret

8022281c <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8022281c:	defffc04 	addi	sp,sp,-16
80222820:	dfc00315 	stw	ra,12(sp)
80222824:	df000215 	stw	fp,8(sp)
80222828:	df000204 	addi	fp,sp,8
8022282c:	e13ffe15 	stw	r4,-8(fp)
80222830:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
80222834:	000d883a 	mov	r6,zero
80222838:	e17fff17 	ldw	r5,-4(fp)
8022283c:	e13ffe17 	ldw	r4,-8(fp)
80222840:	02211240 	call	80221124 <alt_msgdma_descriptor_sync_transfer>
}
80222844:	e037883a 	mov	sp,fp
80222848:	dfc00117 	ldw	ra,4(sp)
8022284c:	df000017 	ldw	fp,0(sp)
80222850:	dec00204 	addi	sp,sp,8
80222854:	f800283a 	ret

80222858 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
80222858:	defffc04 	addi	sp,sp,-16
8022285c:	dfc00315 	stw	ra,12(sp)
80222860:	df000215 	stw	fp,8(sp)
80222864:	df000204 	addi	fp,sp,8
80222868:	e13ffe15 	stw	r4,-8(fp)
8022286c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
80222870:	e1bfff17 	ldw	r6,-4(fp)
80222874:	000b883a 	mov	r5,zero
80222878:	e13ffe17 	ldw	r4,-8(fp)
8022287c:	02211240 	call	80221124 <alt_msgdma_descriptor_sync_transfer>
}
80222880:	e037883a 	mov	sp,fp
80222884:	dfc00117 	ldw	ra,4(sp)
80222888:	df000017 	ldw	fp,0(sp)
8022288c:	dec00204 	addi	sp,sp,8
80222890:	f800283a 	ret

80222894 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
80222894:	defff504 	addi	sp,sp,-44
80222898:	df000a15 	stw	fp,40(sp)
8022289c:	df000a04 	addi	fp,sp,40
802228a0:	e13ffc15 	stw	r4,-16(fp)
802228a4:	e17ffd15 	stw	r5,-12(fp)
802228a8:	e1bffe15 	stw	r6,-8(fp)
802228ac:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
802228b0:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802228b4:	d0a03d17 	ldw	r2,-32524(gp)
  
  if (alt_ticks_per_second ())
802228b8:	10003c26 	beq	r2,zero,802229ac <alt_alarm_start+0x118>
  {
    if (alarm)
802228bc:	e0bffc17 	ldw	r2,-16(fp)
802228c0:	10003826 	beq	r2,zero,802229a4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
802228c4:	e0bffc17 	ldw	r2,-16(fp)
802228c8:	e0fffe17 	ldw	r3,-8(fp)
802228cc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
802228d0:	e0bffc17 	ldw	r2,-16(fp)
802228d4:	e0ffff17 	ldw	r3,-4(fp)
802228d8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802228dc:	0005303a 	rdctl	r2,status
802228e0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802228e4:	e0fff917 	ldw	r3,-28(fp)
802228e8:	00bfff84 	movi	r2,-2
802228ec:	1884703a 	and	r2,r3,r2
802228f0:	1001703a 	wrctl	status,r2
  
  return context;
802228f4:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
802228f8:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802228fc:	d0a03e17 	ldw	r2,-32520(gp)
      
      current_nticks = alt_nticks();
80222900:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
80222904:	e0fffd17 	ldw	r3,-12(fp)
80222908:	e0bff617 	ldw	r2,-40(fp)
8022290c:	1885883a 	add	r2,r3,r2
80222910:	10c00044 	addi	r3,r2,1
80222914:	e0bffc17 	ldw	r2,-16(fp)
80222918:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8022291c:	e0bffc17 	ldw	r2,-16(fp)
80222920:	10c00217 	ldw	r3,8(r2)
80222924:	e0bff617 	ldw	r2,-40(fp)
80222928:	1880042e 	bgeu	r3,r2,8022293c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8022292c:	e0bffc17 	ldw	r2,-16(fp)
80222930:	00c00044 	movi	r3,1
80222934:	10c00405 	stb	r3,16(r2)
80222938:	00000206 	br	80222944 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8022293c:	e0bffc17 	ldw	r2,-16(fp)
80222940:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
80222944:	e0bffc17 	ldw	r2,-16(fp)
80222948:	d0e01004 	addi	r3,gp,-32704
8022294c:	e0fffa15 	stw	r3,-24(fp)
80222950:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80222954:	e0bffb17 	ldw	r2,-20(fp)
80222958:	e0fffa17 	ldw	r3,-24(fp)
8022295c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80222960:	e0bffa17 	ldw	r2,-24(fp)
80222964:	10c00017 	ldw	r3,0(r2)
80222968:	e0bffb17 	ldw	r2,-20(fp)
8022296c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80222970:	e0bffa17 	ldw	r2,-24(fp)
80222974:	10800017 	ldw	r2,0(r2)
80222978:	e0fffb17 	ldw	r3,-20(fp)
8022297c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80222980:	e0bffa17 	ldw	r2,-24(fp)
80222984:	e0fffb17 	ldw	r3,-20(fp)
80222988:	10c00015 	stw	r3,0(r2)
8022298c:	e0bff817 	ldw	r2,-32(fp)
80222990:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222994:	e0bff717 	ldw	r2,-36(fp)
80222998:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8022299c:	0005883a 	mov	r2,zero
802229a0:	00000306 	br	802229b0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
802229a4:	00bffa84 	movi	r2,-22
802229a8:	00000106 	br	802229b0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
802229ac:	00bfde84 	movi	r2,-134
  }
}
802229b0:	e037883a 	mov	sp,fp
802229b4:	df000017 	ldw	fp,0(sp)
802229b8:	dec00104 	addi	sp,sp,4
802229bc:	f800283a 	ret

802229c0 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
802229c0:	defffd04 	addi	sp,sp,-12
802229c4:	df000215 	stw	fp,8(sp)
802229c8:	df000204 	addi	fp,sp,8
802229cc:	e13ffe15 	stw	r4,-8(fp)
802229d0:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
802229d4:	0001883a 	nop
802229d8:	e037883a 	mov	sp,fp
802229dc:	df000017 	ldw	fp,0(sp)
802229e0:	dec00104 	addi	sp,sp,4
802229e4:	f800283a 	ret

802229e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802229e8:	defffe04 	addi	sp,sp,-8
802229ec:	dfc00115 	stw	ra,4(sp)
802229f0:	df000015 	stw	fp,0(sp)
802229f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802229f8:	d0a00d17 	ldw	r2,-32716(gp)
802229fc:	10000326 	beq	r2,zero,80222a0c <alt_get_errno+0x24>
80222a00:	d0a00d17 	ldw	r2,-32716(gp)
80222a04:	103ee83a 	callr	r2
80222a08:	00000106 	br	80222a10 <alt_get_errno+0x28>
80222a0c:	d0a03804 	addi	r2,gp,-32544
}
80222a10:	e037883a 	mov	sp,fp
80222a14:	dfc00117 	ldw	ra,4(sp)
80222a18:	df000017 	ldw	fp,0(sp)
80222a1c:	dec00204 	addi	sp,sp,8
80222a20:	f800283a 	ret

80222a24 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
80222a24:	defffa04 	addi	sp,sp,-24
80222a28:	dfc00515 	stw	ra,20(sp)
80222a2c:	df000415 	stw	fp,16(sp)
80222a30:	df000404 	addi	fp,sp,16
80222a34:	e13ffe15 	stw	r4,-8(fp)
80222a38:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
80222a3c:	e0bffe17 	ldw	r2,-8(fp)
80222a40:	10000326 	beq	r2,zero,80222a50 <alt_dev_llist_insert+0x2c>
80222a44:	e0bffe17 	ldw	r2,-8(fp)
80222a48:	10800217 	ldw	r2,8(r2)
80222a4c:	1000061e 	bne	r2,zero,80222a68 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
80222a50:	02229e80 	call	802229e8 <alt_get_errno>
80222a54:	1007883a 	mov	r3,r2
80222a58:	00800584 	movi	r2,22
80222a5c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
80222a60:	00bffa84 	movi	r2,-22
80222a64:	00001306 	br	80222ab4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
80222a68:	e0bffe17 	ldw	r2,-8(fp)
80222a6c:	e0ffff17 	ldw	r3,-4(fp)
80222a70:	e0fffc15 	stw	r3,-16(fp)
80222a74:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80222a78:	e0bffd17 	ldw	r2,-12(fp)
80222a7c:	e0fffc17 	ldw	r3,-16(fp)
80222a80:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80222a84:	e0bffc17 	ldw	r2,-16(fp)
80222a88:	10c00017 	ldw	r3,0(r2)
80222a8c:	e0bffd17 	ldw	r2,-12(fp)
80222a90:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80222a94:	e0bffc17 	ldw	r2,-16(fp)
80222a98:	10800017 	ldw	r2,0(r2)
80222a9c:	e0fffd17 	ldw	r3,-12(fp)
80222aa0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80222aa4:	e0bffc17 	ldw	r2,-16(fp)
80222aa8:	e0fffd17 	ldw	r3,-12(fp)
80222aac:	10c00015 	stw	r3,0(r2)

  return 0;  
80222ab0:	0005883a 	mov	r2,zero
}
80222ab4:	e037883a 	mov	sp,fp
80222ab8:	dfc00117 	ldw	ra,4(sp)
80222abc:	df000017 	ldw	fp,0(sp)
80222ac0:	dec00204 	addi	sp,sp,8
80222ac4:	f800283a 	ret

80222ac8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
80222ac8:	defffd04 	addi	sp,sp,-12
80222acc:	dfc00215 	stw	ra,8(sp)
80222ad0:	df000115 	stw	fp,4(sp)
80222ad4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80222ad8:	00a008b4 	movhi	r2,32802
80222adc:	108f0604 	addi	r2,r2,15384
80222ae0:	e0bfff15 	stw	r2,-4(fp)
80222ae4:	00000606 	br	80222b00 <_do_ctors+0x38>
        (*ctor) (); 
80222ae8:	e0bfff17 	ldw	r2,-4(fp)
80222aec:	10800017 	ldw	r2,0(r2)
80222af0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80222af4:	e0bfff17 	ldw	r2,-4(fp)
80222af8:	10bfff04 	addi	r2,r2,-4
80222afc:	e0bfff15 	stw	r2,-4(fp)
80222b00:	e0ffff17 	ldw	r3,-4(fp)
80222b04:	00a008b4 	movhi	r2,32802
80222b08:	108f0704 	addi	r2,r2,15388
80222b0c:	18bff62e 	bgeu	r3,r2,80222ae8 <__reset+0xfa202ae8>
        (*ctor) (); 
}
80222b10:	0001883a 	nop
80222b14:	e037883a 	mov	sp,fp
80222b18:	dfc00117 	ldw	ra,4(sp)
80222b1c:	df000017 	ldw	fp,0(sp)
80222b20:	dec00204 	addi	sp,sp,8
80222b24:	f800283a 	ret

80222b28 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
80222b28:	defffd04 	addi	sp,sp,-12
80222b2c:	dfc00215 	stw	ra,8(sp)
80222b30:	df000115 	stw	fp,4(sp)
80222b34:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80222b38:	00a008b4 	movhi	r2,32802
80222b3c:	108f0604 	addi	r2,r2,15384
80222b40:	e0bfff15 	stw	r2,-4(fp)
80222b44:	00000606 	br	80222b60 <_do_dtors+0x38>
        (*dtor) (); 
80222b48:	e0bfff17 	ldw	r2,-4(fp)
80222b4c:	10800017 	ldw	r2,0(r2)
80222b50:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80222b54:	e0bfff17 	ldw	r2,-4(fp)
80222b58:	10bfff04 	addi	r2,r2,-4
80222b5c:	e0bfff15 	stw	r2,-4(fp)
80222b60:	e0ffff17 	ldw	r3,-4(fp)
80222b64:	00a008b4 	movhi	r2,32802
80222b68:	108f0704 	addi	r2,r2,15388
80222b6c:	18bff62e 	bgeu	r3,r2,80222b48 <__reset+0xfa202b48>
        (*dtor) (); 
}
80222b70:	0001883a 	nop
80222b74:	e037883a 	mov	sp,fp
80222b78:	dfc00117 	ldw	ra,4(sp)
80222b7c:	df000017 	ldw	fp,0(sp)
80222b80:	dec00204 	addi	sp,sp,8
80222b84:	f800283a 	ret

80222b88 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
80222b88:	defffa04 	addi	sp,sp,-24
80222b8c:	dfc00515 	stw	ra,20(sp)
80222b90:	df000415 	stw	fp,16(sp)
80222b94:	df000404 	addi	fp,sp,16
80222b98:	e13ffe15 	stw	r4,-8(fp)
80222b9c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
80222ba0:	e0bfff17 	ldw	r2,-4(fp)
80222ba4:	10800017 	ldw	r2,0(r2)
80222ba8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
80222bac:	e13ffe17 	ldw	r4,-8(fp)
80222bb0:	020fcac0 	call	8020fcac <strlen>
80222bb4:	10800044 	addi	r2,r2,1
80222bb8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80222bbc:	00000d06 	br	80222bf4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
80222bc0:	e0bffc17 	ldw	r2,-16(fp)
80222bc4:	10800217 	ldw	r2,8(r2)
80222bc8:	e0fffd17 	ldw	r3,-12(fp)
80222bcc:	180d883a 	mov	r6,r3
80222bd0:	e17ffe17 	ldw	r5,-8(fp)
80222bd4:	1009883a 	mov	r4,r2
80222bd8:	022376c0 	call	8022376c <memcmp>
80222bdc:	1000021e 	bne	r2,zero,80222be8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
80222be0:	e0bffc17 	ldw	r2,-16(fp)
80222be4:	00000706 	br	80222c04 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
80222be8:	e0bffc17 	ldw	r2,-16(fp)
80222bec:	10800017 	ldw	r2,0(r2)
80222bf0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80222bf4:	e0fffc17 	ldw	r3,-16(fp)
80222bf8:	e0bfff17 	ldw	r2,-4(fp)
80222bfc:	18bff01e 	bne	r3,r2,80222bc0 <__reset+0xfa202bc0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
80222c00:	0005883a 	mov	r2,zero
}
80222c04:	e037883a 	mov	sp,fp
80222c08:	dfc00117 	ldw	ra,4(sp)
80222c0c:	df000017 	ldw	fp,0(sp)
80222c10:	dec00204 	addi	sp,sp,8
80222c14:	f800283a 	ret

80222c18 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
80222c18:	defff904 	addi	sp,sp,-28
80222c1c:	dfc00615 	stw	ra,24(sp)
80222c20:	df000515 	stw	fp,20(sp)
80222c24:	df000504 	addi	fp,sp,20
80222c28:	e13ffc15 	stw	r4,-16(fp)
80222c2c:	e17ffd15 	stw	r5,-12(fp)
80222c30:	e1bffe15 	stw	r6,-8(fp)
80222c34:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
80222c38:	e0800217 	ldw	r2,8(fp)
80222c3c:	d8800015 	stw	r2,0(sp)
80222c40:	e1ffff17 	ldw	r7,-4(fp)
80222c44:	e1bffe17 	ldw	r6,-8(fp)
80222c48:	e17ffd17 	ldw	r5,-12(fp)
80222c4c:	e13ffc17 	ldw	r4,-16(fp)
80222c50:	0222dc80 	call	80222dc8 <alt_iic_isr_register>
}  
80222c54:	e037883a 	mov	sp,fp
80222c58:	dfc00117 	ldw	ra,4(sp)
80222c5c:	df000017 	ldw	fp,0(sp)
80222c60:	dec00204 	addi	sp,sp,8
80222c64:	f800283a 	ret

80222c68 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
80222c68:	defff904 	addi	sp,sp,-28
80222c6c:	df000615 	stw	fp,24(sp)
80222c70:	df000604 	addi	fp,sp,24
80222c74:	e13ffe15 	stw	r4,-8(fp)
80222c78:	e17fff15 	stw	r5,-4(fp)
80222c7c:	e0bfff17 	ldw	r2,-4(fp)
80222c80:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222c84:	0005303a 	rdctl	r2,status
80222c88:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222c8c:	e0fffb17 	ldw	r3,-20(fp)
80222c90:	00bfff84 	movi	r2,-2
80222c94:	1884703a 	and	r2,r3,r2
80222c98:	1001703a 	wrctl	status,r2
  
  return context;
80222c9c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80222ca0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
80222ca4:	00c00044 	movi	r3,1
80222ca8:	e0bffa17 	ldw	r2,-24(fp)
80222cac:	1884983a 	sll	r2,r3,r2
80222cb0:	1007883a 	mov	r3,r2
80222cb4:	d0a03917 	ldw	r2,-32540(gp)
80222cb8:	1884b03a 	or	r2,r3,r2
80222cbc:	d0a03915 	stw	r2,-32540(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80222cc0:	d0a03917 	ldw	r2,-32540(gp)
80222cc4:	100170fa 	wrctl	ienable,r2
80222cc8:	e0bffc17 	ldw	r2,-16(fp)
80222ccc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222cd0:	e0bffd17 	ldw	r2,-12(fp)
80222cd4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80222cd8:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
80222cdc:	0001883a 	nop
}
80222ce0:	e037883a 	mov	sp,fp
80222ce4:	df000017 	ldw	fp,0(sp)
80222ce8:	dec00104 	addi	sp,sp,4
80222cec:	f800283a 	ret

80222cf0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
80222cf0:	defff904 	addi	sp,sp,-28
80222cf4:	df000615 	stw	fp,24(sp)
80222cf8:	df000604 	addi	fp,sp,24
80222cfc:	e13ffe15 	stw	r4,-8(fp)
80222d00:	e17fff15 	stw	r5,-4(fp)
80222d04:	e0bfff17 	ldw	r2,-4(fp)
80222d08:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222d0c:	0005303a 	rdctl	r2,status
80222d10:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222d14:	e0fffb17 	ldw	r3,-20(fp)
80222d18:	00bfff84 	movi	r2,-2
80222d1c:	1884703a 	and	r2,r3,r2
80222d20:	1001703a 	wrctl	status,r2
  
  return context;
80222d24:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80222d28:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
80222d2c:	00c00044 	movi	r3,1
80222d30:	e0bffa17 	ldw	r2,-24(fp)
80222d34:	1884983a 	sll	r2,r3,r2
80222d38:	0084303a 	nor	r2,zero,r2
80222d3c:	1007883a 	mov	r3,r2
80222d40:	d0a03917 	ldw	r2,-32540(gp)
80222d44:	1884703a 	and	r2,r3,r2
80222d48:	d0a03915 	stw	r2,-32540(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80222d4c:	d0a03917 	ldw	r2,-32540(gp)
80222d50:	100170fa 	wrctl	ienable,r2
80222d54:	e0bffc17 	ldw	r2,-16(fp)
80222d58:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222d5c:	e0bffd17 	ldw	r2,-12(fp)
80222d60:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80222d64:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
80222d68:	0001883a 	nop
}
80222d6c:	e037883a 	mov	sp,fp
80222d70:	df000017 	ldw	fp,0(sp)
80222d74:	dec00104 	addi	sp,sp,4
80222d78:	f800283a 	ret

80222d7c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
80222d7c:	defffc04 	addi	sp,sp,-16
80222d80:	df000315 	stw	fp,12(sp)
80222d84:	df000304 	addi	fp,sp,12
80222d88:	e13ffe15 	stw	r4,-8(fp)
80222d8c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
80222d90:	000530fa 	rdctl	r2,ienable
80222d94:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
80222d98:	00c00044 	movi	r3,1
80222d9c:	e0bfff17 	ldw	r2,-4(fp)
80222da0:	1884983a 	sll	r2,r3,r2
80222da4:	1007883a 	mov	r3,r2
80222da8:	e0bffd17 	ldw	r2,-12(fp)
80222dac:	1884703a 	and	r2,r3,r2
80222db0:	1004c03a 	cmpne	r2,r2,zero
80222db4:	10803fcc 	andi	r2,r2,255
}
80222db8:	e037883a 	mov	sp,fp
80222dbc:	df000017 	ldw	fp,0(sp)
80222dc0:	dec00104 	addi	sp,sp,4
80222dc4:	f800283a 	ret

80222dc8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
80222dc8:	defff504 	addi	sp,sp,-44
80222dcc:	dfc00a15 	stw	ra,40(sp)
80222dd0:	df000915 	stw	fp,36(sp)
80222dd4:	df000904 	addi	fp,sp,36
80222dd8:	e13ffc15 	stw	r4,-16(fp)
80222ddc:	e17ffd15 	stw	r5,-12(fp)
80222de0:	e1bffe15 	stw	r6,-8(fp)
80222de4:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
80222de8:	00bffa84 	movi	r2,-22
80222dec:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
80222df0:	e0bffd17 	ldw	r2,-12(fp)
80222df4:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
80222df8:	e0bff817 	ldw	r2,-32(fp)
80222dfc:	10800808 	cmpgei	r2,r2,32
80222e00:	1000271e 	bne	r2,zero,80222ea0 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222e04:	0005303a 	rdctl	r2,status
80222e08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222e0c:	e0fffb17 	ldw	r3,-20(fp)
80222e10:	00bfff84 	movi	r2,-2
80222e14:	1884703a 	and	r2,r3,r2
80222e18:	1001703a 	wrctl	status,r2
  
  return context;
80222e1c:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
80222e20:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
80222e24:	00a008b4 	movhi	r2,32802
80222e28:	109c6504 	addi	r2,r2,29076
80222e2c:	e0fff817 	ldw	r3,-32(fp)
80222e30:	180690fa 	slli	r3,r3,3
80222e34:	10c5883a 	add	r2,r2,r3
80222e38:	e0fffe17 	ldw	r3,-8(fp)
80222e3c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
80222e40:	00a008b4 	movhi	r2,32802
80222e44:	109c6504 	addi	r2,r2,29076
80222e48:	e0fff817 	ldw	r3,-32(fp)
80222e4c:	180690fa 	slli	r3,r3,3
80222e50:	10c5883a 	add	r2,r2,r3
80222e54:	10800104 	addi	r2,r2,4
80222e58:	e0ffff17 	ldw	r3,-4(fp)
80222e5c:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
80222e60:	e0bffe17 	ldw	r2,-8(fp)
80222e64:	10000526 	beq	r2,zero,80222e7c <alt_iic_isr_register+0xb4>
80222e68:	e0bff817 	ldw	r2,-32(fp)
80222e6c:	100b883a 	mov	r5,r2
80222e70:	e13ffc17 	ldw	r4,-16(fp)
80222e74:	0222c680 	call	80222c68 <alt_ic_irq_enable>
80222e78:	00000406 	br	80222e8c <alt_iic_isr_register+0xc4>
80222e7c:	e0bff817 	ldw	r2,-32(fp)
80222e80:	100b883a 	mov	r5,r2
80222e84:	e13ffc17 	ldw	r4,-16(fp)
80222e88:	0222cf00 	call	80222cf0 <alt_ic_irq_disable>
80222e8c:	e0bff715 	stw	r2,-36(fp)
80222e90:	e0bffa17 	ldw	r2,-24(fp)
80222e94:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222e98:	e0bff917 	ldw	r2,-28(fp)
80222e9c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
80222ea0:	e0bff717 	ldw	r2,-36(fp)
}
80222ea4:	e037883a 	mov	sp,fp
80222ea8:	dfc00117 	ldw	ra,4(sp)
80222eac:	df000017 	ldw	fp,0(sp)
80222eb0:	dec00204 	addi	sp,sp,8
80222eb4:	f800283a 	ret

80222eb8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
80222eb8:	defff904 	addi	sp,sp,-28
80222ebc:	dfc00615 	stw	ra,24(sp)
80222ec0:	df000515 	stw	fp,20(sp)
80222ec4:	df000504 	addi	fp,sp,20
80222ec8:	e13ffc15 	stw	r4,-16(fp)
80222ecc:	e17ffd15 	stw	r5,-12(fp)
80222ed0:	e1bffe15 	stw	r6,-8(fp)
80222ed4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
80222ed8:	e1bfff17 	ldw	r6,-4(fp)
80222edc:	e17ffe17 	ldw	r5,-8(fp)
80222ee0:	e13ffd17 	ldw	r4,-12(fp)
80222ee4:	02230f80 	call	802230f8 <open>
80222ee8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
80222eec:	e0bffb17 	ldw	r2,-20(fp)
80222ef0:	10001c16 	blt	r2,zero,80222f64 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
80222ef4:	00a008b4 	movhi	r2,32802
80222ef8:	1095f304 	addi	r2,r2,22476
80222efc:	e0fffb17 	ldw	r3,-20(fp)
80222f00:	18c00324 	muli	r3,r3,12
80222f04:	10c5883a 	add	r2,r2,r3
80222f08:	10c00017 	ldw	r3,0(r2)
80222f0c:	e0bffc17 	ldw	r2,-16(fp)
80222f10:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
80222f14:	00a008b4 	movhi	r2,32802
80222f18:	1095f304 	addi	r2,r2,22476
80222f1c:	e0fffb17 	ldw	r3,-20(fp)
80222f20:	18c00324 	muli	r3,r3,12
80222f24:	10c5883a 	add	r2,r2,r3
80222f28:	10800104 	addi	r2,r2,4
80222f2c:	10c00017 	ldw	r3,0(r2)
80222f30:	e0bffc17 	ldw	r2,-16(fp)
80222f34:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
80222f38:	00a008b4 	movhi	r2,32802
80222f3c:	1095f304 	addi	r2,r2,22476
80222f40:	e0fffb17 	ldw	r3,-20(fp)
80222f44:	18c00324 	muli	r3,r3,12
80222f48:	10c5883a 	add	r2,r2,r3
80222f4c:	10800204 	addi	r2,r2,8
80222f50:	10c00017 	ldw	r3,0(r2)
80222f54:	e0bffc17 	ldw	r2,-16(fp)
80222f58:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
80222f5c:	e13ffb17 	ldw	r4,-20(fp)
80222f60:	021ef500 	call	8021ef50 <alt_release_fd>
  }
} 
80222f64:	0001883a 	nop
80222f68:	e037883a 	mov	sp,fp
80222f6c:	dfc00117 	ldw	ra,4(sp)
80222f70:	df000017 	ldw	fp,0(sp)
80222f74:	dec00204 	addi	sp,sp,8
80222f78:	f800283a 	ret

80222f7c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
80222f7c:	defffb04 	addi	sp,sp,-20
80222f80:	dfc00415 	stw	ra,16(sp)
80222f84:	df000315 	stw	fp,12(sp)
80222f88:	df000304 	addi	fp,sp,12
80222f8c:	e13ffd15 	stw	r4,-12(fp)
80222f90:	e17ffe15 	stw	r5,-8(fp)
80222f94:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
80222f98:	01c07fc4 	movi	r7,511
80222f9c:	01800044 	movi	r6,1
80222fa0:	e17ffd17 	ldw	r5,-12(fp)
80222fa4:	012008b4 	movhi	r4,32802
80222fa8:	2115f604 	addi	r4,r4,22488
80222fac:	0222eb80 	call	80222eb8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
80222fb0:	01c07fc4 	movi	r7,511
80222fb4:	000d883a 	mov	r6,zero
80222fb8:	e17ffe17 	ldw	r5,-8(fp)
80222fbc:	012008b4 	movhi	r4,32802
80222fc0:	2115f304 	addi	r4,r4,22476
80222fc4:	0222eb80 	call	80222eb8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
80222fc8:	01c07fc4 	movi	r7,511
80222fcc:	01800044 	movi	r6,1
80222fd0:	e17fff17 	ldw	r5,-4(fp)
80222fd4:	012008b4 	movhi	r4,32802
80222fd8:	2115f904 	addi	r4,r4,22500
80222fdc:	0222eb80 	call	80222eb8 <alt_open_fd>
}  
80222fe0:	0001883a 	nop
80222fe4:	e037883a 	mov	sp,fp
80222fe8:	dfc00117 	ldw	ra,4(sp)
80222fec:	df000017 	ldw	fp,0(sp)
80222ff0:	dec00204 	addi	sp,sp,8
80222ff4:	f800283a 	ret

80222ff8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80222ff8:	defffe04 	addi	sp,sp,-8
80222ffc:	dfc00115 	stw	ra,4(sp)
80223000:	df000015 	stw	fp,0(sp)
80223004:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80223008:	d0a00d17 	ldw	r2,-32716(gp)
8022300c:	10000326 	beq	r2,zero,8022301c <alt_get_errno+0x24>
80223010:	d0a00d17 	ldw	r2,-32716(gp)
80223014:	103ee83a 	callr	r2
80223018:	00000106 	br	80223020 <alt_get_errno+0x28>
8022301c:	d0a03804 	addi	r2,gp,-32544
}
80223020:	e037883a 	mov	sp,fp
80223024:	dfc00117 	ldw	ra,4(sp)
80223028:	df000017 	ldw	fp,0(sp)
8022302c:	dec00204 	addi	sp,sp,8
80223030:	f800283a 	ret

80223034 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
80223034:	defffd04 	addi	sp,sp,-12
80223038:	df000215 	stw	fp,8(sp)
8022303c:	df000204 	addi	fp,sp,8
80223040:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
80223044:	e0bfff17 	ldw	r2,-4(fp)
80223048:	10800217 	ldw	r2,8(r2)
8022304c:	10d00034 	orhi	r3,r2,16384
80223050:	e0bfff17 	ldw	r2,-4(fp)
80223054:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
80223058:	e03ffe15 	stw	zero,-8(fp)
8022305c:	00001d06 	br	802230d4 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
80223060:	00a008b4 	movhi	r2,32802
80223064:	1095f304 	addi	r2,r2,22476
80223068:	e0fffe17 	ldw	r3,-8(fp)
8022306c:	18c00324 	muli	r3,r3,12
80223070:	10c5883a 	add	r2,r2,r3
80223074:	10c00017 	ldw	r3,0(r2)
80223078:	e0bfff17 	ldw	r2,-4(fp)
8022307c:	10800017 	ldw	r2,0(r2)
80223080:	1880111e 	bne	r3,r2,802230c8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
80223084:	00a008b4 	movhi	r2,32802
80223088:	1095f304 	addi	r2,r2,22476
8022308c:	e0fffe17 	ldw	r3,-8(fp)
80223090:	18c00324 	muli	r3,r3,12
80223094:	10c5883a 	add	r2,r2,r3
80223098:	10800204 	addi	r2,r2,8
8022309c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
802230a0:	1000090e 	bge	r2,zero,802230c8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
802230a4:	e0bffe17 	ldw	r2,-8(fp)
802230a8:	10c00324 	muli	r3,r2,12
802230ac:	00a008b4 	movhi	r2,32802
802230b0:	1095f304 	addi	r2,r2,22476
802230b4:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
802230b8:	e0bfff17 	ldw	r2,-4(fp)
802230bc:	18800226 	beq	r3,r2,802230c8 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
802230c0:	00bffcc4 	movi	r2,-13
802230c4:	00000806 	br	802230e8 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
802230c8:	e0bffe17 	ldw	r2,-8(fp)
802230cc:	10800044 	addi	r2,r2,1
802230d0:	e0bffe15 	stw	r2,-8(fp)
802230d4:	d0a00c17 	ldw	r2,-32720(gp)
802230d8:	1007883a 	mov	r3,r2
802230dc:	e0bffe17 	ldw	r2,-8(fp)
802230e0:	18bfdf2e 	bgeu	r3,r2,80223060 <__reset+0xfa203060>
    }
  }
  
  /* The device is not locked */
 
  return 0;
802230e4:	0005883a 	mov	r2,zero
}
802230e8:	e037883a 	mov	sp,fp
802230ec:	df000017 	ldw	fp,0(sp)
802230f0:	dec00104 	addi	sp,sp,4
802230f4:	f800283a 	ret

802230f8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
802230f8:	defff604 	addi	sp,sp,-40
802230fc:	dfc00915 	stw	ra,36(sp)
80223100:	df000815 	stw	fp,32(sp)
80223104:	df000804 	addi	fp,sp,32
80223108:	e13ffd15 	stw	r4,-12(fp)
8022310c:	e17ffe15 	stw	r5,-8(fp)
80223110:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
80223114:	00bfffc4 	movi	r2,-1
80223118:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8022311c:	00bffb44 	movi	r2,-19
80223120:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
80223124:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
80223128:	d1600a04 	addi	r5,gp,-32728
8022312c:	e13ffd17 	ldw	r4,-12(fp)
80223130:	0222b880 	call	80222b88 <alt_find_dev>
80223134:	e0bff815 	stw	r2,-32(fp)
80223138:	e0bff817 	ldw	r2,-32(fp)
8022313c:	1000051e 	bne	r2,zero,80223154 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
80223140:	e13ffd17 	ldw	r4,-12(fp)
80223144:	02234d80 	call	802234d8 <alt_find_file>
80223148:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8022314c:	00800044 	movi	r2,1
80223150:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
80223154:	e0bff817 	ldw	r2,-32(fp)
80223158:	10002926 	beq	r2,zero,80223200 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8022315c:	e13ff817 	ldw	r4,-32(fp)
80223160:	02235e00 	call	802235e0 <alt_get_fd>
80223164:	e0bff915 	stw	r2,-28(fp)
80223168:	e0bff917 	ldw	r2,-28(fp)
8022316c:	1000030e 	bge	r2,zero,8022317c <open+0x84>
    {
      status = index;
80223170:	e0bff917 	ldw	r2,-28(fp)
80223174:	e0bffa15 	stw	r2,-24(fp)
80223178:	00002306 	br	80223208 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8022317c:	e0bff917 	ldw	r2,-28(fp)
80223180:	10c00324 	muli	r3,r2,12
80223184:	00a008b4 	movhi	r2,32802
80223188:	1095f304 	addi	r2,r2,22476
8022318c:	1885883a 	add	r2,r3,r2
80223190:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
80223194:	e0fffe17 	ldw	r3,-8(fp)
80223198:	00900034 	movhi	r2,16384
8022319c:	10bfffc4 	addi	r2,r2,-1
802231a0:	1886703a 	and	r3,r3,r2
802231a4:	e0bffc17 	ldw	r2,-16(fp)
802231a8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
802231ac:	e0bffb17 	ldw	r2,-20(fp)
802231b0:	1000051e 	bne	r2,zero,802231c8 <open+0xd0>
802231b4:	e13ffc17 	ldw	r4,-16(fp)
802231b8:	02230340 	call	80223034 <alt_file_locked>
802231bc:	e0bffa15 	stw	r2,-24(fp)
802231c0:	e0bffa17 	ldw	r2,-24(fp)
802231c4:	10001016 	blt	r2,zero,80223208 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
802231c8:	e0bff817 	ldw	r2,-32(fp)
802231cc:	10800317 	ldw	r2,12(r2)
802231d0:	10000826 	beq	r2,zero,802231f4 <open+0xfc>
802231d4:	e0bff817 	ldw	r2,-32(fp)
802231d8:	10800317 	ldw	r2,12(r2)
802231dc:	e1ffff17 	ldw	r7,-4(fp)
802231e0:	e1bffe17 	ldw	r6,-8(fp)
802231e4:	e17ffd17 	ldw	r5,-12(fp)
802231e8:	e13ffc17 	ldw	r4,-16(fp)
802231ec:	103ee83a 	callr	r2
802231f0:	00000106 	br	802231f8 <open+0x100>
802231f4:	0005883a 	mov	r2,zero
802231f8:	e0bffa15 	stw	r2,-24(fp)
802231fc:	00000206 	br	80223208 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
80223200:	00bffb44 	movi	r2,-19
80223204:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
80223208:	e0bffa17 	ldw	r2,-24(fp)
8022320c:	1000090e 	bge	r2,zero,80223234 <open+0x13c>
  {
    alt_release_fd (index);  
80223210:	e13ff917 	ldw	r4,-28(fp)
80223214:	021ef500 	call	8021ef50 <alt_release_fd>
    ALT_ERRNO = -status;
80223218:	0222ff80 	call	80222ff8 <alt_get_errno>
8022321c:	1007883a 	mov	r3,r2
80223220:	e0bffa17 	ldw	r2,-24(fp)
80223224:	0085c83a 	sub	r2,zero,r2
80223228:	18800015 	stw	r2,0(r3)
    return -1;
8022322c:	00bfffc4 	movi	r2,-1
80223230:	00000106 	br	80223238 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
80223234:	e0bff917 	ldw	r2,-28(fp)
}
80223238:	e037883a 	mov	sp,fp
8022323c:	dfc00117 	ldw	ra,4(sp)
80223240:	df000017 	ldw	fp,0(sp)
80223244:	dec00204 	addi	sp,sp,8
80223248:	f800283a 	ret

8022324c <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8022324c:	defff204 	addi	sp,sp,-56
80223250:	dfc00a15 	stw	ra,40(sp)
80223254:	df000915 	stw	fp,36(sp)
80223258:	df000904 	addi	fp,sp,36
8022325c:	e13fff15 	stw	r4,-4(fp)
80223260:	e1400215 	stw	r5,8(fp)
80223264:	e1800315 	stw	r6,12(fp)
80223268:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8022326c:	e0800204 	addi	r2,fp,8
80223270:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
80223274:	e0bfff17 	ldw	r2,-4(fp)
80223278:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8022327c:	00006f06 	br	8022343c <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
80223280:	e0bff807 	ldb	r2,-32(fp)
80223284:	10800960 	cmpeqi	r2,r2,37
80223288:	1000041e 	bne	r2,zero,8022329c <alt_printf+0x50>
        {
            alt_putchar(c);
8022328c:	e0bff807 	ldb	r2,-32(fp)
80223290:	1009883a 	mov	r4,r2
80223294:	02234780 	call	80223478 <alt_putchar>
80223298:	00006806 	br	8022343c <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8022329c:	e0bff717 	ldw	r2,-36(fp)
802232a0:	10c00044 	addi	r3,r2,1
802232a4:	e0fff715 	stw	r3,-36(fp)
802232a8:	10800003 	ldbu	r2,0(r2)
802232ac:	e0bff805 	stb	r2,-32(fp)
802232b0:	e0bff807 	ldb	r2,-32(fp)
802232b4:	10006926 	beq	r2,zero,8022345c <alt_printf+0x210>
            {
                if (c == '%')
802232b8:	e0bff807 	ldb	r2,-32(fp)
802232bc:	10800958 	cmpnei	r2,r2,37
802232c0:	1000041e 	bne	r2,zero,802232d4 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
802232c4:	e0bff807 	ldb	r2,-32(fp)
802232c8:	1009883a 	mov	r4,r2
802232cc:	02234780 	call	80223478 <alt_putchar>
802232d0:	00005a06 	br	8022343c <alt_printf+0x1f0>
                } 
                else if (c == 'c')
802232d4:	e0bff807 	ldb	r2,-32(fp)
802232d8:	108018d8 	cmpnei	r2,r2,99
802232dc:	1000081e 	bne	r2,zero,80223300 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
802232e0:	e0bffe17 	ldw	r2,-8(fp)
802232e4:	10c00104 	addi	r3,r2,4
802232e8:	e0fffe15 	stw	r3,-8(fp)
802232ec:	10800017 	ldw	r2,0(r2)
802232f0:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
802232f4:	e13ffd17 	ldw	r4,-12(fp)
802232f8:	02234780 	call	80223478 <alt_putchar>
802232fc:	00004f06 	br	8022343c <alt_printf+0x1f0>
                }
                else if (c == 'x')
80223300:	e0bff807 	ldb	r2,-32(fp)
80223304:	10801e18 	cmpnei	r2,r2,120
80223308:	1000341e 	bne	r2,zero,802233dc <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8022330c:	e0bffe17 	ldw	r2,-8(fp)
80223310:	10c00104 	addi	r3,r2,4
80223314:	e0fffe15 	stw	r3,-8(fp)
80223318:	10800017 	ldw	r2,0(r2)
8022331c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
80223320:	e0bffb17 	ldw	r2,-20(fp)
80223324:	1000031e 	bne	r2,zero,80223334 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
80223328:	01000c04 	movi	r4,48
8022332c:	02234780 	call	80223478 <alt_putchar>
                        continue;
80223330:	00004206 	br	8022343c <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
80223334:	00800704 	movi	r2,28
80223338:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8022333c:	00000306 	br	8022334c <alt_printf+0x100>
                        digit_shift -= 4;
80223340:	e0bff917 	ldw	r2,-28(fp)
80223344:	10bfff04 	addi	r2,r2,-4
80223348:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8022334c:	00c003c4 	movi	r3,15
80223350:	e0bff917 	ldw	r2,-28(fp)
80223354:	1884983a 	sll	r2,r3,r2
80223358:	1007883a 	mov	r3,r2
8022335c:	e0bffb17 	ldw	r2,-20(fp)
80223360:	1884703a 	and	r2,r3,r2
80223364:	103ff626 	beq	r2,zero,80223340 <__reset+0xfa203340>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
80223368:	00001906 	br	802233d0 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8022336c:	00c003c4 	movi	r3,15
80223370:	e0bff917 	ldw	r2,-28(fp)
80223374:	1884983a 	sll	r2,r3,r2
80223378:	1007883a 	mov	r3,r2
8022337c:	e0bffb17 	ldw	r2,-20(fp)
80223380:	1886703a 	and	r3,r3,r2
80223384:	e0bff917 	ldw	r2,-28(fp)
80223388:	1884d83a 	srl	r2,r3,r2
8022338c:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
80223390:	e0bffc17 	ldw	r2,-16(fp)
80223394:	108002a8 	cmpgeui	r2,r2,10
80223398:	1000041e 	bne	r2,zero,802233ac <alt_printf+0x160>
                            c = '0' + digit;
8022339c:	e0bffc17 	ldw	r2,-16(fp)
802233a0:	10800c04 	addi	r2,r2,48
802233a4:	e0bff805 	stb	r2,-32(fp)
802233a8:	00000306 	br	802233b8 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
802233ac:	e0bffc17 	ldw	r2,-16(fp)
802233b0:	108015c4 	addi	r2,r2,87
802233b4:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
802233b8:	e0bff807 	ldb	r2,-32(fp)
802233bc:	1009883a 	mov	r4,r2
802233c0:	02234780 	call	80223478 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
802233c4:	e0bff917 	ldw	r2,-28(fp)
802233c8:	10bfff04 	addi	r2,r2,-4
802233cc:	e0bff915 	stw	r2,-28(fp)
802233d0:	e0bff917 	ldw	r2,-28(fp)
802233d4:	103fe50e 	bge	r2,zero,8022336c <__reset+0xfa20336c>
802233d8:	00001806 	br	8022343c <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
802233dc:	e0bff807 	ldb	r2,-32(fp)
802233e0:	10801cd8 	cmpnei	r2,r2,115
802233e4:	1000151e 	bne	r2,zero,8022343c <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
802233e8:	e0bffe17 	ldw	r2,-8(fp)
802233ec:	10c00104 	addi	r3,r2,4
802233f0:	e0fffe15 	stw	r3,-8(fp)
802233f4:	10800017 	ldw	r2,0(r2)
802233f8:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
802233fc:	00000906 	br	80223424 <alt_printf+0x1d8>
                      alt_putchar(*s++);
80223400:	e0bffa17 	ldw	r2,-24(fp)
80223404:	10c00044 	addi	r3,r2,1
80223408:	e0fffa15 	stw	r3,-24(fp)
8022340c:	10800003 	ldbu	r2,0(r2)
80223410:	10803fcc 	andi	r2,r2,255
80223414:	1080201c 	xori	r2,r2,128
80223418:	10bfe004 	addi	r2,r2,-128
8022341c:	1009883a 	mov	r4,r2
80223420:	02234780 	call	80223478 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
80223424:	e0bffa17 	ldw	r2,-24(fp)
80223428:	10800003 	ldbu	r2,0(r2)
8022342c:	10803fcc 	andi	r2,r2,255
80223430:	1080201c 	xori	r2,r2,128
80223434:	10bfe004 	addi	r2,r2,-128
80223438:	103ff11e 	bne	r2,zero,80223400 <__reset+0xfa203400>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8022343c:	e0bff717 	ldw	r2,-36(fp)
80223440:	10c00044 	addi	r3,r2,1
80223444:	e0fff715 	stw	r3,-36(fp)
80223448:	10800003 	ldbu	r2,0(r2)
8022344c:	e0bff805 	stb	r2,-32(fp)
80223450:	e0bff807 	ldb	r2,-32(fp)
80223454:	103f8a1e 	bne	r2,zero,80223280 <__reset+0xfa203280>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
80223458:	00000106 	br	80223460 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8022345c:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
80223460:	0001883a 	nop
80223464:	e037883a 	mov	sp,fp
80223468:	dfc00117 	ldw	ra,4(sp)
8022346c:	df000017 	ldw	fp,0(sp)
80223470:	dec00504 	addi	sp,sp,20
80223474:	f800283a 	ret

80223478 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
80223478:	defffd04 	addi	sp,sp,-12
8022347c:	dfc00215 	stw	ra,8(sp)
80223480:	df000115 	stw	fp,4(sp)
80223484:	df000104 	addi	fp,sp,4
80223488:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8022348c:	d0a00317 	ldw	r2,-32756(gp)
80223490:	10800217 	ldw	r2,8(r2)
80223494:	100b883a 	mov	r5,r2
80223498:	e13fff17 	ldw	r4,-4(fp)
8022349c:	02238880 	call	80223888 <putc>
#endif
#endif
}
802234a0:	e037883a 	mov	sp,fp
802234a4:	dfc00117 	ldw	ra,4(sp)
802234a8:	df000017 	ldw	fp,0(sp)
802234ac:	dec00204 	addi	sp,sp,8
802234b0:	f800283a 	ret

802234b4 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
802234b4:	deffff04 	addi	sp,sp,-4
802234b8:	df000015 	stw	fp,0(sp)
802234bc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
802234c0:	000170fa 	wrctl	ienable,zero
}
802234c4:	0001883a 	nop
802234c8:	e037883a 	mov	sp,fp
802234cc:	df000017 	ldw	fp,0(sp)
802234d0:	dec00104 	addi	sp,sp,4
802234d4:	f800283a 	ret

802234d8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
802234d8:	defffb04 	addi	sp,sp,-20
802234dc:	dfc00415 	stw	ra,16(sp)
802234e0:	df000315 	stw	fp,12(sp)
802234e4:	df000304 	addi	fp,sp,12
802234e8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
802234ec:	d0a00817 	ldw	r2,-32736(gp)
802234f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
802234f4:	00003106 	br	802235bc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
802234f8:	e0bffd17 	ldw	r2,-12(fp)
802234fc:	10800217 	ldw	r2,8(r2)
80223500:	1009883a 	mov	r4,r2
80223504:	020fcac0 	call	8020fcac <strlen>
80223508:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8022350c:	e0bffd17 	ldw	r2,-12(fp)
80223510:	10c00217 	ldw	r3,8(r2)
80223514:	e0bffe17 	ldw	r2,-8(fp)
80223518:	10bfffc4 	addi	r2,r2,-1
8022351c:	1885883a 	add	r2,r3,r2
80223520:	10800003 	ldbu	r2,0(r2)
80223524:	10803fcc 	andi	r2,r2,255
80223528:	1080201c 	xori	r2,r2,128
8022352c:	10bfe004 	addi	r2,r2,-128
80223530:	10800bd8 	cmpnei	r2,r2,47
80223534:	1000031e 	bne	r2,zero,80223544 <alt_find_file+0x6c>
    {
      len -= 1;
80223538:	e0bffe17 	ldw	r2,-8(fp)
8022353c:	10bfffc4 	addi	r2,r2,-1
80223540:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
80223544:	e0bffe17 	ldw	r2,-8(fp)
80223548:	e0ffff17 	ldw	r3,-4(fp)
8022354c:	1885883a 	add	r2,r3,r2
80223550:	10800003 	ldbu	r2,0(r2)
80223554:	10803fcc 	andi	r2,r2,255
80223558:	1080201c 	xori	r2,r2,128
8022355c:	10bfe004 	addi	r2,r2,-128
80223560:	10800be0 	cmpeqi	r2,r2,47
80223564:	1000081e 	bne	r2,zero,80223588 <alt_find_file+0xb0>
80223568:	e0bffe17 	ldw	r2,-8(fp)
8022356c:	e0ffff17 	ldw	r3,-4(fp)
80223570:	1885883a 	add	r2,r3,r2
80223574:	10800003 	ldbu	r2,0(r2)
80223578:	10803fcc 	andi	r2,r2,255
8022357c:	1080201c 	xori	r2,r2,128
80223580:	10bfe004 	addi	r2,r2,-128
80223584:	10000a1e 	bne	r2,zero,802235b0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
80223588:	e0bffd17 	ldw	r2,-12(fp)
8022358c:	10800217 	ldw	r2,8(r2)
80223590:	e0fffe17 	ldw	r3,-8(fp)
80223594:	180d883a 	mov	r6,r3
80223598:	e17fff17 	ldw	r5,-4(fp)
8022359c:	1009883a 	mov	r4,r2
802235a0:	022376c0 	call	8022376c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
802235a4:	1000021e 	bne	r2,zero,802235b0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
802235a8:	e0bffd17 	ldw	r2,-12(fp)
802235ac:	00000706 	br	802235cc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
802235b0:	e0bffd17 	ldw	r2,-12(fp)
802235b4:	10800017 	ldw	r2,0(r2)
802235b8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
802235bc:	e0fffd17 	ldw	r3,-12(fp)
802235c0:	d0a00804 	addi	r2,gp,-32736
802235c4:	18bfcc1e 	bne	r3,r2,802234f8 <__reset+0xfa2034f8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
802235c8:	0005883a 	mov	r2,zero
}
802235cc:	e037883a 	mov	sp,fp
802235d0:	dfc00117 	ldw	ra,4(sp)
802235d4:	df000017 	ldw	fp,0(sp)
802235d8:	dec00204 	addi	sp,sp,8
802235dc:	f800283a 	ret

802235e0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
802235e0:	defffc04 	addi	sp,sp,-16
802235e4:	df000315 	stw	fp,12(sp)
802235e8:	df000304 	addi	fp,sp,12
802235ec:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
802235f0:	00bffa04 	movi	r2,-24
802235f4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
802235f8:	e03ffd15 	stw	zero,-12(fp)
802235fc:	00001906 	br	80223664 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
80223600:	00a008b4 	movhi	r2,32802
80223604:	1095f304 	addi	r2,r2,22476
80223608:	e0fffd17 	ldw	r3,-12(fp)
8022360c:	18c00324 	muli	r3,r3,12
80223610:	10c5883a 	add	r2,r2,r3
80223614:	10800017 	ldw	r2,0(r2)
80223618:	10000f1e 	bne	r2,zero,80223658 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8022361c:	00a008b4 	movhi	r2,32802
80223620:	1095f304 	addi	r2,r2,22476
80223624:	e0fffd17 	ldw	r3,-12(fp)
80223628:	18c00324 	muli	r3,r3,12
8022362c:	10c5883a 	add	r2,r2,r3
80223630:	e0ffff17 	ldw	r3,-4(fp)
80223634:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
80223638:	d0e00c17 	ldw	r3,-32720(gp)
8022363c:	e0bffd17 	ldw	r2,-12(fp)
80223640:	1880020e 	bge	r3,r2,8022364c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
80223644:	e0bffd17 	ldw	r2,-12(fp)
80223648:	d0a00c15 	stw	r2,-32720(gp)
      }
      rc = i;
8022364c:	e0bffd17 	ldw	r2,-12(fp)
80223650:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
80223654:	00000606 	br	80223670 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
80223658:	e0bffd17 	ldw	r2,-12(fp)
8022365c:	10800044 	addi	r2,r2,1
80223660:	e0bffd15 	stw	r2,-12(fp)
80223664:	e0bffd17 	ldw	r2,-12(fp)
80223668:	10800810 	cmplti	r2,r2,32
8022366c:	103fe41e 	bne	r2,zero,80223600 <__reset+0xfa203600>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
80223670:	e0bffe17 	ldw	r2,-8(fp)
}
80223674:	e037883a 	mov	sp,fp
80223678:	df000017 	ldw	fp,0(sp)
8022367c:	dec00104 	addi	sp,sp,4
80223680:	f800283a 	ret

80223684 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
80223684:	defffe04 	addi	sp,sp,-8
80223688:	df000115 	stw	fp,4(sp)
8022368c:	df000104 	addi	fp,sp,4
80223690:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
80223694:	e0bfff17 	ldw	r2,-4(fp)
80223698:	10bffe84 	addi	r2,r2,-6
8022369c:	10c00428 	cmpgeui	r3,r2,16
802236a0:	18001a1e 	bne	r3,zero,8022370c <alt_exception_cause_generated_bad_addr+0x88>
802236a4:	100690ba 	slli	r3,r2,2
802236a8:	00a008b4 	movhi	r2,32802
802236ac:	108daf04 	addi	r2,r2,14012
802236b0:	1885883a 	add	r2,r3,r2
802236b4:	10800017 	ldw	r2,0(r2)
802236b8:	1000683a 	jmp	r2
802236bc:	802236fc 	xorhi	zero,r16,35035
802236c0:	802236fc 	xorhi	zero,r16,35035
802236c4:	8022370c 	andi	zero,r16,35036
802236c8:	8022370c 	andi	zero,r16,35036
802236cc:	8022370c 	andi	zero,r16,35036
802236d0:	802236fc 	xorhi	zero,r16,35035
802236d4:	80223704 	addi	zero,r16,-30500
802236d8:	8022370c 	andi	zero,r16,35036
802236dc:	802236fc 	xorhi	zero,r16,35035
802236e0:	802236fc 	xorhi	zero,r16,35035
802236e4:	8022370c 	andi	zero,r16,35036
802236e8:	802236fc 	xorhi	zero,r16,35035
802236ec:	80223704 	addi	zero,r16,-30500
802236f0:	8022370c 	andi	zero,r16,35036
802236f4:	8022370c 	andi	zero,r16,35036
802236f8:	802236fc 	xorhi	zero,r16,35035
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
802236fc:	00800044 	movi	r2,1
80223700:	00000306 	br	80223710 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
80223704:	0005883a 	mov	r2,zero
80223708:	00000106 	br	80223710 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8022370c:	0005883a 	mov	r2,zero
  }
}
80223710:	e037883a 	mov	sp,fp
80223714:	df000017 	ldw	fp,0(sp)
80223718:	dec00104 	addi	sp,sp,4
8022371c:	f800283a 	ret

80223720 <atexit>:
80223720:	200b883a 	mov	r5,r4
80223724:	000f883a 	mov	r7,zero
80223728:	000d883a 	mov	r6,zero
8022372c:	0009883a 	mov	r4,zero
80223730:	02239501 	jmpi	80223950 <__register_exitproc>

80223734 <exit>:
80223734:	defffe04 	addi	sp,sp,-8
80223738:	000b883a 	mov	r5,zero
8022373c:	dc000015 	stw	r16,0(sp)
80223740:	dfc00115 	stw	ra,4(sp)
80223744:	2021883a 	mov	r16,r4
80223748:	0223a680 	call	80223a68 <__call_exitprocs>
8022374c:	00a008b4 	movhi	r2,32802
80223750:	109add04 	addi	r2,r2,27508
80223754:	11000017 	ldw	r4,0(r2)
80223758:	20800f17 	ldw	r2,60(r4)
8022375c:	10000126 	beq	r2,zero,80223764 <exit+0x30>
80223760:	103ee83a 	callr	r2
80223764:	8009883a 	mov	r4,r16
80223768:	0223be80 	call	80223be8 <_exit>

8022376c <memcmp>:
8022376c:	01c000c4 	movi	r7,3
80223770:	3980192e 	bgeu	r7,r6,802237d8 <memcmp+0x6c>
80223774:	2144b03a 	or	r2,r4,r5
80223778:	11c4703a 	and	r2,r2,r7
8022377c:	10000f26 	beq	r2,zero,802237bc <memcmp+0x50>
80223780:	20800003 	ldbu	r2,0(r4)
80223784:	28c00003 	ldbu	r3,0(r5)
80223788:	10c0151e 	bne	r2,r3,802237e0 <memcmp+0x74>
8022378c:	31bfff84 	addi	r6,r6,-2
80223790:	01ffffc4 	movi	r7,-1
80223794:	00000406 	br	802237a8 <memcmp+0x3c>
80223798:	20800003 	ldbu	r2,0(r4)
8022379c:	28c00003 	ldbu	r3,0(r5)
802237a0:	31bfffc4 	addi	r6,r6,-1
802237a4:	10c00e1e 	bne	r2,r3,802237e0 <memcmp+0x74>
802237a8:	21000044 	addi	r4,r4,1
802237ac:	29400044 	addi	r5,r5,1
802237b0:	31fff91e 	bne	r6,r7,80223798 <__reset+0xfa203798>
802237b4:	0005883a 	mov	r2,zero
802237b8:	f800283a 	ret
802237bc:	20c00017 	ldw	r3,0(r4)
802237c0:	28800017 	ldw	r2,0(r5)
802237c4:	18bfee1e 	bne	r3,r2,80223780 <__reset+0xfa203780>
802237c8:	31bfff04 	addi	r6,r6,-4
802237cc:	21000104 	addi	r4,r4,4
802237d0:	29400104 	addi	r5,r5,4
802237d4:	39bff936 	bltu	r7,r6,802237bc <__reset+0xfa2037bc>
802237d8:	303fe91e 	bne	r6,zero,80223780 <__reset+0xfa203780>
802237dc:	003ff506 	br	802237b4 <__reset+0xfa2037b4>
802237e0:	10c5c83a 	sub	r2,r2,r3
802237e4:	f800283a 	ret

802237e8 <_putc_r>:
802237e8:	defffc04 	addi	sp,sp,-16
802237ec:	dc000215 	stw	r16,8(sp)
802237f0:	dfc00315 	stw	ra,12(sp)
802237f4:	2021883a 	mov	r16,r4
802237f8:	20000226 	beq	r4,zero,80223804 <_putc_r+0x1c>
802237fc:	20800e17 	ldw	r2,56(r4)
80223800:	10001b26 	beq	r2,zero,80223870 <_putc_r+0x88>
80223804:	30800217 	ldw	r2,8(r6)
80223808:	10bfffc4 	addi	r2,r2,-1
8022380c:	30800215 	stw	r2,8(r6)
80223810:	10000a16 	blt	r2,zero,8022383c <_putc_r+0x54>
80223814:	30800017 	ldw	r2,0(r6)
80223818:	11400005 	stb	r5,0(r2)
8022381c:	30800017 	ldw	r2,0(r6)
80223820:	10c00044 	addi	r3,r2,1
80223824:	30c00015 	stw	r3,0(r6)
80223828:	10800003 	ldbu	r2,0(r2)
8022382c:	dfc00317 	ldw	ra,12(sp)
80223830:	dc000217 	ldw	r16,8(sp)
80223834:	dec00404 	addi	sp,sp,16
80223838:	f800283a 	ret
8022383c:	30c00617 	ldw	r3,24(r6)
80223840:	10c00616 	blt	r2,r3,8022385c <_putc_r+0x74>
80223844:	30800017 	ldw	r2,0(r6)
80223848:	00c00284 	movi	r3,10
8022384c:	11400005 	stb	r5,0(r2)
80223850:	30800017 	ldw	r2,0(r6)
80223854:	11400003 	ldbu	r5,0(r2)
80223858:	28fff11e 	bne	r5,r3,80223820 <__reset+0xfa203820>
8022385c:	8009883a 	mov	r4,r16
80223860:	dfc00317 	ldw	ra,12(sp)
80223864:	dc000217 	ldw	r16,8(sp)
80223868:	dec00404 	addi	sp,sp,16
8022386c:	021c31c1 	jmpi	8021c31c <__swbuf_r>
80223870:	d9400015 	stw	r5,0(sp)
80223874:	d9800115 	stw	r6,4(sp)
80223878:	02161c00 	call	802161c0 <__sinit>
8022387c:	d9800117 	ldw	r6,4(sp)
80223880:	d9400017 	ldw	r5,0(sp)
80223884:	003fdf06 	br	80223804 <__reset+0xfa203804>

80223888 <putc>:
80223888:	00a008b4 	movhi	r2,32802
8022388c:	defffc04 	addi	sp,sp,-16
80223890:	109ade04 	addi	r2,r2,27512
80223894:	dc000115 	stw	r16,4(sp)
80223898:	14000017 	ldw	r16,0(r2)
8022389c:	dc400215 	stw	r17,8(sp)
802238a0:	dfc00315 	stw	ra,12(sp)
802238a4:	2023883a 	mov	r17,r4
802238a8:	80000226 	beq	r16,zero,802238b4 <putc+0x2c>
802238ac:	80800e17 	ldw	r2,56(r16)
802238b0:	10001a26 	beq	r2,zero,8022391c <putc+0x94>
802238b4:	28800217 	ldw	r2,8(r5)
802238b8:	10bfffc4 	addi	r2,r2,-1
802238bc:	28800215 	stw	r2,8(r5)
802238c0:	10000b16 	blt	r2,zero,802238f0 <putc+0x68>
802238c4:	28800017 	ldw	r2,0(r5)
802238c8:	14400005 	stb	r17,0(r2)
802238cc:	28800017 	ldw	r2,0(r5)
802238d0:	10c00044 	addi	r3,r2,1
802238d4:	28c00015 	stw	r3,0(r5)
802238d8:	10800003 	ldbu	r2,0(r2)
802238dc:	dfc00317 	ldw	ra,12(sp)
802238e0:	dc400217 	ldw	r17,8(sp)
802238e4:	dc000117 	ldw	r16,4(sp)
802238e8:	dec00404 	addi	sp,sp,16
802238ec:	f800283a 	ret
802238f0:	28c00617 	ldw	r3,24(r5)
802238f4:	10c00e16 	blt	r2,r3,80223930 <putc+0xa8>
802238f8:	28800017 	ldw	r2,0(r5)
802238fc:	01000284 	movi	r4,10
80223900:	14400005 	stb	r17,0(r2)
80223904:	28800017 	ldw	r2,0(r5)
80223908:	10c00003 	ldbu	r3,0(r2)
8022390c:	193ff01e 	bne	r3,r4,802238d0 <__reset+0xfa2038d0>
80223910:	280d883a 	mov	r6,r5
80223914:	180b883a 	mov	r5,r3
80223918:	00000706 	br	80223938 <putc+0xb0>
8022391c:	8009883a 	mov	r4,r16
80223920:	d9400015 	stw	r5,0(sp)
80223924:	02161c00 	call	802161c0 <__sinit>
80223928:	d9400017 	ldw	r5,0(sp)
8022392c:	003fe106 	br	802238b4 <__reset+0xfa2038b4>
80223930:	280d883a 	mov	r6,r5
80223934:	880b883a 	mov	r5,r17
80223938:	8009883a 	mov	r4,r16
8022393c:	dfc00317 	ldw	ra,12(sp)
80223940:	dc400217 	ldw	r17,8(sp)
80223944:	dc000117 	ldw	r16,4(sp)
80223948:	dec00404 	addi	sp,sp,16
8022394c:	021c31c1 	jmpi	8021c31c <__swbuf_r>

80223950 <__register_exitproc>:
80223950:	defffa04 	addi	sp,sp,-24
80223954:	dc000315 	stw	r16,12(sp)
80223958:	042008b4 	movhi	r16,32802
8022395c:	841add04 	addi	r16,r16,27508
80223960:	80c00017 	ldw	r3,0(r16)
80223964:	dc400415 	stw	r17,16(sp)
80223968:	dfc00515 	stw	ra,20(sp)
8022396c:	18805217 	ldw	r2,328(r3)
80223970:	2023883a 	mov	r17,r4
80223974:	10003726 	beq	r2,zero,80223a54 <__register_exitproc+0x104>
80223978:	10c00117 	ldw	r3,4(r2)
8022397c:	010007c4 	movi	r4,31
80223980:	20c00e16 	blt	r4,r3,802239bc <__register_exitproc+0x6c>
80223984:	1a000044 	addi	r8,r3,1
80223988:	8800221e 	bne	r17,zero,80223a14 <__register_exitproc+0xc4>
8022398c:	18c00084 	addi	r3,r3,2
80223990:	18c7883a 	add	r3,r3,r3
80223994:	18c7883a 	add	r3,r3,r3
80223998:	12000115 	stw	r8,4(r2)
8022399c:	10c7883a 	add	r3,r2,r3
802239a0:	19400015 	stw	r5,0(r3)
802239a4:	0005883a 	mov	r2,zero
802239a8:	dfc00517 	ldw	ra,20(sp)
802239ac:	dc400417 	ldw	r17,16(sp)
802239b0:	dc000317 	ldw	r16,12(sp)
802239b4:	dec00604 	addi	sp,sp,24
802239b8:	f800283a 	ret
802239bc:	00800034 	movhi	r2,0
802239c0:	10800004 	addi	r2,r2,0
802239c4:	10002626 	beq	r2,zero,80223a60 <__register_exitproc+0x110>
802239c8:	01006404 	movi	r4,400
802239cc:	d9400015 	stw	r5,0(sp)
802239d0:	d9800115 	stw	r6,4(sp)
802239d4:	d9c00215 	stw	r7,8(sp)
802239d8:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
802239dc:	d9400017 	ldw	r5,0(sp)
802239e0:	d9800117 	ldw	r6,4(sp)
802239e4:	d9c00217 	ldw	r7,8(sp)
802239e8:	10001d26 	beq	r2,zero,80223a60 <__register_exitproc+0x110>
802239ec:	81000017 	ldw	r4,0(r16)
802239f0:	10000115 	stw	zero,4(r2)
802239f4:	02000044 	movi	r8,1
802239f8:	22405217 	ldw	r9,328(r4)
802239fc:	0007883a 	mov	r3,zero
80223a00:	12400015 	stw	r9,0(r2)
80223a04:	20805215 	stw	r2,328(r4)
80223a08:	10006215 	stw	zero,392(r2)
80223a0c:	10006315 	stw	zero,396(r2)
80223a10:	883fde26 	beq	r17,zero,8022398c <__reset+0xfa20398c>
80223a14:	18c9883a 	add	r4,r3,r3
80223a18:	2109883a 	add	r4,r4,r4
80223a1c:	1109883a 	add	r4,r2,r4
80223a20:	21802215 	stw	r6,136(r4)
80223a24:	01800044 	movi	r6,1
80223a28:	12406217 	ldw	r9,392(r2)
80223a2c:	30cc983a 	sll	r6,r6,r3
80223a30:	4992b03a 	or	r9,r9,r6
80223a34:	12406215 	stw	r9,392(r2)
80223a38:	21c04215 	stw	r7,264(r4)
80223a3c:	01000084 	movi	r4,2
80223a40:	893fd21e 	bne	r17,r4,8022398c <__reset+0xfa20398c>
80223a44:	11006317 	ldw	r4,396(r2)
80223a48:	218cb03a 	or	r6,r4,r6
80223a4c:	11806315 	stw	r6,396(r2)
80223a50:	003fce06 	br	8022398c <__reset+0xfa20398c>
80223a54:	18805304 	addi	r2,r3,332
80223a58:	18805215 	stw	r2,328(r3)
80223a5c:	003fc606 	br	80223978 <__reset+0xfa203978>
80223a60:	00bfffc4 	movi	r2,-1
80223a64:	003fd006 	br	802239a8 <__reset+0xfa2039a8>

80223a68 <__call_exitprocs>:
80223a68:	defff504 	addi	sp,sp,-44
80223a6c:	df000915 	stw	fp,36(sp)
80223a70:	dd400615 	stw	r21,24(sp)
80223a74:	dc800315 	stw	r18,12(sp)
80223a78:	dfc00a15 	stw	ra,40(sp)
80223a7c:	ddc00815 	stw	r23,32(sp)
80223a80:	dd800715 	stw	r22,28(sp)
80223a84:	dd000515 	stw	r20,20(sp)
80223a88:	dcc00415 	stw	r19,16(sp)
80223a8c:	dc400215 	stw	r17,8(sp)
80223a90:	dc000115 	stw	r16,4(sp)
80223a94:	d9000015 	stw	r4,0(sp)
80223a98:	2839883a 	mov	fp,r5
80223a9c:	04800044 	movi	r18,1
80223aa0:	057fffc4 	movi	r21,-1
80223aa4:	00a008b4 	movhi	r2,32802
80223aa8:	109add04 	addi	r2,r2,27508
80223aac:	12000017 	ldw	r8,0(r2)
80223ab0:	45005217 	ldw	r20,328(r8)
80223ab4:	44c05204 	addi	r19,r8,328
80223ab8:	a0001c26 	beq	r20,zero,80223b2c <__call_exitprocs+0xc4>
80223abc:	a0800117 	ldw	r2,4(r20)
80223ac0:	15ffffc4 	addi	r23,r2,-1
80223ac4:	b8000d16 	blt	r23,zero,80223afc <__call_exitprocs+0x94>
80223ac8:	14000044 	addi	r16,r2,1
80223acc:	8421883a 	add	r16,r16,r16
80223ad0:	8421883a 	add	r16,r16,r16
80223ad4:	84402004 	addi	r17,r16,128
80223ad8:	a463883a 	add	r17,r20,r17
80223adc:	a421883a 	add	r16,r20,r16
80223ae0:	e0001e26 	beq	fp,zero,80223b5c <__call_exitprocs+0xf4>
80223ae4:	80804017 	ldw	r2,256(r16)
80223ae8:	e0801c26 	beq	fp,r2,80223b5c <__call_exitprocs+0xf4>
80223aec:	bdffffc4 	addi	r23,r23,-1
80223af0:	843fff04 	addi	r16,r16,-4
80223af4:	8c7fff04 	addi	r17,r17,-4
80223af8:	bd7ff91e 	bne	r23,r21,80223ae0 <__reset+0xfa203ae0>
80223afc:	00800034 	movhi	r2,0
80223b00:	10800004 	addi	r2,r2,0
80223b04:	10000926 	beq	r2,zero,80223b2c <__call_exitprocs+0xc4>
80223b08:	a0800117 	ldw	r2,4(r20)
80223b0c:	1000301e 	bne	r2,zero,80223bd0 <__call_exitprocs+0x168>
80223b10:	a0800017 	ldw	r2,0(r20)
80223b14:	10003226 	beq	r2,zero,80223be0 <__call_exitprocs+0x178>
80223b18:	a009883a 	mov	r4,r20
80223b1c:	98800015 	stw	r2,0(r19)
80223b20:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
80223b24:	9d000017 	ldw	r20,0(r19)
80223b28:	a03fe41e 	bne	r20,zero,80223abc <__reset+0xfa203abc>
80223b2c:	dfc00a17 	ldw	ra,40(sp)
80223b30:	df000917 	ldw	fp,36(sp)
80223b34:	ddc00817 	ldw	r23,32(sp)
80223b38:	dd800717 	ldw	r22,28(sp)
80223b3c:	dd400617 	ldw	r21,24(sp)
80223b40:	dd000517 	ldw	r20,20(sp)
80223b44:	dcc00417 	ldw	r19,16(sp)
80223b48:	dc800317 	ldw	r18,12(sp)
80223b4c:	dc400217 	ldw	r17,8(sp)
80223b50:	dc000117 	ldw	r16,4(sp)
80223b54:	dec00b04 	addi	sp,sp,44
80223b58:	f800283a 	ret
80223b5c:	a0800117 	ldw	r2,4(r20)
80223b60:	80c00017 	ldw	r3,0(r16)
80223b64:	10bfffc4 	addi	r2,r2,-1
80223b68:	15c01426 	beq	r2,r23,80223bbc <__call_exitprocs+0x154>
80223b6c:	80000015 	stw	zero,0(r16)
80223b70:	183fde26 	beq	r3,zero,80223aec <__reset+0xfa203aec>
80223b74:	95c8983a 	sll	r4,r18,r23
80223b78:	a0806217 	ldw	r2,392(r20)
80223b7c:	a5800117 	ldw	r22,4(r20)
80223b80:	2084703a 	and	r2,r4,r2
80223b84:	10000b26 	beq	r2,zero,80223bb4 <__call_exitprocs+0x14c>
80223b88:	a0806317 	ldw	r2,396(r20)
80223b8c:	2088703a 	and	r4,r4,r2
80223b90:	20000c1e 	bne	r4,zero,80223bc4 <__call_exitprocs+0x15c>
80223b94:	89400017 	ldw	r5,0(r17)
80223b98:	d9000017 	ldw	r4,0(sp)
80223b9c:	183ee83a 	callr	r3
80223ba0:	a0800117 	ldw	r2,4(r20)
80223ba4:	15bfbf1e 	bne	r2,r22,80223aa4 <__reset+0xfa203aa4>
80223ba8:	98800017 	ldw	r2,0(r19)
80223bac:	153fcf26 	beq	r2,r20,80223aec <__reset+0xfa203aec>
80223bb0:	003fbc06 	br	80223aa4 <__reset+0xfa203aa4>
80223bb4:	183ee83a 	callr	r3
80223bb8:	003ff906 	br	80223ba0 <__reset+0xfa203ba0>
80223bbc:	a5c00115 	stw	r23,4(r20)
80223bc0:	003feb06 	br	80223b70 <__reset+0xfa203b70>
80223bc4:	89000017 	ldw	r4,0(r17)
80223bc8:	183ee83a 	callr	r3
80223bcc:	003ff406 	br	80223ba0 <__reset+0xfa203ba0>
80223bd0:	a0800017 	ldw	r2,0(r20)
80223bd4:	a027883a 	mov	r19,r20
80223bd8:	1029883a 	mov	r20,r2
80223bdc:	003fb606 	br	80223ab8 <__reset+0xfa203ab8>
80223be0:	0005883a 	mov	r2,zero
80223be4:	003ffb06 	br	80223bd4 <__reset+0xfa203bd4>

80223be8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
80223be8:	defffd04 	addi	sp,sp,-12
80223bec:	df000215 	stw	fp,8(sp)
80223bf0:	df000204 	addi	fp,sp,8
80223bf4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
80223bf8:	0001883a 	nop
80223bfc:	e0bfff17 	ldw	r2,-4(fp)
80223c00:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
80223c04:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
80223c08:	10000226 	beq	r2,zero,80223c14 <_exit+0x2c>
    ALT_SIM_FAIL();
80223c0c:	002af070 	cmpltui	zero,zero,43969
80223c10:	00000106 	br	80223c18 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
80223c14:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
80223c18:	003fff06 	br	80223c18 <__reset+0xfa203c18>
