TimeQuest Timing Analyzer report for DE1_system
Mon May 28 17:10:38 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'led_serializer:ul0|state.S0'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'upll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'upll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'led_serializer:ul0|state.S0'
 17. Slow Model Recovery: 'CLOCK_50'
 18. Slow Model Removal: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 20. Slow Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'led_serializer:ul0|state.S0'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'upll|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'upll|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'led_serializer:ul0|state.S0'
 39. Fast Model Recovery: 'CLOCK_50'
 40. Fast Model Removal: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'
 42. Fast Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'
 43. Fast Model Minimum Pulse Width: 'CLOCK_50'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Progagation Delay
 56. Minimum Progagation Delay
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; DE1_system                                       ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_50                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; led_serializer:ul0|state.S0      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { led_serializer:ul0|state.S0 }      ;
; upll|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; upll|altpll_component|pll|inclk[0] ; { upll|altpll_component|pll|clk[0] } ;
+----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 144.09 MHz ; 144.09 MHz      ; CLOCK_50                         ;      ;
; 149.99 MHz ; 149.99 MHz      ; upll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; led_serializer:ul0|state.S0      ; -2.242 ; -2.242        ;
; CLOCK_50                         ; 0.854  ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 3.333  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.846 ; -31.069       ;
; upll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; led_serializer:ul0|state.S0      ; 2.260  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.003 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.254 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; led_serializer:ul0|state.S0      ; 0.500 ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 2.873 ; 0.000         ;
; CLOCK_50                         ; 7.620 ; 0.000         ;
+----------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -2.242 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -1.551     ; 0.709      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                         ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 0.854  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 2.603      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[23]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[21]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[20]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[22]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.104  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.667      ; 2.349      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[15]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[14]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[12]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.124  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.332      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[17]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[19]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[13]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[16]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.129  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[18]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.670      ; 2.327      ;
; 1.306  ; led_serializer:ul0|done     ; ledr                                                                                                                            ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.212      ; 0.942      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.354  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|cycle[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 2.603      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[23]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[21]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[6]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[4]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[7]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[5]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[20]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[22]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[2]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[0]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[1]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.604  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[3]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.667      ; 2.349      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[11]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[15]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[14]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[12]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[8]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.624  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[10]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.332      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[17]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[19]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[9]                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[13]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[16]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 1.629  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|color[18]                                                                                                    ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.670      ; 2.327      ;
; 2.116  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|state.S1                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 2.671      ; 1.341      ;
; 2.163  ; led_serializer:ul0|done     ; reset                                                                                                                           ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.211      ; 0.084      ;
; 2.616  ; led_serializer:ul0|state.S0 ; led_serializer:ul0|state.S1                                                                                                     ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 2.671      ; 1.341      ;
; 13.060 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.958      ;
; 13.090 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.928      ;
; 13.122 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.896      ;
; 13.196 ; led_serializer:ul0|num[3]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.822      ;
; 13.305 ; led_serializer:ul0|num[4]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.713      ;
; 13.321 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.699      ;
; 13.341 ; led_serializer:ul0|num[5]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.677      ;
; 13.351 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.669      ;
; 13.383 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.637      ;
; 13.452 ; led_serializer:ul0|num[6]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.566      ;
; 13.457 ; led_serializer:ul0|num[3]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.563      ;
; 13.530 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.490      ;
; 13.537 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.483      ;
; 13.560 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.460      ;
; 13.566 ; led_serializer:ul0|num[4]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.454      ;
; 13.567 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.453      ;
; 13.602 ; led_serializer:ul0|num[5]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.418      ;
; 13.616 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.404      ;
; 13.638 ; led_serializer:ul0|num[7]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.053      ; 6.380      ;
; 13.646 ; led_serializer:ul0|num[1]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.374      ;
; 13.668 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.352      ;
; 13.675 ; led_serializer:ul0|num[2]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.345      ;
; 13.713 ; led_serializer:ul0|num[6]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.307      ;
; 13.743 ; led_serializer:ul0|num[0]   ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; 0.055      ; 6.277      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.333 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.721      ;
; 3.355 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.699      ;
; 3.362 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.692      ;
; 3.369 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.685      ;
; 3.417 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.637      ;
; 3.431 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.623      ;
; 3.453 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.601      ;
; 3.460 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.594      ;
; 3.467 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.587      ;
; 3.468 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.586      ;
; 3.506 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.548      ;
; 3.515 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.539      ;
; 3.566 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.488      ;
; 3.604 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.450      ;
; 3.637 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.417      ;
; 3.670 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.384      ;
; 3.677 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.377      ;
; 3.698 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.356      ;
; 3.699 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.355      ;
; 3.706 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.348      ;
; 3.713 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.341      ;
; 3.735 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.319      ;
; 3.752 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.302      ;
; 3.761 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.273      ;
; 3.761 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.293      ;
; 3.768 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.286      ;
; 3.769 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.285      ;
; 3.771 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.283      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.777 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 6.257      ;
; 3.783 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.278      ;
; 3.787 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.267      ;
; 3.793 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.261      ;
; 3.796 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.258      ;
; 3.800 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.254      ;
; 3.805 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.256      ;
; 3.806 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.252      ;
; 3.807 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.247      ;
; 3.812 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.249      ;
; 3.812 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.242      ;
; 3.819 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.242      ;
; 3.828 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.230      ;
; 3.835 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.223      ;
; 3.842 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.216      ;
; 3.850 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[3] ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.204      ;
; 3.850 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.204      ;
; 3.850 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.204      ;
; 3.855 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.199      ;
; 3.867 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.194      ;
; 3.867 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.187      ;
; 3.885 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.169      ;
; 3.890 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.168      ;
; 3.900 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.154      ;
; 3.900 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.154      ;
; 3.906 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.148      ;
; 3.918 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.143      ;
; 3.922 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.132      ;
; 3.929 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.125      ;
; 3.936 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.118      ;
; 3.941 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.117      ;
; 3.944 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.110      ;
; 3.956 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 6.105      ;
; 3.979 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 6.079      ;
; 3.981 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.073      ;
; 3.984 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.070      ;
; 3.998 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.056      ;
; 4.014 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.040      ;
; 4.014 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.040      ;
; 4.024 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.030      ;
; 4.035 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.019      ;
; 4.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 6.012      ;
; 4.058 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.996      ;
; 4.073 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.981      ;
; 4.075 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.979      ;
; 4.080 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.974      ;
; 4.087 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.967      ;
; 4.087 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 5.974      ;
; 4.093 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.961      ;
; 4.094 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.960      ;
; 4.096 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.958      ;
; 4.101 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.957      ;
; 4.108 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.946      ;
; 4.110 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.948      ;
; 4.110 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op        ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.948      ;
; 4.112 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.942      ;
; 4.113 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.941      ;
; 4.118 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[3] ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.936      ;
; 4.120 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.096      ; 5.941      ;
; 4.122 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.932      ;
; 4.123 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.935      ;
; 4.130 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.928      ;
; 4.131 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.923      ;
; 4.132 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op        ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.926      ;
; 4.136 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.089      ; 5.918      ;
; 4.137 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_auto_inc      ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.921      ;
; 4.139 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op        ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.919      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                               ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.846 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 1.341      ;
; -1.393 ; led_serializer:ul0|done      ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.211      ; 0.084      ;
; -1.346 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 1.341      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.859 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.327      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.670      ; 2.332      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.834 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.667      ; 2.349      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.584 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 2.671      ; 2.603      ;
; -0.536 ; led_serializer:ul0|done      ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.212      ; 0.942      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.359 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.327      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.670      ; 2.332      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.334 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.667      ; 2.349      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; -0.084 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 2.671      ; 2.603      ;
; 0.391  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S2  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|state.S4  ; led_serializer:ul0|state.S4  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|num[0]    ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ledr                         ; ledr                         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; led_serializer:ul0|state.S5  ; led_serializer:ul0|state.S5  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|cycle[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[15]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.673  ; led_serializer:ul0|state.S3P ; led_serializer:ul0|state.S3  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.715  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|state.S1  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.981      ;
; 0.716  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.982      ;
; 0.801  ; led_serializer:ul0|num[9]    ; led_serializer:ul0|num[9]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|cycle[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|cycle[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; led_serializer:ul0|num[11]   ; led_serializer:ul0|num[11]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|cycle[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; led_serializer:ul0|num[14]   ; led_serializer:ul0|num[14]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[13]   ; led_serializer:ul0|num[13]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[4]    ; led_serializer:ul0|num[4]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; led_serializer:ul0|num[7]    ; led_serializer:ul0|num[7]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|cycle[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|cycle[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; led_serializer:ul0|index[6]  ; led_serializer:ul0|index[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; led_serializer:ul0|num[2]    ; led_serializer:ul0|num[2]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.817  ; led_serializer:ul0|index[0]  ; led_serializer:ul0|index[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_done             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[6]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[1]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[5]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[3]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[7]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.537 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.547 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|ce_16       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.566 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.651 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.657 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.664 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[3]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[3]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.672 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1011          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.706 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|new_rx_data   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.710 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[8]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[8]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.713 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[6]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.979      ;
; 0.719 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[7]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.990      ;
; 0.733 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[6]        ; bram_tdp:u10|mem_rtl_0_bypass[13]                                   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.999      ;
; 0.742 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[6]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.008      ;
; 0.758 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1000          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.024      ;
; 0.768 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.778 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0001          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.044      ;
; 0.779 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.787 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.790 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; bram_tdp:u10|Mux24~7                                                ; bram_tdp:u10|b_dout[1]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.795 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[1]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; bram_tdp:u10|Mux24~4                                                ; bram_tdp:u10|b_dout[4]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; bram_tdp:u10|Mux24~6                                                ; bram_tdp:u10|b_dout[2]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy       ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.000             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.812 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.821 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|ce_16       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|new_rx_data   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_req              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.827 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.838 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 2.260 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -1.551     ; 0.709      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 18.003 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.340      ; 2.373      ;
; 18.268 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.268 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.268 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.268 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.268 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.268 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.768      ;
; 18.291 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.291 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.744      ;
; 18.296 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.296 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.740      ;
; 18.516 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.520      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 1.254 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
; 1.474 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.479 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.479 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.744      ;
; 1.502 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.768      ;
; 1.767 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.373      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|dataa     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|dataa     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.460 ; -0.460 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.457 ; -0.457 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 6.770  ; 6.770  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.866 ; -3.866 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -3.866 ; -3.866 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.744  ; 0.744  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.697  ; 0.697  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.744  ; 0.744  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.742  ; 0.742  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -6.540 ; -6.540 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 9.405 ; 9.405 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 9.405 ; 9.405 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 5.265 ; 5.265 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 7.702 ; 7.702 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 7.702 ; 7.702 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 5.265 ; 5.265 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.270 ; 8.270 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.270 ; 8.270 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; led_serializer:ul0|state.S0      ; -0.742 ; -0.742        ;
; CLOCK_50                         ; 1.234  ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 7.031  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.466 ; -36.126       ;
; upll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; led_serializer:ul0|state.S0      ; 1.340  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.628 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.688 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; led_serializer:ul0|state.S0      ; 0.500 ; 0.000         ;
; upll|altpll_component|pll|clk[0] ; 2.873 ; 0.000         ;
; CLOCK_50                         ; 7.620 ; 0.000         ;
+----------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'led_serializer:ul0|state.S0'                                                                                                      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.742 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 1.000        ; -0.987     ; 0.353      ;
+--------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.234  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.801      ; 1.240      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.299  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.795      ; 1.169      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.312  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.160      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.318  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.799      ; 1.154      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.734  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.801      ; 1.240      ;
; 1.773  ; led_serializer:ul0|done                                                                                                         ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.161      ; 0.420      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.799  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.795      ; 1.169      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.812  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.160      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.818  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.799      ; 1.154      ;
; 1.846  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.500        ; 1.800      ; 0.627      ;
; 2.151  ; led_serializer:ul0|done                                                                                                         ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.161      ; 0.042      ;
; 2.346  ; led_serializer:ul0|state.S0                                                                                                     ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 1.000        ; 1.800      ; 0.627      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.803 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.168      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.813 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ; led_serializer:ul0|color[15] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 3.158      ;
; 16.848 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ; led_serializer:ul0|color[14] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.060     ; 3.124      ;
; 16.848 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ; led_serializer:ul0|color[14] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.060     ; 3.124      ;
; 16.848 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ; led_serializer:ul0|color[14] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.060     ; 3.124      ;
; 16.848 ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ; led_serializer:ul0|color[14] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.060     ; 3.124      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.031 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.998      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[0]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.042 ; uart2bus_top:comb_54|uart_parser:uart_parser1|s_tx_busy                                          ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 2.987      ;
; 7.047 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 3.020      ;
; 7.049 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 3.018      ;
; 7.052 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 3.015      ;
; 7.066 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 3.000      ;
; 7.075 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.992      ;
; 7.086 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.982      ;
; 7.088 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.980      ;
; 7.091 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.977      ;
; 7.105 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.962      ;
; 7.114 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.954      ;
; 7.115 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.952      ;
; 7.120 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.947      ;
; 7.154 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.914      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.909      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.159 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[7]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.803      ;
; 7.164 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.902      ;
; 7.185 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.881      ;
; 7.198 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.868      ;
; 7.203 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.864      ;
; 7.207 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.860      ;
; 7.209 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.858      ;
; 7.212 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.855      ;
; 7.224 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.843      ;
; 7.226 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.849      ;
; 7.226 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.840      ;
; 7.228 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.847      ;
; 7.231 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.844      ;
; 7.232 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_data[3]                                 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.836      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.832      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.235 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[6]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.727      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.830      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.237 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[3]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.725      ;
; 7.241 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.825      ;
; 7.245 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.075      ; 2.829      ;
; 7.249 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.817      ;
; 7.254 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.821      ;
; 7.261 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.806      ;
; 7.270 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 2.803      ;
; 7.272 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 2.801      ;
; 7.275 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 2.798      ;
; 7.275 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.792      ;
; 7.276 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.791      ;
; 7.278 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.789      ;
; 7.280 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.787      ;
; 7.280 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.787      ;
; 7.281 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.786      ;
; 7.288 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.779      ;
; 7.289 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.073      ; 2.783      ;
; 7.294 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.781      ;
; 7.295 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[7]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.772      ;
; 7.295 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~portb_address_reg4 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.067      ; 2.771      ;
; 7.298 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_write_op                                       ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 2.775      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 2.776      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.299 ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; bram_tdp:u10|b_dout[2]                                                                           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; -0.070     ; 2.663      ;
; 7.300 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write                                          ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.069      ; 2.768      ;
; 7.304 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]                                  ; bram_tdp:u10|altsyncram:mem_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.763      ;
; 7.310 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|tx_busy                                    ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]                                         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 2.727      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                               ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.466 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.800      ; 0.627      ;
; -1.271 ; led_serializer:ul0|done      ; reset                        ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.161      ; 0.042      ;
; -0.966 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|state.S1  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.800      ; 0.627      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.938 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.154      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.932 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.799      ; 1.160      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.919 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.795      ; 1.169      ;
; -0.893 ; led_serializer:ul0|done      ; ledr                         ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.161      ; 0.420      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.854 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; 0.000        ; 1.801      ; 1.240      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[17] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[19] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[13] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[16] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.438 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[18] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.154      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[15] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[14] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[12] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.432 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.799      ; 1.160      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[23] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[21] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[20] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[22] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.419 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|color[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.795      ; 1.169      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[7]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[9]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[3]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[5]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[2]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; -0.354 ; led_serializer:ul0|state.S0  ; led_serializer:ul0|cycle[0]  ; led_serializer:ul0|state.S0 ; CLOCK_50    ; -0.500       ; 1.801      ; 1.240      ;
; 0.215  ; led_serializer:ul0|state.S2  ; led_serializer:ul0|state.S2  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|state.S4  ; led_serializer:ul0|state.S4  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|num[0]    ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ledr                         ; ledr                         ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; led_serializer:ul0|state.S5  ; led_serializer:ul0|state.S5  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; led_serializer:ul0|cycle[11] ; led_serializer:ul0|cycle[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[15]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.330  ; led_serializer:ul0|state.S3P ; led_serializer:ul0|state.S3  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.338  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|state.S1  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.340  ; led_serializer:ul0|num[15]   ; led_serializer:ul0|num[0]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.358  ; led_serializer:ul0|cycle[10] ; led_serializer:ul0|cycle[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; led_serializer:ul0|cycle[4]  ; led_serializer:ul0|cycle[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; led_serializer:ul0|num[11]   ; led_serializer:ul0|num[11]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; led_serializer:ul0|num[9]    ; led_serializer:ul0|num[9]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; led_serializer:ul0|cycle[1]  ; led_serializer:ul0|cycle[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; led_serializer:ul0|num[14]   ; led_serializer:ul0|num[14]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[13]   ; led_serializer:ul0|num[13]   ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[4]    ; led_serializer:ul0|num[4]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; led_serializer:ul0|num[7]    ; led_serializer:ul0|num[7]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; led_serializer:ul0|cycle[6]  ; led_serializer:ul0|cycle[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; led_serializer:ul0|cycle[8]  ; led_serializer:ul0|cycle[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; led_serializer:ul0|num[2]    ; led_serializer:ul0|num[2]    ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; led_serializer:ul0|index[0]  ; led_serializer:ul0|index[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; led_serializer:ul0|index[6]  ; led_serializer:ul0|index[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
+--------+------------------------------+------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[3]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_sm.001             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_read_op           ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_write             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[8]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[7]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[6]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[1]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[5]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[3]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[7]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_done             ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[3]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[1]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[3]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|rx_busy       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.255 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|ce_16       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.266 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0100          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.418      ;
; 0.288 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[4]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|in_sync[1]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[7]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.292 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.303 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0011          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.455      ;
; 0.323 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[3]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|new_rx_data   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; uart2bus_top:comb_54|uart_parser:uart_parser1|addr_param[8]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[8]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[2]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[6]         ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[5]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[4]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[3]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[3]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; uart2bus_top:comb_54|uart_parser:uart_parser1|data_param[7]         ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_wr_data[7]        ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.485      ;
; 0.334 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1010          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1011          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.486      ;
; 0.339 ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_address[6]        ; bram_tdp:u10|mem_rtl_0_bypass[13]                                   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.490      ;
; 0.345 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[6]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[6]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.497      ;
; 0.355 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[0]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[6]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[2]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[4]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; bram_tdp:u10|Mux24~7                                                ; bram_tdp:u10|b_dout[1]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0001          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.0000          ; uart2bus_top:comb_54|uart_parser:uart_parser1|main_sm.1000          ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[7]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[4]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_data_s[1]        ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[1]            ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[3]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; bram_tdp:u10|Mux24~4                                                ; bram_tdp:u10|b_dout[4]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; bram_tdp:u10|Mux24~6                                                ; bram_tdp:u10|b_dout[2]                                              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[7]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[12] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[10] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[0]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; uart2bus_top:comb_54|uart_parser:uart_parser1|read_req              ; uart2bus_top:comb_54|uart_parser:uart_parser1|int_read              ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[0]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[5]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[6]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[0]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[1]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[3]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[3]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; uart2bus_top:comb_54|uart_parser:uart_parser1|bin_byte_count[5]     ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[6]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[5]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[14] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|ce_16       ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|bit_count[2]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[2]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]  ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|bit_count[1]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[2]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[1]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[0]    ; uart2bus_top:comb_54|uart_top:uart1|uart_rx:uart_rx_1|count16[1]    ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; uart2bus_top:comb_54|uart_parser:uart_parser1|tx_data[2]            ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[3]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[5]   ; uart2bus_top:comb_54|uart_top:uart1|uart_tx:uart_tx_1|data_buf[4]   ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[9]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[9]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]  ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[8]  ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[13] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[13] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[11] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[15] ; uart2bus_top:comb_54|uart_top:uart1|baud_gen:baud_gen_1|counter[15] ; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'led_serializer:ul0|state.S0'                                                                                                      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                 ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+
; 1.340 ; led_serializer:ul0|state.S5 ; led_serializer:ul0|done ; CLOCK_50     ; led_serializer:ul0|state.S0 ; 0.000        ; -0.987     ; 0.353      ;
+-------+-----------------------------+-------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                         ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 18.628 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.174     ; 1.230      ;
; 19.077 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.077 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.077 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.077 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.077 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.077 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.954      ;
; 19.090 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.090 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 0.940      ;
; 19.095 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.095 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 0.936      ;
; 19.192 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.840      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                         ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.688 ; reset     ; led_serializer:ul0|state.S0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.840      ;
; 0.785 ; reset     ; led_serializer:ul0|num[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.785 ; reset     ; led_serializer:ul0|num[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.936      ;
; 0.790 ; reset     ; led_serializer:ul0|index[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.790 ; reset     ; led_serializer:ul0|index[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.940      ;
; 0.803 ; reset     ; led_serializer:ul0|state.S2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 0.803 ; reset     ; led_serializer:ul0|state.S1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 0.803 ; reset     ; led_serializer:ul0|state.S3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 0.803 ; reset     ; led_serializer:ul0|state.S3P ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 0.803 ; reset     ; led_serializer:ul0|state.S4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 0.803 ; reset     ; led_serializer:ul0|num[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.954      ;
; 1.252 ; reset     ; led_serializer:ul0|state.S5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.174     ; 1.230      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'led_serializer:ul0|state.S0'                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; led_serializer:ul0|done ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|WideOr2~0|combout   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|dataa     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|WideOr2~0|dataa     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Fall       ; ul0|done|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; led_serializer:ul0|state.S0 ; Rise       ; ul0|state.S0|regout     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'upll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; upll|altpll_component|pll|clk[0] ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__1|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__2|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a1~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; bram_tdp:u10|altsyncram:mem[0][7]__3|altsyncram_41d1:auto_generated|altsyncram_7kg1:altsyncram1|ram_block2a0~porta_address_reg9 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.159  ; 2.159  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 2.159  ; 2.159  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.560 ; -0.560 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.657 ; -0.657 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.655 ; -0.655 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.560 ; -0.560 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 4.227  ; 4.227  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.039 ; -2.039 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -2.039 ; -2.039 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.812  ; 0.812  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.783  ; 0.783  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.812  ; 0.812  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.804  ; 0.804  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -4.107 ; -4.107 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 5.067 ; 5.067 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 5.067 ; 5.067 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.462 ; 2.462 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.462 ; 2.462 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.757 ; 4.757 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.757 ; 4.757 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+--------+---------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.242 ; -1.846  ; 18.003   ; 0.688   ; 0.500               ;
;  CLOCK_50                         ; 0.854  ; -1.846  ; 18.003   ; 0.688   ; 7.620               ;
;  led_serializer:ul0|state.S0      ; -2.242 ; 1.340   ; N/A      ; N/A     ; 0.500               ;
;  upll|altpll_component|pll|clk[0] ; 3.333  ; 0.215   ; N/A      ; N/A     ; 2.873               ;
; Design-wide TNS                   ; -2.242 ; -36.126 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; 0.000  ; -36.126 ; 0.000    ; 0.000   ; 0.000               ;
;  led_serializer:ul0|state.S0      ; -2.242 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  upll|altpll_component|pll|clk[0] ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; -0.460 ; -0.460 ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; -0.457 ; -0.457 ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; 6.770  ; 6.770  ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.039 ; -2.039 ; Rise       ; CLOCK_50                         ;
;  KEY[0]   ; CLOCK_50   ; -2.039 ; -2.039 ; Rise       ; CLOCK_50                         ;
; SW[*]     ; CLOCK_50   ; 0.812  ; 0.812  ; Rise       ; CLOCK_50                         ;
;  SW[0]    ; CLOCK_50   ; 0.783  ; 0.783  ; Rise       ; CLOCK_50                         ;
;  SW[1]    ; CLOCK_50   ; 0.812  ; 0.812  ; Rise       ; CLOCK_50                         ;
;  SW[2]    ; CLOCK_50   ; 0.804  ; 0.804  ; Rise       ; CLOCK_50                         ;
; RXB       ; CLOCK_50   ; -4.107 ; -4.107 ; Rise       ; upll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 9.405 ; 9.405 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 9.405 ; 9.405 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 7.408 ; 7.408 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 5.818 ; 5.818 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 5.723 ; 5.723 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 2.499 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 5.265 ; 5.265 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 2.499 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+
; GPIO_0[*]   ; CLOCK_50                    ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                         ;
;  GPIO_0[35] ; CLOCK_50                    ; 4.341 ; 4.341 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Rise       ; CLOCK_50                         ;
; LEDR[*]     ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]    ; CLOCK_50                    ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
; LEDG[*]     ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
;  LEDG[0]    ; CLOCK_50                    ; 3.075 ; 3.075 ; Fall       ; CLOCK_50                         ;
; LEDR[*]     ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
;  LEDR[0]    ; led_serializer:ul0|state.S0 ; 2.799 ; 2.799 ; Rise       ; led_serializer:ul0|state.S0      ;
; LEDR[*]     ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ; 0.946 ;       ; Rise       ; upll|altpll_component|pll|clk[0] ;
; TXB         ; CLOCK_50                    ; 2.462 ; 2.462 ; Rise       ; upll|altpll_component|pll|clk[0] ;
; LEDR[*]     ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
;  LEDR[8]    ; CLOCK_50                    ;       ; 0.946 ; Fall       ; upll|altpll_component|pll|clk[0] ;
+-------------+-----------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 8.270 ; 8.270 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[1]     ;    ; 4.757 ; 4.757 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3314     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0      ; CLOCK_50                         ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                         ; led_serializer:ul0|state.S0      ; 1        ; 0        ; 0        ; 0        ;
; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 4848     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3314     ; 0        ; 0        ; 0        ;
; led_serializer:ul0|state.S0      ; CLOCK_50                         ; 39       ; 37       ; 0        ; 0        ;
; CLOCK_50                         ; led_serializer:ul0|state.S0      ; 1        ; 0        ; 0        ; 0        ;
; upll|altpll_component|pll|clk[0] ; upll|altpll_component|pll|clk[0] ; 4848     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon May 28 17:10:36 2012
Info: Command: quartus_sta LEDmonster -c DE1_system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "ul0|done|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {upll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {upll|altpll_component|pll|clk[0]} {upll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name led_serializer:ul0|state.S0 led_serializer:ul0|state.S0
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.242        -2.242 led_serializer:ul0|state.S0 
    Info (332119):     0.854         0.000 CLOCK_50 
    Info (332119):     3.333         0.000 upll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.846
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.846       -31.069 CLOCK_50 
    Info (332119):     0.391         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     2.260         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is 18.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.003         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.254         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
    Info (332119):     2.873         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 84 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TXB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.742
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.742        -0.742 led_serializer:ul0|state.S0 
    Info (332119):     1.234         0.000 CLOCK_50 
    Info (332119):     7.031         0.000 upll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.466       -36.126 CLOCK_50 
    Info (332119):     0.215         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     1.340         0.000 led_serializer:ul0|state.S0 
Info (332146): Worst-case recovery slack is 18.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.628         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.688
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.688         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 led_serializer:ul0|state.S0 
    Info (332119):     2.873         0.000 upll|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon May 28 17:10:38 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


