set ::env(PROJECT_NAME) fpga_cosil2
set ::env(DESIGN_TOP) top_fpgacosil2
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/saturn/rtl/fpga_cosil2
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/saturn/rtl/fpga_cosil2/top_fpgacosil2.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
