# Vedic_Multiplier
Vedic Multiplier implemented using Verilog HDL. It explains how the Vedic multiplication technique (Urdhva-Tiryagbhyam) is applied to digital design for faster multiplication.
