// Seed: 1490905000
module module_0 ();
  logic [7:0] id_1;
  assign id_1 = id_1[1];
  wire id_2;
  assign module_1.id_9 = 0;
  wire id_4;
endmodule
program module_1 (
    input wand id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    output wand id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9
);
  wire id_11 = 1, id_12;
  module_0 modCall_1 ();
  assign id_12 = 0;
  wire id_13;
endprogram
