ARM GAS  /tmp/ccgj9LzW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.thumb
  12              		.file	"gd32f1x0_timer.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.TI1_Config,"ax",%progbits
  17              		.align	2
  18              		.thumb
  19              		.thumb_func
  21              	TI1_Config:
  22              	.LFB118:
  23              		.file 1 "Peripherals/src/gd32f1x0_timer.c"
   1:Peripherals/src/gd32f1x0_timer.c **** /**
   2:Peripherals/src/gd32f1x0_timer.c ****  ******************************************************************************
   3:Peripherals/src/gd32f1x0_timer.c ****   * @file    gd32f1x0_timer.c
   4:Peripherals/src/gd32f1x0_timer.c ****   * @author  MCU SD
   5:Peripherals/src/gd32f1x0_timer.c ****   * @version V1.0.1
   6:Peripherals/src/gd32f1x0_timer.c ****   * @date    6-Sep-2014
   7:Peripherals/src/gd32f1x0_timer.c ****   * @brief   TIMER functions of the firmware library.
   8:Peripherals/src/gd32f1x0_timer.c ****  ******************************************************************************
   9:Peripherals/src/gd32f1x0_timer.c ****   */
  10:Peripherals/src/gd32f1x0_timer.c **** 
  11:Peripherals/src/gd32f1x0_timer.c **** /* Includes ------------------------------------------------------------------*/
  12:Peripherals/src/gd32f1x0_timer.c **** #include "gd32f1x0_timer.h"
  13:Peripherals/src/gd32f1x0_timer.c **** #include "gd32f1x0_rcc.h"
  14:Peripherals/src/gd32f1x0_timer.c **** 
  15:Peripherals/src/gd32f1x0_timer.c **** /** @addtogroup GD32F1x0_Firmware
  16:Peripherals/src/gd32f1x0_timer.c ****   * @{
  17:Peripherals/src/gd32f1x0_timer.c ****   */
  18:Peripherals/src/gd32f1x0_timer.c **** 
  19:Peripherals/src/gd32f1x0_timer.c **** /** @defgroup TIMER 
  20:Peripherals/src/gd32f1x0_timer.c ****   * @brief TIMER driver modules
  21:Peripherals/src/gd32f1x0_timer.c ****   * @{
  22:Peripherals/src/gd32f1x0_timer.c ****   */
  23:Peripherals/src/gd32f1x0_timer.c **** 
  24:Peripherals/src/gd32f1x0_timer.c **** /** @defgroup TIMER_Private_Defines
  25:Peripherals/src/gd32f1x0_timer.c ****   * @{
  26:Peripherals/src/gd32f1x0_timer.c ****   */
  27:Peripherals/src/gd32f1x0_timer.c **** /* TIMER registers bit mask */
  28:Peripherals/src/gd32f1x0_timer.c **** #define SMC_ETR_MASK               ( ( uint16_t )0x00FF)
  29:Peripherals/src/gd32f1x0_timer.c **** #define CHCTLR_OFFSET              ( ( uint16_t )0x0018)
  30:Peripherals/src/gd32f1x0_timer.c **** #define CHE_CHE_SET                ( ( uint16_t )0x0001)
  31:Peripherals/src/gd32f1x0_timer.c **** #define CHE_CHNE_SET               ( ( uint16_t )0x0004)
  32:Peripherals/src/gd32f1x0_timer.c **** /**
  33:Peripherals/src/gd32f1x0_timer.c ****   * @}
  34:Peripherals/src/gd32f1x0_timer.c ****   */
  35:Peripherals/src/gd32f1x0_timer.c ****   
ARM GAS  /tmp/ccgj9LzW.s 			page 2


  36:Peripherals/src/gd32f1x0_timer.c **** /* Private function prototypes */
  37:Peripherals/src/gd32f1x0_timer.c **** static void TI1_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
  38:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter);
  39:Peripherals/src/gd32f1x0_timer.c **** static void TI2_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
  40:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter);
  41:Peripherals/src/gd32f1x0_timer.c **** static void TI3_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
  42:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter);
  43:Peripherals/src/gd32f1x0_timer.c **** static void TI4_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
  44:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter);
  45:Peripherals/src/gd32f1x0_timer.c **** 
  46:Peripherals/src/gd32f1x0_timer.c **** /** @defgroup TIMER_Private_Functions
  47:Peripherals/src/gd32f1x0_timer.c ****   * @{
  48:Peripherals/src/gd32f1x0_timer.c ****   */
  49:Peripherals/src/gd32f1x0_timer.c ****   
  50:Peripherals/src/gd32f1x0_timer.c **** /**
  51:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Deinitialize the TIMER . 
  52:Peripherals/src/gd32f1x0_timer.c ****   * @note   None
  53:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
  54:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
  55:Peripherals/src/gd32f1x0_timer.c ****   */
  56:Peripherals/src/gd32f1x0_timer.c **** void TIMER_DeInit( TIMER_TypeDef* TIMERx )
  57:Peripherals/src/gd32f1x0_timer.c **** {
  58:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER1)
  59:Peripherals/src/gd32f1x0_timer.c ****     {
  60:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER1;
  61:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER1;
  62:Peripherals/src/gd32f1x0_timer.c ****     }     
  63:Peripherals/src/gd32f1x0_timer.c ****     else 
  64:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER2)
  65:Peripherals/src/gd32f1x0_timer.c ****     {
  66:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER2RST;
  67:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER2;
  68:Peripherals/src/gd32f1x0_timer.c ****     }
  69:Peripherals/src/gd32f1x0_timer.c ****     else 
  70:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER3)
  71:Peripherals/src/gd32f1x0_timer.c ****     {
  72:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER3RST;
  73:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER3;
  74:Peripherals/src/gd32f1x0_timer.c ****     }
  75:Peripherals/src/gd32f1x0_timer.c ****     else 
  76:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER6)
  77:Peripherals/src/gd32f1x0_timer.c ****     {
  78:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER6;
  79:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER6; 
  80:Peripherals/src/gd32f1x0_timer.c ****     } 
  81:Peripherals/src/gd32f1x0_timer.c ****     else 
  82:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER14) 
  83:Peripherals/src/gd32f1x0_timer.c ****     {       
  84:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER14;
  85:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER14; 
  86:Peripherals/src/gd32f1x0_timer.c ****     }        
  87:Peripherals/src/gd32f1x0_timer.c ****     else 
  88:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER15)
  89:Peripherals/src/gd32f1x0_timer.c ****     {
  90:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER15;
  91:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER15; 
  92:Peripherals/src/gd32f1x0_timer.c ****     } 
ARM GAS  /tmp/ccgj9LzW.s 			page 3


  93:Peripherals/src/gd32f1x0_timer.c ****     else 
  94:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER16)
  95:Peripherals/src/gd32f1x0_timer.c ****     {
  96:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER16;
  97:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER16; 
  98:Peripherals/src/gd32f1x0_timer.c ****     } 
  99:Peripherals/src/gd32f1x0_timer.c ****     else
 100:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER17)
 101:Peripherals/src/gd32f1x0_timer.c ****     {
 102:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER17;
 103:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER17; 
 104:Peripherals/src/gd32f1x0_timer.c ****     }     
 105:Peripherals/src/gd32f1x0_timer.c **** }
 106:Peripherals/src/gd32f1x0_timer.c **** 
 107:Peripherals/src/gd32f1x0_timer.c **** /**
 108:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the specified Timer     
 109:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 110:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Init: pointer to a TIMER_BaseInitPara structure.
 111:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 112:Peripherals/src/gd32f1x0_timer.c ****   */
 113:Peripherals/src/gd32f1x0_timer.c **** void TIMER_BaseInit( TIMER_TypeDef* TIMERx , TIMER_BaseInitPara* TIMER_BaseInitParaStruct)
 114:Peripherals/src/gd32f1x0_timer.c **** {
 115:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpctlr1 = 0;
 116:Peripherals/src/gd32f1x0_timer.c ****     
 117:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 = TIMERx->CTLR1;  
 118:Peripherals/src/gd32f1x0_timer.c ****     
 119:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER2) || ( TIMERx == TIMER3))
 120:Peripherals/src/gd32f1x0_timer.c ****     {
 121:Peripherals/src/gd32f1x0_timer.c ****         /* Configure the Counter Mode */
 122:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 &= (uint16_t)(~( ( uint16_t )( TIMER_CTLR1_DIR | TIMER_CTLR1_CAM)));
 123:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 |= (uint32_t)TIMER_BaseInitParaStruct->TIMER_CounterMode;
 124:Peripherals/src/gd32f1x0_timer.c ****     }
 125:Peripherals/src/gd32f1x0_timer.c ****     
 126:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx != TIMER6 )
 127:Peripherals/src/gd32f1x0_timer.c ****     {
 128:Peripherals/src/gd32f1x0_timer.c ****         /* Configure the clock division */
 129:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR1_CDIV));
 130:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 |= (uint32_t)TIMER_BaseInitParaStruct->TIMER_ClockDivision;
 131:Peripherals/src/gd32f1x0_timer.c ****     }
 132:Peripherals/src/gd32f1x0_timer.c ****     
 133:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 = tmpctlr1;
 134:Peripherals/src/gd32f1x0_timer.c ****     
 135:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Autoreload value */
 136:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CARL = TIMER_BaseInitParaStruct->TIMER_Period ;
 137:Peripherals/src/gd32f1x0_timer.c ****     
 138:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Prescaler value */
 139:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->PSC = TIMER_BaseInitParaStruct->TIMER_Prescaler;
 140:Peripherals/src/gd32f1x0_timer.c ****     
 141:Peripherals/src/gd32f1x0_timer.c ****     if (( TIMERx == TIMER1)  || 
 142:Peripherals/src/gd32f1x0_timer.c ****         ( TIMERx == TIMER15) || 
 143:Peripherals/src/gd32f1x0_timer.c ****         ( TIMERx == TIMER16) || 
 144:Peripherals/src/gd32f1x0_timer.c ****         ( TIMERx == TIMER17 ) )  
 145:Peripherals/src/gd32f1x0_timer.c ****     {
 146:Peripherals/src/gd32f1x0_timer.c ****         /* Configure the Repetition Counter value */
 147:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CREP = TIMER_BaseInitParaStruct->TIMER_RepetitionCounter;
 148:Peripherals/src/gd32f1x0_timer.c ****     }
 149:Peripherals/src/gd32f1x0_timer.c ****     
ARM GAS  /tmp/ccgj9LzW.s 			page 4


 150:Peripherals/src/gd32f1x0_timer.c ****     /* Generate an update event */
 151:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_PSC_RELOAD_NOW;   
 152:Peripherals/src/gd32f1x0_timer.c **** }
 153:Peripherals/src/gd32f1x0_timer.c **** 
 154:Peripherals/src/gd32f1x0_timer.c **** /**
 155:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Fills each TIMER_BaseInitPara Struct member with a default value.
 156:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_BaseInitPara: pointer to a TIMER_BaseInitPara structure.
 157:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 158:Peripherals/src/gd32f1x0_timer.c ****   */
 159:Peripherals/src/gd32f1x0_timer.c **** void TIMER_BaseStructInit( TIMER_BaseInitPara* TIMER_BaseInitParaStruct)
 160:Peripherals/src/gd32f1x0_timer.c **** {
 161:Peripherals/src/gd32f1x0_timer.c ****     /* Fill the default value */
 162:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_Period                = 0xFFFFFFFF;
 163:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_Prescaler             = 0x0000;
 164:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_ClockDivision         = TIMER_CDIV_DIV1;
 165:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_CounterMode           = TIMER_COUNTER_UP;
 166:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_RepetitionCounter     = 0x0000;
 167:Peripherals/src/gd32f1x0_timer.c **** }
 168:Peripherals/src/gd32f1x0_timer.c **** 
 169:Peripherals/src/gd32f1x0_timer.c **** /**
 170:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Prescaler.
 171:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 }
 172:Peripherals/src/gd32f1x0_timer.c ****   * @param  Prescaler:  Prescaler value
 173:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_PSCReloadMode:  Prescaler Reload mode
 174:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 175:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_PSC_RELOAD_UPDATE    : The Prescaler is loaded at the next update event.
 176:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_PSC_RELOAD_NOW       : The Prescaler is loaded right now.
 177:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 178:Peripherals/src/gd32f1x0_timer.c ****   */
 179:Peripherals/src/gd32f1x0_timer.c **** void TIMER_PrescalerConfig( TIMER_TypeDef* TIMERx , uint16_t Prescaler, uint16_t TIMER_PSCReloadMod
 180:Peripherals/src/gd32f1x0_timer.c **** {
 181:Peripherals/src/gd32f1x0_timer.c ****     /* Set PSC */
 182:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->PSC = Prescaler;
 183:Peripherals/src/gd32f1x0_timer.c ****     
 184:Peripherals/src/gd32f1x0_timer.c ****     /* Choose reload mode */
 185:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_PSCReloadMode;
 186:Peripherals/src/gd32f1x0_timer.c **** }
 187:Peripherals/src/gd32f1x0_timer.c **** 
 188:Peripherals/src/gd32f1x0_timer.c **** /**
 189:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Counter Mode
 190:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 191:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_CounterMode:  the Counter Mode 
 192:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 193:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_COUNTER_UP             : Up Counting Mode
 194:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_COUNTER_DOWN           : Down Counting Mode
 195:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_COUNTER_CENTER_ALIGNED1: Center Aligned Counting Mode1
 196:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_COUNTER_CENTER_ALIGNED2: Center Aligned Counting Mode2
 197:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_COUNTER_CENTER_ALIGNED3: Center Aligned Counting Mode3
 198:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 199:Peripherals/src/gd32f1x0_timer.c ****   */
 200:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CounterMode( TIMER_TypeDef* TIMERx , uint16_t TIMER_CounterMode )
 201:Peripherals/src/gd32f1x0_timer.c **** {
 202:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpctlr1 = 0;
 203:Peripherals/src/gd32f1x0_timer.c ****     
 204:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 = TIMERx->CTLR1;
 205:Peripherals/src/gd32f1x0_timer.c ****     
 206:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CAM and DIR Bits */
ARM GAS  /tmp/ccgj9LzW.s 			page 5


 207:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 &= (uint16_t)(~( ( uint16_t )( TIMER_CTLR1_DIR | TIMER_CTLR1_CAM )));
 208:Peripherals/src/gd32f1x0_timer.c ****     
 209:Peripherals/src/gd32f1x0_timer.c ****     /* Configures the Counter Mode */
 210:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 |= TIMER_CounterMode;
 211:Peripherals/src/gd32f1x0_timer.c ****     
 212:Peripherals/src/gd32f1x0_timer.c ****     /* Update the TIMER CTLR1 */
 213:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 = tmpctlr1;
 214:Peripherals/src/gd32f1x0_timer.c ****     
 215:Peripherals/src/gd32f1x0_timer.c **** }
 216:Peripherals/src/gd32f1x0_timer.c **** 
 217:Peripherals/src/gd32f1x0_timer.c **** /**
 218:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Counter Register value
 219:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 220:Peripherals/src/gd32f1x0_timer.c ****   * @param  Counter: the Counter register new value.
 221:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 222:Peripherals/src/gd32f1x0_timer.c ****   */
 223:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SetCounter( TIMER_TypeDef* TIMERx , uint32_t Counter )
 224:Peripherals/src/gd32f1x0_timer.c **** { 
 225:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CNT = Counter;
 226:Peripherals/src/gd32f1x0_timer.c **** }
 227:Peripherals/src/gd32f1x0_timer.c **** 
 228:Peripherals/src/gd32f1x0_timer.c **** /**
 229:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the Autoreload value
 230:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 231:Peripherals/src/gd32f1x0_timer.c ****   * @param  AutoReloadValue: 
 232:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 233:Peripherals/src/gd32f1x0_timer.c ****   */
 234:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SetAutoreload( TIMER_TypeDef* TIMERx , uint32_t AutoReloadValue )
 235:Peripherals/src/gd32f1x0_timer.c **** {
 236:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CARL = AutoReloadValue;
 237:Peripherals/src/gd32f1x0_timer.c **** }
 238:Peripherals/src/gd32f1x0_timer.c **** 
 239:Peripherals/src/gd32f1x0_timer.c **** /**
 240:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Get the Counter value.
 241:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 242:Peripherals/src/gd32f1x0_timer.c ****   * @retval Counter Register value.
 243:Peripherals/src/gd32f1x0_timer.c ****   */
 244:Peripherals/src/gd32f1x0_timer.c **** uint32_t TIMER_GetCounter( TIMER_TypeDef* TIMERx )
 245:Peripherals/src/gd32f1x0_timer.c **** {
 246:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CNT;
 247:Peripherals/src/gd32f1x0_timer.c **** }
 248:Peripherals/src/gd32f1x0_timer.c **** 
 249:Peripherals/src/gd32f1x0_timer.c **** /**
 250:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Get the Prescaler value.
 251:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 252:Peripherals/src/gd32f1x0_timer.c ****   * @retval Prescaler Register value
 253:Peripherals/src/gd32f1x0_timer.c ****   */
 254:Peripherals/src/gd32f1x0_timer.c **** uint16_t TIMER_GetPrescaler( TIMER_TypeDef* TIMERx )
 255:Peripherals/src/gd32f1x0_timer.c **** {
 256:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->PSC;
 257:Peripherals/src/gd32f1x0_timer.c **** }
 258:Peripherals/src/gd32f1x0_timer.c **** 
 259:Peripherals/src/gd32f1x0_timer.c **** /**
 260:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Update event.
 261:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 262:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: new value of the TIMERx UPDIS bit
 263:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
ARM GAS  /tmp/ccgj9LzW.s 			page 6


 264:Peripherals/src/gd32f1x0_timer.c ****   *     @arg ENABLE  : Update Enbale
 265:Peripherals/src/gd32f1x0_timer.c ****   *     @arg DISABLE : Update Disable
 266:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 267:Peripherals/src/gd32f1x0_timer.c ****   */
 268:Peripherals/src/gd32f1x0_timer.c **** void TIMER_UpdateDisableConfig( TIMER_TypeDef* TIMERx , TypeState NewValue )
 269:Peripherals/src/gd32f1x0_timer.c **** {
 270:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 271:Peripherals/src/gd32f1x0_timer.c ****     {
 272:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_UPDIS;
 273:Peripherals/src/gd32f1x0_timer.c ****     }
 274:Peripherals/src/gd32f1x0_timer.c ****     else
 275:Peripherals/src/gd32f1x0_timer.c ****     {
 276:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_UPDIS);
 277:Peripherals/src/gd32f1x0_timer.c ****     }
 278:Peripherals/src/gd32f1x0_timer.c **** }
 279:Peripherals/src/gd32f1x0_timer.c **** 
 280:Peripherals/src/gd32f1x0_timer.c **** /**
 281:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Update Request source.
 282:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 283:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_UpdateSrc: Configures the Update source.
 284:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 285:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_UPDATE_SRC_GLOBAL    : Update generate by setting of UPG bit or the counter
 286:Peripherals/src/gd32f1x0_timer.c ****   *                                       overflow/underflow , or the slave mode controller trigger
 287:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_UPDATE_SRC_REGULAR   : Update generate only by counter overflow/underflow.
 288:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 289:Peripherals/src/gd32f1x0_timer.c ****   */
 290:Peripherals/src/gd32f1x0_timer.c **** void TIMER_UpdateRequestConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_UpdateSrc)
 291:Peripherals/src/gd32f1x0_timer.c **** {
 292:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_UpdateSrc != TIMER_UPDATE_SRC_GLOBAL )
 293:Peripherals/src/gd32f1x0_timer.c ****     {
 294:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_UPS;
 295:Peripherals/src/gd32f1x0_timer.c ****     }
 296:Peripherals/src/gd32f1x0_timer.c ****     else
 297:Peripherals/src/gd32f1x0_timer.c ****     {
 298:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_UPS);
 299:Peripherals/src/gd32f1x0_timer.c ****     }
 300:Peripherals/src/gd32f1x0_timer.c **** }
 301:Peripherals/src/gd32f1x0_timer.c **** 
 302:Peripherals/src/gd32f1x0_timer.c **** /**
 303:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the CARL Preload function
 304:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 305:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: the state of the Preload function on CARL.
 306:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 307:Peripherals/src/gd32f1x0_timer.c ****   *     @arg ENABLE 
 308:Peripherals/src/gd32f1x0_timer.c ****   *     @arg DISABLE
 309:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 310:Peripherals/src/gd32f1x0_timer.c ****   */
 311:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CARLPreloadConfig( TIMER_TypeDef* TIMERx , TypeState NewValue )
 312:Peripherals/src/gd32f1x0_timer.c **** {
 313:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 314:Peripherals/src/gd32f1x0_timer.c ****     {
 315:Peripherals/src/gd32f1x0_timer.c ****         /* Set the CARL Preload Bit */
 316:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_ARSE;
 317:Peripherals/src/gd32f1x0_timer.c ****     }
 318:Peripherals/src/gd32f1x0_timer.c ****     else
 319:Peripherals/src/gd32f1x0_timer.c ****     {
 320:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the CARL Preload Bit */
ARM GAS  /tmp/ccgj9LzW.s 			page 7


 321:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_ARSE);
 322:Peripherals/src/gd32f1x0_timer.c ****     }
 323:Peripherals/src/gd32f1x0_timer.c **** }
 324:Peripherals/src/gd32f1x0_timer.c **** 
 325:Peripherals/src/gd32f1x0_timer.c **** /**
 326:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Select the TIMER Single Pulse Mode.
 327:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 328:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_SPMode: specifies the SPM Mode to be used.
 329:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 330:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SP_MODE_SINGLE
 331:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SP_MODE_REPETITIVE
 332:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 333:Peripherals/src/gd32f1x0_timer.c ****   */
 334:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SinglePulseMode( TIMER_TypeDef* TIMERx , uint16_t TIMER_SPMode )
 335:Peripherals/src/gd32f1x0_timer.c **** {
 336:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the SPM Bit */
 337:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_SPM );
 338:Peripherals/src/gd32f1x0_timer.c ****     
 339:Peripherals/src/gd32f1x0_timer.c ****     /* Set the SPM Bit */
 340:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 |= TIMER_SPMode;
 341:Peripherals/src/gd32f1x0_timer.c **** }
 342:Peripherals/src/gd32f1x0_timer.c **** 
 343:Peripherals/src/gd32f1x0_timer.c **** /**
 344:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Clock Division value.
 345:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 346:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_CDIV: the clock division value.
 347:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 348:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CDIV_DIV1: TDTS = Tck_tim
 349:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CDIV_DIV2: TDTS = 2*Tck_tim
 350:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CDIV_DIV4: TDTS = 4*Tck_tim
 351:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 352:Peripherals/src/gd32f1x0_timer.c ****   */
 353:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SetClockDivision( TIMER_TypeDef* TIMERx , uint16_t TIMER_CDIV )
 354:Peripherals/src/gd32f1x0_timer.c **** {
 355:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CDIV value*/
 356:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_CDIV);
 357:Peripherals/src/gd32f1x0_timer.c ****     
 358:Peripherals/src/gd32f1x0_timer.c ****     /* Set the CDIV value */
 359:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 |= TIMER_CDIV;
 360:Peripherals/src/gd32f1x0_timer.c **** }
 361:Peripherals/src/gd32f1x0_timer.c **** 
 362:Peripherals/src/gd32f1x0_timer.c **** /**
 363:Peripherals/src/gd32f1x0_timer.c ****   * @brief  ENABLE or DISABLE the TIMER.
 364:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
 365:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE.
 366:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 367:Peripherals/src/gd32f1x0_timer.c ****   */
 368:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Enable( TIMER_TypeDef* TIMERx , TypeState NewValue )
 369:Peripherals/src/gd32f1x0_timer.c **** {
 370:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 371:Peripherals/src/gd32f1x0_timer.c ****     {
 372:Peripherals/src/gd32f1x0_timer.c ****         /* Enable the TIMER */
 373:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_CNTE;
 374:Peripherals/src/gd32f1x0_timer.c ****     }
 375:Peripherals/src/gd32f1x0_timer.c ****     else
 376:Peripherals/src/gd32f1x0_timer.c ****     {
 377:Peripherals/src/gd32f1x0_timer.c ****         /* Disable the TIMER */
ARM GAS  /tmp/ccgj9LzW.s 			page 8


 378:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR1_CNTE));
 379:Peripherals/src/gd32f1x0_timer.c ****     }
 380:Peripherals/src/gd32f1x0_timer.c **** }
 381:Peripherals/src/gd32f1x0_timer.c **** 
 382:Peripherals/src/gd32f1x0_timer.c **** /**
 383:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the: Break feature, dead time, Lock level, ROS/IOS State and the OAE
 384:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 15 , 16 , 17 } .
 385:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_BKDTInitParaStruct: pointer to a TIMER_BKDTInitPara structure that
 386:Peripherals/src/gd32f1x0_timer.c ****   *         contains the BKDT Register configuration  information for the TIMER.
 387:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 388:Peripherals/src/gd32f1x0_timer.c ****   */
 389:Peripherals/src/gd32f1x0_timer.c **** void TIMER_BKDTConfig( TIMER_TypeDef* TIMERx , TIMER_BKDTInitPara *TIMER_BKDTInitParaStruct)
 390:Peripherals/src/gd32f1x0_timer.c **** {
 391:Peripherals/src/gd32f1x0_timer.c **** 
 392:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->BKDT = (uint32_t)TIMER_BKDTInitParaStruct->TIMER_ROSState      |
 393:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_IOSState      |
 394:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_LOCKLevel     |
 395:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_DeadTime      |
 396:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_Break         |
 397:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_BreakPolarity |
 398:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_OutAuto;
 399:Peripherals/src/gd32f1x0_timer.c **** }
 400:Peripherals/src/gd32f1x0_timer.c **** 
 401:Peripherals/src/gd32f1x0_timer.c **** /**
 402:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Fill  TIMER_BKDTInitPara structure member with default value.
 403:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_BKDTInitParaStruct :  pointer to a TIMER_BKDTInitPara structure which will be ini
 404:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 405:Peripherals/src/gd32f1x0_timer.c ****   */
 406:Peripherals/src/gd32f1x0_timer.c **** void TIMER_BKDTStructInit( TIMER_BKDTInitPara* TIMER_BKDTInitParaStruct)
 407:Peripherals/src/gd32f1x0_timer.c **** {
 408:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_ROSState         = TIMER_ROS_STATE_DISABLE;
 409:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_IOSState         = TIMER_IOS_STATE_DISABLE;
 410:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_LOCKLevel        = TIMER_LOCK_LEVEL_OFF;
 411:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_DeadTime         = 0x00;
 412:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_Break            = TIMER_BREAK_DISABLE;
 413:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_BreakPolarity    = TIMER_BREAK_POLARITY_LOW;
 414:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_OutAuto          = TIMER_OUTAUTO_DISABLE;
 415:Peripherals/src/gd32f1x0_timer.c **** }
 416:Peripherals/src/gd32f1x0_timer.c **** 
 417:Peripherals/src/gd32f1x0_timer.c **** /**
 418:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Enable or disable the TIMER ALL Outputs.
 419:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 15 , 16 , 17 } .
 420:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE .
 421:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 422:Peripherals/src/gd32f1x0_timer.c ****   */
 423:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CtrlPWMOutputs( TIMER_TypeDef* TIMERx , TypeState NewValue )
 424:Peripherals/src/gd32f1x0_timer.c **** {
 425:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 426:Peripherals/src/gd32f1x0_timer.c ****     {
 427:Peripherals/src/gd32f1x0_timer.c ****         /* Enable the TIMER ALL Output */
 428:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->BKDT |= TIMER_BKDT_POE;
 429:Peripherals/src/gd32f1x0_timer.c ****     }
 430:Peripherals/src/gd32f1x0_timer.c ****     else
 431:Peripherals/src/gd32f1x0_timer.c ****     {
 432:Peripherals/src/gd32f1x0_timer.c ****         /* Disable the TIMER ALL Output */
 433:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->BKDT &= (uint16_t)(~( ( uint16_t )TIMER_BKDT_POE));
 434:Peripherals/src/gd32f1x0_timer.c ****     }  
ARM GAS  /tmp/ccgj9LzW.s 			page 9


 435:Peripherals/src/gd32f1x0_timer.c **** }
 436:Peripherals/src/gd32f1x0_timer.c **** 
 437:Peripherals/src/gd32f1x0_timer.c **** /**
 438:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the TIMERx Channel1 with TIMER_OCInitPara .
 439:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 440:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCInitParaStruct : pointer to a TIMER_OCInitPara structure .
 441:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 442:Peripherals/src/gd32f1x0_timer.c ****   */
 443:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1_Init( TIMER_TypeDef* TIMERx , TIMER_OCInitPara* TIMER_OCInitParaStruct)
 444:Peripherals/src/gd32f1x0_timer.c **** {
 445:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlrx = 0, tmpche = 0, tmpctlr2 = 0;
 446:Peripherals/src/gd32f1x0_timer.c ****     
 447:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 1: Reset the CH1E Bit */
 448:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~(uint16_t)TIMER_CHE_CH1E);
 449:Peripherals/src/gd32f1x0_timer.c ****     
 450:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHE register value */
 451:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 452:Peripherals/src/gd32f1x0_timer.c ****     
 453:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CTLR2 register value */
 454:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 455:Peripherals/src/gd32f1x0_timer.c ****     
 456:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHCTLR1 register value */
 457:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR1;
 458:Peripherals/src/gd32f1x0_timer.c ****     
 459:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Compare Mode Bits */
 460:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH1OM));
 461:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH1M));
 462:Peripherals/src/gd32f1x0_timer.c ****     
 463:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Output Compare Mode */
 464:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= TIMER_OCInitParaStruct->TIMER_OCMode;
 465:Peripherals/src/gd32f1x0_timer.c ****     
 466:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Polarity */
 467:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1P));
 468:Peripherals/src/gd32f1x0_timer.c ****     
 469:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output Compare Polarity */
 470:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCInitParaStruct->TIMER_OCPolarity;
 471:Peripherals/src/gd32f1x0_timer.c ****     
 472:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output State */
 473:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCInitParaStruct->TIMER_OutputState;
 474:Peripherals/src/gd32f1x0_timer.c ****     
 475:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER15) || ( TIMERx == TIMER16) || ( TIMERx == TIMER17))
 476:Peripherals/src/gd32f1x0_timer.c ****     {
 477:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary Polarity */
 478:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1NP));
 479:Peripherals/src/gd32f1x0_timer.c ****         
 480:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Polarity */
 481:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= TIMER_OCInitParaStruct->TIMER_OCNPolarity;
 482:Peripherals/src/gd32f1x0_timer.c ****         
 483:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary State */
 484:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1NE));    
 485:Peripherals/src/gd32f1x0_timer.c ****         
 486:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary State */
 487:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= TIMER_OCInitParaStruct->TIMER_OutputNState;
 488:Peripherals/src/gd32f1x0_timer.c ****         
 489:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Ouput Compare and Output Compare complementary IDLE State */
 490:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO1));
 491:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO1N));
ARM GAS  /tmp/ccgj9LzW.s 			page 10


 492:Peripherals/src/gd32f1x0_timer.c ****         
 493:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output Idle state */
 494:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= TIMER_OCInitParaStruct->TIMER_OCIdleState;
 495:Peripherals/src/gd32f1x0_timer.c ****         
 496:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Idle state */
 497:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= TIMER_OCInitParaStruct->TIMER_OCNIdleState;
 498:Peripherals/src/gd32f1x0_timer.c ****     }
 499:Peripherals/src/gd32f1x0_timer.c **** 
 500:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CTLR2 */
 501:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 502:Peripherals/src/gd32f1x0_timer.c ****     
 503:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHCTLR1 */
 504:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlrx;
 505:Peripherals/src/gd32f1x0_timer.c ****     
 506:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Capture / Compare Register value */
 507:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC1 = TIMER_OCInitParaStruct->TIMER_Pulse; 
 508:Peripherals/src/gd32f1x0_timer.c ****     
 509:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHE */
 510:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 511:Peripherals/src/gd32f1x0_timer.c **** }
 512:Peripherals/src/gd32f1x0_timer.c **** 
 513:Peripherals/src/gd32f1x0_timer.c **** /**
 514:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the TIMERx Channel2 with TIMER_OCInitPara .
 515:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
 516:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCInitParaStruct : pointer to a TIMER_OCInitPara structure .
 517:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 518:Peripherals/src/gd32f1x0_timer.c ****   */
 519:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2_Init( TIMER_TypeDef* TIMERx , TIMER_OCInitPara* TIMER_OCInitParaStruct)
 520:Peripherals/src/gd32f1x0_timer.c **** {
 521:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlrx = 0, tmpche = 0, tmpctlr2 = 0;
 522:Peripherals/src/gd32f1x0_timer.c ****     
 523:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 2: Reset the CH2E Bit */
 524:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2E));
 525:Peripherals/src/gd32f1x0_timer.c ****     
 526:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHE register value */
 527:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 528:Peripherals/src/gd32f1x0_timer.c ****     
 529:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CTLR2 register value */
 530:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 531:Peripherals/src/gd32f1x0_timer.c ****     
 532:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHCTLR1 register value */
 533:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR1;
 534:Peripherals/src/gd32f1x0_timer.c ****     
 535:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Compare Mode Bits */
 536:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH2OM));
 537:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH2M));
 538:Peripherals/src/gd32f1x0_timer.c ****     
 539:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Output Compare Mode */
 540:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCMode << 8);
 541:Peripherals/src/gd32f1x0_timer.c ****     
 542:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Polarity */
 543:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2P));
 544:Peripherals/src/gd32f1x0_timer.c ****     
 545:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output Compare Polarity */
 546:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 4);
 547:Peripherals/src/gd32f1x0_timer.c ****     
 548:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output State */
ARM GAS  /tmp/ccgj9LzW.s 			page 11


 549:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 4);
 550:Peripherals/src/gd32f1x0_timer.c ****     
 551:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 552:Peripherals/src/gd32f1x0_timer.c ****     {
 553:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary Polarity */
 554:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2NP));
 555:Peripherals/src/gd32f1x0_timer.c ****         
 556:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Polarity */
 557:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNPolarity << 4);
 558:Peripherals/src/gd32f1x0_timer.c ****         
 559:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary State */
 560:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2NE));    
 561:Peripherals/src/gd32f1x0_timer.c ****         
 562:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary State */
 563:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputNState << 4);
 564:Peripherals/src/gd32f1x0_timer.c ****             
 565:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Ouput Compare and Output Compare complementary IDLE State */
 566:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO2));
 567:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO2N));
 568:Peripherals/src/gd32f1x0_timer.c ****         
 569:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output Idle state */
 570:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 2);
 571:Peripherals/src/gd32f1x0_timer.c ****         
 572:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Idle state */
 573:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNIdleState << 2);
 574:Peripherals/src/gd32f1x0_timer.c ****     }
 575:Peripherals/src/gd32f1x0_timer.c **** 
 576:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CTLR2 */
 577:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 578:Peripherals/src/gd32f1x0_timer.c ****     
 579:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHCTLR1 */
 580:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlrx;
 581:Peripherals/src/gd32f1x0_timer.c ****     
 582:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Capture / Compare Register value */
 583:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC2 = TIMER_OCInitParaStruct->TIMER_Pulse;
 584:Peripherals/src/gd32f1x0_timer.c ****     
 585:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHE */
 586:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 587:Peripherals/src/gd32f1x0_timer.c **** }
 588:Peripherals/src/gd32f1x0_timer.c **** 
 589:Peripherals/src/gd32f1x0_timer.c **** /**
 590:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the TIMERx Channel3 with TIMER_OCInitPara .
 591:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 592:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCInitParaStruct : pointer to a TIMER_OCInitPara structure .
 593:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 594:Peripherals/src/gd32f1x0_timer.c ****   */
 595:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3_Init( TIMER_TypeDef* TIMERx , TIMER_OCInitPara* TIMER_OCInitParaStruct)
 596:Peripherals/src/gd32f1x0_timer.c **** {
 597:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlrx = 0, tmpche = 0, tmpctlr2 = 0;
 598:Peripherals/src/gd32f1x0_timer.c ****     
 599:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 3: Reset the CH3E Bit */
 600:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3E));
 601:Peripherals/src/gd32f1x0_timer.c ****     
 602:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHE register value */
 603:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 604:Peripherals/src/gd32f1x0_timer.c ****     
 605:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CTLR2 register value */
ARM GAS  /tmp/ccgj9LzW.s 			page 12


 606:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 607:Peripherals/src/gd32f1x0_timer.c ****     
 608:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHCTLR2 register value */
 609:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR2;
 610:Peripherals/src/gd32f1x0_timer.c ****     
 611:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Compare Mode Bits */
 612:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH3OM));
 613:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH3M));  
 614:Peripherals/src/gd32f1x0_timer.c ****     
 615:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Output Compare Mode */
 616:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= TIMER_OCInitParaStruct->TIMER_OCMode;
 617:Peripherals/src/gd32f1x0_timer.c ****     
 618:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Polarity */
 619:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3P));
 620:Peripherals/src/gd32f1x0_timer.c ****     
 621:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output Compare Polarity */
 622:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 8);
 623:Peripherals/src/gd32f1x0_timer.c ****     
 624:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output State */
 625:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 8);
 626:Peripherals/src/gd32f1x0_timer.c ****     
 627:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 628:Peripherals/src/gd32f1x0_timer.c ****     {  
 629:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary Polarity */
 630:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3NP));
 631:Peripherals/src/gd32f1x0_timer.c ****         
 632:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Polarity */
 633:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNPolarity << 8);
 634:Peripherals/src/gd32f1x0_timer.c ****         
 635:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Output complementary State */
 636:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3NE));
 637:Peripherals/src/gd32f1x0_timer.c ****         
 638:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary State */
 639:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputNState << 8);
 640:Peripherals/src/gd32f1x0_timer.c ****         
 641:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Ouput Compare and Output Compare complementary IDLE State */
 642:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO3));
 643:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO3N));
 644:Peripherals/src/gd32f1x0_timer.c ****         
 645:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output Idle state */
 646:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 4);
 647:Peripherals/src/gd32f1x0_timer.c ****         
 648:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output complementary Idle state */
 649:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNIdleState << 4);
 650:Peripherals/src/gd32f1x0_timer.c ****     }
 651:Peripherals/src/gd32f1x0_timer.c **** 
 652:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CTLR2 */
 653:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 654:Peripherals/src/gd32f1x0_timer.c ****     
 655:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHCTLR2 */
 656:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlrx;
 657:Peripherals/src/gd32f1x0_timer.c ****     
 658:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Capture / Compare Register value */
 659:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC3 = TIMER_OCInitParaStruct->TIMER_Pulse;
 660:Peripherals/src/gd32f1x0_timer.c ****     
 661:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHE */
 662:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
ARM GAS  /tmp/ccgj9LzW.s 			page 13


 663:Peripherals/src/gd32f1x0_timer.c **** }
 664:Peripherals/src/gd32f1x0_timer.c **** 
 665:Peripherals/src/gd32f1x0_timer.c **** /**
 666:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the TIMERx Channel4 with TIMER_OCInitPara .
 667:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 668:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCInitParaStruct : pointer to a TIMER_OCInitPara structure .
 669:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 670:Peripherals/src/gd32f1x0_timer.c ****   */
 671:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC4_Init( TIMER_TypeDef* TIMERx , TIMER_OCInitPara* TIMER_OCInitParaStruct)
 672:Peripherals/src/gd32f1x0_timer.c **** {
 673:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlrx = 0, tmpche = 0, tmpctlr2 = 0;
 674:Peripherals/src/gd32f1x0_timer.c ****     
 675:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 4: Reset the CH4E Bit */
 676:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH4E));
 677:Peripherals/src/gd32f1x0_timer.c ****     
 678:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHE register value */
 679:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 680:Peripherals/src/gd32f1x0_timer.c ****     
 681:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CTLR2 register value */
 682:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 683:Peripherals/src/gd32f1x0_timer.c ****     
 684:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx CHCTLR2 register value */
 685:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR2;
 686:Peripherals/src/gd32f1x0_timer.c ****     
 687:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Compare Mode Bits */
 688:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH4OM));
 689:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH4M));
 690:Peripherals/src/gd32f1x0_timer.c ****     
 691:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Output Compare Mode */
 692:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCMode << 8);
 693:Peripherals/src/gd32f1x0_timer.c ****     
 694:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the Output Polarity */
 695:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH4P));
 696:Peripherals/src/gd32f1x0_timer.c ****     
 697:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output Compare Polarity */
 698:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 12);
 699:Peripherals/src/gd32f1x0_timer.c ****     
 700:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Output State */
 701:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 12);
 702:Peripherals/src/gd32f1x0_timer.c ****     
 703:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 704:Peripherals/src/gd32f1x0_timer.c ****     {
 705:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the Ouput Compare IDLE State */
 706:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO4));
 707:Peripherals/src/gd32f1x0_timer.c ****         
 708:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Output Idle state */
 709:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 6);
 710:Peripherals/src/gd32f1x0_timer.c ****     }
 711:Peripherals/src/gd32f1x0_timer.c ****     
 712:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CTLR2 */
 713:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 714:Peripherals/src/gd32f1x0_timer.c ****     
 715:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHCTLR2 */  
 716:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlrx;
 717:Peripherals/src/gd32f1x0_timer.c ****     
 718:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Capture Compare Register value */
 719:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC4 = TIMER_OCInitParaStruct->TIMER_Pulse;
ARM GAS  /tmp/ccgj9LzW.s 			page 14


 720:Peripherals/src/gd32f1x0_timer.c ****     
 721:Peripherals/src/gd32f1x0_timer.c ****     /* Write to TIMERx CHE */
 722:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 723:Peripherals/src/gd32f1x0_timer.c **** }
 724:Peripherals/src/gd32f1x0_timer.c **** 
 725:Peripherals/src/gd32f1x0_timer.c **** /**
 726:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Fill TIMER_OCInitPara member with default value.
 727:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCInitParaStruct: pointer to a TIMER_OCInitPara structure.
 728:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 729:Peripherals/src/gd32f1x0_timer.c ****   */
 730:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OCStructInit( TIMER_OCInitPara* TIMER_OCInitParaStruct )
 731:Peripherals/src/gd32f1x0_timer.c **** {
 732:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCMode         = TIMER_OC_MODE_TIMING;
 733:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OutputState    = TIMER_OUTPUT_STATE_DISABLE;
 734:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OutputNState   = TIMER_OUTPUTN_STATE_DISABLE;
 735:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_Pulse          = 0x0000000;
 736:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCPolarity     = TIMER_OC_POLARITY_HIGH;
 737:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCNPolarity    = TIMER_OC_POLARITY_HIGH;
 738:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCIdleState    = TIMER_OC_IDLE_STATE_RESET;
 739:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCNIdleState   = TIMER_OCN_IDLE_STATE_RESET;
 740:Peripherals/src/gd32f1x0_timer.c **** }
 741:Peripherals/src/gd32f1x0_timer.c **** 
 742:Peripherals/src/gd32f1x0_timer.c **** /**
 743:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Output Compare Mode.
 744:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 745:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Ch: 
 746:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 747:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_1
 748:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_2 
 749:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_3 
 750:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_4 
 751:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCMode: the TIMER Output Compare Mode.
 752:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 753:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_MODE_TIMING
 754:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_MODE_ACTIVE
 755:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_MODE_TOGGLE
 756:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_MODE_PWM1
 757:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_MODE_PWM2
 758:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_HIGH
 759:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_LOW
 760:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 761:Peripherals/src/gd32f1x0_timer.c ****   */
 762:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OCxModeConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_Ch, uint16_t TIMER_OCMode )
 763:Peripherals/src/gd32f1x0_timer.c **** {
 764:Peripherals/src/gd32f1x0_timer.c ****     uint32_t tmp = 0;
 765:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmp1 = 0;
 766:Peripherals/src/gd32f1x0_timer.c ****     
 767:Peripherals/src/gd32f1x0_timer.c ****     tmp = (uint32_t) TIMERx;
 768:Peripherals/src/gd32f1x0_timer.c ****     tmp += CHCTLR_OFFSET;
 769:Peripherals/src/gd32f1x0_timer.c ****     
 770:Peripherals/src/gd32f1x0_timer.c ****     tmp1 = CHE_CHE_SET << (uint16_t)TIMER_Ch;
 771:Peripherals/src/gd32f1x0_timer.c ****     
 772:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel: Reset the CHxE Bit */
 773:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t) ~tmp1;
 774:Peripherals/src/gd32f1x0_timer.c **** 
 775:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMER_Ch == TIMER_CH_1) ||( TIMER_Ch == TIMER_CH_3))
 776:Peripherals/src/gd32f1x0_timer.c ****     {
ARM GAS  /tmp/ccgj9LzW.s 			page 15


 777:Peripherals/src/gd32f1x0_timer.c ****         tmp += ( TIMER_Ch>>1);
 778:Peripherals/src/gd32f1x0_timer.c ****         
 779:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the CHxOM bits in the CHCTLRx register */
 780:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIMER_CHCTLR1_CH1OM);
 781:Peripherals/src/gd32f1x0_timer.c ****         
 782:Peripherals/src/gd32f1x0_timer.c ****         /* Configure the CHxOM bits in the CHCTLRx register */
 783:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp |= TIMER_OCMode;
 784:Peripherals/src/gd32f1x0_timer.c ****     }
 785:Peripherals/src/gd32f1x0_timer.c ****     else
 786:Peripherals/src/gd32f1x0_timer.c ****     {
 787:Peripherals/src/gd32f1x0_timer.c ****         tmp += (uint16_t)( TIMER_Ch - (uint16_t)4)>> (uint16_t)1;
 788:Peripherals/src/gd32f1x0_timer.c ****         
 789:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the CHxOM bits in the CHCTLRx register */
 790:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIMER_CHCTLR1_CH2OM);
 791:Peripherals/src/gd32f1x0_timer.c ****         
 792:Peripherals/src/gd32f1x0_timer.c ****         /* Configure the CHxOM bits in the CHCTLRx register */
 793:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp |= (uint16_t)( TIMER_OCMode << 8);
 794:Peripherals/src/gd32f1x0_timer.c ****     }
 795:Peripherals/src/gd32f1x0_timer.c **** }
 796:Peripherals/src/gd32f1x0_timer.c **** 
 797:Peripherals/src/gd32f1x0_timer.c **** /**
 798:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Capture or Compare Register value
 799:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 800:Peripherals/src/gd32f1x0_timer.c ****   * @param  CompValue1: the Capture / Compare1 register new value
 801:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 802:Peripherals/src/gd32f1x0_timer.c ****   */
 803:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Compare1Config( TIMER_TypeDef* TIMERx , uint32_t CompValue1 )
 804:Peripherals/src/gd32f1x0_timer.c **** {
 805:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC1 = CompValue1 ;
 806:Peripherals/src/gd32f1x0_timer.c **** }
 807:Peripherals/src/gd32f1x0_timer.c **** 
 808:Peripherals/src/gd32f1x0_timer.c **** /**
 809:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Capture or Compare Register value
 810:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
 811:Peripherals/src/gd32f1x0_timer.c ****   * @param  CompValue2: the Capture / Compare1 register new value
 812:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 813:Peripherals/src/gd32f1x0_timer.c ****   */
 814:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Compare2Config( TIMER_TypeDef* TIMERx , uint32_t CompValue2 )
 815:Peripherals/src/gd32f1x0_timer.c **** {
 816:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC2 = CompValue2;
 817:Peripherals/src/gd32f1x0_timer.c **** }
 818:Peripherals/src/gd32f1x0_timer.c **** 
 819:Peripherals/src/gd32f1x0_timer.c **** /**
 820:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Capture or Compare Register value
 821:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 822:Peripherals/src/gd32f1x0_timer.c ****   * @param  CompValue3: the Capture / Compare1 register new value
 823:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 824:Peripherals/src/gd32f1x0_timer.c ****   */
 825:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Compare3Config( TIMER_TypeDef* TIMERx , uint32_t CompValue3 )
 826:Peripherals/src/gd32f1x0_timer.c **** {
 827:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC3 = CompValue3;
 828:Peripherals/src/gd32f1x0_timer.c **** }
 829:Peripherals/src/gd32f1x0_timer.c **** 
 830:Peripherals/src/gd32f1x0_timer.c **** /**
 831:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Capture or Compare Register value
 832:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 833:Peripherals/src/gd32f1x0_timer.c ****   * @param  CompValue4: the Capture / Compare1 register new value
ARM GAS  /tmp/ccgj9LzW.s 			page 16


 834:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 835:Peripherals/src/gd32f1x0_timer.c ****   */
 836:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Compare4Config( TIMER_TypeDef* TIMERx , uint32_t CompValue4 )
 837:Peripherals/src/gd32f1x0_timer.c **** {
 838:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC4 = CompValue4;
 839:Peripherals/src/gd32f1x0_timer.c **** }
 840:Peripherals/src/gd32f1x0_timer.c **** 
 841:Peripherals/src/gd32f1x0_timer.c **** /**
 842:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Force the TIMERx output level to high or low 
 843:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 844:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Forced: forced the output level.
 845:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 846:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_HIGH: Force output high level 
 847:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_LOW : Force output low level 
 848:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 849:Peripherals/src/gd32f1x0_timer.c ****   */
 850:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Forced_OC1( TIMER_TypeDef* TIMERx , uint16_t TIMER_Forced )
 851:Peripherals/src/gd32f1x0_timer.c **** {
 852:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
 853:Peripherals/src/gd32f1x0_timer.c ****     
 854:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 855:Peripherals/src/gd32f1x0_timer.c ****     
 856:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH1OM Bits */
 857:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OM);
 858:Peripherals/src/gd32f1x0_timer.c ****     
 859:Peripherals/src/gd32f1x0_timer.c ****     /* Configure The Forced output Mode */
 860:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_Forced ;
 861:Peripherals/src/gd32f1x0_timer.c ****     
 862:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 863:Peripherals/src/gd32f1x0_timer.c **** }
 864:Peripherals/src/gd32f1x0_timer.c ****  
 865:Peripherals/src/gd32f1x0_timer.c **** /**
 866:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Force the TIMERx output level to high or low 
 867:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
 868:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Forced: forced the output level.
 869:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 870:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_HIGH: Force output high level 
 871:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_LOW : Force output low level 
 872:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 873:Peripherals/src/gd32f1x0_timer.c ****   */
 874:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Forced_OC2( TIMER_TypeDef* TIMERx , uint16_t TIMER_Forced )
 875:Peripherals/src/gd32f1x0_timer.c **** {
 876:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
 877:Peripherals/src/gd32f1x0_timer.c ****     
 878:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 879:Peripherals/src/gd32f1x0_timer.c ****     
 880:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH2OM Bits */
 881:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OM);
 882:Peripherals/src/gd32f1x0_timer.c ****     
 883:Peripherals/src/gd32f1x0_timer.c ****     /* Configure The Forced output Mode */
 884:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_Forced << 8);
 885:Peripherals/src/gd32f1x0_timer.c ****     
 886:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 887:Peripherals/src/gd32f1x0_timer.c **** }
 888:Peripherals/src/gd32f1x0_timer.c **** 
 889:Peripherals/src/gd32f1x0_timer.c **** /**
 890:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Force the TIMERx output level to high or low 
ARM GAS  /tmp/ccgj9LzW.s 			page 17


 891:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 892:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Forced: forced the output level.
 893:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 894:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_HIGH: Force output high level 
 895:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_LOW : Force output low level 
 896:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 897:Peripherals/src/gd32f1x0_timer.c ****   */
 898:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Forced_OC3( TIMER_TypeDef* TIMERx , uint16_t TIMER_Forced )
 899:Peripherals/src/gd32f1x0_timer.c **** {
 900:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
 901:Peripherals/src/gd32f1x0_timer.c ****     
 902:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 903:Peripherals/src/gd32f1x0_timer.c ****     
 904:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH3OM Bits */
 905:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OM);
 906:Peripherals/src/gd32f1x0_timer.c ****     
 907:Peripherals/src/gd32f1x0_timer.c ****     /* Configure The Forced output Mode */
 908:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_Forced ;
 909:Peripherals/src/gd32f1x0_timer.c ****     
 910:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 911:Peripherals/src/gd32f1x0_timer.c **** }
 912:Peripherals/src/gd32f1x0_timer.c **** 
 913:Peripherals/src/gd32f1x0_timer.c **** /**
 914:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Force the TIMERx output level to high or low 
 915:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
 916:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Forced: forced the output level.
 917:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 918:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_HIGH: Force output high level 
 919:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FORCED_LOW : Force output low level 
 920:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 921:Peripherals/src/gd32f1x0_timer.c ****   */
 922:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Forced_OC4( TIMER_TypeDef* TIMERx , uint16_t TIMER_Forced )
 923:Peripherals/src/gd32f1x0_timer.c **** {
 924:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
 925:Peripherals/src/gd32f1x0_timer.c ****     
 926:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 927:Peripherals/src/gd32f1x0_timer.c ****     
 928:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH4OM Bits */
 929:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OM);
 930:Peripherals/src/gd32f1x0_timer.c ****     
 931:Peripherals/src/gd32f1x0_timer.c ****     /* Configure The Forced output Mode */
 932:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_Forced << 8);
 933:Peripherals/src/gd32f1x0_timer.c ****     
 934:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 935:Peripherals/src/gd32f1x0_timer.c **** }
 936:Peripherals/src/gd32f1x0_timer.c **** 
 937:Peripherals/src/gd32f1x0_timer.c **** /**
 938:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER Capture or Compare Preload Control bit 
 939:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
 940:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE.
 941:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 942:Peripherals/src/gd32f1x0_timer.c ****   */
 943:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CC_PreloadControl( TIMER_TypeDef* TIMERx , TypeState NewValue )
 944:Peripherals/src/gd32f1x0_timer.c **** { 
 945:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 946:Peripherals/src/gd32f1x0_timer.c ****     {
 947:Peripherals/src/gd32f1x0_timer.c ****         /* Set the CCSE Bit */
ARM GAS  /tmp/ccgj9LzW.s 			page 18


 948:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_CCSE;
 949:Peripherals/src/gd32f1x0_timer.c ****     }
 950:Peripherals/src/gd32f1x0_timer.c ****     else
 951:Peripherals/src/gd32f1x0_timer.c ****     {
 952:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the CCSE Bit */
 953:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~((uint16_t)TIMER_CTLR2_CCSE);
 954:Peripherals/src/gd32f1x0_timer.c ****     }
 955:Peripherals/src/gd32f1x0_timer.c **** }
 956:Peripherals/src/gd32f1x0_timer.c **** 
 957:Peripherals/src/gd32f1x0_timer.c **** 
 958:Peripherals/src/gd32f1x0_timer.c **** /**
 959:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 1 Capture or Compare Preload register
 960:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
 961:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPreload : state of the TIMERx Preload register
 962:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 963:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_ENABLE
 964:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_DISABLE
 965:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 966:Peripherals/src/gd32f1x0_timer.c ****   */
 967:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1_Preload( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPreload )
 968:Peripherals/src/gd32f1x0_timer.c **** {
 969:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
 970:Peripherals/src/gd32f1x0_timer.c ****     
 971:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 972:Peripherals/src/gd32f1x0_timer.c ****     
 973:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH1OSE Bit */
 974:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OSE);
 975:Peripherals/src/gd32f1x0_timer.c ****     
 976:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable  the Output Compare Preload  */
 977:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCPreload;
 978:Peripherals/src/gd32f1x0_timer.c ****     
 979:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 980:Peripherals/src/gd32f1x0_timer.c **** }
 981:Peripherals/src/gd32f1x0_timer.c **** 
 982:Peripherals/src/gd32f1x0_timer.c **** /**
 983:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 2 Capture or Compare Preload register
 984:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
 985:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPreload : state of the TIMERx Preload register
 986:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
 987:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_ENABLE
 988:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_DISABLE
 989:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
 990:Peripherals/src/gd32f1x0_timer.c ****   */
 991:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2_Preload( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPreload )
 992:Peripherals/src/gd32f1x0_timer.c **** {
 993:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
 994:Peripherals/src/gd32f1x0_timer.c ****     
 995:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 996:Peripherals/src/gd32f1x0_timer.c ****     
 997:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH2OSE Bit */
 998:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OSE);
 999:Peripherals/src/gd32f1x0_timer.c ****     
1000:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable  the Output Compare Preload  */
1001:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCPreload << 8);
1002:Peripherals/src/gd32f1x0_timer.c ****     
1003:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
1004:Peripherals/src/gd32f1x0_timer.c **** }
ARM GAS  /tmp/ccgj9LzW.s 			page 19


1005:Peripherals/src/gd32f1x0_timer.c **** 
1006:Peripherals/src/gd32f1x0_timer.c **** /**
1007:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 3 Capture or Compare Preload register
1008:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1009:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPreload : state of the TIMERx Preload register
1010:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1011:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_ENABLE
1012:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_DISABLE
1013:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1014:Peripherals/src/gd32f1x0_timer.c ****   */
1015:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3_Preload( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPreload )
1016:Peripherals/src/gd32f1x0_timer.c **** {
1017:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
1018:Peripherals/src/gd32f1x0_timer.c ****     
1019:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1020:Peripherals/src/gd32f1x0_timer.c ****     
1021:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH3OSE Bit */
1022:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OSE);
1023:Peripherals/src/gd32f1x0_timer.c ****     
1024:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable  the Output Compare Preload  */
1025:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCPreload;
1026:Peripherals/src/gd32f1x0_timer.c ****     
1027:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1028:Peripherals/src/gd32f1x0_timer.c **** }
1029:Peripherals/src/gd32f1x0_timer.c **** 
1030:Peripherals/src/gd32f1x0_timer.c **** /**
1031:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 4 Capture or Compare Preload register
1032:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1033:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPreload : state of the TIMERx Preload register
1034:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1035:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_ENABLE
1036:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_PRELOAD_DISABLE
1037:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1038:Peripherals/src/gd32f1x0_timer.c ****   */
1039:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC4_Preload( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPreload )
1040:Peripherals/src/gd32f1x0_timer.c **** {
1041:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
1042:Peripherals/src/gd32f1x0_timer.c ****     
1043:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1044:Peripherals/src/gd32f1x0_timer.c ****     
1045:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH4OSE Bit */
1046:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OSE);
1047:Peripherals/src/gd32f1x0_timer.c ****     
1048:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Preload  */
1049:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCPreload << 8);
1050:Peripherals/src/gd32f1x0_timer.c ****     
1051:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1052:Peripherals/src/gd32f1x0_timer.c **** }
1053:Peripherals/src/gd32f1x0_timer.c **** 
1054:Peripherals/src/gd32f1x0_timer.c **** /**
1055:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 1 Compare output Fast mode
1056:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1057:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCFast: state of the Compare Output Fast Enable Bit.
1058:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1059:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_ENABLE : output fast enable
1060:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_DISABLE: output fast disable
1061:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
ARM GAS  /tmp/ccgj9LzW.s 			page 20


1062:Peripherals/src/gd32f1x0_timer.c ****   */
1063:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1_FastConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCFast )
1064:Peripherals/src/gd32f1x0_timer.c **** {
1065:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
1066:Peripherals/src/gd32f1x0_timer.c ****     
1067:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
1068:Peripherals/src/gd32f1x0_timer.c ****     
1069:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH1OFE Bit */
1070:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OFE);
1071:Peripherals/src/gd32f1x0_timer.c ****     
1072:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Fast Bit  */
1073:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCFast;
1074:Peripherals/src/gd32f1x0_timer.c ****     
1075:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
1076:Peripherals/src/gd32f1x0_timer.c **** }
1077:Peripherals/src/gd32f1x0_timer.c **** 
1078:Peripherals/src/gd32f1x0_timer.c **** /**
1079:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 2 Compare output Fast mode
1080:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1081:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCFast: state of the Compare Output Fast Enable Bit.
1082:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1083:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_ENABLE : output fast enable
1084:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_DISABLE: output fast disable
1085:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1086:Peripherals/src/gd32f1x0_timer.c ****   */
1087:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2_FastConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCFast )
1088:Peripherals/src/gd32f1x0_timer.c **** {
1089:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
1090:Peripherals/src/gd32f1x0_timer.c ****     
1091:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
1092:Peripherals/src/gd32f1x0_timer.c ****     
1093:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH2OFE Bit */
1094:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OFE);
1095:Peripherals/src/gd32f1x0_timer.c ****     
1096:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Fast Bit  */
1097:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCFast << 8);
1098:Peripherals/src/gd32f1x0_timer.c ****     
1099:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
1100:Peripherals/src/gd32f1x0_timer.c **** }
1101:Peripherals/src/gd32f1x0_timer.c **** 
1102:Peripherals/src/gd32f1x0_timer.c **** /**
1103:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 3 Compare output Fast mode
1104:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1105:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCFast: state of the Compare Output Fast Enable Bit.
1106:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1107:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_ENABLE : output fast enable
1108:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_DISABLE: output fast disable
1109:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1110:Peripherals/src/gd32f1x0_timer.c ****   */
1111:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3_FastConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCFast )
1112:Peripherals/src/gd32f1x0_timer.c **** {
1113:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
1114:Peripherals/src/gd32f1x0_timer.c ****     
1115:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1116:Peripherals/src/gd32f1x0_timer.c ****     
1117:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH3OFE Bit */
1118:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OFE);
ARM GAS  /tmp/ccgj9LzW.s 			page 21


1119:Peripherals/src/gd32f1x0_timer.c ****     
1120:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Fast Bit  */
1121:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCFast;
1122:Peripherals/src/gd32f1x0_timer.c ****     
1123:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1124:Peripherals/src/gd32f1x0_timer.c **** }
1125:Peripherals/src/gd32f1x0_timer.c **** 
1126:Peripherals/src/gd32f1x0_timer.c **** /**
1127:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER channel 4 Compare output Fast mode
1128:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1129:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCFast: state of the Compare Output Fast Enable Bit.
1130:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1131:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_ENABLE : output fast enable
1132:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_FAST_DISABLE: output fast disable
1133:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1134:Peripherals/src/gd32f1x0_timer.c ****   */
1135:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC4_FastConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCFast )
1136:Peripherals/src/gd32f1x0_timer.c **** {
1137:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
1138:Peripherals/src/gd32f1x0_timer.c ****     
1139:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1140:Peripherals/src/gd32f1x0_timer.c ****     
1141:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH4OFE Bit */
1142:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OFE);
1143:Peripherals/src/gd32f1x0_timer.c ****     
1144:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Fast Bit */
1145:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCFast << 8);
1146:Peripherals/src/gd32f1x0_timer.c ****     
1147:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1148:Peripherals/src/gd32f1x0_timer.c **** }
1149:Peripherals/src/gd32f1x0_timer.c **** 
1150:Peripherals/src/gd32f1x0_timer.c **** /**
1151:Peripherals/src/gd32f1x0_timer.c ****   * @brief  If Clear the OCREF signal on an external event
1152:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1153:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCClear: new state of the Output Compare Clear Enable Bit.
1154:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1155:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_ENABLE : Output clear enable
1156:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_DISABLE: Output clear disable
1157:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1158:Peripherals/src/gd32f1x0_timer.c ****   */
1159:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1_RefClear( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCClear )
1160:Peripherals/src/gd32f1x0_timer.c **** {
1161:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
1162:Peripherals/src/gd32f1x0_timer.c ****     
1163:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
1164:Peripherals/src/gd32f1x0_timer.c ****     
1165:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH1OCE Bit */
1166:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OCE);
1167:Peripherals/src/gd32f1x0_timer.c ****     
1168:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Clear Bit */
1169:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCClear;
1170:Peripherals/src/gd32f1x0_timer.c ****     
1171:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
1172:Peripherals/src/gd32f1x0_timer.c **** }
1173:Peripherals/src/gd32f1x0_timer.c **** 
1174:Peripherals/src/gd32f1x0_timer.c **** /**
1175:Peripherals/src/gd32f1x0_timer.c ****   * @brief  If Clear the OCREF signal on an external event
ARM GAS  /tmp/ccgj9LzW.s 			page 22


1176:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1177:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCClear: new state the Output Compare Clear Enable Bit.
1178:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1179:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_ENABLE : Output clear enable
1180:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_DISABLE: Output clear disable
1181:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1182:Peripherals/src/gd32f1x0_timer.c ****   */
1183:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2_RefClear( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCClear )
1184:Peripherals/src/gd32f1x0_timer.c **** {
1185:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
1186:Peripherals/src/gd32f1x0_timer.c ****     
1187:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
1188:Peripherals/src/gd32f1x0_timer.c ****     
1189:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the OC2CE Bit */
1190:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OCE);
1191:Peripherals/src/gd32f1x0_timer.c ****     
1192:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Clear Bit */
1193:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCClear << 8);
1194:Peripherals/src/gd32f1x0_timer.c ****     
1195:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
1196:Peripherals/src/gd32f1x0_timer.c **** }
1197:Peripherals/src/gd32f1x0_timer.c **** 
1198:Peripherals/src/gd32f1x0_timer.c **** /**
1199:Peripherals/src/gd32f1x0_timer.c ****   * @brief  If Clear the OCREF signal on an external event
1200:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1201:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCClear: new state the Output Compare Clear Enable Bit.
1202:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1203:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_ENABLE : Output clear enable
1204:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_DISABLE: Output clear disable
1205:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1206:Peripherals/src/gd32f1x0_timer.c ****   */
1207:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3_RefClear( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCClear )
1208:Peripherals/src/gd32f1x0_timer.c **** {
1209:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;
1210:Peripherals/src/gd32f1x0_timer.c ****     
1211:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1212:Peripherals/src/gd32f1x0_timer.c ****     
1213:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CH3OCE Bit */
1214:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OCE);
1215:Peripherals/src/gd32f1x0_timer.c ****     
1216:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Clear Bit */
1217:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCClear;
1218:Peripherals/src/gd32f1x0_timer.c ****     
1219:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1220:Peripherals/src/gd32f1x0_timer.c **** }
1221:Peripherals/src/gd32f1x0_timer.c **** 
1222:Peripherals/src/gd32f1x0_timer.c **** /**
1223:Peripherals/src/gd32f1x0_timer.c ****   * @brief  If Clear the OCREF signal on an external event
1224:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1225:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCClear: new state the Output Compare Clear Enable Bit.
1226:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1227:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_ENABLE : Output clear enable
1228:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_CLEAR_DISABLE: Output clear disable
1229:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1230:Peripherals/src/gd32f1x0_timer.c ****   */
1231:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC4_RefClear( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCClear )
1232:Peripherals/src/gd32f1x0_timer.c **** {
ARM GAS  /tmp/ccgj9LzW.s 			page 23


1233:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0;  
1234:Peripherals/src/gd32f1x0_timer.c ****     
1235:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
1236:Peripherals/src/gd32f1x0_timer.c ****     
1237:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the OC4CE Bit */
1238:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OCE);
1239:Peripherals/src/gd32f1x0_timer.c ****     
1240:Peripherals/src/gd32f1x0_timer.c ****     /* Enable or Disable the Output Compare Clear Bit */
1241:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCClear << 8);
1242:Peripherals/src/gd32f1x0_timer.c ****     
1243:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
1244:Peripherals/src/gd32f1x0_timer.c **** }
1245:Peripherals/src/gd32f1x0_timer.c **** 
1246:Peripherals/src/gd32f1x0_timer.c **** /**
1247:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx channel 1 polarity.
1248:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1249:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPolarity : 
1250:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1251:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_HIGH:  active high
1252:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_LOW :  active low
1253:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1254:Peripherals/src/gd32f1x0_timer.c ****   */
1255:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPolarity)
1256:Peripherals/src/gd32f1x0_timer.c **** {
1257:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1258:Peripherals/src/gd32f1x0_timer.c ****     
1259:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1260:Peripherals/src/gd32f1x0_timer.c ****     
1261:Peripherals/src/gd32f1x0_timer.c ****     /* Configures the CH1P Bit */
1262:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH1P);
1263:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCPolarity;
1264:Peripherals/src/gd32f1x0_timer.c ****     
1265:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1266:Peripherals/src/gd32f1x0_timer.c **** }
1267:Peripherals/src/gd32f1x0_timer.c **** 
1268:Peripherals/src/gd32f1x0_timer.c **** /**
1269:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Channel 1 complementary polarity.
1270:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 15 , 16 , 17 } .
1271:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCNPolarity: 
1272:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1273:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_HIGH:  active high
1274:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_LOW:  active low
1275:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1276:Peripherals/src/gd32f1x0_timer.c ****   */
1277:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC1N_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCNPolarity)
1278:Peripherals/src/gd32f1x0_timer.c **** {
1279:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1280:Peripherals/src/gd32f1x0_timer.c ****     
1281:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1282:Peripherals/src/gd32f1x0_timer.c ****     
1283:Peripherals/src/gd32f1x0_timer.c ****     /* Configures the CH1NP Bit */
1284:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH1NP);
1285:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCNPolarity;
1286:Peripherals/src/gd32f1x0_timer.c ****     
1287:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1288:Peripherals/src/gd32f1x0_timer.c **** }
1289:Peripherals/src/gd32f1x0_timer.c **** 
ARM GAS  /tmp/ccgj9LzW.s 			page 24


1290:Peripherals/src/gd32f1x0_timer.c **** /**
1291:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx channel 2 polarity.
1292:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1293:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPolarity : 
1294:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1295:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_HIGH:  active high
1296:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_LOW :  active low
1297:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1298:Peripherals/src/gd32f1x0_timer.c ****   */
1299:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPolarity)
1300:Peripherals/src/gd32f1x0_timer.c **** {
1301:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1302:Peripherals/src/gd32f1x0_timer.c ****     
1303:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1304:Peripherals/src/gd32f1x0_timer.c ****     
1305:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CH2P Bit */
1306:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH2P);
1307:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 4);
1308:Peripherals/src/gd32f1x0_timer.c ****     
1309:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1310:Peripherals/src/gd32f1x0_timer.c **** }
1311:Peripherals/src/gd32f1x0_timer.c **** 
1312:Peripherals/src/gd32f1x0_timer.c **** /**
1313:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Channel 2 complementary polarity.
1314:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 } .
1315:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCNPolarity: 
1316:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1317:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_HIGH:  active high
1318:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_LOW:  active low
1319:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1320:Peripherals/src/gd32f1x0_timer.c ****   */
1321:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC2N_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCNPolarity)
1322:Peripherals/src/gd32f1x0_timer.c **** {
1323:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1324:Peripherals/src/gd32f1x0_timer.c ****     
1325:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1326:Peripherals/src/gd32f1x0_timer.c ****     
1327:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CH2NP Bit */
1328:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH2NP);
1329:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCNPolarity << 4);
1330:Peripherals/src/gd32f1x0_timer.c ****     
1331:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1332:Peripherals/src/gd32f1x0_timer.c **** }
1333:Peripherals/src/gd32f1x0_timer.c **** 
1334:Peripherals/src/gd32f1x0_timer.c **** /**
1335:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx channel 3 polarity.
1336:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 2 , 3 } .
1337:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPolarity : 
1338:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1339:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_HIGH:  active high
1340:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_LOW :  active low
1341:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1342:Peripherals/src/gd32f1x0_timer.c ****   */
1343:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPolarity)
1344:Peripherals/src/gd32f1x0_timer.c **** {
1345:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1346:Peripherals/src/gd32f1x0_timer.c ****     
ARM GAS  /tmp/ccgj9LzW.s 			page 25


1347:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1348:Peripherals/src/gd32f1x0_timer.c ****     
1349:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CH3P Bit */
1350:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH3P);
1351:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 8);
1352:Peripherals/src/gd32f1x0_timer.c ****     
1353:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1354:Peripherals/src/gd32f1x0_timer.c **** }
1355:Peripherals/src/gd32f1x0_timer.c **** 
1356:Peripherals/src/gd32f1x0_timer.c **** /**
1357:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Channel 3 complementary polarity.
1358:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 } .
1359:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCNPolarity:
1360:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1361:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_HIGH:  active high
1362:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCN_POLARITY_LOW :  active low
1363:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1364:Peripherals/src/gd32f1x0_timer.c ****   */
1365:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC3N_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCNPolarity)
1366:Peripherals/src/gd32f1x0_timer.c **** {
1367:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1368:Peripherals/src/gd32f1x0_timer.c ****     
1369:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1370:Peripherals/src/gd32f1x0_timer.c ****     
1371:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CH3NP Bit */
1372:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH3NP);
1373:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCNPolarity << 8);
1374:Peripherals/src/gd32f1x0_timer.c ****     
1375:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1376:Peripherals/src/gd32f1x0_timer.c **** }
1377:Peripherals/src/gd32f1x0_timer.c **** 
1378:Peripherals/src/gd32f1x0_timer.c **** /**
1379:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx channel 4 polarity.
1380:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 2 , 3 } .
1381:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCPolarity : 
1382:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1383:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_HIGH:  active high
1384:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OC_POLARITY_LOW :  active low
1385:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1386:Peripherals/src/gd32f1x0_timer.c ****   */
1387:Peripherals/src/gd32f1x0_timer.c **** void TIMER_OC4_Polarity( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCPolarity)
1388:Peripherals/src/gd32f1x0_timer.c **** {
1389:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche = 0;
1390:Peripherals/src/gd32f1x0_timer.c ****     
1391:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
1392:Peripherals/src/gd32f1x0_timer.c ****     
1393:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CH4P Bit */
1394:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH4P);
1395:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 12);
1396:Peripherals/src/gd32f1x0_timer.c ****     
1397:Peripherals/src/gd32f1x0_timer.c ****     
1398:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
1399:Peripherals/src/gd32f1x0_timer.c **** }
1400:Peripherals/src/gd32f1x0_timer.c **** 
1401:Peripherals/src/gd32f1x0_timer.c **** /**
1402:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Select the OCREF Clear source
1403:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 2 , 3 } .
ARM GAS  /tmp/ccgj9LzW.s 			page 26


1404:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_OCRef_Clear: 
1405:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1406:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCREF_CLEAR_ETRF     : The internal OCreference clear input is connected to ETRF
1407:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_OCREF_CLEAR_OCREFCLR : The internal OCreference clear input is connected to OCRE
1408:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1409:Peripherals/src/gd32f1x0_timer.c ****   */
1410:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectOCRefClear( TIMER_TypeDef* TIMERx , uint16_t TIMER_OCRef_Clear)
1411:Peripherals/src/gd32f1x0_timer.c **** {
1412:Peripherals/src/gd32f1x0_timer.c ****     /* Set the TIMER_OCReferenceClear source */
1413:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &=  (uint16_t)~( ( uint16_t )TIMER_SMC_OCCS);
1414:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |=  TIMER_OCRef_Clear ;
1415:Peripherals/src/gd32f1x0_timer.c **** }
1416:Peripherals/src/gd32f1x0_timer.c **** 
1417:Peripherals/src/gd32f1x0_timer.c **** /**
1418:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Turn-on or off the Channel x Capture or Compare .
1419:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1420:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Ch:
1421:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1422:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_1: 
1423:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_2: 
1424:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_3: 
1425:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_4: 
1426:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_CCx:  the TIMER Channel CCxE bit new value. 
1427:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be: 
1428:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CCX_ENABLE
1429:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CCX_DISABLE
1430:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1431:Peripherals/src/gd32f1x0_timer.c ****   */
1432:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CCxCmd( TIMER_TypeDef* TIMERx , uint16_t TIMER_Ch, uint16_t TIMER_CCx)
1433:Peripherals/src/gd32f1x0_timer.c **** {
1434:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmp = 0;
1435:Peripherals/src/gd32f1x0_timer.c ****     
1436:Peripherals/src/gd32f1x0_timer.c ****     tmp = CHE_CHE_SET << TIMER_Ch;
1437:Peripherals/src/gd32f1x0_timer.c ****     
1438:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CCx Bit  */
1439:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~ tmp;
1440:Peripherals/src/gd32f1x0_timer.c ****     
1441:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CCx Bit */ 
1442:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE |=  (uint16_t)( TIMER_CCx << TIMER_Ch);
1443:Peripherals/src/gd32f1x0_timer.c **** }
1444:Peripherals/src/gd32f1x0_timer.c **** 
1445:Peripherals/src/gd32f1x0_timer.c **** /**
1446:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Turn-on or off the Channel x complementary Capture or Compare 
1447:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 15 , 16 , 17 } .
1448:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Ch: 
1449:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1450:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_1: 
1451:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_2: 
1452:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CH_3: 
1453:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_CCxN: the Channel CCxN bit new value.
1454:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be: 
1455:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CCXN_ENABLE  
1456:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_CCXN_DISABLE
1457:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1458:Peripherals/src/gd32f1x0_timer.c ****   */
1459:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CCxNCmd( TIMER_TypeDef* TIMERx , uint16_t TIMER_Ch, uint16_t TIMER_CCxN)
1460:Peripherals/src/gd32f1x0_timer.c **** {
ARM GAS  /tmp/ccgj9LzW.s 			page 27


1461:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmp = 0;
1462:Peripherals/src/gd32f1x0_timer.c ****     
1463:Peripherals/src/gd32f1x0_timer.c ****     tmp = CHE_CHNE_SET << TIMER_Ch;
1464:Peripherals/src/gd32f1x0_timer.c ****     
1465:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the CCxN Bit  */
1466:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t) ~tmp;
1467:Peripherals/src/gd32f1x0_timer.c ****     
1468:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the CCxN Bit */ 
1469:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE |=  (uint16_t)( TIMER_CCxN << TIMER_Ch);
1470:Peripherals/src/gd32f1x0_timer.c **** }
1471:Peripherals/src/gd32f1x0_timer.c **** 
1472:Peripherals/src/gd32f1x0_timer.c **** /**
1473:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Select control shadow register update control.
1474:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 15 , 16 , 17 } .
1475:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewState: ENABLE or DISABLE. 
1476:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1477:Peripherals/src/gd32f1x0_timer.c ****   */
1478:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectCOM( TIMER_TypeDef* TIMERx , TypeState NewValue )
1479:Peripherals/src/gd32f1x0_timer.c **** {
1480:Peripherals/src/gd32f1x0_timer.c **** 
1481:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
1482:Peripherals/src/gd32f1x0_timer.c ****     {
1483:Peripherals/src/gd32f1x0_timer.c ****         /* Set the CCUC Bit */
1484:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_CCUC;
1485:Peripherals/src/gd32f1x0_timer.c ****     }
1486:Peripherals/src/gd32f1x0_timer.c ****     else
1487:Peripherals/src/gd32f1x0_timer.c ****     {
1488:Peripherals/src/gd32f1x0_timer.c ****         /* Reset the CCUC Bit */
1489:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_CCUC);
1490:Peripherals/src/gd32f1x0_timer.c ****     }
1491:Peripherals/src/gd32f1x0_timer.c **** }
1492:Peripherals/src/gd32f1x0_timer.c **** 
1493:Peripherals/src/gd32f1x0_timer.c **** 
1494:Peripherals/src/gd32f1x0_timer.c **** /**
1495:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Initialize the Input Capture parameters of the timer
1496:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 2 , 3 , 14 , 15 , 16 , 17 } .
1497:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICInitParaStruct: pointer to a  TIMER_ICInitPara structure
1498:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1499:Peripherals/src/gd32f1x0_timer.c ****   */
1500:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ICInit( TIMER_TypeDef* TIMERx ,  TIMER_ICInitPara* TIMER_ICInitParaStruct)
1501:Peripherals/src/gd32f1x0_timer.c **** {
1502:Peripherals/src/gd32f1x0_timer.c **** 
1503:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_1)
1504:Peripherals/src/gd32f1x0_timer.c ****     {
1505:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1506:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1507:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter);
1508:Peripherals/src/gd32f1x0_timer.c ****         
1509:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Input Capture Prescaler value */
1510:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1511:Peripherals/src/gd32f1x0_timer.c ****     }
1512:Peripherals/src/gd32f1x0_timer.c ****     else 
1513:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_2)
1514:Peripherals/src/gd32f1x0_timer.c ****     {
1515:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1516:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1517:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter);
ARM GAS  /tmp/ccgj9LzW.s 			page 28


1518:Peripherals/src/gd32f1x0_timer.c ****         
1519:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Input Capture Prescaler value */
1520:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1521:Peripherals/src/gd32f1x0_timer.c ****     }
1522:Peripherals/src/gd32f1x0_timer.c ****     else 
1523:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_3)
1524:Peripherals/src/gd32f1x0_timer.c ****     {
1525:Peripherals/src/gd32f1x0_timer.c ****         TI3_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1526:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1527:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter);
1528:Peripherals/src/gd32f1x0_timer.c ****         
1529:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Input Capture Prescaler value */
1530:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC3_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1531:Peripherals/src/gd32f1x0_timer.c ****     }
1532:Peripherals/src/gd32f1x0_timer.c ****     else
1533:Peripherals/src/gd32f1x0_timer.c ****     {
1534:Peripherals/src/gd32f1x0_timer.c ****         TI4_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1535:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1536:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter);
1537:Peripherals/src/gd32f1x0_timer.c ****         
1538:Peripherals/src/gd32f1x0_timer.c ****         /* Set the Input Capture Prescaler value */
1539:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC4_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1540:Peripherals/src/gd32f1x0_timer.c ****     }
1541:Peripherals/src/gd32f1x0_timer.c **** }
1542:Peripherals/src/gd32f1x0_timer.c **** 
1543:Peripherals/src/gd32f1x0_timer.c **** /**
1544:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Fill   TIMER_ICInitPara member with default value.
1545:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICInitParaStruct :  pointer to a  TIMER_ICInitPara structure
1546:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1547:Peripherals/src/gd32f1x0_timer.c ****   */
1548:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ICStructInit(  TIMER_ICInitPara* TIMER_ICInitParaStruct)
1549:Peripherals/src/gd32f1x0_timer.c **** {
1550:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_CH               = TIMER_CH_1;
1551:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICPolarity       = TIMER_IC_POLARITY_RISING;
1552:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICSelection      = TIMER_IC_SELECTION_DIRECTTI;
1553:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICPrescaler      = TIMER_IC_PSC_DIV1;
1554:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICFilter         = 0x00;
1555:Peripherals/src/gd32f1x0_timer.c **** }
1556:Peripherals/src/gd32f1x0_timer.c **** 
1557:Peripherals/src/gd32f1x0_timer.c **** /**
1558:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMER PWM input Capture mode parameters
1559:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1, 2 , 3 , 15 } .
1560:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICInitParaStruct: pointer to a  TIMER_ICInitPara structure
1561:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1562:Peripherals/src/gd32f1x0_timer.c ****   */
1563:Peripherals/src/gd32f1x0_timer.c **** void TIMER_PWMCaptureConfig( TIMER_TypeDef* TIMERx ,  TIMER_ICInitPara* TIMER_ICInitParaStruct )
1564:Peripherals/src/gd32f1x0_timer.c **** {
1565:Peripherals/src/gd32f1x0_timer.c ****     uint16_t icoppositepolarity      = TIMER_IC_POLARITY_RISING;
1566:Peripherals/src/gd32f1x0_timer.c ****     uint16_t icoppositeselection     = TIMER_IC_SELECTION_DIRECTTI;
1567:Peripherals/src/gd32f1x0_timer.c ****     
1568:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Opposite Input Polarity */
1569:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_ICPolarity == TIMER_IC_POLARITY_RISING )
1570:Peripherals/src/gd32f1x0_timer.c ****     {
1571:Peripherals/src/gd32f1x0_timer.c ****         icoppositepolarity = TIMER_IC_POLARITY_FALLING;
1572:Peripherals/src/gd32f1x0_timer.c ****     }
1573:Peripherals/src/gd32f1x0_timer.c ****     else
1574:Peripherals/src/gd32f1x0_timer.c ****     {
ARM GAS  /tmp/ccgj9LzW.s 			page 29


1575:Peripherals/src/gd32f1x0_timer.c ****         icoppositepolarity = TIMER_IC_POLARITY_RISING;
1576:Peripherals/src/gd32f1x0_timer.c ****     }
1577:Peripherals/src/gd32f1x0_timer.c ****     
1578:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Opposite Input */
1579:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_ICSelection == TIMER_IC_SELECTION_DIRECTTI )
1580:Peripherals/src/gd32f1x0_timer.c ****     {
1581:Peripherals/src/gd32f1x0_timer.c ****         icoppositeselection = TIMER_IC_SELECTION_INDIRECTTI;
1582:Peripherals/src/gd32f1x0_timer.c ****     }
1583:Peripherals/src/gd32f1x0_timer.c ****     else
1584:Peripherals/src/gd32f1x0_timer.c ****     {
1585:Peripherals/src/gd32f1x0_timer.c ****         icoppositeselection = TIMER_IC_SELECTION_DIRECTTI;
1586:Peripherals/src/gd32f1x0_timer.c ****     }
1587:Peripherals/src/gd32f1x0_timer.c ****     
1588:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_1 )
1589:Peripherals/src/gd32f1x0_timer.c ****     {        
1590:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1591:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1592:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter );
1593:Peripherals/src/gd32f1x0_timer.c ****         
1594:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1595:Peripherals/src/gd32f1x0_timer.c ****         
1596:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , icoppositepolarity, icoppositeselection, TIMER_ICInitParaStruct->TIMER
1597:Peripherals/src/gd32f1x0_timer.c ****         
1598:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1599:Peripherals/src/gd32f1x0_timer.c ****     }
1600:Peripherals/src/gd32f1x0_timer.c ****     else
1601:Peripherals/src/gd32f1x0_timer.c ****     { 
1602:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
1603:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICSelection,
1604:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_ICInitParaStruct->TIMER_ICFilter );
1605:Peripherals/src/gd32f1x0_timer.c ****         
1606:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
1607:Peripherals/src/gd32f1x0_timer.c ****         
1608:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , icoppositepolarity, icoppositeselection, TIMER_ICInitParaStruct->TIMER
1609:Peripherals/src/gd32f1x0_timer.c ****         
1610:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler );
1611:Peripherals/src/gd32f1x0_timer.c ****     }
1612:Peripherals/src/gd32f1x0_timer.c ****     
1613:Peripherals/src/gd32f1x0_timer.c **** }
1614:Peripherals/src/gd32f1x0_timer.c **** 
1615:Peripherals/src/gd32f1x0_timer.c **** /**
1616:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Read the TIMERx Input Capture value.
1617:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1618:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1619:Peripherals/src/gd32f1x0_timer.c ****   */
1620:Peripherals/src/gd32f1x0_timer.c **** uint32_t TIMER_GetCapture1( TIMER_TypeDef* TIMERx )
1621:Peripherals/src/gd32f1x0_timer.c **** {
1622:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC1;
1623:Peripherals/src/gd32f1x0_timer.c **** }
1624:Peripherals/src/gd32f1x0_timer.c **** 
1625:Peripherals/src/gd32f1x0_timer.c **** /**
1626:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Read the TIMERx Input Capture value.
1627:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1628:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1629:Peripherals/src/gd32f1x0_timer.c ****   */
1630:Peripherals/src/gd32f1x0_timer.c **** uint32_t TIMER_GetCapture2( TIMER_TypeDef* TIMERx )
1631:Peripherals/src/gd32f1x0_timer.c **** {
ARM GAS  /tmp/ccgj9LzW.s 			page 30


1632:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC2;
1633:Peripherals/src/gd32f1x0_timer.c **** }
1634:Peripherals/src/gd32f1x0_timer.c **** 
1635:Peripherals/src/gd32f1x0_timer.c **** /**
1636:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Read the TIMERx Input Capture value.
1637:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1638:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1639:Peripherals/src/gd32f1x0_timer.c ****   */
1640:Peripherals/src/gd32f1x0_timer.c **** uint32_t TIMER_GetCapture3( TIMER_TypeDef* TIMERx )
1641:Peripherals/src/gd32f1x0_timer.c **** {
1642:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC3;
1643:Peripherals/src/gd32f1x0_timer.c **** }
1644:Peripherals/src/gd32f1x0_timer.c **** 
1645:Peripherals/src/gd32f1x0_timer.c **** /**
1646:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Read the TIMERx Input Capture value.
1647:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1648:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1649:Peripherals/src/gd32f1x0_timer.c ****   */
1650:Peripherals/src/gd32f1x0_timer.c **** uint32_t TIMER_GetCapture4( TIMER_TypeDef* TIMERx )
1651:Peripherals/src/gd32f1x0_timer.c **** {
1652:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC4;
1653:Peripherals/src/gd32f1x0_timer.c **** }
1654:Peripherals/src/gd32f1x0_timer.c **** 
1655:Peripherals/src/gd32f1x0_timer.c **** /**
1656:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Input Capture prescaler.
1657:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
1658:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPSC: the Input Capture1 prescaler value.
1659:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1660:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV1: no prescaler
1661:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV2: divided by 2
1662:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV4: divided by 4
1663:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV8: divided by 8
1664:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1665:Peripherals/src/gd32f1x0_timer.c ****   */
1666:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Set_IC1_Prescaler( TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPSC)
1667:Peripherals/src/gd32f1x0_timer.c **** {
1668:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1ICP);
1669:Peripherals/src/gd32f1x0_timer.c ****     
1670:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 |= TIMER_ICPSC;
1671:Peripherals/src/gd32f1x0_timer.c **** }
1672:Peripherals/src/gd32f1x0_timer.c **** 
1673:Peripherals/src/gd32f1x0_timer.c **** /**
1674:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Input Capture prescaler.
1675:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1676:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPSC: the Input Capture1 prescaler value.
1677:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1678:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV1: no prescaler
1679:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV2: divided by 2
1680:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV4: divided by 4
1681:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV8: divided by 8
1682:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1683:Peripherals/src/gd32f1x0_timer.c ****   */
1684:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Set_IC2_Prescaler( TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPSC)
1685:Peripherals/src/gd32f1x0_timer.c **** {
1686:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2ICP);
1687:Peripherals/src/gd32f1x0_timer.c ****     
1688:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 |= (uint16_t)( TIMER_ICPSC << 8);
ARM GAS  /tmp/ccgj9LzW.s 			page 31


1689:Peripherals/src/gd32f1x0_timer.c **** }
1690:Peripherals/src/gd32f1x0_timer.c **** 
1691:Peripherals/src/gd32f1x0_timer.c **** /**
1692:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Input Capture prescaler.
1693:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1694:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPSC: the Input Capture1 prescaler value.
1695:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1696:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV1: no prescaler
1697:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV2: divided by 2
1698:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV4: divided by 4
1699:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV8: divided by 8
1700:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1701:Peripherals/src/gd32f1x0_timer.c ****   */
1702:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Set_IC3_Prescaler( TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPSC)
1703:Peripherals/src/gd32f1x0_timer.c **** {
1704:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3ICP);
1705:Peripherals/src/gd32f1x0_timer.c ****     
1706:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 |= TIMER_ICPSC;
1707:Peripherals/src/gd32f1x0_timer.c **** }
1708:Peripherals/src/gd32f1x0_timer.c **** 
1709:Peripherals/src/gd32f1x0_timer.c **** /**
1710:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Input Capture prescaler.
1711:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
1712:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPSC: the Input Capture1 prescaler value.
1713:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1714:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV1: no prescaler
1715:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV2: divided by 2
1716:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV4: divided by 4
1717:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_PSC_DIV8: divided by 8
1718:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1719:Peripherals/src/gd32f1x0_timer.c ****   */
1720:Peripherals/src/gd32f1x0_timer.c **** void TIMER_Set_IC4_Prescaler( TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPSC)
1721:Peripherals/src/gd32f1x0_timer.c **** {  
1722:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4ICP);
1723:Peripherals/src/gd32f1x0_timer.c ****     
1724:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 |= (uint16_t)( TIMER_ICPSC << 8);
1725:Peripherals/src/gd32f1x0_timer.c **** }
1726:Peripherals/src/gd32f1x0_timer.c **** 
1727:Peripherals/src/gd32f1x0_timer.c **** /**
1728:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure interrupts Enables
1729:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1730:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_IT:  the interrupts sources to Configure.
1731:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1732:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_UPDATE  : update Interrupt 
1733:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH1     : Channel 1 Capture or Compare Interrupt
1734:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH2     : Channel 2 Capture or Compare Interrupt
1735:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH3     : Channel 3 Capture or Compare Interrupt
1736:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH4     : Channel 4 Capture or Compare Interrupt
1737:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CCUG    : Commutation Interrupt
1738:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_TRIGGER : Trigger Interrupt
1739:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_BREAK   : Break Interrupt
1740:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE.
1741:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1742:Peripherals/src/gd32f1x0_timer.c ****   */
1743:Peripherals/src/gd32f1x0_timer.c **** void TIMER_INTConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_IT, TypeState NewValue )
1744:Peripherals/src/gd32f1x0_timer.c **** {  
1745:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
ARM GAS  /tmp/ccgj9LzW.s 			page 32


1746:Peripherals/src/gd32f1x0_timer.c ****     {
1747:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE |= TIMER_IT;
1748:Peripherals/src/gd32f1x0_timer.c ****     }
1749:Peripherals/src/gd32f1x0_timer.c ****     else
1750:Peripherals/src/gd32f1x0_timer.c ****     {
1751:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE &= (uint16_t)~TIMER_IT;
1752:Peripherals/src/gd32f1x0_timer.c ****     }
1753:Peripherals/src/gd32f1x0_timer.c **** }
1754:Peripherals/src/gd32f1x0_timer.c **** 
1755:Peripherals/src/gd32f1x0_timer.c **** /**
1756:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Generate the software event
1757:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1758:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_EventSrc: 
1759:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :  
1760:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_UPDATE  : update Event
1761:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_CH1     : Channel 1 Capture or Compare Event
1762:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_CH2     : Channel 2 Capture or Compare Event
1763:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_CH3     : Channel 3 Capture or Compare Event
1764:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_CH4     : Channel 4 Capture or Compare Event
1765:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_COM     : COM event  
1766:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_TRIGGER : Trigger Event
1767:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EVENT_SRC_BREAK   : Break event
1768:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1769:Peripherals/src/gd32f1x0_timer.c ****   */
1770:Peripherals/src/gd32f1x0_timer.c **** void TIMER_GenerateEvent( TIMER_TypeDef* TIMERx , uint16_t TIMER_EventSrc)
1771:Peripherals/src/gd32f1x0_timer.c **** { 
1772:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_EventSrc;
1773:Peripherals/src/gd32f1x0_timer.c **** }
1774:Peripherals/src/gd32f1x0_timer.c **** 
1775:Peripherals/src/gd32f1x0_timer.c **** /**
1776:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Get current flag status
1777:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1778:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_FLAG:
1779:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1780:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_UPDATE  : update Flag
1781:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH1     : Channel 1 Capture or Compare Flag
1782:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH2     : Channel 2 Capture or Compare Flag
1783:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH3     : Channel 3 Capture or Compare Flag
1784:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH4     : Channel 4 Capture or Compare Flag
1785:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_COM     : Commutation Flag
1786:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_TRIGGER : Trigger Flag
1787:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_BREAK   : Break Flag
1788:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH1OF   : Channel 1 Capture or Compare overcapture Flag
1789:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH2OF   : Channel 2 Capture or Compare overcapture Flag
1790:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH3OF   : Channel 3 Capture or Compare overcapture Flag
1791:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH4OF   : Channel 4 Capture or Compare overcapture Flag
1792:Peripherals/src/gd32f1x0_timer.c ****   * @retval The state of TIMER_FLAG ( SET or RESET ).
1793:Peripherals/src/gd32f1x0_timer.c ****   */
1794:Peripherals/src/gd32f1x0_timer.c **** TypeState TIMER_GetBitState( TIMER_TypeDef* TIMERx , uint16_t TIMER_FLAG )
1795:Peripherals/src/gd32f1x0_timer.c **** { 
1796:Peripherals/src/gd32f1x0_timer.c ****     if (( TIMERx->STR & TIMER_FLAG) != (uint16_t)RESET)
1797:Peripherals/src/gd32f1x0_timer.c ****     {
1798:Peripherals/src/gd32f1x0_timer.c ****         return SET;
1799:Peripherals/src/gd32f1x0_timer.c ****     }
1800:Peripherals/src/gd32f1x0_timer.c ****     else
1801:Peripherals/src/gd32f1x0_timer.c ****     {
1802:Peripherals/src/gd32f1x0_timer.c ****         return RESET;
ARM GAS  /tmp/ccgj9LzW.s 			page 33


1803:Peripherals/src/gd32f1x0_timer.c ****     }
1804:Peripherals/src/gd32f1x0_timer.c **** }
1805:Peripherals/src/gd32f1x0_timer.c **** 
1806:Peripherals/src/gd32f1x0_timer.c **** /**
1807:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Clear the flags
1808:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1809:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_FLAG: the flag bit to clear.
1810:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1811:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_UPDATE  : update Flag
1812:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH1     : Channel 1 Capture or Compare Flag
1813:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH2     : Channel 2 Capture or Compare Flag
1814:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH3     : Channel 3 Capture or Compare Flag
1815:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH4     : Channel 4 Capture or Compare Flag
1816:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_COM     : Commutation Flag
1817:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_TRIGGER : Trigger Flag
1818:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_BREAK   : Break Flag
1819:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH1OF   : Channel 1 Capture or Compare overcapture Flag
1820:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH2OF   : Channel 2 Capture or Compare overcapture Flag
1821:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH3OF   : Channel 3 Capture or Compare overcapture Flag
1822:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_FLAG_CH4OF   : Channel 4 Capture or Compare overcapture Flag
1823:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1824:Peripherals/src/gd32f1x0_timer.c ****   */
1825:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ClearBitState( TIMER_TypeDef* TIMERx , uint16_t TIMER_FLAG)
1826:Peripherals/src/gd32f1x0_timer.c **** {  
1827:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->STR = (uint16_t)~TIMER_FLAG;
1828:Peripherals/src/gd32f1x0_timer.c **** }
1829:Peripherals/src/gd32f1x0_timer.c **** 
1830:Peripherals/src/gd32f1x0_timer.c **** /**
1831:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Get interrupt state
1832:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1833:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_IT: 
1834:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1835:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_UPDATE: update Interrupt 
1836:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH1     : Channel 1 Capture or Compare Interrupt
1837:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH2     : Channel 2 Capture or Compare Interrupt
1838:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH3     : Channel 3 Capture or Compare Interrupt
1839:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH4     : Channel 4 Capture or Compare Interrupt
1840:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CCUG    : Commutation Interrupt
1841:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_TRIGGER : Trigger Interrupt
1842:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_BREAK   : Break Interrupt
1843:Peripherals/src/gd32f1x0_timer.c ****   * @retval The new state of the TIMER_INT(SET or RESET).
1844:Peripherals/src/gd32f1x0_timer.c ****   */
1845:Peripherals/src/gd32f1x0_timer.c **** TypeState TIMER_GetIntBitState( TIMER_TypeDef* TIMERx , uint16_t TIMER_IT)
1846:Peripherals/src/gd32f1x0_timer.c **** { 
1847:Peripherals/src/gd32f1x0_timer.c ****     uint16_t TypeState = 0x0, itenable = 0x0;
1848:Peripherals/src/gd32f1x0_timer.c ****     
1849:Peripherals/src/gd32f1x0_timer.c ****     TypeState = TIMERx->STR & TIMER_IT;  
1850:Peripherals/src/gd32f1x0_timer.c ****     itenable = TIMERx->DIE & TIMER_IT;
1851:Peripherals/src/gd32f1x0_timer.c ****     
1852:Peripherals/src/gd32f1x0_timer.c ****     if ((TypeState != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
1853:Peripherals/src/gd32f1x0_timer.c ****     {
1854:Peripherals/src/gd32f1x0_timer.c ****         return SET;
1855:Peripherals/src/gd32f1x0_timer.c ****     }
1856:Peripherals/src/gd32f1x0_timer.c ****     else
1857:Peripherals/src/gd32f1x0_timer.c ****     {
1858:Peripherals/src/gd32f1x0_timer.c ****         return RESET;
1859:Peripherals/src/gd32f1x0_timer.c ****     }
ARM GAS  /tmp/ccgj9LzW.s 			page 34


1860:Peripherals/src/gd32f1x0_timer.c **** }
1861:Peripherals/src/gd32f1x0_timer.c **** 
1862:Peripherals/src/gd32f1x0_timer.c **** /**
1863:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Clear the interrupt pending bits
1864:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 14 , 15 , 16 , 17 } .
1865:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_IT: 
1866:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1867:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_UPDATE: update Interrupt 
1868:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH1     : Channel 1 Capture or Compare Interrupt
1869:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH2     : Channel 2 Capture or Compare Interrupt
1870:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH3     : Channel 3 Capture or Compare Interrupt
1871:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CH4     : Channel 4 Capture or Compare Interrupt
1872:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_CCUG    : Commutation Interrupt
1873:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_TRIGGER : Trigger Interrupt
1874:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_INT_BREAK   : Break Interrupt
1875:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1876:Peripherals/src/gd32f1x0_timer.c ****   */
1877:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ClearIntBitState( TIMER_TypeDef* TIMERx , uint16_t TIMER_IT)
1878:Peripherals/src/gd32f1x0_timer.c **** {   
1879:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->STR = (uint16_t)~TIMER_IT;
1880:Peripherals/src/gd32f1x0_timer.c **** }
1881:Peripherals/src/gd32f1x0_timer.c **** 
1882:Peripherals/src/gd32f1x0_timer.c **** /**
1883:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the DMA .
1884:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 , 16 , 17 } .
1885:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_DMABase: DMA Base address.
1886:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1887:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CTLR1
1888:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CTLR2
1889:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_SMC
1890:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_DIE
1891:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_STR
1892:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_EVG
1893:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCTLR1
1894:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCTLR2
1895:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHE
1896:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CNT
1897:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_PSC
1898:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CARL
1899:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CREP
1900:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCC1
1901:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCC2
1902:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCC3 
1903:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_CHCC4
1904:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_BKDT
1905:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_DCTLR
1906:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_BASE_ADDR_DTRSF
1907:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_DMABurstLength: DMA Burst length. 
1908:Peripherals/src/gd32f1x0_timer.c ****   *     This value will be :
1909:Peripherals/src/gd32f1x0_timer.c ****   *            [ TIMER_DMA_BURST_1TRANSFER , TIMER_DMA_BURST_18TRANSFERS ]
1910:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1911:Peripherals/src/gd32f1x0_timer.c ****   */
1912:Peripherals/src/gd32f1x0_timer.c **** void TIMER_DMAConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_DMABase, uint16_t TIMER_DMABurstLength
1913:Peripherals/src/gd32f1x0_timer.c **** {
1914:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->DCTLR = TIMER_DMABase | TIMER_DMABurstLength;
1915:Peripherals/src/gd32f1x0_timer.c **** }
1916:Peripherals/src/gd32f1x0_timer.c **** 
ARM GAS  /tmp/ccgj9LzW.s 			page 35


1917:Peripherals/src/gd32f1x0_timer.c **** /**
1918:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx's DMA Requests
1919:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 15 , 16 , 17 } .
1920:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_DMASrc: the DMA Request sources.
1921:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1922:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_UPDATE  : update start DMA
1923:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_CH1     : Channel 1 Capture or Compare start DMA
1924:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_CH2     : Channel 2 Capture or Compare start DMA
1925:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_CH3     : Channel 3 Capture or Compare start DMA
1926:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_CH4     : Channel 4 Capture or Compare start DMA
1927:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_COM     : Commutation DMA
1928:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_DMA_TRIGGER : Trigger DMA
1929:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE.
1930:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1931:Peripherals/src/gd32f1x0_timer.c ****   */
1932:Peripherals/src/gd32f1x0_timer.c **** void TIMER_DMACmd( TIMER_TypeDef* TIMERx , uint16_t TIMER_DMASrc, TypeState NewValue )
1933:Peripherals/src/gd32f1x0_timer.c **** { 
1934:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
1935:Peripherals/src/gd32f1x0_timer.c ****     {
1936:Peripherals/src/gd32f1x0_timer.c ****         /* Enable the DMA */
1937:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE |= TIMER_DMASrc; 
1938:Peripherals/src/gd32f1x0_timer.c ****     }
1939:Peripherals/src/gd32f1x0_timer.c ****     else
1940:Peripherals/src/gd32f1x0_timer.c ****     {
1941:Peripherals/src/gd32f1x0_timer.c ****         /* Disable the DMA */
1942:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE &= (uint16_t)~TIMER_DMASrc;
1943:Peripherals/src/gd32f1x0_timer.c ****     }
1944:Peripherals/src/gd32f1x0_timer.c **** }
1945:Peripherals/src/gd32f1x0_timer.c **** 
1946:Peripherals/src/gd32f1x0_timer.c **** /**
1947:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Select the Capture or Compare DMA source
1948:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 , 16 , 17 } .
1949:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE 
1950:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1951:Peripherals/src/gd32f1x0_timer.c ****   */
1952:Peripherals/src/gd32f1x0_timer.c **** void TIMER_CC_DMA( TIMER_TypeDef* TIMERx , TypeState NewValue )
1953:Peripherals/src/gd32f1x0_timer.c **** {
1954:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
1955:Peripherals/src/gd32f1x0_timer.c ****     {
1956:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_DMAS;
1957:Peripherals/src/gd32f1x0_timer.c ****     }
1958:Peripherals/src/gd32f1x0_timer.c ****     else
1959:Peripherals/src/gd32f1x0_timer.c ****     {
1960:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_DMAS);
1961:Peripherals/src/gd32f1x0_timer.c ****     }
1962:Peripherals/src/gd32f1x0_timer.c **** }
1963:Peripherals/src/gd32f1x0_timer.c **** 
1964:Peripherals/src/gd32f1x0_timer.c **** /**
1965:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the internal Clock
1966:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx: x ={ 1 , 2 , 3 , 15 } 
1967:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1968:Peripherals/src/gd32f1x0_timer.c ****   */
1969:Peripherals/src/gd32f1x0_timer.c **** void TIMER_InternalClockConfig( TIMER_TypeDef* TIMERx )
1970:Peripherals/src/gd32f1x0_timer.c **** {
1971:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &=  (uint16_t)(~( ( uint16_t )TIMER_SMC_SMC));
1972:Peripherals/src/gd32f1x0_timer.c **** }
1973:Peripherals/src/gd32f1x0_timer.c **** 
ARM GAS  /tmp/ccgj9LzW.s 			page 36


1974:Peripherals/src/gd32f1x0_timer.c **** /**
1975:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the Internal Trigger as External Input Clock
1976:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1977:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_InputTriSrc: 
1978:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1979:Peripherals/src/gd32f1x0_timer.c ****   *     @arg  TIMER_TS_ITR0 : Internal Trigger 0
1980:Peripherals/src/gd32f1x0_timer.c ****   *     @arg  TIMER_TS_ITR1 : Internal Trigger 1
1981:Peripherals/src/gd32f1x0_timer.c ****   *     @arg  TIMER_TS_ITR2 : Internal Trigger 2
1982:Peripherals/src/gd32f1x0_timer.c ****   *     @arg  TIMER_TS_ITR3 : Internal Trigger 3
1983:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
1984:Peripherals/src/gd32f1x0_timer.c ****   */
1985:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ITRxExtClock( TIMER_TypeDef* TIMERx , uint16_t TIMER_InputTriSrc)
1986:Peripherals/src/gd32f1x0_timer.c **** {
1987:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Internal Trigger */
1988:Peripherals/src/gd32f1x0_timer.c ****     TIMER_SelectInputTrigger( TIMERx , TIMER_InputTriSrc);
1989:Peripherals/src/gd32f1x0_timer.c ****     
1990:Peripherals/src/gd32f1x0_timer.c ****     /* Select the External clock mode1 */
1991:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SLAVE_MODE_EXTERNAL1;
1992:Peripherals/src/gd32f1x0_timer.c **** }
1993:Peripherals/src/gd32f1x0_timer.c **** 
1994:Peripherals/src/gd32f1x0_timer.c **** /**
1995:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the External Trigger as External Input Clock
1996:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
1997:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_TIxExCLKSrc: Trigger source.
1998:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
1999:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TIX_EXCLK1_SRC_TI1ED : TI1 Edge Detector
2000:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TIX_EXCLK1_SRC_TI1   : Filtered Timer Input 1
2001:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TIX_EXCLK1_SRC_TI2   : Filtered Timer Input 2
2002:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPolarity: 
2003:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2004:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING
2005:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING
2006:Peripherals/src/gd32f1x0_timer.c ****   * @param  ICFilter: specifies the filter value.
2007:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x0 and 0xF.
2008:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2009:Peripherals/src/gd32f1x0_timer.c ****   */
2010:Peripherals/src/gd32f1x0_timer.c **** void TIMER_TIxExtCLkConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_TIxExCLKSrc,
2011:Peripherals/src/gd32f1x0_timer.c ****                                 uint16_t TIMER_ICPolarity, uint16_t ICFilter)
2012:Peripherals/src/gd32f1x0_timer.c **** {
2013:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Input Clock Source */
2014:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_TIxExCLKSrc == TIMER_TIX_EXCLK1_SRC_TI2)
2015:Peripherals/src/gd32f1x0_timer.c ****     {
2016:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICPolarity, TIMER_IC_SELECTION_DIRECTTI, ICFilter);
2017:Peripherals/src/gd32f1x0_timer.c ****     }
2018:Peripherals/src/gd32f1x0_timer.c ****     else
2019:Peripherals/src/gd32f1x0_timer.c ****     {
2020:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICPolarity, TIMER_IC_SELECTION_DIRECTTI, ICFilter);
2021:Peripherals/src/gd32f1x0_timer.c ****     }
2022:Peripherals/src/gd32f1x0_timer.c ****     
2023:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Trigger source */
2024:Peripherals/src/gd32f1x0_timer.c ****     TIMER_SelectInputTrigger( TIMERx , TIMER_TIxExCLKSrc);
2025:Peripherals/src/gd32f1x0_timer.c ****     
2026:Peripherals/src/gd32f1x0_timer.c ****     /* Enter the External clock mode1 */
2027:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SLAVE_MODE_EXTERNAL1;
2028:Peripherals/src/gd32f1x0_timer.c **** }
2029:Peripherals/src/gd32f1x0_timer.c **** 
2030:Peripherals/src/gd32f1x0_timer.c **** /**
ARM GAS  /tmp/ccgj9LzW.s 			page 37


2031:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the External clock Mode1
2032:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2033:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExtTriPrescaler: The external Trigger Prescaler.
2034:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2035:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_OFF: no divided.
2036:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV2: divided by 2.
2037:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV4: divided by 4.
2038:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV8: divided by 8.
2039:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExtTriPolarity:  Trigger Polarity.
2040:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2041:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_INVERTED   : active low or falling edge active.
2042:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_NONINVERTED: active high or rising edge active.
2043:Peripherals/src/gd32f1x0_timer.c ****   * @param  ExtTriFilter: External Trigger Filter.
2044:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F
2045:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2046:Peripherals/src/gd32f1x0_timer.c ****   */
2047:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ETRClockMode1Config( TIMER_TypeDef* TIMERx , uint16_t TIMER_ExTriPrescaler, uint16_t TIM
2048:Peripherals/src/gd32f1x0_timer.c ****                              uint16_t ExtTriFilter)
2049:Peripherals/src/gd32f1x0_timer.c **** {
2050:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpsmc = 0;
2051:Peripherals/src/gd32f1x0_timer.c ****     
2052:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the external Trigger  Clock source */
2053:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ETRConfig( TIMERx , TIMER_ExTriPrescaler, TIMER_ExTriPolarity, ExtTriFilter);
2054:Peripherals/src/gd32f1x0_timer.c ****     
2055:Peripherals/src/gd32f1x0_timer.c ****     /* Get the TIMERx SMC register value */
2056:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
2057:Peripherals/src/gd32f1x0_timer.c ****     
2058:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_SMC));
2059:Peripherals/src/gd32f1x0_timer.c ****     
2060:Peripherals/src/gd32f1x0_timer.c ****     /* Select the External clock mode1 */
2061:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_SLAVE_MODE_EXTERNAL1;
2062:Peripherals/src/gd32f1x0_timer.c ****     
2063:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Trigger selection : ETRF */
2064:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_TRGS));
2065:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_TS_ETRF;
2066:Peripherals/src/gd32f1x0_timer.c ****     
2067:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
2068:Peripherals/src/gd32f1x0_timer.c **** }
2069:Peripherals/src/gd32f1x0_timer.c **** 
2070:Peripherals/src/gd32f1x0_timer.c **** /**
2071:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the External clock Mode2
2072:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2073:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExtTriPrescaler: The external Trigger Prescaler.
2074:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2075:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_OFF: no divided.
2076:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV2: divided by 2.
2077:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV4: divided by 4.
2078:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV8: divided by 8.
2079:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExtTriPolarity:  Trigger Polarity.
2080:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2081:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_INVERTED   : active low or falling edge active.
2082:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_NONINVERTED: active high or rising edge active.
2083:Peripherals/src/gd32f1x0_timer.c ****   * @param  ExtTriFilter: External Trigger Filter.
2084:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F
2085:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2086:Peripherals/src/gd32f1x0_timer.c ****   */
2087:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ETRClockMode2Config( TIMER_TypeDef* TIMERx , uint16_t TIMER_ExTriPrescaler, 
ARM GAS  /tmp/ccgj9LzW.s 			page 38


2088:Peripherals/src/gd32f1x0_timer.c ****                              uint16_t TIMER_ExTriPolarity, uint16_t ExtTriFilter)
2089:Peripherals/src/gd32f1x0_timer.c **** {
2090:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the ETR Clock source */
2091:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ETRConfig( TIMERx , TIMER_ExTriPrescaler, TIMER_ExTriPolarity, ExtTriFilter);
2092:Peripherals/src/gd32f1x0_timer.c ****     
2093:Peripherals/src/gd32f1x0_timer.c ****     /* Select the External clock mode2 */
2094:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SMC_ECM2E;
2095:Peripherals/src/gd32f1x0_timer.c **** }
2096:Peripherals/src/gd32f1x0_timer.c **** 
2097:Peripherals/src/gd32f1x0_timer.c **** /**
2098:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Select the Input Trigger source
2099:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
2100:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_InputTriSrc: The Input Trigger source.
2101:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2102:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_ITR0    : Internal Trigger 0
2103:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_ITR1    : Internal Trigger 1
2104:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_ITR2    : Internal Trigger 2
2105:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_ITR3    : Internal Trigger 3
2106:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_TI1F_ED : TI1 Edge Detector
2107:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_TI1FP1  : Filtered Timer Input 1
2108:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_TI2FP2  : Filtered Timer Input 2
2109:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TS_ETRF    : External Trigger input
2110:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2111:Peripherals/src/gd32f1x0_timer.c ****   */
2112:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectInputTrigger( TIMER_TypeDef* TIMERx , uint16_t TIMER_InputTriSrc )
2113:Peripherals/src/gd32f1x0_timer.c **** {
2114:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpsmc = 0;
2115:Peripherals/src/gd32f1x0_timer.c ****     
2116:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
2117:Peripherals/src/gd32f1x0_timer.c ****     
2118:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the TS Bits */
2119:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_TRGS ));
2120:Peripherals/src/gd32f1x0_timer.c ****     
2121:Peripherals/src/gd32f1x0_timer.c ****     /* Set the Input Trigger source */
2122:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_InputTriSrc ;
2123:Peripherals/src/gd32f1x0_timer.c ****     
2124:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
2125:Peripherals/src/gd32f1x0_timer.c **** }
2126:Peripherals/src/gd32f1x0_timer.c **** 
2127:Peripherals/src/gd32f1x0_timer.c **** /**
2128:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Trigger Output Mode.
2129:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 6 , 15 } .
2130:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_TriOutSrc: 
2131:Peripherals/src/gd32f1x0_timer.c ****   *   if TIMERx:  x ={ 1 , 2 , 3 } 
2132:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2133:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_RESET  : The UPG bit in the TIMERx_EVG register as TriO.
2134:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_ENABLE : The CEN bit in TIMERx_CTLR1 as TriO.
2135:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_UPDATE : Update event as TriO.
2136:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC1    : capture or compare match ( CC1IF bit set ) as TriO.
2137:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC1REF : OC1REF as TriO.
2138:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC2REF : OC2REF as TriO.
2139:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC3REF : OC3REF as TriO.
2140:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC4REF : OC4REF as TriO.
2141:Peripherals/src/gd32f1x0_timer.c ****   *   if TIMERx:  x ={ 6 } 
2142:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2143:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_RESET  : The UPG bit in the TIMERx_EVG register as TriO.
2144:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_ENABLE : The CEN bit in TIMERx_CTLR1 as TriO.
ARM GAS  /tmp/ccgj9LzW.s 			page 39


2145:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_UPDATE : Update event as TriO.
2146:Peripherals/src/gd32f1x0_timer.c ****   *   if TIMERx:  x ={ 15 }  
2147:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2148:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_RESET  : The UPG bit in the TIMERx_EVG register as TriO.
2149:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_ENABLE : The CEN bit in TIMERx_CTLR1 as TriO.
2150:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_UPDATE : Update event as TriO.
2151:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC1    : capture or compare match ( CC1IF bit set ) as TriO.
2152:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC1REF : OC1REF as TriO.
2153:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_TRI_OUT_SRC_OC2REF : OC2REF as TriO.
2154:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2155:Peripherals/src/gd32f1x0_timer.c ****   */
2156:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectOutputTrigger( TIMER_TypeDef* TIMERx , uint16_t TIMER_TriOutSrc)
2157:Peripherals/src/gd32f1x0_timer.c **** {
2158:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the MMC Bits */
2159:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_MMC );
2160:Peripherals/src/gd32f1x0_timer.c ****     
2161:Peripherals/src/gd32f1x0_timer.c ****     /* Configures the TriO source */
2162:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 |=  TIMER_TriOutSrc;
2163:Peripherals/src/gd32f1x0_timer.c **** }
2164:Peripherals/src/gd32f1x0_timer.c **** 
2165:Peripherals/src/gd32f1x0_timer.c **** /**
2166:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Slave Mode
2167:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
2168:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_SlaveMode: 
2169:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2170:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SLAVE_MODE_RESET     : The trigger signal reset the timer
2171:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SLAVE_MODE_GATED     : The trigger signal enable the counter when high.
2172:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SLAVE_MODE_TRIGGER   : The trigger signal starts the counter.
2173:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_SLAVE_MODE_EXTERNAL1 : The trigger signal as a counter clock.
2174:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2175:Peripherals/src/gd32f1x0_timer.c ****   */
2176:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectSlaveMode( TIMER_TypeDef* TIMERx , uint16_t TIMER_SlaveMode )
2177:Peripherals/src/gd32f1x0_timer.c **** {
2178:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the SMC Bits */
2179:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &= (uint16_t)~( ( uint16_t )TIMER_SMC_SMC);
2180:Peripherals/src/gd32f1x0_timer.c ****     
2181:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Slave Mode */
2182:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SlaveMode;
2183:Peripherals/src/gd32f1x0_timer.c **** }
2184:Peripherals/src/gd32f1x0_timer.c **** 
2185:Peripherals/src/gd32f1x0_timer.c **** /**
2186:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TIMERx Master or Slave Mode
2187:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
2188:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_MasterSlaveMode: 
2189:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2190:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_MASTER_SLAVE_MODE_ENABLE  : synchronize master and slave by TriO 
2191:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_MASTER_SLAVE_MODE_DISABLE : Don't synchronize
2192:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2193:Peripherals/src/gd32f1x0_timer.c ****   */
2194:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectMasterSlaveMode( TIMER_TypeDef* TIMERx , uint16_t TIMER_MasterSlaveMode )
2195:Peripherals/src/gd32f1x0_timer.c **** {
2196:Peripherals/src/gd32f1x0_timer.c ****     /* Reset the MSM Bit */
2197:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &= (uint16_t)~( ( uint16_t )TIMER_SMC_MSM);
2198:Peripherals/src/gd32f1x0_timer.c ****     
2199:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the MSM Bit */
2200:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_MasterSlaveMode;
2201:Peripherals/src/gd32f1x0_timer.c **** }
ARM GAS  /tmp/ccgj9LzW.s 			page 40


2202:Peripherals/src/gd32f1x0_timer.c **** 
2203:Peripherals/src/gd32f1x0_timer.c **** /**
2204:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the External Trigger (ETR)
2205:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2206:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExTriPrescaler: external Trigger Prescaler.
2207:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2208:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_OFF : no divided.
2209:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV2: divided by 2.
2210:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV4: divided by 4.
2211:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_PSC_DIV8: divided by 8.
2212:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ExtTriPolarity:  Trigger Polarity.
2213:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2214:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_INVERTED   : active low or falling edge active.
2215:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_EXT_TRI_POLARITY_NONINVERTED: active high or rising edge active.
2216:Peripherals/src/gd32f1x0_timer.c ****   * @param  ExtTRGFilter: The External Trigger signal Filter.
2217:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F
2218:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2219:Peripherals/src/gd32f1x0_timer.c ****   */
2220:Peripherals/src/gd32f1x0_timer.c **** void TIMER_ETRConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_ExTriPrescaler, uint16_t TIMER_ExTriPo
2221:Peripherals/src/gd32f1x0_timer.c ****                    uint16_t ExtTriFilter)
2222:Peripherals/src/gd32f1x0_timer.c **** {
2223:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpsmc = 0;
2224:Peripherals/src/gd32f1x0_timer.c ****     
2225:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
2226:Peripherals/src/gd32f1x0_timer.c ****     
2227:Peripherals/src/gd32f1x0_timer.c ****     /*Reset the ETR Bits */
2228:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= SMC_ETR_MASK;
2229:Peripherals/src/gd32f1x0_timer.c ****     
2230:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Prescaler, the Filter value and the Polarity */
2231:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= (uint16_t)( TIMER_ExTriPrescaler | (uint16_t)( TIMER_ExTriPolarity | (uint16_t)(ExtTr
2232:Peripherals/src/gd32f1x0_timer.c ****     
2233:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
2234:Peripherals/src/gd32f1x0_timer.c **** }
2235:Peripherals/src/gd32f1x0_timer.c **** 
2236:Peripherals/src/gd32f1x0_timer.c **** /**
2237:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the Encoder Interface.
2238:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2239:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_EncoderMode: 
2240:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2241:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_ENCODER_MODE_TI1  : Counter counts on TI1FP1 edge depending on TI2FP2 level.
2242:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_ENCODER_MODE_TI2  : Counter counts on TI2FP2 edge depending on TI1FP1 level.
2243:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_ENCODER_MODE_TI12 : Counter counts on both TI1FP1 and TI2FP2 edges depending
2244:Peripherals/src/gd32f1x0_timer.c ****   *                                    on the level of the other input.
2245:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_IC1Polarity: input capture 1 Polarity
2246:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2247:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : capture Falling edge.
2248:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : capture  Rising edge.
2249:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_IC2Polarity: input capture 2 Polarity
2250:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2251:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : capture Falling edge.
2252:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : capture  Rising edge.
2253:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2254:Peripherals/src/gd32f1x0_timer.c ****   */
2255:Peripherals/src/gd32f1x0_timer.c **** void TIMER_EncoderInterfaceConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_EncoderMode,
2256:Peripherals/src/gd32f1x0_timer.c ****                                 uint16_t TIMER_IC1Polarity, uint16_t TIMER_IC2Polarity)
2257:Peripherals/src/gd32f1x0_timer.c **** {
2258:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpsmc     = 0;
ARM GAS  /tmp/ccgj9LzW.s 			page 41


2259:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0;
2260:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpche     = 0;
2261:Peripherals/src/gd32f1x0_timer.c ****     
2262:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
2263:Peripherals/src/gd32f1x0_timer.c ****     
2264:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
2265:Peripherals/src/gd32f1x0_timer.c ****     
2266:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
2267:Peripherals/src/gd32f1x0_timer.c ****     
2268:Peripherals/src/gd32f1x0_timer.c ****     /* select the encoder Mode */
2269:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_SMC));
2270:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_EncoderMode;
2271:Peripherals/src/gd32f1x0_timer.c ****     
2272:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)(( ( uint16_t )~( ( uint16_t )TIMER_CHCTLR1_CH1M)) & (uint16_t)(~( ( ui
2273:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_CHCTLR1_CH1M_0 | TIMER_CHCTLR1_CH2M_0;
2274:Peripherals/src/gd32f1x0_timer.c ****     
2275:Peripherals/src/gd32f1x0_timer.c ****     /* select the TI1 and the TI2 Polarities*/
2276:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )( TIMER_CHE_CH1P | TIMER_CHE_CH1NP)) & (uint16_t)~( ( uint16
2277:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_IC1Polarity | (uint16_t)( TIMER_IC2Polarity << (uint16_t)4));
2278:Peripherals/src/gd32f1x0_timer.c ****     
2279:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
2280:Peripherals/src/gd32f1x0_timer.c ****     
2281:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
2282:Peripherals/src/gd32f1x0_timer.c ****     
2283:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
2284:Peripherals/src/gd32f1x0_timer.c **** }
2285:Peripherals/src/gd32f1x0_timer.c **** 
2286:Peripherals/src/gd32f1x0_timer.c **** /**
2287:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the Hall sensor interface
2288:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2289:Peripherals/src/gd32f1x0_timer.c ****   * @param  NewValue: ENABLE or DISABLE.
2290:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2291:Peripherals/src/gd32f1x0_timer.c ****   */
2292:Peripherals/src/gd32f1x0_timer.c **** void TIMER_SelectHallSensor( TIMER_TypeDef* TIMERx , TypeState NewValue )
2293:Peripherals/src/gd32f1x0_timer.c **** {
2294:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
2295:Peripherals/src/gd32f1x0_timer.c ****     {
2296:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_TI1S;
2297:Peripherals/src/gd32f1x0_timer.c ****     }
2298:Peripherals/src/gd32f1x0_timer.c ****     else
2299:Peripherals/src/gd32f1x0_timer.c ****     {
2300:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_TI1S);
2301:Peripherals/src/gd32f1x0_timer.c ****     }
2302:Peripherals/src/gd32f1x0_timer.c **** }
2303:Peripherals/src/gd32f1x0_timer.c **** 
2304:Peripherals/src/gd32f1x0_timer.c **** /**
2305:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Remap TIMER14 Channel 1 input
2306:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 14 } .
2307:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_Remap: 
2308:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2309:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER14_GPIO     : connected to GPIO.
2310:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER14_RTC_CLK  : connected to RTC input clock ( LSE, LSI or HSE/div128 ).
2311:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER14_HSEDIV32 : connected to HSE/32 clock.  
2312:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER14_MCO      : connected to MCO clock ( HSI14, SYSCLK, HSI, HSE or PLL/2 ).  
2313:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2314:Peripherals/src/gd32f1x0_timer.c ****   */
2315:Peripherals/src/gd32f1x0_timer.c **** void TIMER_RemapConfig( TIMER_TypeDef* TIMERx , uint16_t TIMER_Remap)
ARM GAS  /tmp/ccgj9LzW.s 			page 42


2316:Peripherals/src/gd32f1x0_timer.c **** {
2317:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->RMP =  TIMER_Remap;
2318:Peripherals/src/gd32f1x0_timer.c **** }
2319:Peripherals/src/gd32f1x0_timer.c **** 
2320:Peripherals/src/gd32f1x0_timer.c **** 
2321:Peripherals/src/gd32f1x0_timer.c **** 
2322:Peripherals/src/gd32f1x0_timer.c **** /* Private functions */
2323:Peripherals/src/gd32f1x0_timer.c **** /**
2324:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TI1 as Capture Input.
2325:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 14 , 15 , 16 , 17 } .
2326:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPolarity: Input Capture Polarity.
2327:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2328:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : Capture rising edge
2329:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : Capture falling edge
2330:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICSelection: Input Capture source.
2331:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2332:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_DIRECTTI   : connected to IC1.
2333:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_INDIRECTTI : connected to IC2.
2334:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_TRC        : connected to TRC.
2335:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICFilter:  Input Capture Filter.
2336:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2337:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2338:Peripherals/src/gd32f1x0_timer.c ****   */
2339:Peripherals/src/gd32f1x0_timer.c **** static void TI1_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
2340:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter)
2341:Peripherals/src/gd32f1x0_timer.c **** {
  24              		.loc 1 2341 0
  25              		.cfi_startproc
  26              		@ args = 0, pretend = 0, frame = 0
  27              		@ frame_needed = 0, uses_anonymous_args = 0
  28              		@ link register save eliminated.
  29              	.LVL0:
  30 0000 30B4     		push	{r4, r5}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 5, -4
  35              	.LVL1:
2342:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0, tmpche = 0;
2343:Peripherals/src/gd32f1x0_timer.c ****     
2344:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 1 */
2345:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH1E);
  36              		.loc 1 2345 0
  37 0002 048C     		ldrh	r4, [r0, #32]
  38 0004 24F00104 		bic	r4, r4, #1
  39 0008 2404     		lsls	r4, r4, #16
  40 000a 240C     		lsrs	r4, r4, #16
  41 000c 0484     		strh	r4, [r0, #32]	@ movhi
2346:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
  42              		.loc 1 2346 0
  43 000e 048B     		ldrh	r4, [r0, #24]
  44              	.LVL2:
2347:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
  45              		.loc 1 2347 0
  46 0010 058C     		ldrh	r5, [r0, #32]
  47              	.LVL3:
2348:Peripherals/src/gd32f1x0_timer.c ****     
ARM GAS  /tmp/ccgj9LzW.s 			page 43


2349:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Input and Configure the filter */
2350:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)(( ( uint16_t )~( ( uint16_t )TIMER_CHCTLR1_CH1M)) & ( ( uint16_t )~( (
  48              		.loc 1 2350 0
  49 0012 24F0F304 		bic	r4, r4, #243
  50              	.LVL4:
  51 0016 2404     		lsls	r4, r4, #16
  52 0018 240C     		lsrs	r4, r4, #16
  53              	.LVL5:
2351:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)(TIMER_ICSelection | (uint16_t)(TIMER_ICFilter << (uint16_t)4));
  54              		.loc 1 2351 0
  55 001a 1B01     		lsls	r3, r3, #4
  56              	.LVL6:
  57 001c 9BB2     		uxth	r3, r3
  58 001e 1A43     		orrs	r2, r2, r3
  59              	.LVL7:
  60 0020 1443     		orrs	r4, r4, r2
  61              	.LVL8:
2352:Peripherals/src/gd32f1x0_timer.c ****     
2353:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Polarity and channel enable Bit */
2354:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )(TIMER_CHE_CH1P | TIMER_CHE_CH1NP));
  62              		.loc 1 2354 0
  63 0022 25F00A03 		bic	r3, r5, #10
  64 0026 1B04     		lsls	r3, r3, #16
  65 0028 1B0C     		lsrs	r3, r3, #16
  66              	.LVL9:
2355:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)(TIMER_ICPolarity | (uint16_t)TIMER_CHE_CH1E);
  67              		.loc 1 2355 0
  68 002a 1943     		orrs	r1, r1, r3
  69              	.LVL10:
  70 002c 41F00103 		orr	r3, r1, #1
  71              	.LVL11:
2356:Peripherals/src/gd32f1x0_timer.c ****     
2357:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
  72              		.loc 1 2357 0
  73 0030 0483     		strh	r4, [r0, #24]	@ movhi
2358:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
  74              		.loc 1 2358 0
  75 0032 0384     		strh	r3, [r0, #32]	@ movhi
2359:Peripherals/src/gd32f1x0_timer.c **** }
  76              		.loc 1 2359 0
  77 0034 30BC     		pop	{r4, r5}
  78              	.LVL12:
  79 0036 7047     		bx	lr
  80              		.cfi_endproc
  81              	.LFE118:
  83              		.section	.text.TI2_Config,"ax",%progbits
  84              		.align	2
  85              		.thumb
  86              		.thumb_func
  88              	TI2_Config:
  89              	.LFB119:
2360:Peripherals/src/gd32f1x0_timer.c **** 
2361:Peripherals/src/gd32f1x0_timer.c **** /**
2362:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TI2 as Capture Input.
2363:Peripherals/src/gd32f1x0_timer.c ****   * @note   None
2364:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 , 15 } .
2365:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPolarity:  Input Capture Polarity.
ARM GAS  /tmp/ccgj9LzW.s 			page 44


2366:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be : 
2367:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : Capture rising edge
2368:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : Capture falling edge
2369:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICSelection:  Input Capture source.
2370:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2371:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_DIRECTTI   : connected to IC2.
2372:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_INDIRECTTI : connected to IC1.
2373:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_TRC        : connected to TRC.
2374:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICFilter:  Input Capture Filter.
2375:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2376:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2377:Peripherals/src/gd32f1x0_timer.c ****   */
2378:Peripherals/src/gd32f1x0_timer.c **** static void TI2_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
2379:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter)
2380:Peripherals/src/gd32f1x0_timer.c **** {
  90              		.loc 1 2380 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.LVL13:
  96 0000 30B4     		push	{r4, r5}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 5, -4
 101              	.LVL14:
2381:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr1 = 0, tmpche = 0, tmp = 0;
2382:Peripherals/src/gd32f1x0_timer.c ****     
2383:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 2 */
2384:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH2E);
 102              		.loc 1 2384 0
 103 0002 048C     		ldrh	r4, [r0, #32]
 104 0004 24F01004 		bic	r4, r4, #16
 105 0008 2404     		lsls	r4, r4, #16
 106 000a 240C     		lsrs	r4, r4, #16
 107 000c 0484     		strh	r4, [r0, #32]	@ movhi
2385:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 108              		.loc 1 2385 0
 109 000e 058B     		ldrh	r5, [r0, #24]
 110              	.LVL15:
2386:Peripherals/src/gd32f1x0_timer.c ****     tmpche     = TIMERx->CHE;
 111              		.loc 1 2386 0
 112 0010 048C     		ldrh	r4, [r0, #32]
 113              	.LVL16:
2387:Peripherals/src/gd32f1x0_timer.c ****     tmp        = (uint16_t)(TIMER_ICPolarity << 4);
 114              		.loc 1 2387 0
 115 0012 0901     		lsls	r1, r1, #4
 116              	.LVL17:
 117 0014 89B2     		uxth	r1, r1
 118              	.LVL18:
2388:Peripherals/src/gd32f1x0_timer.c ****     
2389:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Input and Configure the filter */
2390:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)(( ( uint16_t )~( ( uint16_t )TIMER_CHCTLR1_CH2M)) & ( ( uint16_t )~( (
 119              		.loc 1 2390 0
 120 0016 25F44075 		bic	r5, r5, #768
 121              	.LVL19:
ARM GAS  /tmp/ccgj9LzW.s 			page 45


 122 001a 2D05     		lsls	r5, r5, #20
 123 001c 2D0D     		lsrs	r5, r5, #20
 124              	.LVL20:
2391:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)(TIMER_ICFilter << 12);
 125              		.loc 1 2391 0
 126 001e 1B03     		lsls	r3, r3, #12
 127              	.LVL21:
 128 0020 9BB2     		uxth	r3, r3
 129 0022 1D43     		orrs	r5, r5, r3
 130              	.LVL22:
2392:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)(TIMER_ICSelection << 8); 
 131              		.loc 1 2392 0
 132 0024 1202     		lsls	r2, r2, #8
 133              	.LVL23:
 134 0026 92B2     		uxth	r2, r2
 135 0028 1543     		orrs	r5, r5, r2
 136              	.LVL24:
2393:Peripherals/src/gd32f1x0_timer.c ****     
2394:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Polarity and channel enable Bit */
2395:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )(TIMER_CHE_CH2P | TIMER_CHE_CH2NP));
 137              		.loc 1 2395 0
 138 002a 24F0A003 		bic	r3, r4, #160
 139 002e 1B04     		lsls	r3, r3, #16
 140 0030 1B0C     		lsrs	r3, r3, #16
 141              	.LVL25:
2396:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)(tmp | (uint16_t)TIMER_CHE_CH2E);  
 142              		.loc 1 2396 0
 143 0032 0B43     		orrs	r3, r3, r1
 144              	.LVL26:
 145 0034 43F01003 		orr	r3, r3, #16
 146              	.LVL27:
2397:Peripherals/src/gd32f1x0_timer.c ****     
2398:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1 ;
 147              		.loc 1 2398 0
 148 0038 0583     		strh	r5, [r0, #24]	@ movhi
2399:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE     = tmpche;
 149              		.loc 1 2399 0
 150 003a 0384     		strh	r3, [r0, #32]	@ movhi
2400:Peripherals/src/gd32f1x0_timer.c **** }
 151              		.loc 1 2400 0
 152 003c 30BC     		pop	{r4, r5}
 153              	.LVL28:
 154 003e 7047     		bx	lr
 155              		.cfi_endproc
 156              	.LFE119:
 158              		.section	.text.TI3_Config,"ax",%progbits
 159              		.align	2
 160              		.thumb
 161              		.thumb_func
 163              	TI3_Config:
 164              	.LFB120:
2401:Peripherals/src/gd32f1x0_timer.c **** 
2402:Peripherals/src/gd32f1x0_timer.c **** /**
2403:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TI3 as Capture Input
2404:Peripherals/src/gd32f1x0_timer.c ****   * @note   None
2405:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2406:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPolarity:  Input Capture Polarity.
ARM GAS  /tmp/ccgj9LzW.s 			page 46


2407:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be : 
2408:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : Capture rising edge
2409:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : Capture falling edge
2410:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICSelection:  Input Capture source.
2411:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2412:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_DIRECTTI   : connected to IC3.
2413:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_INDIRECTTI : connected to IC4.
2414:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_TRC        : connected to TRC.
2415:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICFilter:  Input Capture Filter.
2416:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2417:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2418:Peripherals/src/gd32f1x0_timer.c ****   */
2419:Peripherals/src/gd32f1x0_timer.c **** static void TI3_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
2420:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter)
2421:Peripherals/src/gd32f1x0_timer.c **** {
 165              		.loc 1 2421 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 170              	.LVL29:
 171 0000 30B4     		push	{r4, r5}
 172              	.LCFI2:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 4, -8
 175              		.cfi_offset 5, -4
 176              	.LVL30:
2422:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0, tmpche = 0, tmp = 0;
2423:Peripherals/src/gd32f1x0_timer.c ****     
2424:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 3 */
2425:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH3E);
 177              		.loc 1 2425 0
 178 0002 048C     		ldrh	r4, [r0, #32]
 179 0004 24F48074 		bic	r4, r4, #256
 180 0008 2404     		lsls	r4, r4, #16
 181 000a 240C     		lsrs	r4, r4, #16
 182 000c 0484     		strh	r4, [r0, #32]	@ movhi
2426:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 183              		.loc 1 2426 0
 184 000e 848B     		ldrh	r4, [r0, #28]
 185              	.LVL31:
2427:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 186              		.loc 1 2427 0
 187 0010 058C     		ldrh	r5, [r0, #32]
 188              	.LVL32:
2428:Peripherals/src/gd32f1x0_timer.c ****     tmp = (uint16_t)(TIMER_ICPolarity << 8);
 189              		.loc 1 2428 0
 190 0012 0902     		lsls	r1, r1, #8
 191              	.LVL33:
 192 0014 89B2     		uxth	r1, r1
 193              	.LVL34:
2429:Peripherals/src/gd32f1x0_timer.c ****     
2430:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Input and Configure the filter */
2431:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)(( ( uint16_t )~( ( uint16_t )TIMER_CHCTLR2_CH3M)) & ( ( uint16_t )~( (
 194              		.loc 1 2431 0
 195 0016 24F0F304 		bic	r4, r4, #243
 196              	.LVL35:
ARM GAS  /tmp/ccgj9LzW.s 			page 47


 197 001a 2404     		lsls	r4, r4, #16
 198 001c 240C     		lsrs	r4, r4, #16
 199              	.LVL36:
2432:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)(TIMER_ICSelection | (uint16_t)(TIMER_ICFilter << (uint16_t)4));
 200              		.loc 1 2432 0
 201 001e 1B01     		lsls	r3, r3, #4
 202              	.LVL37:
 203 0020 9BB2     		uxth	r3, r3
 204 0022 1A43     		orrs	r2, r2, r3
 205              	.LVL38:
 206 0024 1443     		orrs	r4, r4, r2
 207              	.LVL39:
2433:Peripherals/src/gd32f1x0_timer.c ****     
2434:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Polarity and channel enable Bit */
2435:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )(TIMER_CHE_CH3P | TIMER_CHE_CH3NP));
 208              		.loc 1 2435 0
 209 0026 25F42063 		bic	r3, r5, #2560
 210 002a 1B04     		lsls	r3, r3, #16
 211 002c 1B0C     		lsrs	r3, r3, #16
 212              	.LVL40:
2436:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)(tmp | (uint16_t)TIMER_CHE_CH3E);  
 213              		.loc 1 2436 0
 214 002e 1943     		orrs	r1, r1, r3
 215              	.LVL41:
 216 0030 41F48071 		orr	r1, r1, #256
 217              	.LVL42:
2437:Peripherals/src/gd32f1x0_timer.c ****     
2438:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 218              		.loc 1 2438 0
 219 0034 8483     		strh	r4, [r0, #28]	@ movhi
2439:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE     = tmpche;
 220              		.loc 1 2439 0
 221 0036 0184     		strh	r1, [r0, #32]	@ movhi
2440:Peripherals/src/gd32f1x0_timer.c **** }
 222              		.loc 1 2440 0
 223 0038 30BC     		pop	{r4, r5}
 224              	.LVL43:
 225 003a 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE120:
 229              		.section	.text.TI4_Config,"ax",%progbits
 230              		.align	2
 231              		.thumb
 232              		.thumb_func
 234              	TI4_Config:
 235              	.LFB121:
2441:Peripherals/src/gd32f1x0_timer.c **** 
2442:Peripherals/src/gd32f1x0_timer.c **** /**
2443:Peripherals/src/gd32f1x0_timer.c ****   * @brief  Configure the TI4 as Capture Input
2444:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMERx:  x ={ 1 , 2 , 3 } .
2445:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICPolarity:  Input Capture Polarity.
2446:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be : 
2447:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_RISING  : Capture rising edge
2448:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_POLARITY_FALLING : Capture falling edge
2449:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICSelection:  Input Capture source.
2450:Peripherals/src/gd32f1x0_timer.c ****   *   This value will be :
2451:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_DIRECTTI   : connected to IC4.
ARM GAS  /tmp/ccgj9LzW.s 			page 48


2452:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_INDIRECTTI : connected to IC3.
2453:Peripherals/src/gd32f1x0_timer.c ****   *     @arg TIMER_IC_SELECTION_TRC        : connected to TRC.
2454:Peripherals/src/gd32f1x0_timer.c ****   * @param  TIMER_ICFilter:  Input Capture Filter.
2455:Peripherals/src/gd32f1x0_timer.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2456:Peripherals/src/gd32f1x0_timer.c ****   * @retval None
2457:Peripherals/src/gd32f1x0_timer.c ****   */
2458:Peripherals/src/gd32f1x0_timer.c **** static void TI4_Config(TIMER_TypeDef* TIMERx , uint16_t TIMER_ICPolarity, uint16_t TIMER_ICSelectio
2459:Peripherals/src/gd32f1x0_timer.c ****                        uint16_t TIMER_ICFilter)
2460:Peripherals/src/gd32f1x0_timer.c **** {
 236              		.loc 1 2460 0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 241              	.LVL44:
 242 0000 30B4     		push	{r4, r5}
 243              	.LCFI3:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 4, -8
 246              		.cfi_offset 5, -4
 247              	.LVL45:
2461:Peripherals/src/gd32f1x0_timer.c ****     uint16_t tmpchctlr2 = 0, tmpche = 0, tmp = 0;
2462:Peripherals/src/gd32f1x0_timer.c ****     
2463:Peripherals/src/gd32f1x0_timer.c ****     /* Disable the Channel 4 */
2464:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH4E);
 248              		.loc 1 2464 0
 249 0002 048C     		ldrh	r4, [r0, #32]
 250 0004 24F48054 		bic	r4, r4, #4096
 251 0008 2404     		lsls	r4, r4, #16
 252 000a 240C     		lsrs	r4, r4, #16
 253 000c 0484     		strh	r4, [r0, #32]	@ movhi
2465:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 254              		.loc 1 2465 0
 255 000e 858B     		ldrh	r5, [r0, #28]
 256              	.LVL46:
2466:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 257              		.loc 1 2466 0
 258 0010 048C     		ldrh	r4, [r0, #32]
 259              	.LVL47:
2467:Peripherals/src/gd32f1x0_timer.c ****     tmp = (uint16_t)(TIMER_ICPolarity << 12);
 260              		.loc 1 2467 0
 261 0012 0903     		lsls	r1, r1, #12
 262              	.LVL48:
 263 0014 89B2     		uxth	r1, r1
 264              	.LVL49:
2468:Peripherals/src/gd32f1x0_timer.c ****     
2469:Peripherals/src/gd32f1x0_timer.c ****     /* Select the Input and Configure the filter */
2470:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)( ( uint16_t )(~(uint16_t)TIMER_CHCTLR2_CH4M) & ( ( uint16_t )~( ( uint
 265              		.loc 1 2470 0
 266 0016 25F44075 		bic	r5, r5, #768
 267              	.LVL50:
 268 001a 2D05     		lsls	r5, r5, #20
 269 001c 2D0D     		lsrs	r5, r5, #20
 270              	.LVL51:
2471:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)(TIMER_ICSelection << 8);
 271              		.loc 1 2471 0
 272 001e 1202     		lsls	r2, r2, #8
ARM GAS  /tmp/ccgj9LzW.s 			page 49


 273              	.LVL52:
 274 0020 92B2     		uxth	r2, r2
 275 0022 1543     		orrs	r5, r5, r2
 276              	.LVL53:
2472:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)(TIMER_ICFilter << 12);  
 277              		.loc 1 2472 0
 278 0024 1B03     		lsls	r3, r3, #12
 279              	.LVL54:
 280 0026 9BB2     		uxth	r3, r3
 281 0028 1D43     		orrs	r5, r5, r3
 282              	.LVL55:
2473:Peripherals/src/gd32f1x0_timer.c ****     
2474:Peripherals/src/gd32f1x0_timer.c ****     /* Configure the Polarity and channel enable Bit */
2475:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )(TIMER_CHE_CH4P | TIMER_CHE_CH4NP));
2476:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )(TIMER_CHE_CH4P));
 283              		.loc 1 2476 0
 284 002a 24F40054 		bic	r4, r4, #8192
 285              	.LVL56:
 286 002e 6404     		lsls	r4, r4, #17
 287 0030 640C     		lsrs	r4, r4, #17
 288              	.LVL57:
2477:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)(tmp | (uint16_t)TIMER_CHE_CH4E);
 289              		.loc 1 2477 0
 290 0032 2143     		orrs	r1, r1, r4
 291              	.LVL58:
 292 0034 41F48051 		orr	r1, r1, #4096
 293              	.LVL59:
2478:Peripherals/src/gd32f1x0_timer.c ****     
2479:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 294              		.loc 1 2479 0
 295 0038 8583     		strh	r5, [r0, #28]	@ movhi
2480:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 296              		.loc 1 2480 0
 297 003a 0184     		strh	r1, [r0, #32]	@ movhi
2481:Peripherals/src/gd32f1x0_timer.c **** }
 298              		.loc 1 2481 0
 299 003c 30BC     		pop	{r4, r5}
 300              	.LVL60:
 301 003e 7047     		bx	lr
 302              		.cfi_endproc
 303              	.LFE121:
 305              		.section	.text.TIMER_DeInit,"ax",%progbits
 306              		.align	2
 307              		.global	TIMER_DeInit
 308              		.thumb
 309              		.thumb_func
 311              	TIMER_DeInit:
 312              	.LFB29:
  57:Peripherals/src/gd32f1x0_timer.c **** {
 313              		.loc 1 57 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 318              	.LVL61:
  58:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER1)
 319              		.loc 1 58 0
ARM GAS  /tmp/ccgj9LzW.s 			page 50


 320 0000 374B     		ldr	r3, .L14
 321 0002 9842     		cmp	r0, r3
 322 0004 0AD1     		bne	.L6
  60:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER1;
 323              		.loc 1 60 0
 324 0006 03F56443 		add	r3, r3, #58368
 325 000a DA68     		ldr	r2, [r3, #12]
 326 000c 42F40062 		orr	r2, r2, #2048
 327 0010 DA60     		str	r2, [r3, #12]
  61:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER1;
 328              		.loc 1 61 0
 329 0012 DA68     		ldr	r2, [r3, #12]
 330 0014 22F40062 		bic	r2, r2, #2048
 331 0018 DA60     		str	r2, [r3, #12]
 332 001a 7047     		bx	lr
 333              	.L6:
  64:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER2)
 334              		.loc 1 64 0
 335 001c B0F1804F 		cmp	r0, #1073741824
 336 0020 09D1     		bne	.L8
  66:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER2RST;
 337              		.loc 1 66 0
 338 0022 304B     		ldr	r3, .L14+4
 339 0024 1A69     		ldr	r2, [r3, #16]
 340 0026 42F00102 		orr	r2, r2, #1
 341 002a 1A61     		str	r2, [r3, #16]
  67:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER2;
 342              		.loc 1 67 0
 343 002c 1A69     		ldr	r2, [r3, #16]
 344 002e 22F00102 		bic	r2, r2, #1
 345 0032 1A61     		str	r2, [r3, #16]
 346 0034 7047     		bx	lr
 347              	.L8:
  70:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER3)
 348              		.loc 1 70 0
 349 0036 2C4B     		ldr	r3, .L14+8
 350 0038 9842     		cmp	r0, r3
 351 003a 0AD1     		bne	.L9
  72:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER3RST;
 352              		.loc 1 72 0
 353 003c 03F50333 		add	r3, r3, #134144
 354 0040 1A69     		ldr	r2, [r3, #16]
 355 0042 42F00202 		orr	r2, r2, #2
 356 0046 1A61     		str	r2, [r3, #16]
  73:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER3;
 357              		.loc 1 73 0
 358 0048 1A69     		ldr	r2, [r3, #16]
 359 004a 22F00202 		bic	r2, r2, #2
 360 004e 1A61     		str	r2, [r3, #16]
 361 0050 7047     		bx	lr
 362              	.L9:
  76:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER6)
 363              		.loc 1 76 0
 364 0052 264B     		ldr	r3, .L14+12
 365 0054 9842     		cmp	r0, r3
 366 0056 0AD1     		bne	.L10
  78:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER6;
ARM GAS  /tmp/ccgj9LzW.s 			page 51


 367              		.loc 1 78 0
 368 0058 03F50033 		add	r3, r3, #131072
 369 005c 1A69     		ldr	r2, [r3, #16]
 370 005e 42F01002 		orr	r2, r2, #16
 371 0062 1A61     		str	r2, [r3, #16]
  79:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER6; 
 372              		.loc 1 79 0
 373 0064 1A69     		ldr	r2, [r3, #16]
 374 0066 22F01002 		bic	r2, r2, #16
 375 006a 1A61     		str	r2, [r3, #16]
 376 006c 7047     		bx	lr
 377              	.L10:
  82:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER14) 
 378              		.loc 1 82 0
 379 006e 204B     		ldr	r3, .L14+16
 380 0070 9842     		cmp	r0, r3
 381 0072 0AD1     		bne	.L11
  84:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR |= RCC_APB1PERIPH_TIMER14;
 382              		.loc 1 84 0
 383 0074 03F5F833 		add	r3, r3, #126976
 384 0078 1A69     		ldr	r2, [r3, #16]
 385 007a 42F48072 		orr	r2, r2, #256
 386 007e 1A61     		str	r2, [r3, #16]
  85:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB1RCR &= ~RCC_APB1PERIPH_TIMER14; 
 387              		.loc 1 85 0
 388 0080 1A69     		ldr	r2, [r3, #16]
 389 0082 22F48072 		bic	r2, r2, #256
 390 0086 1A61     		str	r2, [r3, #16]
 391 0088 7047     		bx	lr
 392              	.L11:
  88:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER15)
 393              		.loc 1 88 0
 394 008a 1A4B     		ldr	r3, .L14+20
 395 008c 9842     		cmp	r0, r3
 396 008e 0AD1     		bne	.L12
  90:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER15;
 397              		.loc 1 90 0
 398 0090 03F55043 		add	r3, r3, #53248
 399 0094 DA68     		ldr	r2, [r3, #12]
 400 0096 42F48032 		orr	r2, r2, #65536
 401 009a DA60     		str	r2, [r3, #12]
  91:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER15; 
 402              		.loc 1 91 0
 403 009c DA68     		ldr	r2, [r3, #12]
 404 009e 22F48032 		bic	r2, r2, #65536
 405 00a2 DA60     		str	r2, [r3, #12]
 406 00a4 7047     		bx	lr
 407              	.L12:
  94:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER16)
 408              		.loc 1 94 0
 409 00a6 144B     		ldr	r3, .L14+24
 410 00a8 9842     		cmp	r0, r3
 411 00aa 0AD1     		bne	.L13
  96:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER16;
 412              		.loc 1 96 0
 413 00ac 03F54C43 		add	r3, r3, #52224
 414 00b0 DA68     		ldr	r2, [r3, #12]
ARM GAS  /tmp/ccgj9LzW.s 			page 52


 415 00b2 42F40032 		orr	r2, r2, #131072
 416 00b6 DA60     		str	r2, [r3, #12]
  97:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER16; 
 417              		.loc 1 97 0
 418 00b8 DA68     		ldr	r2, [r3, #12]
 419 00ba 22F40032 		bic	r2, r2, #131072
 420 00be DA60     		str	r2, [r3, #12]
 421 00c0 7047     		bx	lr
 422              	.L13:
 100:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMERx == TIMER17)
 423              		.loc 1 100 0
 424 00c2 0E4B     		ldr	r3, .L14+28
 425 00c4 9842     		cmp	r0, r3
 426 00c6 09D1     		bne	.L5
 102:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR |= RCC_APB2PERIPH_TIMER17;
 427              		.loc 1 102 0
 428 00c8 03F54843 		add	r3, r3, #51200
 429 00cc DA68     		ldr	r2, [r3, #12]
 430 00ce 42F48022 		orr	r2, r2, #262144
 431 00d2 DA60     		str	r2, [r3, #12]
 103:Peripherals/src/gd32f1x0_timer.c ****         RCC->APB2RCR &= ~RCC_APB2PERIPH_TIMER17; 
 432              		.loc 1 103 0
 433 00d4 DA68     		ldr	r2, [r3, #12]
 434 00d6 22F48022 		bic	r2, r2, #262144
 435 00da DA60     		str	r2, [r3, #12]
 436              	.L5:
 437 00dc 7047     		bx	lr
 438              	.L15:
 439 00de 00BF     		.align	2
 440              	.L14:
 441 00e0 002C0140 		.word	1073818624
 442 00e4 00100240 		.word	1073876992
 443 00e8 00040040 		.word	1073742848
 444 00ec 00100040 		.word	1073745920
 445 00f0 00200040 		.word	1073750016
 446 00f4 00400140 		.word	1073823744
 447 00f8 00440140 		.word	1073824768
 448 00fc 00480140 		.word	1073825792
 449              		.cfi_endproc
 450              	.LFE29:
 452              		.section	.text.TIMER_BaseInit,"ax",%progbits
 453              		.align	2
 454              		.global	TIMER_BaseInit
 455              		.thumb
 456              		.thumb_func
 458              	TIMER_BaseInit:
 459              	.LFB30:
 114:Peripherals/src/gd32f1x0_timer.c **** {
 460              		.loc 1 114 0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 465              	.LVL62:
 117:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 = TIMERx->CTLR1;  
 466              		.loc 1 117 0
 467 0000 0388     		ldrh	r3, [r0]
ARM GAS  /tmp/ccgj9LzW.s 			page 53


 468 0002 9BB2     		uxth	r3, r3
 469              	.LVL63:
 119:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER2) || ( TIMERx == TIMER3))
 470              		.loc 1 119 0
 471 0004 174A     		ldr	r2, .L22
 472 0006 9042     		cmp	r0, r2
 473 0008 06D0     		beq	.L17
 119:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER2) || ( TIMERx == TIMER3))
 474              		.loc 1 119 0 is_stmt 0 discriminator 1
 475 000a B0F1804F 		cmp	r0, #1073741824
 476 000e 03D0     		beq	.L17
 477 0010 A2F59432 		sub	r2, r2, #75776
 478 0014 9042     		cmp	r0, r2
 479 0016 03D1     		bne	.L18
 480              	.L17:
 122:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 &= (uint16_t)(~( ( uint16_t )( TIMER_CTLR1_DIR | TIMER_CTLR1_CAM)));
 481              		.loc 1 122 0 is_stmt 1
 482 0018 23F07003 		bic	r3, r3, #112
 483              	.LVL64:
 123:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 |= (uint32_t)TIMER_BaseInitParaStruct->TIMER_CounterMode;
 484              		.loc 1 123 0
 485 001c 4A88     		ldrh	r2, [r1, #2]
 486 001e 1343     		orrs	r3, r3, r2
 487              	.LVL65:
 488              	.L18:
 126:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx != TIMER6 )
 489              		.loc 1 126 0
 490 0020 114A     		ldr	r2, .L22+4
 491 0022 9042     		cmp	r0, r2
 492 0024 04D0     		beq	.L19
 129:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR1_CDIV));
 493              		.loc 1 129 0
 494 0026 23F44073 		bic	r3, r3, #768
 495              	.LVL66:
 496 002a 9BB2     		uxth	r3, r3
 497              	.LVL67:
 130:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr1 |= (uint32_t)TIMER_BaseInitParaStruct->TIMER_ClockDivision;
 498              		.loc 1 130 0
 499 002c 0A89     		ldrh	r2, [r1, #8]
 500 002e 1343     		orrs	r3, r3, r2
 501              	.LVL68:
 502              	.L19:
 133:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 = tmpctlr1;
 503              		.loc 1 133 0
 504 0030 0380     		strh	r3, [r0]	@ movhi
 136:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CARL = TIMER_BaseInitParaStruct->TIMER_Period ;
 505              		.loc 1 136 0
 506 0032 4B68     		ldr	r3, [r1, #4]
 507              	.LVL69:
 508 0034 C362     		str	r3, [r0, #44]
 139:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->PSC = TIMER_BaseInitParaStruct->TIMER_Prescaler;
 509              		.loc 1 139 0
 510 0036 0B88     		ldrh	r3, [r1]
 511 0038 0385     		strh	r3, [r0, #40]	@ movhi
 141:Peripherals/src/gd32f1x0_timer.c ****     if (( TIMERx == TIMER1)  || 
 512              		.loc 1 141 0
 513 003a 0A4B     		ldr	r3, .L22
ARM GAS  /tmp/ccgj9LzW.s 			page 54


 514 003c 9842     		cmp	r0, r3
 515 003e 0BD0     		beq	.L20
 141:Peripherals/src/gd32f1x0_timer.c ****     if (( TIMERx == TIMER1)  || 
 516              		.loc 1 141 0 is_stmt 0 discriminator 1
 517 0040 03F5A053 		add	r3, r3, #5120
 518 0044 9842     		cmp	r0, r3
 519 0046 07D0     		beq	.L20
 142:Peripherals/src/gd32f1x0_timer.c ****         ( TIMERx == TIMER15) || 
 520              		.loc 1 142 0 is_stmt 1
 521 0048 03F58063 		add	r3, r3, #1024
 522 004c 9842     		cmp	r0, r3
 523 004e 03D0     		beq	.L20
 143:Peripherals/src/gd32f1x0_timer.c ****         ( TIMERx == TIMER16) || 
 524              		.loc 1 143 0
 525 0050 03F58063 		add	r3, r3, #1024
 526 0054 9842     		cmp	r0, r3
 527 0056 01D1     		bne	.L21
 528              	.L20:
 147:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CREP = TIMER_BaseInitParaStruct->TIMER_RepetitionCounter;
 529              		.loc 1 147 0
 530 0058 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 531 005a 0386     		strh	r3, [r0, #48]	@ movhi
 532              	.L21:
 151:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_PSC_RELOAD_NOW;   
 533              		.loc 1 151 0
 534 005c 0123     		movs	r3, #1
 535 005e 8382     		strh	r3, [r0, #20]	@ movhi
 536 0060 7047     		bx	lr
 537              	.L23:
 538 0062 00BF     		.align	2
 539              	.L22:
 540 0064 002C0140 		.word	1073818624
 541 0068 00100040 		.word	1073745920
 542              		.cfi_endproc
 543              	.LFE30:
 545              		.section	.text.TIMER_BaseStructInit,"ax",%progbits
 546              		.align	2
 547              		.global	TIMER_BaseStructInit
 548              		.thumb
 549              		.thumb_func
 551              	TIMER_BaseStructInit:
 552              	.LFB31:
 160:Peripherals/src/gd32f1x0_timer.c **** {
 553              		.loc 1 160 0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		@ link register save eliminated.
 558              	.LVL70:
 162:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_Period                = 0xFFFFFFFF;
 559              		.loc 1 162 0
 560 0000 4FF0FF33 		mov	r3, #-1
 561 0004 4360     		str	r3, [r0, #4]
 163:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_Prescaler             = 0x0000;
 562              		.loc 1 163 0
 563 0006 0023     		movs	r3, #0
 564 0008 0380     		strh	r3, [r0]	@ movhi
ARM GAS  /tmp/ccgj9LzW.s 			page 55


 164:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_ClockDivision         = TIMER_CDIV_DIV1;
 565              		.loc 1 164 0
 566 000a 0381     		strh	r3, [r0, #8]	@ movhi
 165:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_CounterMode           = TIMER_COUNTER_UP;
 567              		.loc 1 165 0
 568 000c 4380     		strh	r3, [r0, #2]	@ movhi
 166:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BaseInitParaStruct->TIMER_RepetitionCounter     = 0x0000;
 569              		.loc 1 166 0
 570 000e 8372     		strb	r3, [r0, #10]
 571 0010 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE31:
 575 0012 00BF     		.section	.text.TIMER_PrescalerConfig,"ax",%progbits
 576              		.align	2
 577              		.global	TIMER_PrescalerConfig
 578              		.thumb
 579              		.thumb_func
 581              	TIMER_PrescalerConfig:
 582              	.LFB32:
 180:Peripherals/src/gd32f1x0_timer.c **** {
 583              		.loc 1 180 0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588              	.LVL71:
 182:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->PSC = Prescaler;
 589              		.loc 1 182 0
 590 0000 0185     		strh	r1, [r0, #40]	@ movhi
 185:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_PSCReloadMode;
 591              		.loc 1 185 0
 592 0002 8282     		strh	r2, [r0, #20]	@ movhi
 593 0004 7047     		bx	lr
 594              		.cfi_endproc
 595              	.LFE32:
 597 0006 00BF     		.section	.text.TIMER_CounterMode,"ax",%progbits
 598              		.align	2
 599              		.global	TIMER_CounterMode
 600              		.thumb
 601              		.thumb_func
 603              	TIMER_CounterMode:
 604              	.LFB33:
 201:Peripherals/src/gd32f1x0_timer.c **** {
 605              		.loc 1 201 0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		@ link register save eliminated.
 610              	.LVL72:
 204:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 = TIMERx->CTLR1;
 611              		.loc 1 204 0
 612 0000 0388     		ldrh	r3, [r0]
 613              	.LVL73:
 207:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 &= (uint16_t)(~( ( uint16_t )( TIMER_CTLR1_DIR | TIMER_CTLR1_CAM )));
 614              		.loc 1 207 0
 615 0002 23F07003 		bic	r3, r3, #112
 616              	.LVL74:
ARM GAS  /tmp/ccgj9LzW.s 			page 56


 617 0006 1B04     		lsls	r3, r3, #16
 618 0008 1B0C     		lsrs	r3, r3, #16
 619              	.LVL75:
 210:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr1 |= TIMER_CounterMode;
 620              		.loc 1 210 0
 621 000a 1943     		orrs	r1, r1, r3
 622              	.LVL76:
 213:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 = tmpctlr1;
 623              		.loc 1 213 0
 624 000c 0180     		strh	r1, [r0]	@ movhi
 625 000e 7047     		bx	lr
 626              		.cfi_endproc
 627              	.LFE33:
 629              		.section	.text.TIMER_SetCounter,"ax",%progbits
 630              		.align	2
 631              		.global	TIMER_SetCounter
 632              		.thumb
 633              		.thumb_func
 635              	TIMER_SetCounter:
 636              	.LFB34:
 224:Peripherals/src/gd32f1x0_timer.c **** { 
 637              		.loc 1 224 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 642              	.LVL77:
 225:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CNT = Counter;
 643              		.loc 1 225 0
 644 0000 4162     		str	r1, [r0, #36]
 645 0002 7047     		bx	lr
 646              		.cfi_endproc
 647              	.LFE34:
 649              		.section	.text.TIMER_SetAutoreload,"ax",%progbits
 650              		.align	2
 651              		.global	TIMER_SetAutoreload
 652              		.thumb
 653              		.thumb_func
 655              	TIMER_SetAutoreload:
 656              	.LFB35:
 235:Peripherals/src/gd32f1x0_timer.c **** {
 657              		.loc 1 235 0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 662              	.LVL78:
 236:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CARL = AutoReloadValue;
 663              		.loc 1 236 0
 664 0000 C162     		str	r1, [r0, #44]
 665 0002 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE35:
 669              		.section	.text.TIMER_GetCounter,"ax",%progbits
 670              		.align	2
 671              		.global	TIMER_GetCounter
 672              		.thumb
ARM GAS  /tmp/ccgj9LzW.s 			page 57


 673              		.thumb_func
 675              	TIMER_GetCounter:
 676              	.LFB36:
 245:Peripherals/src/gd32f1x0_timer.c **** {
 677              		.loc 1 245 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681              		@ link register save eliminated.
 682              	.LVL79:
 246:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CNT;
 683              		.loc 1 246 0
 684 0000 406A     		ldr	r0, [r0, #36]
 685              	.LVL80:
 247:Peripherals/src/gd32f1x0_timer.c **** }
 686              		.loc 1 247 0
 687 0002 7047     		bx	lr
 688              		.cfi_endproc
 689              	.LFE36:
 691              		.section	.text.TIMER_GetPrescaler,"ax",%progbits
 692              		.align	2
 693              		.global	TIMER_GetPrescaler
 694              		.thumb
 695              		.thumb_func
 697              	TIMER_GetPrescaler:
 698              	.LFB37:
 255:Peripherals/src/gd32f1x0_timer.c **** {
 699              		.loc 1 255 0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 704              	.LVL81:
 256:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->PSC;
 705              		.loc 1 256 0
 706 0000 008D     		ldrh	r0, [r0, #40]
 707              	.LVL82:
 257:Peripherals/src/gd32f1x0_timer.c **** }
 708              		.loc 1 257 0
 709 0002 80B2     		uxth	r0, r0
 710 0004 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE37:
 714 0006 00BF     		.section	.text.TIMER_UpdateDisableConfig,"ax",%progbits
 715              		.align	2
 716              		.global	TIMER_UpdateDisableConfig
 717              		.thumb
 718              		.thumb_func
 720              	TIMER_UpdateDisableConfig:
 721              	.LFB38:
 269:Peripherals/src/gd32f1x0_timer.c **** {
 722              		.loc 1 269 0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 727              	.LVL83:
ARM GAS  /tmp/ccgj9LzW.s 			page 58


 270:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 728              		.loc 1 270 0
 729 0000 29B1     		cbz	r1, .L32
 272:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_UPDIS;
 730              		.loc 1 272 0
 731 0002 0388     		ldrh	r3, [r0]
 732 0004 9BB2     		uxth	r3, r3
 733 0006 43F00203 		orr	r3, r3, #2
 734 000a 0380     		strh	r3, [r0]	@ movhi
 735 000c 7047     		bx	lr
 736              	.L32:
 276:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_UPDIS);
 737              		.loc 1 276 0
 738 000e 0388     		ldrh	r3, [r0]
 739 0010 23F00203 		bic	r3, r3, #2
 740 0014 1B04     		lsls	r3, r3, #16
 741 0016 1B0C     		lsrs	r3, r3, #16
 742 0018 0380     		strh	r3, [r0]	@ movhi
 743 001a 7047     		bx	lr
 744              		.cfi_endproc
 745              	.LFE38:
 747              		.section	.text.TIMER_UpdateRequestConfig,"ax",%progbits
 748              		.align	2
 749              		.global	TIMER_UpdateRequestConfig
 750              		.thumb
 751              		.thumb_func
 753              	TIMER_UpdateRequestConfig:
 754              	.LFB39:
 291:Peripherals/src/gd32f1x0_timer.c **** {
 755              		.loc 1 291 0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 760              	.LVL84:
 292:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_UpdateSrc != TIMER_UPDATE_SRC_GLOBAL )
 761              		.loc 1 292 0
 762 0000 29B1     		cbz	r1, .L35
 294:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_UPS;
 763              		.loc 1 294 0
 764 0002 0388     		ldrh	r3, [r0]
 765 0004 9BB2     		uxth	r3, r3
 766 0006 43F00403 		orr	r3, r3, #4
 767 000a 0380     		strh	r3, [r0]	@ movhi
 768 000c 7047     		bx	lr
 769              	.L35:
 298:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_UPS);
 770              		.loc 1 298 0
 771 000e 0388     		ldrh	r3, [r0]
 772 0010 23F00403 		bic	r3, r3, #4
 773 0014 1B04     		lsls	r3, r3, #16
 774 0016 1B0C     		lsrs	r3, r3, #16
 775 0018 0380     		strh	r3, [r0]	@ movhi
 776 001a 7047     		bx	lr
 777              		.cfi_endproc
 778              	.LFE39:
 780              		.section	.text.TIMER_CARLPreloadConfig,"ax",%progbits
ARM GAS  /tmp/ccgj9LzW.s 			page 59


 781              		.align	2
 782              		.global	TIMER_CARLPreloadConfig
 783              		.thumb
 784              		.thumb_func
 786              	TIMER_CARLPreloadConfig:
 787              	.LFB40:
 312:Peripherals/src/gd32f1x0_timer.c **** {
 788              		.loc 1 312 0
 789              		.cfi_startproc
 790              		@ args = 0, pretend = 0, frame = 0
 791              		@ frame_needed = 0, uses_anonymous_args = 0
 792              		@ link register save eliminated.
 793              	.LVL85:
 313:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 794              		.loc 1 313 0
 795 0000 29B1     		cbz	r1, .L38
 316:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_ARSE;
 796              		.loc 1 316 0
 797 0002 0388     		ldrh	r3, [r0]
 798 0004 9BB2     		uxth	r3, r3
 799 0006 43F08003 		orr	r3, r3, #128
 800 000a 0380     		strh	r3, [r0]	@ movhi
 801 000c 7047     		bx	lr
 802              	.L38:
 321:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_ARSE);
 803              		.loc 1 321 0
 804 000e 0388     		ldrh	r3, [r0]
 805 0010 23F08003 		bic	r3, r3, #128
 806 0014 1B04     		lsls	r3, r3, #16
 807 0016 1B0C     		lsrs	r3, r3, #16
 808 0018 0380     		strh	r3, [r0]	@ movhi
 809 001a 7047     		bx	lr
 810              		.cfi_endproc
 811              	.LFE40:
 813              		.section	.text.TIMER_SinglePulseMode,"ax",%progbits
 814              		.align	2
 815              		.global	TIMER_SinglePulseMode
 816              		.thumb
 817              		.thumb_func
 819              	TIMER_SinglePulseMode:
 820              	.LFB41:
 335:Peripherals/src/gd32f1x0_timer.c **** {
 821              		.loc 1 335 0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826              	.LVL86:
 337:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_SPM );
 827              		.loc 1 337 0
 828 0000 0388     		ldrh	r3, [r0]
 829 0002 23F00803 		bic	r3, r3, #8
 830 0006 1B04     		lsls	r3, r3, #16
 831 0008 1B0C     		lsrs	r3, r3, #16
 832 000a 0380     		strh	r3, [r0]	@ movhi
 340:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 |= TIMER_SPMode;
 833              		.loc 1 340 0
ARM GAS  /tmp/ccgj9LzW.s 			page 60


 834 000c 0388     		ldrh	r3, [r0]
 835 000e 9BB2     		uxth	r3, r3
 836 0010 1943     		orrs	r1, r1, r3
 837              	.LVL87:
 838 0012 0180     		strh	r1, [r0]	@ movhi
 839 0014 7047     		bx	lr
 840              		.cfi_endproc
 841              	.LFE41:
 843 0016 00BF     		.section	.text.TIMER_SetClockDivision,"ax",%progbits
 844              		.align	2
 845              		.global	TIMER_SetClockDivision
 846              		.thumb
 847              		.thumb_func
 849              	TIMER_SetClockDivision:
 850              	.LFB42:
 354:Peripherals/src/gd32f1x0_timer.c **** {
 851              		.loc 1 354 0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855              		@ link register save eliminated.
 856              	.LVL88:
 356:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CTLR1_CDIV);
 857              		.loc 1 356 0
 858 0000 0388     		ldrh	r3, [r0]
 859 0002 23F44073 		bic	r3, r3, #768
 860 0006 1B04     		lsls	r3, r3, #16
 861 0008 1B0C     		lsrs	r3, r3, #16
 862 000a 0380     		strh	r3, [r0]	@ movhi
 359:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR1 |= TIMER_CDIV;
 863              		.loc 1 359 0
 864 000c 0388     		ldrh	r3, [r0]
 865 000e 9BB2     		uxth	r3, r3
 866 0010 1943     		orrs	r1, r1, r3
 867              	.LVL89:
 868 0012 0180     		strh	r1, [r0]	@ movhi
 869 0014 7047     		bx	lr
 870              		.cfi_endproc
 871              	.LFE42:
 873 0016 00BF     		.section	.text.TIMER_Enable,"ax",%progbits
 874              		.align	2
 875              		.global	TIMER_Enable
 876              		.thumb
 877              		.thumb_func
 879              	TIMER_Enable:
 880              	.LFB43:
 369:Peripherals/src/gd32f1x0_timer.c **** {
 881              		.loc 1 369 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886              	.LVL90:
 370:Peripherals/src/gd32f1x0_timer.c ****     if ( NewValue != DISABLE )
 887              		.loc 1 370 0
 888 0000 29B1     		cbz	r1, .L43
 373:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 |= TIMER_CTLR1_CNTE;
ARM GAS  /tmp/ccgj9LzW.s 			page 61


 889              		.loc 1 373 0
 890 0002 0388     		ldrh	r3, [r0]
 891 0004 9BB2     		uxth	r3, r3
 892 0006 43F00103 		orr	r3, r3, #1
 893 000a 0380     		strh	r3, [r0]	@ movhi
 894 000c 7047     		bx	lr
 895              	.L43:
 378:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR1 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR1_CNTE));
 896              		.loc 1 378 0
 897 000e 0388     		ldrh	r3, [r0]
 898 0010 23F00103 		bic	r3, r3, #1
 899 0014 1B04     		lsls	r3, r3, #16
 900 0016 1B0C     		lsrs	r3, r3, #16
 901 0018 0380     		strh	r3, [r0]	@ movhi
 902 001a 7047     		bx	lr
 903              		.cfi_endproc
 904              	.LFE43:
 906              		.section	.text.TIMER_BKDTConfig,"ax",%progbits
 907              		.align	2
 908              		.global	TIMER_BKDTConfig
 909              		.thumb
 910              		.thumb_func
 912              	TIMER_BKDTConfig:
 913              	.LFB44:
 390:Peripherals/src/gd32f1x0_timer.c **** {
 914              		.loc 1 390 0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 919              	.LVL91:
 920 0000 F0B4     		push	{r4, r5, r6, r7}
 921              	.LCFI4:
 922              		.cfi_def_cfa_offset 16
 923              		.cfi_offset 4, -16
 924              		.cfi_offset 5, -12
 925              		.cfi_offset 6, -8
 926              		.cfi_offset 7, -4
 392:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->BKDT = (uint32_t)TIMER_BKDTInitParaStruct->TIMER_ROSState      |
 927              		.loc 1 392 0
 928 0002 B1F800C0 		ldrh	ip, [r1]
 393:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_IOSState      |
 929              		.loc 1 393 0
 930 0006 4B88     		ldrh	r3, [r1, #2]
 394:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_LOCKLevel     |
 931              		.loc 1 394 0
 932 0008 8F88     		ldrh	r7, [r1, #4]
 395:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_DeadTime      |
 933              		.loc 1 395 0
 934 000a CE88     		ldrh	r6, [r1, #6]
 396:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_Break         |
 935              		.loc 1 396 0
 936 000c 0D89     		ldrh	r5, [r1, #8]
 397:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_BreakPolarity |
 937              		.loc 1 397 0
 938 000e 4C89     		ldrh	r4, [r1, #10]
 398:Peripherals/src/gd32f1x0_timer.c ****                              TIMER_BKDTInitParaStruct->TIMER_OutAuto;
ARM GAS  /tmp/ccgj9LzW.s 			page 62


 939              		.loc 1 398 0
 940 0010 8A89     		ldrh	r2, [r1, #12]
 392:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->BKDT = (uint32_t)TIMER_BKDTInitParaStruct->TIMER_ROSState      |
 941              		.loc 1 392 0
 942 0012 4CEA0303 		orr	r3, ip, r3
 943 0016 3B43     		orrs	r3, r3, r7
 944 0018 3343     		orrs	r3, r3, r6
 945 001a 2B43     		orrs	r3, r3, r5
 946 001c 2343     		orrs	r3, r3, r4
 947 001e 1343     		orrs	r3, r3, r2
 948 0020 A0F84430 		strh	r3, [r0, #68]	@ movhi
 399:Peripherals/src/gd32f1x0_timer.c **** }
 949              		.loc 1 399 0
 950 0024 F0BC     		pop	{r4, r5, r6, r7}
 951 0026 7047     		bx	lr
 952              		.cfi_endproc
 953              	.LFE44:
 955              		.section	.text.TIMER_BKDTStructInit,"ax",%progbits
 956              		.align	2
 957              		.global	TIMER_BKDTStructInit
 958              		.thumb
 959              		.thumb_func
 961              	TIMER_BKDTStructInit:
 962              	.LFB45:
 407:Peripherals/src/gd32f1x0_timer.c **** {
 963              		.loc 1 407 0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 968              	.LVL92:
 408:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_ROSState         = TIMER_ROS_STATE_DISABLE;
 969              		.loc 1 408 0
 970 0000 0023     		movs	r3, #0
 971 0002 0380     		strh	r3, [r0]	@ movhi
 409:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_IOSState         = TIMER_IOS_STATE_DISABLE;
 972              		.loc 1 409 0
 973 0004 4380     		strh	r3, [r0, #2]	@ movhi
 410:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_LOCKLevel        = TIMER_LOCK_LEVEL_OFF;
 974              		.loc 1 410 0
 975 0006 8380     		strh	r3, [r0, #4]	@ movhi
 411:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_DeadTime         = 0x00;
 976              		.loc 1 411 0
 977 0008 C380     		strh	r3, [r0, #6]	@ movhi
 412:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_Break            = TIMER_BREAK_DISABLE;
 978              		.loc 1 412 0
 979 000a 0381     		strh	r3, [r0, #8]	@ movhi
 413:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_BreakPolarity    = TIMER_BREAK_POLARITY_LOW;
 980              		.loc 1 413 0
 981 000c 4381     		strh	r3, [r0, #10]	@ movhi
 414:Peripherals/src/gd32f1x0_timer.c ****     TIMER_BKDTInitParaStruct->TIMER_OutAuto          = TIMER_OUTAUTO_DISABLE;
 982              		.loc 1 414 0
 983 000e 8381     		strh	r3, [r0, #12]	@ movhi
 984 0010 7047     		bx	lr
 985              		.cfi_endproc
 986              	.LFE45:
 988 0012 00BF     		.section	.text.TIMER_CtrlPWMOutputs,"ax",%progbits
ARM GAS  /tmp/ccgj9LzW.s 			page 63


 989              		.align	2
 990              		.global	TIMER_CtrlPWMOutputs
 991              		.thumb
 992              		.thumb_func
 994              	TIMER_CtrlPWMOutputs:
 995              	.LFB46:
 424:Peripherals/src/gd32f1x0_timer.c **** {
 996              		.loc 1 424 0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 1001              	.LVL93:
 425:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 1002              		.loc 1 425 0
 1003 0000 49B1     		cbz	r1, .L48
 428:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->BKDT |= TIMER_BKDT_POE;
 1004              		.loc 1 428 0
 1005 0002 B0F84430 		ldrh	r3, [r0, #68]
 1006 0006 6FEA4343 		mvn	r3, r3, lsl #17
 1007 000a 6FEA5343 		mvn	r3, r3, lsr #17
 1008 000e 9BB2     		uxth	r3, r3
 1009 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1010 0014 7047     		bx	lr
 1011              	.L48:
 433:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->BKDT &= (uint16_t)(~( ( uint16_t )TIMER_BKDT_POE));
 1012              		.loc 1 433 0
 1013 0016 B0F84430 		ldrh	r3, [r0, #68]
 1014 001a C3F30E03 		ubfx	r3, r3, #0, #15
 1015 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
 1016 0022 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE46:
 1020              		.section	.text.TIMER_OC1_Init,"ax",%progbits
 1021              		.align	2
 1022              		.global	TIMER_OC1_Init
 1023              		.thumb
 1024              		.thumb_func
 1026              	TIMER_OC1_Init:
 1027              	.LFB47:
 444:Peripherals/src/gd32f1x0_timer.c **** {
 1028              		.loc 1 444 0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              		@ link register save eliminated.
 1033              	.LVL94:
 1034 0000 30B4     		push	{r4, r5}
 1035              	.LCFI5:
 1036              		.cfi_def_cfa_offset 8
 1037              		.cfi_offset 4, -8
 1038              		.cfi_offset 5, -4
 1039              	.LVL95:
 448:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~(uint16_t)TIMER_CHE_CH1E);
 1040              		.loc 1 448 0
 1041 0002 038C     		ldrh	r3, [r0, #32]
 1042 0004 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccgj9LzW.s 			page 64


 1043 0008 1B04     		lsls	r3, r3, #16
 1044 000a 1B0C     		lsrs	r3, r3, #16
 1045 000c 0384     		strh	r3, [r0, #32]	@ movhi
 451:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 1046              		.loc 1 451 0
 1047 000e 038C     		ldrh	r3, [r0, #32]
 1048              	.LVL96:
 454:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 1049              		.loc 1 454 0
 1050 0010 8488     		ldrh	r4, [r0, #4]
 1051 0012 A4B2     		uxth	r4, r4
 1052              	.LVL97:
 457:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR1;
 1053              		.loc 1 457 0
 1054 0014 028B     		ldrh	r2, [r0, #24]
 1055              	.LVL98:
 461:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH1M));
 1056              		.loc 1 461 0
 1057 0016 22F07302 		bic	r2, r2, #115
 1058              	.LVL99:
 1059 001a 1204     		lsls	r2, r2, #16
 1060 001c 120C     		lsrs	r2, r2, #16
 1061              	.LVL100:
 464:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= TIMER_OCInitParaStruct->TIMER_OCMode;
 1062              		.loc 1 464 0
 1063 001e 0D88     		ldrh	r5, [r1]
 1064 0020 2A43     		orrs	r2, r2, r5
 1065              	.LVL101:
 467:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1P));
 1066              		.loc 1 467 0
 1067 0022 23F00203 		bic	r3, r3, #2
 1068              	.LVL102:
 1069 0026 1B04     		lsls	r3, r3, #16
 1070 0028 1B0C     		lsrs	r3, r3, #16
 1071              	.LVL103:
 470:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCInitParaStruct->TIMER_OCPolarity;
 1072              		.loc 1 470 0
 1073 002a 8D89     		ldrh	r5, [r1, #12]
 1074 002c 2B43     		orrs	r3, r3, r5
 1075              	.LVL104:
 473:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCInitParaStruct->TIMER_OutputState;
 1076              		.loc 1 473 0
 1077 002e 4D88     		ldrh	r5, [r1, #2]
 1078 0030 2B43     		orrs	r3, r3, r5
 1079              	.LVL105:
 475:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER15) || ( TIMERx == TIMER16) || ( TIMERx == TIMER17))
 1080              		.loc 1 475 0
 1081 0032 124D     		ldr	r5, .L53
 1082 0034 A842     		cmp	r0, r5
 1083 0036 0BD0     		beq	.L51
 475:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMERx == TIMER1) || ( TIMERx == TIMER15) || ( TIMERx == TIMER16) || ( TIMERx == TIMER17))
 1084              		.loc 1 475 0 is_stmt 0 discriminator 1
 1085 0038 05F5A055 		add	r5, r5, #5120
 1086 003c A842     		cmp	r0, r5
 1087 003e 07D0     		beq	.L51
 1088 0040 05F58065 		add	r5, r5, #1024
 1089 0044 A842     		cmp	r0, r5
ARM GAS  /tmp/ccgj9LzW.s 			page 65


 1090 0046 03D0     		beq	.L51
 1091 0048 05F58065 		add	r5, r5, #1024
 1092 004c A842     		cmp	r0, r5
 1093 004e 0DD1     		bne	.L52
 1094              	.L51:
 478:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1NP));
 1095              		.loc 1 478 0 is_stmt 1
 1096 0050 23F00803 		bic	r3, r3, #8
 1097              	.LVL106:
 481:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= TIMER_OCInitParaStruct->TIMER_OCNPolarity;
 1098              		.loc 1 481 0
 1099 0054 CD89     		ldrh	r5, [r1, #14]
 1100 0056 2B43     		orrs	r3, r3, r5
 1101              	.LVL107:
 484:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH1NE));    
 1102              		.loc 1 484 0
 1103 0058 23F00403 		bic	r3, r3, #4
 1104              	.LVL108:
 487:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= TIMER_OCInitParaStruct->TIMER_OutputNState;
 1105              		.loc 1 487 0
 1106 005c 8D88     		ldrh	r5, [r1, #4]
 1107 005e 2B43     		orrs	r3, r3, r5
 1108              	.LVL109:
 491:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO1N));
 1109              		.loc 1 491 0
 1110 0060 24F44074 		bic	r4, r4, #768
 1111              	.LVL110:
 494:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= TIMER_OCInitParaStruct->TIMER_OCIdleState;
 1112              		.loc 1 494 0
 1113 0064 0D8A     		ldrh	r5, [r1, #16]
 1114 0066 2C43     		orrs	r4, r4, r5
 1115              	.LVL111:
 497:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= TIMER_OCInitParaStruct->TIMER_OCNIdleState;
 1116              		.loc 1 497 0
 1117 0068 4D8A     		ldrh	r5, [r1, #18]
 1118 006a 2C43     		orrs	r4, r4, r5
 1119              	.LVL112:
 1120              	.L52:
 501:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 1121              		.loc 1 501 0
 1122 006c 8480     		strh	r4, [r0, #4]	@ movhi
 504:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlrx;
 1123              		.loc 1 504 0
 1124 006e 0283     		strh	r2, [r0, #24]	@ movhi
 507:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC1 = TIMER_OCInitParaStruct->TIMER_Pulse; 
 1125              		.loc 1 507 0
 1126 0070 8A68     		ldr	r2, [r1, #8]
 1127              	.LVL113:
 1128 0072 4263     		str	r2, [r0, #52]
 510:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 1129              		.loc 1 510 0
 1130 0074 0384     		strh	r3, [r0, #32]	@ movhi
 511:Peripherals/src/gd32f1x0_timer.c **** }
 1131              		.loc 1 511 0
 1132 0076 30BC     		pop	{r4, r5}
 1133              	.LVL114:
 1134 0078 7047     		bx	lr
ARM GAS  /tmp/ccgj9LzW.s 			page 66


 1135              	.L54:
 1136 007a 00BF     		.align	2
 1137              	.L53:
 1138 007c 002C0140 		.word	1073818624
 1139              		.cfi_endproc
 1140              	.LFE47:
 1142              		.section	.text.TIMER_OC2_Init,"ax",%progbits
 1143              		.align	2
 1144              		.global	TIMER_OC2_Init
 1145              		.thumb
 1146              		.thumb_func
 1148              	TIMER_OC2_Init:
 1149              	.LFB48:
 520:Peripherals/src/gd32f1x0_timer.c **** {
 1150              		.loc 1 520 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 0
 1153              		@ frame_needed = 0, uses_anonymous_args = 0
 1154              		@ link register save eliminated.
 1155              	.LVL115:
 1156 0000 30B4     		push	{r4, r5}
 1157              	.LCFI6:
 1158              		.cfi_def_cfa_offset 8
 1159              		.cfi_offset 4, -8
 1160              		.cfi_offset 5, -4
 1161              	.LVL116:
 524:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2E));
 1162              		.loc 1 524 0
 1163 0002 038C     		ldrh	r3, [r0, #32]
 1164 0004 23F01003 		bic	r3, r3, #16
 1165 0008 1B04     		lsls	r3, r3, #16
 1166 000a 1B0C     		lsrs	r3, r3, #16
 1167 000c 0384     		strh	r3, [r0, #32]	@ movhi
 527:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 1168              		.loc 1 527 0
 1169 000e 038C     		ldrh	r3, [r0, #32]
 1170              	.LVL117:
 530:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 1171              		.loc 1 530 0
 1172 0010 8488     		ldrh	r4, [r0, #4]
 1173 0012 A4B2     		uxth	r4, r4
 1174              	.LVL118:
 533:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR1;
 1175              		.loc 1 533 0
 1176 0014 028B     		ldrh	r2, [r0, #24]
 1177              	.LVL119:
 537:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR1_CH2M));
 1178              		.loc 1 537 0
 1179 0016 22F4E642 		bic	r2, r2, #29440
 1180              	.LVL120:
 1181 001a 1204     		lsls	r2, r2, #16
 1182 001c 120C     		lsrs	r2, r2, #16
 1183              	.LVL121:
 540:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCMode << 8);
 1184              		.loc 1 540 0
 1185 001e 0D88     		ldrh	r5, [r1]
 1186 0020 2D02     		lsls	r5, r5, #8
ARM GAS  /tmp/ccgj9LzW.s 			page 67


 1187 0022 ADB2     		uxth	r5, r5
 1188 0024 2A43     		orrs	r2, r2, r5
 1189              	.LVL122:
 543:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2P));
 1190              		.loc 1 543 0
 1191 0026 23F02003 		bic	r3, r3, #32
 1192              	.LVL123:
 1193 002a 1B04     		lsls	r3, r3, #16
 1194 002c 1B0C     		lsrs	r3, r3, #16
 1195              	.LVL124:
 546:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 4);
 1196              		.loc 1 546 0
 1197 002e 8D89     		ldrh	r5, [r1, #12]
 1198 0030 2D01     		lsls	r5, r5, #4
 1199 0032 ADB2     		uxth	r5, r5
 1200 0034 2B43     		orrs	r3, r3, r5
 1201              	.LVL125:
 549:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 4);
 1202              		.loc 1 549 0
 1203 0036 4D88     		ldrh	r5, [r1, #2]
 1204 0038 2D01     		lsls	r5, r5, #4
 1205 003a ADB2     		uxth	r5, r5
 1206 003c 2B43     		orrs	r3, r3, r5
 1207              	.LVL126:
 551:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 1208              		.loc 1 551 0
 1209 003e 104D     		ldr	r5, .L57
 1210 0040 A842     		cmp	r0, r5
 1211 0042 15D1     		bne	.L56
 554:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2NP));
 1212              		.loc 1 554 0
 1213 0044 23F08003 		bic	r3, r3, #128
 1214              	.LVL127:
 557:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNPolarity << 4);
 1215              		.loc 1 557 0
 1216 0048 CD89     		ldrh	r5, [r1, #14]
 1217 004a 2D01     		lsls	r5, r5, #4
 1218 004c ADB2     		uxth	r5, r5
 1219 004e 1D43     		orrs	r5, r5, r3
 1220              	.LVL128:
 560:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH2NE));    
 1221              		.loc 1 560 0
 1222 0050 25F04005 		bic	r5, r5, #64
 1223              	.LVL129:
 563:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputNState << 4);
 1224              		.loc 1 563 0
 1225 0054 8B88     		ldrh	r3, [r1, #4]
 1226 0056 1B01     		lsls	r3, r3, #4
 1227 0058 9BB2     		uxth	r3, r3
 1228 005a 2B43     		orrs	r3, r3, r5
 1229              	.LVL130:
 567:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO2N));
 1230              		.loc 1 567 0
 1231 005c 24F44064 		bic	r4, r4, #3072
 1232              	.LVL131:
 570:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 2);
 1233              		.loc 1 570 0
ARM GAS  /tmp/ccgj9LzW.s 			page 68


 1234 0060 0D8A     		ldrh	r5, [r1, #16]
 1235 0062 AD00     		lsls	r5, r5, #2
 1236 0064 ADB2     		uxth	r5, r5
 1237 0066 2543     		orrs	r5, r5, r4
 1238              	.LVL132:
 573:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNIdleState << 2);
 1239              		.loc 1 573 0
 1240 0068 4C8A     		ldrh	r4, [r1, #18]
 1241 006a A400     		lsls	r4, r4, #2
 1242 006c A4B2     		uxth	r4, r4
 1243 006e 2C43     		orrs	r4, r4, r5
 1244              	.LVL133:
 1245              	.L56:
 577:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 1246              		.loc 1 577 0
 1247 0070 8480     		strh	r4, [r0, #4]	@ movhi
 580:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlrx;
 1248              		.loc 1 580 0
 1249 0072 0283     		strh	r2, [r0, #24]	@ movhi
 583:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC2 = TIMER_OCInitParaStruct->TIMER_Pulse;
 1250              		.loc 1 583 0
 1251 0074 8A68     		ldr	r2, [r1, #8]
 1252              	.LVL134:
 1253 0076 8263     		str	r2, [r0, #56]
 586:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 1254              		.loc 1 586 0
 1255 0078 0384     		strh	r3, [r0, #32]	@ movhi
 587:Peripherals/src/gd32f1x0_timer.c **** }
 1256              		.loc 1 587 0
 1257 007a 30BC     		pop	{r4, r5}
 1258              	.LVL135:
 1259 007c 7047     		bx	lr
 1260              	.L58:
 1261 007e 00BF     		.align	2
 1262              	.L57:
 1263 0080 002C0140 		.word	1073818624
 1264              		.cfi_endproc
 1265              	.LFE48:
 1267              		.section	.text.TIMER_OC3_Init,"ax",%progbits
 1268              		.align	2
 1269              		.global	TIMER_OC3_Init
 1270              		.thumb
 1271              		.thumb_func
 1273              	TIMER_OC3_Init:
 1274              	.LFB49:
 596:Peripherals/src/gd32f1x0_timer.c **** {
 1275              		.loc 1 596 0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 1280              	.LVL136:
 1281 0000 30B4     		push	{r4, r5}
 1282              	.LCFI7:
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 4, -8
 1285              		.cfi_offset 5, -4
ARM GAS  /tmp/ccgj9LzW.s 			page 69


 1286              	.LVL137:
 600:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3E));
 1287              		.loc 1 600 0
 1288 0002 038C     		ldrh	r3, [r0, #32]
 1289 0004 23F48073 		bic	r3, r3, #256
 1290 0008 1B04     		lsls	r3, r3, #16
 1291 000a 1B0C     		lsrs	r3, r3, #16
 1292 000c 0384     		strh	r3, [r0, #32]	@ movhi
 603:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 1293              		.loc 1 603 0
 1294 000e 038C     		ldrh	r3, [r0, #32]
 1295              	.LVL138:
 606:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 1296              		.loc 1 606 0
 1297 0010 8488     		ldrh	r4, [r0, #4]
 1298 0012 A4B2     		uxth	r4, r4
 1299              	.LVL139:
 609:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR2;
 1300              		.loc 1 609 0
 1301 0014 828B     		ldrh	r2, [r0, #28]
 1302              	.LVL140:
 613:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH3M));  
 1303              		.loc 1 613 0
 1304 0016 22F07302 		bic	r2, r2, #115
 1305              	.LVL141:
 1306 001a 1204     		lsls	r2, r2, #16
 1307 001c 120C     		lsrs	r2, r2, #16
 1308              	.LVL142:
 616:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= TIMER_OCInitParaStruct->TIMER_OCMode;
 1309              		.loc 1 616 0
 1310 001e 0D88     		ldrh	r5, [r1]
 1311 0020 2A43     		orrs	r2, r2, r5
 1312              	.LVL143:
 619:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3P));
 1313              		.loc 1 619 0
 1314 0022 23F40073 		bic	r3, r3, #512
 1315              	.LVL144:
 1316 0026 1B04     		lsls	r3, r3, #16
 1317 0028 1B0C     		lsrs	r3, r3, #16
 1318              	.LVL145:
 622:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 8);
 1319              		.loc 1 622 0
 1320 002a 8D89     		ldrh	r5, [r1, #12]
 1321 002c 2D02     		lsls	r5, r5, #8
 1322 002e ADB2     		uxth	r5, r5
 1323 0030 2B43     		orrs	r3, r3, r5
 1324              	.LVL146:
 625:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 8);
 1325              		.loc 1 625 0
 1326 0032 4D88     		ldrh	r5, [r1, #2]
 1327 0034 2D02     		lsls	r5, r5, #8
 1328 0036 ADB2     		uxth	r5, r5
 1329 0038 2B43     		orrs	r3, r3, r5
 1330              	.LVL147:
 627:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 1331              		.loc 1 627 0
 1332 003a 104D     		ldr	r5, .L61
ARM GAS  /tmp/ccgj9LzW.s 			page 70


 1333 003c A842     		cmp	r0, r5
 1334 003e 15D1     		bne	.L60
 630:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3NP));
 1335              		.loc 1 630 0
 1336 0040 23F40063 		bic	r3, r3, #2048
 1337              	.LVL148:
 633:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNPolarity << 8);
 1338              		.loc 1 633 0
 1339 0044 CD89     		ldrh	r5, [r1, #14]
 1340 0046 2D02     		lsls	r5, r5, #8
 1341 0048 ADB2     		uxth	r5, r5
 1342 004a 1D43     		orrs	r5, r5, r3
 1343              	.LVL149:
 636:Peripherals/src/gd32f1x0_timer.c ****         tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH3NE));
 1344              		.loc 1 636 0
 1345 004c 25F48065 		bic	r5, r5, #1024
 1346              	.LVL150:
 639:Peripherals/src/gd32f1x0_timer.c ****         tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputNState << 8);
 1347              		.loc 1 639 0
 1348 0050 8B88     		ldrh	r3, [r1, #4]
 1349 0052 1B02     		lsls	r3, r3, #8
 1350 0054 9BB2     		uxth	r3, r3
 1351 0056 2B43     		orrs	r3, r3, r5
 1352              	.LVL151:
 643:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO3N));
 1353              		.loc 1 643 0
 1354 0058 24F44054 		bic	r4, r4, #12288
 1355              	.LVL152:
 646:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 4);
 1356              		.loc 1 646 0
 1357 005c 0D8A     		ldrh	r5, [r1, #16]
 1358 005e 2D01     		lsls	r5, r5, #4
 1359 0060 ADB2     		uxth	r5, r5
 1360 0062 2543     		orrs	r5, r5, r4
 1361              	.LVL153:
 649:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCNIdleState << 4);
 1362              		.loc 1 649 0
 1363 0064 4C8A     		ldrh	r4, [r1, #18]
 1364 0066 2401     		lsls	r4, r4, #4
 1365 0068 A4B2     		uxth	r4, r4
 1366 006a 2C43     		orrs	r4, r4, r5
 1367              	.LVL154:
 1368              	.L60:
 653:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 1369              		.loc 1 653 0
 1370 006c 8480     		strh	r4, [r0, #4]	@ movhi
 656:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlrx;
 1371              		.loc 1 656 0
 1372 006e 8283     		strh	r2, [r0, #28]	@ movhi
 659:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC3 = TIMER_OCInitParaStruct->TIMER_Pulse;
 1373              		.loc 1 659 0
 1374 0070 8A68     		ldr	r2, [r1, #8]
 1375              	.LVL155:
 1376 0072 C263     		str	r2, [r0, #60]
 662:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 1377              		.loc 1 662 0
 1378 0074 0384     		strh	r3, [r0, #32]	@ movhi
ARM GAS  /tmp/ccgj9LzW.s 			page 71


 663:Peripherals/src/gd32f1x0_timer.c **** }
 1379              		.loc 1 663 0
 1380 0076 30BC     		pop	{r4, r5}
 1381              	.LVL156:
 1382 0078 7047     		bx	lr
 1383              	.L62:
 1384 007a 00BF     		.align	2
 1385              	.L61:
 1386 007c 002C0140 		.word	1073818624
 1387              		.cfi_endproc
 1388              	.LFE49:
 1390              		.section	.text.TIMER_OC4_Init,"ax",%progbits
 1391              		.align	2
 1392              		.global	TIMER_OC4_Init
 1393              		.thumb
 1394              		.thumb_func
 1396              	TIMER_OC4_Init:
 1397              	.LFB50:
 672:Peripherals/src/gd32f1x0_timer.c **** {
 1398              		.loc 1 672 0
 1399              		.cfi_startproc
 1400              		@ args = 0, pretend = 0, frame = 0
 1401              		@ frame_needed = 0, uses_anonymous_args = 0
 1402              		@ link register save eliminated.
 1403              	.LVL157:
 1404 0000 30B4     		push	{r4, r5}
 1405              	.LCFI8:
 1406              		.cfi_def_cfa_offset 8
 1407              		.cfi_offset 4, -8
 1408              		.cfi_offset 5, -4
 1409              	.LVL158:
 676:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH4E));
 1410              		.loc 1 676 0
 1411 0002 038C     		ldrh	r3, [r0, #32]
 1412 0004 23F48053 		bic	r3, r3, #4096
 1413 0008 1B04     		lsls	r3, r3, #16
 1414 000a 1B0C     		lsrs	r3, r3, #16
 1415 000c 0384     		strh	r3, [r0, #32]	@ movhi
 679:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 1416              		.loc 1 679 0
 1417 000e 038C     		ldrh	r3, [r0, #32]
 1418              	.LVL159:
 682:Peripherals/src/gd32f1x0_timer.c ****     tmpctlr2 =  TIMERx->CTLR2;
 1419              		.loc 1 682 0
 1420 0010 8488     		ldrh	r4, [r0, #4]
 1421 0012 A4B2     		uxth	r4, r4
 1422              	.LVL160:
 685:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx = TIMERx->CHCTLR2;
 1423              		.loc 1 685 0
 1424 0014 828B     		ldrh	r2, [r0, #28]
 1425              	.LVL161:
 689:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx &= (uint16_t)(~( ( uint16_t )TIMER_CHCTLR2_CH4M));
 1426              		.loc 1 689 0
 1427 0016 22F4E642 		bic	r2, r2, #29440
 1428              	.LVL162:
 1429 001a 1204     		lsls	r2, r2, #16
 1430 001c 120C     		lsrs	r2, r2, #16
ARM GAS  /tmp/ccgj9LzW.s 			page 72


 1431              	.LVL163:
 692:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlrx |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCMode << 8);
 1432              		.loc 1 692 0
 1433 001e 0D88     		ldrh	r5, [r1]
 1434 0020 2D02     		lsls	r5, r5, #8
 1435 0022 ADB2     		uxth	r5, r5
 1436 0024 2A43     		orrs	r2, r2, r5
 1437              	.LVL164:
 695:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)(~( ( uint16_t )TIMER_CHE_CH4P));
 1438              		.loc 1 695 0
 1439 0026 23F40053 		bic	r3, r3, #8192
 1440              	.LVL165:
 1441 002a 1B04     		lsls	r3, r3, #16
 1442 002c 1B0C     		lsrs	r3, r3, #16
 1443              	.LVL166:
 698:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCPolarity << 12);
 1444              		.loc 1 698 0
 1445 002e 8D89     		ldrh	r5, [r1, #12]
 1446 0030 2D03     		lsls	r5, r5, #12
 1447 0032 ADB2     		uxth	r5, r5
 1448 0034 2B43     		orrs	r3, r3, r5
 1449              	.LVL167:
 701:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OutputState << 12);
 1450              		.loc 1 701 0
 1451 0036 4D88     		ldrh	r5, [r1, #2]
 1452 0038 2D03     		lsls	r5, r5, #12
 1453 003a ADB2     		uxth	r5, r5
 1454 003c 2B43     		orrs	r3, r3, r5
 1455              	.LVL168:
 703:Peripherals/src/gd32f1x0_timer.c ****     if( TIMERx == TIMER1)
 1456              		.loc 1 703 0
 1457 003e 084D     		ldr	r5, .L65
 1458 0040 A842     		cmp	r0, r5
 1459 0042 05D1     		bne	.L64
 706:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 &= (uint16_t)(~( ( uint16_t )TIMER_CTLR2_ISO4));
 1460              		.loc 1 706 0
 1461 0044 24F48044 		bic	r4, r4, #16384
 1462              	.LVL169:
 709:Peripherals/src/gd32f1x0_timer.c ****         tmpctlr2 |= (uint16_t)( TIMER_OCInitParaStruct->TIMER_OCIdleState << 6);
 1463              		.loc 1 709 0
 1464 0048 0D8A     		ldrh	r5, [r1, #16]
 1465 004a AD01     		lsls	r5, r5, #6
 1466 004c ADB2     		uxth	r5, r5
 1467 004e 2C43     		orrs	r4, r4, r5
 1468              	.LVL170:
 1469              	.L64:
 713:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 = tmpctlr2;
 1470              		.loc 1 713 0
 1471 0050 8480     		strh	r4, [r0, #4]	@ movhi
 716:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlrx;
 1472              		.loc 1 716 0
 1473 0052 8283     		strh	r2, [r0, #28]	@ movhi
 719:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC4 = TIMER_OCInitParaStruct->TIMER_Pulse;
 1474              		.loc 1 719 0
 1475 0054 8A68     		ldr	r2, [r1, #8]
 1476              	.LVL171:
 1477 0056 0264     		str	r2, [r0, #64]
ARM GAS  /tmp/ccgj9LzW.s 			page 73


 722:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 1478              		.loc 1 722 0
 1479 0058 0384     		strh	r3, [r0, #32]	@ movhi
 723:Peripherals/src/gd32f1x0_timer.c **** }
 1480              		.loc 1 723 0
 1481 005a 30BC     		pop	{r4, r5}
 1482              	.LVL172:
 1483 005c 7047     		bx	lr
 1484              	.L66:
 1485 005e 00BF     		.align	2
 1486              	.L65:
 1487 0060 002C0140 		.word	1073818624
 1488              		.cfi_endproc
 1489              	.LFE50:
 1491              		.section	.text.TIMER_OCStructInit,"ax",%progbits
 1492              		.align	2
 1493              		.global	TIMER_OCStructInit
 1494              		.thumb
 1495              		.thumb_func
 1497              	TIMER_OCStructInit:
 1498              	.LFB51:
 731:Peripherals/src/gd32f1x0_timer.c **** {
 1499              		.loc 1 731 0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503              		@ link register save eliminated.
 1504              	.LVL173:
 732:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCMode         = TIMER_OC_MODE_TIMING;
 1505              		.loc 1 732 0
 1506 0000 0023     		movs	r3, #0
 1507 0002 0380     		strh	r3, [r0]	@ movhi
 733:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OutputState    = TIMER_OUTPUT_STATE_DISABLE;
 1508              		.loc 1 733 0
 1509 0004 4380     		strh	r3, [r0, #2]	@ movhi
 734:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OutputNState   = TIMER_OUTPUTN_STATE_DISABLE;
 1510              		.loc 1 734 0
 1511 0006 8380     		strh	r3, [r0, #4]	@ movhi
 735:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_Pulse          = 0x0000000;
 1512              		.loc 1 735 0
 1513 0008 8360     		str	r3, [r0, #8]
 736:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCPolarity     = TIMER_OC_POLARITY_HIGH;
 1514              		.loc 1 736 0
 1515 000a 8381     		strh	r3, [r0, #12]	@ movhi
 737:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCNPolarity    = TIMER_OC_POLARITY_HIGH;
 1516              		.loc 1 737 0
 1517 000c C381     		strh	r3, [r0, #14]	@ movhi
 738:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCIdleState    = TIMER_OC_IDLE_STATE_RESET;
 1518              		.loc 1 738 0
 1519 000e 0382     		strh	r3, [r0, #16]	@ movhi
 739:Peripherals/src/gd32f1x0_timer.c ****     TIMER_OCInitParaStruct->TIMER_OCNIdleState   = TIMER_OCN_IDLE_STATE_RESET;
 1520              		.loc 1 739 0
 1521 0010 4382     		strh	r3, [r0, #18]	@ movhi
 1522 0012 7047     		bx	lr
 1523              		.cfi_endproc
 1524              	.LFE51:
 1526              		.section	.text.TIMER_OCxModeConfig,"ax",%progbits
ARM GAS  /tmp/ccgj9LzW.s 			page 74


 1527              		.align	2
 1528              		.global	TIMER_OCxModeConfig
 1529              		.thumb
 1530              		.thumb_func
 1532              	TIMER_OCxModeConfig:
 1533              	.LFB52:
 763:Peripherals/src/gd32f1x0_timer.c **** {
 1534              		.loc 1 763 0
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		@ link register save eliminated.
 1539              	.LVL174:
 1540 0000 30B4     		push	{r4, r5}
 1541              	.LCFI9:
 1542              		.cfi_def_cfa_offset 8
 1543              		.cfi_offset 4, -8
 1544              		.cfi_offset 5, -4
 1545              	.LVL175:
 768:Peripherals/src/gd32f1x0_timer.c ****     tmp += CHCTLR_OFFSET;
 1546              		.loc 1 768 0
 1547 0002 00F11803 		add	r3, r0, #24
 1548              	.LVL176:
 770:Peripherals/src/gd32f1x0_timer.c ****     tmp1 = CHE_CHE_SET << (uint16_t)TIMER_Ch;
 1549              		.loc 1 770 0
 1550 0006 0124     		movs	r4, #1
 1551 0008 8C40     		lsls	r4, r4, r1
 1552              	.LVL177:
 773:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t) ~tmp1;
 1553              		.loc 1 773 0
 1554 000a 058C     		ldrh	r5, [r0, #32]
 1555 000c E443     		mvns	r4, r4
 1556              	.LVL178:
 1557 000e A4B2     		uxth	r4, r4
 1558              	.LVL179:
 1559 0010 2C40     		ands	r4, r4, r5
 1560 0012 0484     		strh	r4, [r0, #32]	@ movhi
 775:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMER_Ch == TIMER_CH_1) ||( TIMER_Ch == TIMER_CH_3))
 1561              		.loc 1 775 0
 1562 0014 09B1     		cbz	r1, .L69
 775:Peripherals/src/gd32f1x0_timer.c ****     if(( TIMER_Ch == TIMER_CH_1) ||( TIMER_Ch == TIMER_CH_3))
 1563              		.loc 1 775 0 is_stmt 0 discriminator 1
 1564 0016 0829     		cmp	r1, #8
 1565 0018 08D1     		bne	.L70
 1566              	.L69:
 777:Peripherals/src/gd32f1x0_timer.c ****         tmp += ( TIMER_Ch>>1);
 1567              		.loc 1 777 0 is_stmt 1
 1568 001a 4908     		lsrs	r1, r1, #1
 1569              	.LVL180:
 780:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIMER_CHCTLR1_CH1OM);
 1570              		.loc 1 780 0
 1571 001c C858     		ldr	r0, [r1, r3]
 1572              	.LVL181:
 1573 001e 20F07000 		bic	r0, r0, #112
 1574 0022 C850     		str	r0, [r1, r3]
 783:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp |= TIMER_OCMode;
 1575              		.loc 1 783 0
ARM GAS  /tmp/ccgj9LzW.s 			page 75


 1576 0024 C858     		ldr	r0, [r1, r3]
 1577 0026 0243     		orrs	r2, r2, r0
 1578              	.LVL182:
 1579 0028 CA50     		str	r2, [r1, r3]
 1580 002a 0BE0     		b	.L68
 1581              	.LVL183:
 1582              	.L70:
 787:Peripherals/src/gd32f1x0_timer.c ****         tmp += (uint16_t)( TIMER_Ch - (uint16_t)4)>> (uint16_t)1;
 1583              		.loc 1 787 0
 1584 002c 0439     		subs	r1, r1, #4
 1585              	.LVL184:
 1586 002e C1F34E01 		ubfx	r1, r1, #1, #15
 1587              	.LVL185:
 790:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIMER_CHCTLR1_CH2OM);
 1588              		.loc 1 790 0
 1589 0032 C858     		ldr	r0, [r1, r3]
 1590              	.LVL186:
 1591 0034 20F4E040 		bic	r0, r0, #28672
 1592 0038 C850     		str	r0, [r1, r3]
 793:Peripherals/src/gd32f1x0_timer.c ****         *(__IO uint32_t *) tmp |= (uint16_t)( TIMER_OCMode << 8);
 1593              		.loc 1 793 0
 1594 003a C858     		ldr	r0, [r1, r3]
 1595 003c 1202     		lsls	r2, r2, #8
 1596              	.LVL187:
 1597 003e 92B2     		uxth	r2, r2
 1598 0040 0243     		orrs	r2, r2, r0
 1599 0042 CA50     		str	r2, [r1, r3]
 1600              	.LVL188:
 1601              	.L68:
 795:Peripherals/src/gd32f1x0_timer.c **** }
 1602              		.loc 1 795 0
 1603 0044 30BC     		pop	{r4, r5}
 1604 0046 7047     		bx	lr
 1605              		.cfi_endproc
 1606              	.LFE52:
 1608              		.section	.text.TIMER_Compare1Config,"ax",%progbits
 1609              		.align	2
 1610              		.global	TIMER_Compare1Config
 1611              		.thumb
 1612              		.thumb_func
 1614              	TIMER_Compare1Config:
 1615              	.LFB53:
 804:Peripherals/src/gd32f1x0_timer.c **** {
 1616              		.loc 1 804 0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 1621              	.LVL189:
 805:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC1 = CompValue1 ;
 1622              		.loc 1 805 0
 1623 0000 4163     		str	r1, [r0, #52]
 1624 0002 7047     		bx	lr
 1625              		.cfi_endproc
 1626              	.LFE53:
 1628              		.section	.text.TIMER_Compare2Config,"ax",%progbits
 1629              		.align	2
ARM GAS  /tmp/ccgj9LzW.s 			page 76


 1630              		.global	TIMER_Compare2Config
 1631              		.thumb
 1632              		.thumb_func
 1634              	TIMER_Compare2Config:
 1635              	.LFB54:
 815:Peripherals/src/gd32f1x0_timer.c **** {
 1636              		.loc 1 815 0
 1637              		.cfi_startproc
 1638              		@ args = 0, pretend = 0, frame = 0
 1639              		@ frame_needed = 0, uses_anonymous_args = 0
 1640              		@ link register save eliminated.
 1641              	.LVL190:
 816:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC2 = CompValue2;
 1642              		.loc 1 816 0
 1643 0000 8163     		str	r1, [r0, #56]
 1644 0002 7047     		bx	lr
 1645              		.cfi_endproc
 1646              	.LFE54:
 1648              		.section	.text.TIMER_Compare3Config,"ax",%progbits
 1649              		.align	2
 1650              		.global	TIMER_Compare3Config
 1651              		.thumb
 1652              		.thumb_func
 1654              	TIMER_Compare3Config:
 1655              	.LFB55:
 826:Peripherals/src/gd32f1x0_timer.c **** {
 1656              		.loc 1 826 0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
 1661              	.LVL191:
 827:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC3 = CompValue3;
 1662              		.loc 1 827 0
 1663 0000 C163     		str	r1, [r0, #60]
 1664 0002 7047     		bx	lr
 1665              		.cfi_endproc
 1666              	.LFE55:
 1668              		.section	.text.TIMER_Compare4Config,"ax",%progbits
 1669              		.align	2
 1670              		.global	TIMER_Compare4Config
 1671              		.thumb
 1672              		.thumb_func
 1674              	TIMER_Compare4Config:
 1675              	.LFB56:
 837:Peripherals/src/gd32f1x0_timer.c **** {
 1676              		.loc 1 837 0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 1681              	.LVL192:
 838:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCC4 = CompValue4;
 1682              		.loc 1 838 0
 1683 0000 0164     		str	r1, [r0, #64]
 1684 0002 7047     		bx	lr
 1685              		.cfi_endproc
ARM GAS  /tmp/ccgj9LzW.s 			page 77


 1686              	.LFE56:
 1688              		.section	.text.TIMER_Forced_OC1,"ax",%progbits
 1689              		.align	2
 1690              		.global	TIMER_Forced_OC1
 1691              		.thumb
 1692              		.thumb_func
 1694              	TIMER_Forced_OC1:
 1695              	.LFB57:
 851:Peripherals/src/gd32f1x0_timer.c **** {
 1696              		.loc 1 851 0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 1700              		@ link register save eliminated.
 1701              	.LVL193:
 854:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 1702              		.loc 1 854 0
 1703 0000 038B     		ldrh	r3, [r0, #24]
 1704              	.LVL194:
 857:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OM);
 1705              		.loc 1 857 0
 1706 0002 23F07003 		bic	r3, r3, #112
 1707              	.LVL195:
 1708 0006 1B04     		lsls	r3, r3, #16
 1709 0008 1B0C     		lsrs	r3, r3, #16
 1710              	.LVL196:
 860:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_Forced ;
 1711              		.loc 1 860 0
 1712 000a 1943     		orrs	r1, r1, r3
 1713              	.LVL197:
 862:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 1714              		.loc 1 862 0
 1715 000c 0183     		strh	r1, [r0, #24]	@ movhi
 1716 000e 7047     		bx	lr
 1717              		.cfi_endproc
 1718              	.LFE57:
 1720              		.section	.text.TIMER_Forced_OC2,"ax",%progbits
 1721              		.align	2
 1722              		.global	TIMER_Forced_OC2
 1723              		.thumb
 1724              		.thumb_func
 1726              	TIMER_Forced_OC2:
 1727              	.LFB58:
 875:Peripherals/src/gd32f1x0_timer.c **** {
 1728              		.loc 1 875 0
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 0
 1731              		@ frame_needed = 0, uses_anonymous_args = 0
 1732              		@ link register save eliminated.
 1733              	.LVL198:
 878:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 1734              		.loc 1 878 0
 1735 0000 038B     		ldrh	r3, [r0, #24]
 1736              	.LVL199:
 881:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OM);
 1737              		.loc 1 881 0
 1738 0002 23F4E043 		bic	r3, r3, #28672
ARM GAS  /tmp/ccgj9LzW.s 			page 78


 1739              	.LVL200:
 1740 0006 1B04     		lsls	r3, r3, #16
 1741 0008 1B0C     		lsrs	r3, r3, #16
 1742              	.LVL201:
 884:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_Forced << 8);
 1743              		.loc 1 884 0
 1744 000a 0902     		lsls	r1, r1, #8
 1745              	.LVL202:
 1746 000c 89B2     		uxth	r1, r1
 1747 000e 0B43     		orrs	r3, r3, r1
 1748              	.LVL203:
 886:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 1749              		.loc 1 886 0
 1750 0010 0383     		strh	r3, [r0, #24]	@ movhi
 1751 0012 7047     		bx	lr
 1752              		.cfi_endproc
 1753              	.LFE58:
 1755              		.section	.text.TIMER_Forced_OC3,"ax",%progbits
 1756              		.align	2
 1757              		.global	TIMER_Forced_OC3
 1758              		.thumb
 1759              		.thumb_func
 1761              	TIMER_Forced_OC3:
 1762              	.LFB59:
 899:Peripherals/src/gd32f1x0_timer.c **** {
 1763              		.loc 1 899 0
 1764              		.cfi_startproc
 1765              		@ args = 0, pretend = 0, frame = 0
 1766              		@ frame_needed = 0, uses_anonymous_args = 0
 1767              		@ link register save eliminated.
 1768              	.LVL204:
 902:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 1769              		.loc 1 902 0
 1770 0000 838B     		ldrh	r3, [r0, #28]
 1771              	.LVL205:
 905:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OM);
 1772              		.loc 1 905 0
 1773 0002 23F07003 		bic	r3, r3, #112
 1774              	.LVL206:
 1775 0006 1B04     		lsls	r3, r3, #16
 1776 0008 1B0C     		lsrs	r3, r3, #16
 1777              	.LVL207:
 908:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_Forced ;
 1778              		.loc 1 908 0
 1779 000a 1943     		orrs	r1, r1, r3
 1780              	.LVL208:
 910:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 1781              		.loc 1 910 0
 1782 000c 8183     		strh	r1, [r0, #28]	@ movhi
 1783 000e 7047     		bx	lr
 1784              		.cfi_endproc
 1785              	.LFE59:
 1787              		.section	.text.TIMER_Forced_OC4,"ax",%progbits
 1788              		.align	2
 1789              		.global	TIMER_Forced_OC4
 1790              		.thumb
 1791              		.thumb_func
ARM GAS  /tmp/ccgj9LzW.s 			page 79


 1793              	TIMER_Forced_OC4:
 1794              	.LFB60:
 923:Peripherals/src/gd32f1x0_timer.c **** {
 1795              		.loc 1 923 0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 1799              		@ link register save eliminated.
 1800              	.LVL209:
 926:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 1801              		.loc 1 926 0
 1802 0000 838B     		ldrh	r3, [r0, #28]
 1803              	.LVL210:
 929:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OM);
 1804              		.loc 1 929 0
 1805 0002 23F4E043 		bic	r3, r3, #28672
 1806              	.LVL211:
 1807 0006 1B04     		lsls	r3, r3, #16
 1808 0008 1B0C     		lsrs	r3, r3, #16
 1809              	.LVL212:
 932:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_Forced << 8);
 1810              		.loc 1 932 0
 1811 000a 0902     		lsls	r1, r1, #8
 1812              	.LVL213:
 1813 000c 89B2     		uxth	r1, r1
 1814 000e 0B43     		orrs	r3, r3, r1
 1815              	.LVL214:
 934:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 1816              		.loc 1 934 0
 1817 0010 8383     		strh	r3, [r0, #28]	@ movhi
 1818 0012 7047     		bx	lr
 1819              		.cfi_endproc
 1820              	.LFE60:
 1822              		.section	.text.TIMER_CC_PreloadControl,"ax",%progbits
 1823              		.align	2
 1824              		.global	TIMER_CC_PreloadControl
 1825              		.thumb
 1826              		.thumb_func
 1828              	TIMER_CC_PreloadControl:
 1829              	.LFB61:
 944:Peripherals/src/gd32f1x0_timer.c **** { 
 1830              		.loc 1 944 0
 1831              		.cfi_startproc
 1832              		@ args = 0, pretend = 0, frame = 0
 1833              		@ frame_needed = 0, uses_anonymous_args = 0
 1834              		@ link register save eliminated.
 1835              	.LVL215:
 945:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 1836              		.loc 1 945 0
 1837 0000 29B1     		cbz	r1, .L81
 948:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_CCSE;
 1838              		.loc 1 948 0
 1839 0002 8388     		ldrh	r3, [r0, #4]
 1840 0004 9BB2     		uxth	r3, r3
 1841 0006 43F00103 		orr	r3, r3, #1
 1842 000a 8380     		strh	r3, [r0, #4]	@ movhi
 1843 000c 7047     		bx	lr
ARM GAS  /tmp/ccgj9LzW.s 			page 80


 1844              	.L81:
 953:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~((uint16_t)TIMER_CTLR2_CCSE);
 1845              		.loc 1 953 0
 1846 000e 8388     		ldrh	r3, [r0, #4]
 1847 0010 23F00103 		bic	r3, r3, #1
 1848 0014 1B04     		lsls	r3, r3, #16
 1849 0016 1B0C     		lsrs	r3, r3, #16
 1850 0018 8380     		strh	r3, [r0, #4]	@ movhi
 1851 001a 7047     		bx	lr
 1852              		.cfi_endproc
 1853              	.LFE61:
 1855              		.section	.text.TIMER_OC1_Preload,"ax",%progbits
 1856              		.align	2
 1857              		.global	TIMER_OC1_Preload
 1858              		.thumb
 1859              		.thumb_func
 1861              	TIMER_OC1_Preload:
 1862              	.LFB62:
 968:Peripherals/src/gd32f1x0_timer.c **** {
 1863              		.loc 1 968 0
 1864              		.cfi_startproc
 1865              		@ args = 0, pretend = 0, frame = 0
 1866              		@ frame_needed = 0, uses_anonymous_args = 0
 1867              		@ link register save eliminated.
 1868              	.LVL216:
 971:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 1869              		.loc 1 971 0
 1870 0000 038B     		ldrh	r3, [r0, #24]
 1871              	.LVL217:
 974:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OSE);
 1872              		.loc 1 974 0
 1873 0002 23F00803 		bic	r3, r3, #8
 1874              	.LVL218:
 1875 0006 1B04     		lsls	r3, r3, #16
 1876 0008 1B0C     		lsrs	r3, r3, #16
 1877              	.LVL219:
 977:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCPreload;
 1878              		.loc 1 977 0
 1879 000a 1943     		orrs	r1, r1, r3
 1880              	.LVL220:
 979:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 1881              		.loc 1 979 0
 1882 000c 0183     		strh	r1, [r0, #24]	@ movhi
 1883 000e 7047     		bx	lr
 1884              		.cfi_endproc
 1885              	.LFE62:
 1887              		.section	.text.TIMER_OC2_Preload,"ax",%progbits
 1888              		.align	2
 1889              		.global	TIMER_OC2_Preload
 1890              		.thumb
 1891              		.thumb_func
 1893              	TIMER_OC2_Preload:
 1894              	.LFB63:
 992:Peripherals/src/gd32f1x0_timer.c **** {
 1895              		.loc 1 992 0
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccgj9LzW.s 			page 81


 1898              		@ frame_needed = 0, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
 1900              	.LVL221:
 995:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 1901              		.loc 1 995 0
 1902 0000 038B     		ldrh	r3, [r0, #24]
 1903              	.LVL222:
 998:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OSE);
 1904              		.loc 1 998 0
 1905 0002 23F40063 		bic	r3, r3, #2048
 1906              	.LVL223:
 1907 0006 1B04     		lsls	r3, r3, #16
 1908 0008 1B0C     		lsrs	r3, r3, #16
 1909              	.LVL224:
1001:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCPreload << 8);
 1910              		.loc 1 1001 0
 1911 000a 0902     		lsls	r1, r1, #8
 1912              	.LVL225:
 1913 000c 89B2     		uxth	r1, r1
 1914 000e 0B43     		orrs	r3, r3, r1
 1915              	.LVL226:
1003:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 1916              		.loc 1 1003 0
 1917 0010 0383     		strh	r3, [r0, #24]	@ movhi
 1918 0012 7047     		bx	lr
 1919              		.cfi_endproc
 1920              	.LFE63:
 1922              		.section	.text.TIMER_OC3_Preload,"ax",%progbits
 1923              		.align	2
 1924              		.global	TIMER_OC3_Preload
 1925              		.thumb
 1926              		.thumb_func
 1928              	TIMER_OC3_Preload:
 1929              	.LFB64:
1016:Peripherals/src/gd32f1x0_timer.c **** {
 1930              		.loc 1 1016 0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
 1935              	.LVL227:
1019:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 1936              		.loc 1 1019 0
 1937 0000 838B     		ldrh	r3, [r0, #28]
 1938              	.LVL228:
1022:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OSE);
 1939              		.loc 1 1022 0
 1940 0002 23F00803 		bic	r3, r3, #8
 1941              	.LVL229:
 1942 0006 1B04     		lsls	r3, r3, #16
 1943 0008 1B0C     		lsrs	r3, r3, #16
 1944              	.LVL230:
1025:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCPreload;
 1945              		.loc 1 1025 0
 1946 000a 1943     		orrs	r1, r1, r3
 1947              	.LVL231:
1027:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
ARM GAS  /tmp/ccgj9LzW.s 			page 82


 1948              		.loc 1 1027 0
 1949 000c 8183     		strh	r1, [r0, #28]	@ movhi
 1950 000e 7047     		bx	lr
 1951              		.cfi_endproc
 1952              	.LFE64:
 1954              		.section	.text.TIMER_OC4_Preload,"ax",%progbits
 1955              		.align	2
 1956              		.global	TIMER_OC4_Preload
 1957              		.thumb
 1958              		.thumb_func
 1960              	TIMER_OC4_Preload:
 1961              	.LFB65:
1040:Peripherals/src/gd32f1x0_timer.c **** {
 1962              		.loc 1 1040 0
 1963              		.cfi_startproc
 1964              		@ args = 0, pretend = 0, frame = 0
 1965              		@ frame_needed = 0, uses_anonymous_args = 0
 1966              		@ link register save eliminated.
 1967              	.LVL232:
1043:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 1968              		.loc 1 1043 0
 1969 0000 838B     		ldrh	r3, [r0, #28]
 1970              	.LVL233:
1046:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OSE);
 1971              		.loc 1 1046 0
 1972 0002 23F40063 		bic	r3, r3, #2048
 1973              	.LVL234:
 1974 0006 1B04     		lsls	r3, r3, #16
 1975 0008 1B0C     		lsrs	r3, r3, #16
 1976              	.LVL235:
1049:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCPreload << 8);
 1977              		.loc 1 1049 0
 1978 000a 0902     		lsls	r1, r1, #8
 1979              	.LVL236:
 1980 000c 89B2     		uxth	r1, r1
 1981 000e 0B43     		orrs	r3, r3, r1
 1982              	.LVL237:
1051:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 1983              		.loc 1 1051 0
 1984 0010 8383     		strh	r3, [r0, #28]	@ movhi
 1985 0012 7047     		bx	lr
 1986              		.cfi_endproc
 1987              	.LFE65:
 1989              		.section	.text.TIMER_OC1_FastConfig,"ax",%progbits
 1990              		.align	2
 1991              		.global	TIMER_OC1_FastConfig
 1992              		.thumb
 1993              		.thumb_func
 1995              	TIMER_OC1_FastConfig:
 1996              	.LFB66:
1064:Peripherals/src/gd32f1x0_timer.c **** {
 1997              		.loc 1 1064 0
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
 2002              	.LVL238:
ARM GAS  /tmp/ccgj9LzW.s 			page 83


1067:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 2003              		.loc 1 1067 0
 2004 0000 038B     		ldrh	r3, [r0, #24]
 2005              	.LVL239:
1070:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OFE);
 2006              		.loc 1 1070 0
 2007 0002 23F00403 		bic	r3, r3, #4
 2008              	.LVL240:
 2009 0006 1B04     		lsls	r3, r3, #16
 2010 0008 1B0C     		lsrs	r3, r3, #16
 2011              	.LVL241:
1073:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCFast;
 2012              		.loc 1 1073 0
 2013 000a 1943     		orrs	r1, r1, r3
 2014              	.LVL242:
1075:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 2015              		.loc 1 1075 0
 2016 000c 0183     		strh	r1, [r0, #24]	@ movhi
 2017 000e 7047     		bx	lr
 2018              		.cfi_endproc
 2019              	.LFE66:
 2021              		.section	.text.TIMER_OC2_FastConfig,"ax",%progbits
 2022              		.align	2
 2023              		.global	TIMER_OC2_FastConfig
 2024              		.thumb
 2025              		.thumb_func
 2027              	TIMER_OC2_FastConfig:
 2028              	.LFB67:
1088:Peripherals/src/gd32f1x0_timer.c **** {
 2029              		.loc 1 1088 0
 2030              		.cfi_startproc
 2031              		@ args = 0, pretend = 0, frame = 0
 2032              		@ frame_needed = 0, uses_anonymous_args = 0
 2033              		@ link register save eliminated.
 2034              	.LVL243:
1091:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 2035              		.loc 1 1091 0
 2036 0000 038B     		ldrh	r3, [r0, #24]
 2037              	.LVL244:
1094:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OFE);
 2038              		.loc 1 1094 0
 2039 0002 23F48063 		bic	r3, r3, #1024
 2040              	.LVL245:
 2041 0006 1B04     		lsls	r3, r3, #16
 2042 0008 1B0C     		lsrs	r3, r3, #16
 2043              	.LVL246:
1097:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCFast << 8);
 2044              		.loc 1 1097 0
 2045 000a 0902     		lsls	r1, r1, #8
 2046              	.LVL247:
 2047 000c 89B2     		uxth	r1, r1
 2048 000e 0B43     		orrs	r3, r3, r1
 2049              	.LVL248:
1099:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 2050              		.loc 1 1099 0
 2051 0010 0383     		strh	r3, [r0, #24]	@ movhi
 2052 0012 7047     		bx	lr
ARM GAS  /tmp/ccgj9LzW.s 			page 84


 2053              		.cfi_endproc
 2054              	.LFE67:
 2056              		.section	.text.TIMER_OC3_FastConfig,"ax",%progbits
 2057              		.align	2
 2058              		.global	TIMER_OC3_FastConfig
 2059              		.thumb
 2060              		.thumb_func
 2062              	TIMER_OC3_FastConfig:
 2063              	.LFB68:
1112:Peripherals/src/gd32f1x0_timer.c **** {
 2064              		.loc 1 1112 0
 2065              		.cfi_startproc
 2066              		@ args = 0, pretend = 0, frame = 0
 2067              		@ frame_needed = 0, uses_anonymous_args = 0
 2068              		@ link register save eliminated.
 2069              	.LVL249:
1115:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 2070              		.loc 1 1115 0
 2071 0000 838B     		ldrh	r3, [r0, #28]
 2072              	.LVL250:
1118:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OFE);
 2073              		.loc 1 1118 0
 2074 0002 23F00403 		bic	r3, r3, #4
 2075              	.LVL251:
 2076 0006 1B04     		lsls	r3, r3, #16
 2077 0008 1B0C     		lsrs	r3, r3, #16
 2078              	.LVL252:
1121:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCFast;
 2079              		.loc 1 1121 0
 2080 000a 1943     		orrs	r1, r1, r3
 2081              	.LVL253:
1123:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 2082              		.loc 1 1123 0
 2083 000c 8183     		strh	r1, [r0, #28]	@ movhi
 2084 000e 7047     		bx	lr
 2085              		.cfi_endproc
 2086              	.LFE68:
 2088              		.section	.text.TIMER_OC4_FastConfig,"ax",%progbits
 2089              		.align	2
 2090              		.global	TIMER_OC4_FastConfig
 2091              		.thumb
 2092              		.thumb_func
 2094              	TIMER_OC4_FastConfig:
 2095              	.LFB69:
1136:Peripherals/src/gd32f1x0_timer.c **** {
 2096              		.loc 1 1136 0
 2097              		.cfi_startproc
 2098              		@ args = 0, pretend = 0, frame = 0
 2099              		@ frame_needed = 0, uses_anonymous_args = 0
 2100              		@ link register save eliminated.
 2101              	.LVL254:
1139:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 2102              		.loc 1 1139 0
 2103 0000 838B     		ldrh	r3, [r0, #28]
 2104              	.LVL255:
1142:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OFE);
 2105              		.loc 1 1142 0
ARM GAS  /tmp/ccgj9LzW.s 			page 85


 2106 0002 23F48063 		bic	r3, r3, #1024
 2107              	.LVL256:
 2108 0006 1B04     		lsls	r3, r3, #16
 2109 0008 1B0C     		lsrs	r3, r3, #16
 2110              	.LVL257:
1145:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCFast << 8);
 2111              		.loc 1 1145 0
 2112 000a 0902     		lsls	r1, r1, #8
 2113              	.LVL258:
 2114 000c 89B2     		uxth	r1, r1
 2115 000e 0B43     		orrs	r3, r3, r1
 2116              	.LVL259:
1147:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 2117              		.loc 1 1147 0
 2118 0010 8383     		strh	r3, [r0, #28]	@ movhi
 2119 0012 7047     		bx	lr
 2120              		.cfi_endproc
 2121              	.LFE69:
 2123              		.section	.text.TIMER_OC1_RefClear,"ax",%progbits
 2124              		.align	2
 2125              		.global	TIMER_OC1_RefClear
 2126              		.thumb
 2127              		.thumb_func
 2129              	TIMER_OC1_RefClear:
 2130              	.LFB70:
1160:Peripherals/src/gd32f1x0_timer.c **** {
 2131              		.loc 1 1160 0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 0
 2134              		@ frame_needed = 0, uses_anonymous_args = 0
 2135              		@ link register save eliminated.
 2136              	.LVL260:
1163:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 2137              		.loc 1 1163 0
 2138 0000 038B     		ldrh	r3, [r0, #24]
 2139              	.LVL261:
1166:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1OCE);
 2140              		.loc 1 1166 0
 2141 0002 23F08003 		bic	r3, r3, #128
 2142              	.LVL262:
 2143 0006 1B04     		lsls	r3, r3, #16
 2144 0008 1B0C     		lsrs	r3, r3, #16
 2145              	.LVL263:
1169:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_OCClear;
 2146              		.loc 1 1169 0
 2147 000a 1943     		orrs	r1, r1, r3
 2148              	.LVL264:
1171:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 2149              		.loc 1 1171 0
 2150 000c 0183     		strh	r1, [r0, #24]	@ movhi
 2151 000e 7047     		bx	lr
 2152              		.cfi_endproc
 2153              	.LFE70:
 2155              		.section	.text.TIMER_OC2_RefClear,"ax",%progbits
 2156              		.align	2
 2157              		.global	TIMER_OC2_RefClear
 2158              		.thumb
ARM GAS  /tmp/ccgj9LzW.s 			page 86


 2159              		.thumb_func
 2161              	TIMER_OC2_RefClear:
 2162              	.LFB71:
1184:Peripherals/src/gd32f1x0_timer.c **** {
 2163              		.loc 1 1184 0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
 2168              	.LVL265:
1187:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 2169              		.loc 1 1187 0
 2170 0000 038B     		ldrh	r3, [r0, #24]
 2171              	.LVL266:
1190:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2OCE);
 2172              		.loc 1 1190 0
 2173 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2174              	.LVL267:
1193:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= (uint16_t)( TIMER_OCClear << 8);
 2175              		.loc 1 1193 0
 2176 0006 0902     		lsls	r1, r1, #8
 2177              	.LVL268:
 2178 0008 89B2     		uxth	r1, r1
 2179 000a 0B43     		orrs	r3, r3, r1
 2180              	.LVL269:
1195:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 2181              		.loc 1 1195 0
 2182 000c 0383     		strh	r3, [r0, #24]	@ movhi
 2183 000e 7047     		bx	lr
 2184              		.cfi_endproc
 2185              	.LFE71:
 2187              		.section	.text.TIMER_OC3_RefClear,"ax",%progbits
 2188              		.align	2
 2189              		.global	TIMER_OC3_RefClear
 2190              		.thumb
 2191              		.thumb_func
 2193              	TIMER_OC3_RefClear:
 2194              	.LFB72:
1208:Peripherals/src/gd32f1x0_timer.c **** {
 2195              		.loc 1 1208 0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 2200              	.LVL270:
1211:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 2201              		.loc 1 1211 0
 2202 0000 838B     		ldrh	r3, [r0, #28]
 2203              	.LVL271:
1214:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3OCE);
 2204              		.loc 1 1214 0
 2205 0002 23F08003 		bic	r3, r3, #128
 2206              	.LVL272:
 2207 0006 1B04     		lsls	r3, r3, #16
 2208 0008 1B0C     		lsrs	r3, r3, #16
 2209              	.LVL273:
1217:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= TIMER_OCClear;
ARM GAS  /tmp/ccgj9LzW.s 			page 87


 2210              		.loc 1 1217 0
 2211 000a 1943     		orrs	r1, r1, r3
 2212              	.LVL274:
1219:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 2213              		.loc 1 1219 0
 2214 000c 8183     		strh	r1, [r0, #28]	@ movhi
 2215 000e 7047     		bx	lr
 2216              		.cfi_endproc
 2217              	.LFE72:
 2219              		.section	.text.TIMER_OC4_RefClear,"ax",%progbits
 2220              		.align	2
 2221              		.global	TIMER_OC4_RefClear
 2222              		.thumb
 2223              		.thumb_func
 2225              	TIMER_OC4_RefClear:
 2226              	.LFB73:
1232:Peripherals/src/gd32f1x0_timer.c **** {
 2227              		.loc 1 1232 0
 2228              		.cfi_startproc
 2229              		@ args = 0, pretend = 0, frame = 0
 2230              		@ frame_needed = 0, uses_anonymous_args = 0
 2231              		@ link register save eliminated.
 2232              	.LVL275:
1235:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 = TIMERx->CHCTLR2;
 2233              		.loc 1 1235 0
 2234 0000 838B     		ldrh	r3, [r0, #28]
 2235              	.LVL276:
1238:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4OCE);
 2236              		.loc 1 1238 0
 2237 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2238              	.LVL277:
1241:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr2 |= (uint16_t)( TIMER_OCClear << 8);
 2239              		.loc 1 1241 0
 2240 0006 0902     		lsls	r1, r1, #8
 2241              	.LVL278:
 2242 0008 89B2     		uxth	r1, r1
 2243 000a 0B43     		orrs	r3, r3, r1
 2244              	.LVL279:
1243:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 = tmpchctlr2;
 2245              		.loc 1 1243 0
 2246 000c 8383     		strh	r3, [r0, #28]	@ movhi
 2247 000e 7047     		bx	lr
 2248              		.cfi_endproc
 2249              	.LFE73:
 2251              		.section	.text.TIMER_OC1_Polarity,"ax",%progbits
 2252              		.align	2
 2253              		.global	TIMER_OC1_Polarity
 2254              		.thumb
 2255              		.thumb_func
 2257              	TIMER_OC1_Polarity:
 2258              	.LFB74:
1256:Peripherals/src/gd32f1x0_timer.c **** {
 2259              		.loc 1 1256 0
 2260              		.cfi_startproc
 2261              		@ args = 0, pretend = 0, frame = 0
 2262              		@ frame_needed = 0, uses_anonymous_args = 0
 2263              		@ link register save eliminated.
ARM GAS  /tmp/ccgj9LzW.s 			page 88


 2264              	.LVL280:
1259:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2265              		.loc 1 1259 0
 2266 0000 038C     		ldrh	r3, [r0, #32]
 2267              	.LVL281:
1262:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH1P);
 2268              		.loc 1 1262 0
 2269 0002 23F00203 		bic	r3, r3, #2
 2270              	.LVL282:
 2271 0006 1B04     		lsls	r3, r3, #16
 2272 0008 1B0C     		lsrs	r3, r3, #16
 2273              	.LVL283:
1263:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCPolarity;
 2274              		.loc 1 1263 0
 2275 000a 1943     		orrs	r1, r1, r3
 2276              	.LVL284:
1265:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2277              		.loc 1 1265 0
 2278 000c 0184     		strh	r1, [r0, #32]	@ movhi
 2279 000e 7047     		bx	lr
 2280              		.cfi_endproc
 2281              	.LFE74:
 2283              		.section	.text.TIMER_OC1N_Polarity,"ax",%progbits
 2284              		.align	2
 2285              		.global	TIMER_OC1N_Polarity
 2286              		.thumb
 2287              		.thumb_func
 2289              	TIMER_OC1N_Polarity:
 2290              	.LFB75:
1278:Peripherals/src/gd32f1x0_timer.c **** {
 2291              		.loc 1 1278 0
 2292              		.cfi_startproc
 2293              		@ args = 0, pretend = 0, frame = 0
 2294              		@ frame_needed = 0, uses_anonymous_args = 0
 2295              		@ link register save eliminated.
 2296              	.LVL285:
1281:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2297              		.loc 1 1281 0
 2298 0000 038C     		ldrh	r3, [r0, #32]
 2299              	.LVL286:
1284:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH1NP);
 2300              		.loc 1 1284 0
 2301 0002 23F00803 		bic	r3, r3, #8
 2302              	.LVL287:
 2303 0006 1B04     		lsls	r3, r3, #16
 2304 0008 1B0C     		lsrs	r3, r3, #16
 2305              	.LVL288:
1285:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= TIMER_OCNPolarity;
 2306              		.loc 1 1285 0
 2307 000a 1943     		orrs	r1, r1, r3
 2308              	.LVL289:
1287:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2309              		.loc 1 1287 0
 2310 000c 0184     		strh	r1, [r0, #32]	@ movhi
 2311 000e 7047     		bx	lr
 2312              		.cfi_endproc
 2313              	.LFE75:
ARM GAS  /tmp/ccgj9LzW.s 			page 89


 2315              		.section	.text.TIMER_OC2_Polarity,"ax",%progbits
 2316              		.align	2
 2317              		.global	TIMER_OC2_Polarity
 2318              		.thumb
 2319              		.thumb_func
 2321              	TIMER_OC2_Polarity:
 2322              	.LFB76:
1300:Peripherals/src/gd32f1x0_timer.c **** {
 2323              		.loc 1 1300 0
 2324              		.cfi_startproc
 2325              		@ args = 0, pretend = 0, frame = 0
 2326              		@ frame_needed = 0, uses_anonymous_args = 0
 2327              		@ link register save eliminated.
 2328              	.LVL290:
1303:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2329              		.loc 1 1303 0
 2330 0000 038C     		ldrh	r3, [r0, #32]
 2331              	.LVL291:
1306:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH2P);
 2332              		.loc 1 1306 0
 2333 0002 23F02003 		bic	r3, r3, #32
 2334              	.LVL292:
 2335 0006 1B04     		lsls	r3, r3, #16
 2336 0008 1B0C     		lsrs	r3, r3, #16
 2337              	.LVL293:
1307:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 4);
 2338              		.loc 1 1307 0
 2339 000a 0901     		lsls	r1, r1, #4
 2340              	.LVL294:
 2341 000c 89B2     		uxth	r1, r1
 2342 000e 0B43     		orrs	r3, r3, r1
 2343              	.LVL295:
1309:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2344              		.loc 1 1309 0
 2345 0010 0384     		strh	r3, [r0, #32]	@ movhi
 2346 0012 7047     		bx	lr
 2347              		.cfi_endproc
 2348              	.LFE76:
 2350              		.section	.text.TIMER_OC2N_Polarity,"ax",%progbits
 2351              		.align	2
 2352              		.global	TIMER_OC2N_Polarity
 2353              		.thumb
 2354              		.thumb_func
 2356              	TIMER_OC2N_Polarity:
 2357              	.LFB77:
1322:Peripherals/src/gd32f1x0_timer.c **** {
 2358              		.loc 1 1322 0
 2359              		.cfi_startproc
 2360              		@ args = 0, pretend = 0, frame = 0
 2361              		@ frame_needed = 0, uses_anonymous_args = 0
 2362              		@ link register save eliminated.
 2363              	.LVL296:
1325:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2364              		.loc 1 1325 0
 2365 0000 038C     		ldrh	r3, [r0, #32]
 2366              	.LVL297:
1328:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH2NP);
ARM GAS  /tmp/ccgj9LzW.s 			page 90


 2367              		.loc 1 1328 0
 2368 0002 23F08003 		bic	r3, r3, #128
 2369              	.LVL298:
 2370 0006 1B04     		lsls	r3, r3, #16
 2371 0008 1B0C     		lsrs	r3, r3, #16
 2372              	.LVL299:
1329:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCNPolarity << 4);
 2373              		.loc 1 1329 0
 2374 000a 0901     		lsls	r1, r1, #4
 2375              	.LVL300:
 2376 000c 89B2     		uxth	r1, r1
 2377 000e 0B43     		orrs	r3, r3, r1
 2378              	.LVL301:
1331:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2379              		.loc 1 1331 0
 2380 0010 0384     		strh	r3, [r0, #32]	@ movhi
 2381 0012 7047     		bx	lr
 2382              		.cfi_endproc
 2383              	.LFE77:
 2385              		.section	.text.TIMER_OC3_Polarity,"ax",%progbits
 2386              		.align	2
 2387              		.global	TIMER_OC3_Polarity
 2388              		.thumb
 2389              		.thumb_func
 2391              	TIMER_OC3_Polarity:
 2392              	.LFB78:
1344:Peripherals/src/gd32f1x0_timer.c **** {
 2393              		.loc 1 1344 0
 2394              		.cfi_startproc
 2395              		@ args = 0, pretend = 0, frame = 0
 2396              		@ frame_needed = 0, uses_anonymous_args = 0
 2397              		@ link register save eliminated.
 2398              	.LVL302:
1347:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2399              		.loc 1 1347 0
 2400 0000 038C     		ldrh	r3, [r0, #32]
 2401              	.LVL303:
1350:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH3P);
 2402              		.loc 1 1350 0
 2403 0002 23F40073 		bic	r3, r3, #512
 2404              	.LVL304:
 2405 0006 1B04     		lsls	r3, r3, #16
 2406 0008 1B0C     		lsrs	r3, r3, #16
 2407              	.LVL305:
1351:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 8);
 2408              		.loc 1 1351 0
 2409 000a 0902     		lsls	r1, r1, #8
 2410              	.LVL306:
 2411 000c 89B2     		uxth	r1, r1
 2412 000e 0B43     		orrs	r3, r3, r1
 2413              	.LVL307:
1353:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2414              		.loc 1 1353 0
 2415 0010 0384     		strh	r3, [r0, #32]	@ movhi
 2416 0012 7047     		bx	lr
 2417              		.cfi_endproc
 2418              	.LFE78:
ARM GAS  /tmp/ccgj9LzW.s 			page 91


 2420              		.section	.text.TIMER_OC3N_Polarity,"ax",%progbits
 2421              		.align	2
 2422              		.global	TIMER_OC3N_Polarity
 2423              		.thumb
 2424              		.thumb_func
 2426              	TIMER_OC3N_Polarity:
 2427              	.LFB79:
1366:Peripherals/src/gd32f1x0_timer.c **** {
 2428              		.loc 1 1366 0
 2429              		.cfi_startproc
 2430              		@ args = 0, pretend = 0, frame = 0
 2431              		@ frame_needed = 0, uses_anonymous_args = 0
 2432              		@ link register save eliminated.
 2433              	.LVL308:
1369:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2434              		.loc 1 1369 0
 2435 0000 038C     		ldrh	r3, [r0, #32]
 2436              	.LVL309:
1372:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH3NP);
 2437              		.loc 1 1372 0
 2438 0002 23F40063 		bic	r3, r3, #2048
 2439              	.LVL310:
 2440 0006 1B04     		lsls	r3, r3, #16
 2441 0008 1B0C     		lsrs	r3, r3, #16
 2442              	.LVL311:
1373:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCNPolarity << 8);
 2443              		.loc 1 1373 0
 2444 000a 0902     		lsls	r1, r1, #8
 2445              	.LVL312:
 2446 000c 89B2     		uxth	r1, r1
 2447 000e 0B43     		orrs	r3, r3, r1
 2448              	.LVL313:
1375:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2449              		.loc 1 1375 0
 2450 0010 0384     		strh	r3, [r0, #32]	@ movhi
 2451 0012 7047     		bx	lr
 2452              		.cfi_endproc
 2453              	.LFE79:
 2455              		.section	.text.TIMER_OC4_Polarity,"ax",%progbits
 2456              		.align	2
 2457              		.global	TIMER_OC4_Polarity
 2458              		.thumb
 2459              		.thumb_func
 2461              	TIMER_OC4_Polarity:
 2462              	.LFB80:
1388:Peripherals/src/gd32f1x0_timer.c **** {
 2463              		.loc 1 1388 0
 2464              		.cfi_startproc
 2465              		@ args = 0, pretend = 0, frame = 0
 2466              		@ frame_needed = 0, uses_anonymous_args = 0
 2467              		@ link register save eliminated.
 2468              	.LVL314:
1391:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 2469              		.loc 1 1391 0
 2470 0000 038C     		ldrh	r3, [r0, #32]
 2471              	.LVL315:
1394:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )TIMER_CHE_CH4P);
ARM GAS  /tmp/ccgj9LzW.s 			page 92


 2472              		.loc 1 1394 0
 2473 0002 23F40053 		bic	r3, r3, #8192
 2474              	.LVL316:
 2475 0006 1B04     		lsls	r3, r3, #16
 2476 0008 1B0C     		lsrs	r3, r3, #16
 2477              	.LVL317:
1395:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_OCPolarity << 12);
 2478              		.loc 1 1395 0
 2479 000a 0903     		lsls	r1, r1, #12
 2480              	.LVL318:
 2481 000c 89B2     		uxth	r1, r1
 2482 000e 0B43     		orrs	r3, r3, r1
 2483              	.LVL319:
1398:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 2484              		.loc 1 1398 0
 2485 0010 0384     		strh	r3, [r0, #32]	@ movhi
 2486 0012 7047     		bx	lr
 2487              		.cfi_endproc
 2488              	.LFE80:
 2490              		.section	.text.TIMER_SelectOCRefClear,"ax",%progbits
 2491              		.align	2
 2492              		.global	TIMER_SelectOCRefClear
 2493              		.thumb
 2494              		.thumb_func
 2496              	TIMER_SelectOCRefClear:
 2497              	.LFB81:
1411:Peripherals/src/gd32f1x0_timer.c **** {
 2498              		.loc 1 1411 0
 2499              		.cfi_startproc
 2500              		@ args = 0, pretend = 0, frame = 0
 2501              		@ frame_needed = 0, uses_anonymous_args = 0
 2502              		@ link register save eliminated.
 2503              	.LVL320:
1413:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &=  (uint16_t)~( ( uint16_t )TIMER_SMC_OCCS);
 2504              		.loc 1 1413 0
 2505 0000 0389     		ldrh	r3, [r0, #8]
 2506 0002 23F00803 		bic	r3, r3, #8
 2507 0006 1B04     		lsls	r3, r3, #16
 2508 0008 1B0C     		lsrs	r3, r3, #16
 2509 000a 0381     		strh	r3, [r0, #8]	@ movhi
1414:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |=  TIMER_OCRef_Clear ;
 2510              		.loc 1 1414 0
 2511 000c 0389     		ldrh	r3, [r0, #8]
 2512 000e 9BB2     		uxth	r3, r3
 2513 0010 1943     		orrs	r1, r1, r3
 2514              	.LVL321:
 2515 0012 0181     		strh	r1, [r0, #8]	@ movhi
 2516 0014 7047     		bx	lr
 2517              		.cfi_endproc
 2518              	.LFE81:
 2520 0016 00BF     		.section	.text.TIMER_CCxCmd,"ax",%progbits
 2521              		.align	2
 2522              		.global	TIMER_CCxCmd
 2523              		.thumb
 2524              		.thumb_func
 2526              	TIMER_CCxCmd:
 2527              	.LFB82:
ARM GAS  /tmp/ccgj9LzW.s 			page 93


1433:Peripherals/src/gd32f1x0_timer.c **** {
 2528              		.loc 1 1433 0
 2529              		.cfi_startproc
 2530              		@ args = 0, pretend = 0, frame = 0
 2531              		@ frame_needed = 0, uses_anonymous_args = 0
 2532              		@ link register save eliminated.
 2533              	.LVL322:
 2534 0000 10B4     		push	{r4}
 2535              	.LCFI10:
 2536              		.cfi_def_cfa_offset 4
 2537              		.cfi_offset 4, -4
 2538              	.LVL323:
1436:Peripherals/src/gd32f1x0_timer.c ****     tmp = CHE_CHE_SET << TIMER_Ch;
 2539              		.loc 1 1436 0
 2540 0002 0123     		movs	r3, #1
 2541 0004 8B40     		lsls	r3, r3, r1
 2542              	.LVL324:
1439:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t)~ tmp;
 2543              		.loc 1 1439 0
 2544 0006 048C     		ldrh	r4, [r0, #32]
 2545 0008 DB43     		mvns	r3, r3
 2546              	.LVL325:
 2547 000a 9BB2     		uxth	r3, r3
 2548              	.LVL326:
 2549 000c 2340     		ands	r3, r3, r4
 2550 000e 0384     		strh	r3, [r0, #32]	@ movhi
1442:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE |=  (uint16_t)( TIMER_CCx << TIMER_Ch);
 2551              		.loc 1 1442 0
 2552 0010 038C     		ldrh	r3, [r0, #32]
 2553 0012 8A40     		lsls	r2, r2, r1
 2554              	.LVL327:
 2555 0014 1343     		orrs	r3, r3, r2
 2556 0016 9BB2     		uxth	r3, r3
 2557 0018 0384     		strh	r3, [r0, #32]	@ movhi
1443:Peripherals/src/gd32f1x0_timer.c **** }
 2558              		.loc 1 1443 0
 2559 001a 5DF8044B 		ldr	r4, [sp], #4
 2560 001e 7047     		bx	lr
 2561              		.cfi_endproc
 2562              	.LFE82:
 2564              		.section	.text.TIMER_CCxNCmd,"ax",%progbits
 2565              		.align	2
 2566              		.global	TIMER_CCxNCmd
 2567              		.thumb
 2568              		.thumb_func
 2570              	TIMER_CCxNCmd:
 2571              	.LFB83:
1460:Peripherals/src/gd32f1x0_timer.c **** {
 2572              		.loc 1 1460 0
 2573              		.cfi_startproc
 2574              		@ args = 0, pretend = 0, frame = 0
 2575              		@ frame_needed = 0, uses_anonymous_args = 0
 2576              		@ link register save eliminated.
 2577              	.LVL328:
 2578 0000 10B4     		push	{r4}
 2579              	.LCFI11:
 2580              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccgj9LzW.s 			page 94


 2581              		.cfi_offset 4, -4
 2582              	.LVL329:
1463:Peripherals/src/gd32f1x0_timer.c ****     tmp = CHE_CHNE_SET << TIMER_Ch;
 2583              		.loc 1 1463 0
 2584 0002 0423     		movs	r3, #4
 2585 0004 8B40     		lsls	r3, r3, r1
 2586              	.LVL330:
1466:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE &= (uint16_t) ~tmp;
 2587              		.loc 1 1466 0
 2588 0006 048C     		ldrh	r4, [r0, #32]
 2589 0008 DB43     		mvns	r3, r3
 2590              	.LVL331:
 2591 000a 9BB2     		uxth	r3, r3
 2592              	.LVL332:
 2593 000c 2340     		ands	r3, r3, r4
 2594 000e 0384     		strh	r3, [r0, #32]	@ movhi
1469:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE |=  (uint16_t)( TIMER_CCxN << TIMER_Ch);
 2595              		.loc 1 1469 0
 2596 0010 038C     		ldrh	r3, [r0, #32]
 2597 0012 8A40     		lsls	r2, r2, r1
 2598              	.LVL333:
 2599 0014 1343     		orrs	r3, r3, r2
 2600 0016 9BB2     		uxth	r3, r3
 2601 0018 0384     		strh	r3, [r0, #32]	@ movhi
1470:Peripherals/src/gd32f1x0_timer.c **** }
 2602              		.loc 1 1470 0
 2603 001a 5DF8044B 		ldr	r4, [sp], #4
 2604 001e 7047     		bx	lr
 2605              		.cfi_endproc
 2606              	.LFE83:
 2608              		.section	.text.TIMER_SelectCOM,"ax",%progbits
 2609              		.align	2
 2610              		.global	TIMER_SelectCOM
 2611              		.thumb
 2612              		.thumb_func
 2614              	TIMER_SelectCOM:
 2615              	.LFB84:
1479:Peripherals/src/gd32f1x0_timer.c **** {
 2616              		.loc 1 1479 0
 2617              		.cfi_startproc
 2618              		@ args = 0, pretend = 0, frame = 0
 2619              		@ frame_needed = 0, uses_anonymous_args = 0
 2620              		@ link register save eliminated.
 2621              	.LVL334:
1481:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 2622              		.loc 1 1481 0
 2623 0000 29B1     		cbz	r1, .L106
1484:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_CCUC;
 2624              		.loc 1 1484 0
 2625 0002 8388     		ldrh	r3, [r0, #4]
 2626 0004 9BB2     		uxth	r3, r3
 2627 0006 43F00403 		orr	r3, r3, #4
 2628 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2629 000c 7047     		bx	lr
 2630              	.L106:
1489:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_CCUC);
 2631              		.loc 1 1489 0
ARM GAS  /tmp/ccgj9LzW.s 			page 95


 2632 000e 8388     		ldrh	r3, [r0, #4]
 2633 0010 23F00403 		bic	r3, r3, #4
 2634 0014 1B04     		lsls	r3, r3, #16
 2635 0016 1B0C     		lsrs	r3, r3, #16
 2636 0018 8380     		strh	r3, [r0, #4]	@ movhi
 2637 001a 7047     		bx	lr
 2638              		.cfi_endproc
 2639              	.LFE84:
 2641              		.section	.text.TIMER_ICStructInit,"ax",%progbits
 2642              		.align	2
 2643              		.global	TIMER_ICStructInit
 2644              		.thumb
 2645              		.thumb_func
 2647              	TIMER_ICStructInit:
 2648              	.LFB86:
1549:Peripherals/src/gd32f1x0_timer.c **** {
 2649              		.loc 1 1549 0
 2650              		.cfi_startproc
 2651              		@ args = 0, pretend = 0, frame = 0
 2652              		@ frame_needed = 0, uses_anonymous_args = 0
 2653              		@ link register save eliminated.
 2654              	.LVL335:
1550:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_CH               = TIMER_CH_1;
 2655              		.loc 1 1550 0
 2656 0000 0023     		movs	r3, #0
 2657 0002 0380     		strh	r3, [r0]	@ movhi
1551:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICPolarity       = TIMER_IC_POLARITY_RISING;
 2658              		.loc 1 1551 0
 2659 0004 4380     		strh	r3, [r0, #2]	@ movhi
1552:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICSelection      = TIMER_IC_SELECTION_DIRECTTI;
 2660              		.loc 1 1552 0
 2661 0006 0122     		movs	r2, #1
 2662 0008 8280     		strh	r2, [r0, #4]	@ movhi
1553:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICPrescaler      = TIMER_IC_PSC_DIV1;
 2663              		.loc 1 1553 0
 2664 000a C380     		strh	r3, [r0, #6]	@ movhi
1554:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ICInitParaStruct->TIMER_ICFilter         = 0x00;
 2665              		.loc 1 1554 0
 2666 000c 0381     		strh	r3, [r0, #8]	@ movhi
 2667 000e 7047     		bx	lr
 2668              		.cfi_endproc
 2669              	.LFE86:
 2671              		.section	.text.TIMER_GetCapture1,"ax",%progbits
 2672              		.align	2
 2673              		.global	TIMER_GetCapture1
 2674              		.thumb
 2675              		.thumb_func
 2677              	TIMER_GetCapture1:
 2678              	.LFB88:
1621:Peripherals/src/gd32f1x0_timer.c **** {
 2679              		.loc 1 1621 0
 2680              		.cfi_startproc
 2681              		@ args = 0, pretend = 0, frame = 0
 2682              		@ frame_needed = 0, uses_anonymous_args = 0
 2683              		@ link register save eliminated.
 2684              	.LVL336:
1622:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC1;
ARM GAS  /tmp/ccgj9LzW.s 			page 96


 2685              		.loc 1 1622 0
 2686 0000 406B     		ldr	r0, [r0, #52]
 2687              	.LVL337:
1623:Peripherals/src/gd32f1x0_timer.c **** }
 2688              		.loc 1 1623 0
 2689 0002 7047     		bx	lr
 2690              		.cfi_endproc
 2691              	.LFE88:
 2693              		.section	.text.TIMER_GetCapture2,"ax",%progbits
 2694              		.align	2
 2695              		.global	TIMER_GetCapture2
 2696              		.thumb
 2697              		.thumb_func
 2699              	TIMER_GetCapture2:
 2700              	.LFB89:
1631:Peripherals/src/gd32f1x0_timer.c **** {
 2701              		.loc 1 1631 0
 2702              		.cfi_startproc
 2703              		@ args = 0, pretend = 0, frame = 0
 2704              		@ frame_needed = 0, uses_anonymous_args = 0
 2705              		@ link register save eliminated.
 2706              	.LVL338:
1632:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC2;
 2707              		.loc 1 1632 0
 2708 0000 806B     		ldr	r0, [r0, #56]
 2709              	.LVL339:
1633:Peripherals/src/gd32f1x0_timer.c **** }
 2710              		.loc 1 1633 0
 2711 0002 7047     		bx	lr
 2712              		.cfi_endproc
 2713              	.LFE89:
 2715              		.section	.text.TIMER_GetCapture3,"ax",%progbits
 2716              		.align	2
 2717              		.global	TIMER_GetCapture3
 2718              		.thumb
 2719              		.thumb_func
 2721              	TIMER_GetCapture3:
 2722              	.LFB90:
1641:Peripherals/src/gd32f1x0_timer.c **** {
 2723              		.loc 1 1641 0
 2724              		.cfi_startproc
 2725              		@ args = 0, pretend = 0, frame = 0
 2726              		@ frame_needed = 0, uses_anonymous_args = 0
 2727              		@ link register save eliminated.
 2728              	.LVL340:
1642:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC3;
 2729              		.loc 1 1642 0
 2730 0000 C06B     		ldr	r0, [r0, #60]
 2731              	.LVL341:
1643:Peripherals/src/gd32f1x0_timer.c **** }
 2732              		.loc 1 1643 0
 2733 0002 7047     		bx	lr
 2734              		.cfi_endproc
 2735              	.LFE90:
 2737              		.section	.text.TIMER_GetCapture4,"ax",%progbits
 2738              		.align	2
 2739              		.global	TIMER_GetCapture4
ARM GAS  /tmp/ccgj9LzW.s 			page 97


 2740              		.thumb
 2741              		.thumb_func
 2743              	TIMER_GetCapture4:
 2744              	.LFB91:
1651:Peripherals/src/gd32f1x0_timer.c **** {
 2745              		.loc 1 1651 0
 2746              		.cfi_startproc
 2747              		@ args = 0, pretend = 0, frame = 0
 2748              		@ frame_needed = 0, uses_anonymous_args = 0
 2749              		@ link register save eliminated.
 2750              	.LVL342:
1652:Peripherals/src/gd32f1x0_timer.c ****     return TIMERx->CHCC4;
 2751              		.loc 1 1652 0
 2752 0000 006C     		ldr	r0, [r0, #64]
 2753              	.LVL343:
1653:Peripherals/src/gd32f1x0_timer.c **** }
 2754              		.loc 1 1653 0
 2755 0002 7047     		bx	lr
 2756              		.cfi_endproc
 2757              	.LFE91:
 2759              		.section	.text.TIMER_Set_IC1_Prescaler,"ax",%progbits
 2760              		.align	2
 2761              		.global	TIMER_Set_IC1_Prescaler
 2762              		.thumb
 2763              		.thumb_func
 2765              	TIMER_Set_IC1_Prescaler:
 2766              	.LFB92:
1667:Peripherals/src/gd32f1x0_timer.c **** {
 2767              		.loc 1 1667 0
 2768              		.cfi_startproc
 2769              		@ args = 0, pretend = 0, frame = 0
 2770              		@ frame_needed = 0, uses_anonymous_args = 0
 2771              		@ link register save eliminated.
 2772              	.LVL344:
1668:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH1ICP);
 2773              		.loc 1 1668 0
 2774 0000 038B     		ldrh	r3, [r0, #24]
 2775 0002 23F00C03 		bic	r3, r3, #12
 2776 0006 1B04     		lsls	r3, r3, #16
 2777 0008 1B0C     		lsrs	r3, r3, #16
 2778 000a 0383     		strh	r3, [r0, #24]	@ movhi
1670:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 |= TIMER_ICPSC;
 2779              		.loc 1 1670 0
 2780 000c 038B     		ldrh	r3, [r0, #24]
 2781 000e 9BB2     		uxth	r3, r3
 2782 0010 1943     		orrs	r1, r1, r3
 2783              	.LVL345:
 2784 0012 0183     		strh	r1, [r0, #24]	@ movhi
 2785 0014 7047     		bx	lr
 2786              		.cfi_endproc
 2787              	.LFE92:
 2789 0016 00BF     		.section	.text.TIMER_Set_IC2_Prescaler,"ax",%progbits
 2790              		.align	2
 2791              		.global	TIMER_Set_IC2_Prescaler
 2792              		.thumb
 2793              		.thumb_func
 2795              	TIMER_Set_IC2_Prescaler:
ARM GAS  /tmp/ccgj9LzW.s 			page 98


 2796              	.LFB93:
1685:Peripherals/src/gd32f1x0_timer.c **** {
 2797              		.loc 1 1685 0
 2798              		.cfi_startproc
 2799              		@ args = 0, pretend = 0, frame = 0
 2800              		@ frame_needed = 0, uses_anonymous_args = 0
 2801              		@ link register save eliminated.
 2802              	.LVL346:
1686:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR1_CH2ICP);
 2803              		.loc 1 1686 0
 2804 0000 038B     		ldrh	r3, [r0, #24]
 2805 0002 23F44063 		bic	r3, r3, #3072
 2806 0006 1B04     		lsls	r3, r3, #16
 2807 0008 1B0C     		lsrs	r3, r3, #16
 2808 000a 0383     		strh	r3, [r0, #24]	@ movhi
1688:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 |= (uint16_t)( TIMER_ICPSC << 8);
 2809              		.loc 1 1688 0
 2810 000c 038B     		ldrh	r3, [r0, #24]
 2811 000e 9BB2     		uxth	r3, r3
 2812 0010 0902     		lsls	r1, r1, #8
 2813              	.LVL347:
 2814 0012 89B2     		uxth	r1, r1
 2815 0014 0B43     		orrs	r3, r3, r1
 2816 0016 0383     		strh	r3, [r0, #24]	@ movhi
 2817 0018 7047     		bx	lr
 2818              		.cfi_endproc
 2819              	.LFE93:
 2821 001a 00BF     		.section	.text.TIMER_PWMCaptureConfig,"ax",%progbits
 2822              		.align	2
 2823              		.global	TIMER_PWMCaptureConfig
 2824              		.thumb
 2825              		.thumb_func
 2827              	TIMER_PWMCaptureConfig:
 2828              	.LFB87:
1564:Peripherals/src/gd32f1x0_timer.c **** {
 2829              		.loc 1 1564 0
 2830              		.cfi_startproc
 2831              		@ args = 0, pretend = 0, frame = 0
 2832              		@ frame_needed = 0, uses_anonymous_args = 0
 2833              	.LVL348:
 2834 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2835              	.LCFI12:
 2836              		.cfi_def_cfa_offset 24
 2837              		.cfi_offset 3, -24
 2838              		.cfi_offset 4, -20
 2839              		.cfi_offset 5, -16
 2840              		.cfi_offset 6, -12
 2841              		.cfi_offset 7, -8
 2842              		.cfi_offset 14, -4
 2843 0002 0546     		mov	r5, r0
 2844 0004 0C46     		mov	r4, r1
 2845              	.LVL349:
1569:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_ICPolarity == TIMER_IC_POLARITY_RISING )
 2846              		.loc 1 1569 0
 2847 0006 4988     		ldrh	r1, [r1, #2]
 2848              	.LVL350:
 2849 0008 09B9     		cbnz	r1, .L120
ARM GAS  /tmp/ccgj9LzW.s 			page 99


1571:Peripherals/src/gd32f1x0_timer.c ****         icoppositepolarity = TIMER_IC_POLARITY_FALLING;
 2850              		.loc 1 1571 0
 2851 000a 0227     		movs	r7, #2
 2852 000c 00E0     		b	.L116
 2853              	.L120:
1575:Peripherals/src/gd32f1x0_timer.c ****         icoppositepolarity = TIMER_IC_POLARITY_RISING;
 2854              		.loc 1 1575 0
 2855 000e 0027     		movs	r7, #0
 2856              	.L116:
 2857              	.LVL351:
1579:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_ICSelection == TIMER_IC_SELECTION_DIRECTTI )
 2858              		.loc 1 1579 0
 2859 0010 A388     		ldrh	r3, [r4, #4]
 2860 0012 012B     		cmp	r3, #1
 2861 0014 01D1     		bne	.L121
1581:Peripherals/src/gd32f1x0_timer.c ****         icoppositeselection = TIMER_IC_SELECTION_INDIRECTTI;
 2862              		.loc 1 1581 0
 2863 0016 0226     		movs	r6, #2
 2864 0018 00E0     		b	.L117
 2865              	.L121:
1585:Peripherals/src/gd32f1x0_timer.c ****         icoppositeselection = TIMER_IC_SELECTION_DIRECTTI;
 2866              		.loc 1 1585 0
 2867 001a 0126     		movs	r6, #1
 2868              	.L117:
 2869              	.LVL352:
1588:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_1 )
 2870              		.loc 1 1588 0
 2871 001c 2288     		ldrh	r2, [r4]
 2872 001e 9AB9     		cbnz	r2, .L118
1590:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 2873              		.loc 1 1590 0
 2874 0020 2846     		mov	r0, r5
 2875              	.LVL353:
 2876 0022 1A46     		mov	r2, r3
 2877 0024 2389     		ldrh	r3, [r4, #8]
 2878 0026 FFF7FEFF 		bl	TI1_Config
 2879              	.LVL354:
1594:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 2880              		.loc 1 1594 0
 2881 002a 2846     		mov	r0, r5
 2882 002c E188     		ldrh	r1, [r4, #6]
 2883 002e FFF7FEFF 		bl	TIMER_Set_IC1_Prescaler
 2884              	.LVL355:
1596:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , icoppositepolarity, icoppositeselection, TIMER_ICInitParaStruct->TIMER
 2885              		.loc 1 1596 0
 2886 0032 2846     		mov	r0, r5
 2887 0034 3946     		mov	r1, r7
 2888 0036 3246     		mov	r2, r6
 2889 0038 2389     		ldrh	r3, [r4, #8]
 2890 003a FFF7FEFF 		bl	TI2_Config
 2891              	.LVL356:
1598:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 2892              		.loc 1 1598 0
 2893 003e 2846     		mov	r0, r5
 2894 0040 E188     		ldrh	r1, [r4, #6]
 2895 0042 FFF7FEFF 		bl	TIMER_Set_IC2_Prescaler
 2896              	.LVL357:
ARM GAS  /tmp/ccgj9LzW.s 			page 100


 2897 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2898              	.LVL358:
 2899              	.L118:
1602:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 2900              		.loc 1 1602 0
 2901 0048 2846     		mov	r0, r5
 2902              	.LVL359:
 2903 004a 1A46     		mov	r2, r3
 2904 004c 2389     		ldrh	r3, [r4, #8]
 2905 004e FFF7FEFF 		bl	TI2_Config
 2906              	.LVL360:
1606:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 2907              		.loc 1 1606 0
 2908 0052 2846     		mov	r0, r5
 2909 0054 E188     		ldrh	r1, [r4, #6]
 2910 0056 FFF7FEFF 		bl	TIMER_Set_IC2_Prescaler
 2911              	.LVL361:
1608:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , icoppositepolarity, icoppositeselection, TIMER_ICInitParaStruct->TIMER
 2912              		.loc 1 1608 0
 2913 005a 2846     		mov	r0, r5
 2914 005c 3946     		mov	r1, r7
 2915 005e 3246     		mov	r2, r6
 2916 0060 2389     		ldrh	r3, [r4, #8]
 2917 0062 FFF7FEFF 		bl	TI1_Config
 2918              	.LVL362:
1610:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler );
 2919              		.loc 1 1610 0
 2920 0066 2846     		mov	r0, r5
 2921 0068 E188     		ldrh	r1, [r4, #6]
 2922 006a FFF7FEFF 		bl	TIMER_Set_IC1_Prescaler
 2923              	.LVL363:
 2924 006e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2925              		.cfi_endproc
 2926              	.LFE87:
 2928              		.section	.text.TIMER_Set_IC3_Prescaler,"ax",%progbits
 2929              		.align	2
 2930              		.global	TIMER_Set_IC3_Prescaler
 2931              		.thumb
 2932              		.thumb_func
 2934              	TIMER_Set_IC3_Prescaler:
 2935              	.LFB94:
1703:Peripherals/src/gd32f1x0_timer.c **** {
 2936              		.loc 1 1703 0
 2937              		.cfi_startproc
 2938              		@ args = 0, pretend = 0, frame = 0
 2939              		@ frame_needed = 0, uses_anonymous_args = 0
 2940              		@ link register save eliminated.
 2941              	.LVL364:
1704:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH3ICP);
 2942              		.loc 1 1704 0
 2943 0000 838B     		ldrh	r3, [r0, #28]
 2944 0002 23F00C03 		bic	r3, r3, #12
 2945 0006 1B04     		lsls	r3, r3, #16
 2946 0008 1B0C     		lsrs	r3, r3, #16
 2947 000a 8383     		strh	r3, [r0, #28]	@ movhi
1706:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 |= TIMER_ICPSC;
 2948              		.loc 1 1706 0
ARM GAS  /tmp/ccgj9LzW.s 			page 101


 2949 000c 838B     		ldrh	r3, [r0, #28]
 2950 000e 9BB2     		uxth	r3, r3
 2951 0010 1943     		orrs	r1, r1, r3
 2952              	.LVL365:
 2953 0012 8183     		strh	r1, [r0, #28]	@ movhi
 2954 0014 7047     		bx	lr
 2955              		.cfi_endproc
 2956              	.LFE94:
 2958 0016 00BF     		.section	.text.TIMER_Set_IC4_Prescaler,"ax",%progbits
 2959              		.align	2
 2960              		.global	TIMER_Set_IC4_Prescaler
 2961              		.thumb
 2962              		.thumb_func
 2964              	TIMER_Set_IC4_Prescaler:
 2965              	.LFB95:
1721:Peripherals/src/gd32f1x0_timer.c **** {  
 2966              		.loc 1 1721 0
 2967              		.cfi_startproc
 2968              		@ args = 0, pretend = 0, frame = 0
 2969              		@ frame_needed = 0, uses_anonymous_args = 0
 2970              		@ link register save eliminated.
 2971              	.LVL366:
1722:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CHCTLR2_CH4ICP);
 2972              		.loc 1 1722 0
 2973 0000 838B     		ldrh	r3, [r0, #28]
 2974 0002 23F44063 		bic	r3, r3, #3072
 2975 0006 1B04     		lsls	r3, r3, #16
 2976 0008 1B0C     		lsrs	r3, r3, #16
 2977 000a 8383     		strh	r3, [r0, #28]	@ movhi
1724:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR2 |= (uint16_t)( TIMER_ICPSC << 8);
 2978              		.loc 1 1724 0
 2979 000c 838B     		ldrh	r3, [r0, #28]
 2980 000e 9BB2     		uxth	r3, r3
 2981 0010 0902     		lsls	r1, r1, #8
 2982              	.LVL367:
 2983 0012 89B2     		uxth	r1, r1
 2984 0014 0B43     		orrs	r3, r3, r1
 2985 0016 8383     		strh	r3, [r0, #28]	@ movhi
 2986 0018 7047     		bx	lr
 2987              		.cfi_endproc
 2988              	.LFE95:
 2990 001a 00BF     		.section	.text.TIMER_ICInit,"ax",%progbits
 2991              		.align	2
 2992              		.global	TIMER_ICInit
 2993              		.thumb
 2994              		.thumb_func
 2996              	TIMER_ICInit:
 2997              	.LFB85:
1501:Peripherals/src/gd32f1x0_timer.c **** {
 2998              		.loc 1 1501 0
 2999              		.cfi_startproc
 3000              		@ args = 0, pretend = 0, frame = 0
 3001              		@ frame_needed = 0, uses_anonymous_args = 0
 3002              	.LVL368:
 3003 0000 38B5     		push	{r3, r4, r5, lr}
 3004              	.LCFI13:
 3005              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccgj9LzW.s 			page 102


 3006              		.cfi_offset 3, -16
 3007              		.cfi_offset 4, -12
 3008              		.cfi_offset 5, -8
 3009              		.cfi_offset 14, -4
 3010 0002 0546     		mov	r5, r0
 3011 0004 0C46     		mov	r4, r1
1503:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_1)
 3012              		.loc 1 1503 0
 3013 0006 0B88     		ldrh	r3, [r1]
 3014 0008 4BB9     		cbnz	r3, .L125
1505:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 3015              		.loc 1 1505 0
 3016 000a 4988     		ldrh	r1, [r1, #2]
 3017              	.LVL369:
 3018 000c A288     		ldrh	r2, [r4, #4]
 3019 000e 2389     		ldrh	r3, [r4, #8]
 3020 0010 FFF7FEFF 		bl	TI1_Config
 3021              	.LVL370:
1510:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC1_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 3022              		.loc 1 1510 0
 3023 0014 2846     		mov	r0, r5
 3024 0016 E188     		ldrh	r1, [r4, #6]
 3025 0018 FFF7FEFF 		bl	TIMER_Set_IC1_Prescaler
 3026              	.LVL371:
 3027 001c 38BD     		pop	{r3, r4, r5, pc}
 3028              	.LVL372:
 3029              	.L125:
1513:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_2)
 3030              		.loc 1 1513 0
 3031 001e 042B     		cmp	r3, #4
 3032 0020 09D1     		bne	.L127
1515:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 3033              		.loc 1 1515 0
 3034 0022 4988     		ldrh	r1, [r1, #2]
 3035              	.LVL373:
 3036 0024 A288     		ldrh	r2, [r4, #4]
 3037 0026 2389     		ldrh	r3, [r4, #8]
 3038 0028 FFF7FEFF 		bl	TI2_Config
 3039              	.LVL374:
1520:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC2_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 3040              		.loc 1 1520 0
 3041 002c 2846     		mov	r0, r5
 3042 002e E188     		ldrh	r1, [r4, #6]
 3043 0030 FFF7FEFF 		bl	TIMER_Set_IC2_Prescaler
 3044              	.LVL375:
 3045 0034 38BD     		pop	{r3, r4, r5, pc}
 3046              	.LVL376:
 3047              	.L127:
1523:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_ICInitParaStruct->TIMER_CH == TIMER_CH_3)
 3048              		.loc 1 1523 0
 3049 0036 082B     		cmp	r3, #8
 3050 0038 09D1     		bne	.L128
1525:Peripherals/src/gd32f1x0_timer.c ****         TI3_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 3051              		.loc 1 1525 0
 3052 003a 4988     		ldrh	r1, [r1, #2]
 3053              	.LVL377:
 3054 003c A288     		ldrh	r2, [r4, #4]
ARM GAS  /tmp/ccgj9LzW.s 			page 103


 3055 003e 2389     		ldrh	r3, [r4, #8]
 3056 0040 FFF7FEFF 		bl	TI3_Config
 3057              	.LVL378:
1530:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC3_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 3058              		.loc 1 1530 0
 3059 0044 2846     		mov	r0, r5
 3060 0046 E188     		ldrh	r1, [r4, #6]
 3061 0048 FFF7FEFF 		bl	TIMER_Set_IC3_Prescaler
 3062              	.LVL379:
 3063 004c 38BD     		pop	{r3, r4, r5, pc}
 3064              	.LVL380:
 3065              	.L128:
1534:Peripherals/src/gd32f1x0_timer.c ****         TI4_Config( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPolarity,
 3066              		.loc 1 1534 0
 3067 004e 4988     		ldrh	r1, [r1, #2]
 3068              	.LVL381:
 3069 0050 A288     		ldrh	r2, [r4, #4]
 3070 0052 2389     		ldrh	r3, [r4, #8]
 3071 0054 FFF7FEFF 		bl	TI4_Config
 3072              	.LVL382:
1539:Peripherals/src/gd32f1x0_timer.c ****         TIMER_Set_IC4_Prescaler( TIMERx , TIMER_ICInitParaStruct->TIMER_ICPrescaler);
 3073              		.loc 1 1539 0
 3074 0058 2846     		mov	r0, r5
 3075 005a E188     		ldrh	r1, [r4, #6]
 3076 005c FFF7FEFF 		bl	TIMER_Set_IC4_Prescaler
 3077              	.LVL383:
 3078 0060 38BD     		pop	{r3, r4, r5, pc}
 3079              		.cfi_endproc
 3080              	.LFE85:
 3082 0062 00BF     		.section	.text.TIMER_INTConfig,"ax",%progbits
 3083              		.align	2
 3084              		.global	TIMER_INTConfig
 3085              		.thumb
 3086              		.thumb_func
 3088              	TIMER_INTConfig:
 3089              	.LFB96:
1744:Peripherals/src/gd32f1x0_timer.c **** {  
 3090              		.loc 1 1744 0
 3091              		.cfi_startproc
 3092              		@ args = 0, pretend = 0, frame = 0
 3093              		@ frame_needed = 0, uses_anonymous_args = 0
 3094              		@ link register save eliminated.
 3095              	.LVL384:
1745:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 3096              		.loc 1 1745 0
 3097 0000 22B1     		cbz	r2, .L130
1747:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE |= TIMER_IT;
 3098              		.loc 1 1747 0
 3099 0002 8389     		ldrh	r3, [r0, #12]
 3100 0004 9BB2     		uxth	r3, r3
 3101 0006 1943     		orrs	r1, r1, r3
 3102              	.LVL385:
 3103 0008 8181     		strh	r1, [r0, #12]	@ movhi
 3104 000a 7047     		bx	lr
 3105              	.LVL386:
 3106              	.L130:
1751:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE &= (uint16_t)~TIMER_IT;
ARM GAS  /tmp/ccgj9LzW.s 			page 104


 3107              		.loc 1 1751 0
 3108 000c 8389     		ldrh	r3, [r0, #12]
 3109 000e C943     		mvns	r1, r1
 3110              	.LVL387:
 3111 0010 89B2     		uxth	r1, r1
 3112 0012 1940     		ands	r1, r1, r3
 3113 0014 8181     		strh	r1, [r0, #12]	@ movhi
 3114 0016 7047     		bx	lr
 3115              		.cfi_endproc
 3116              	.LFE96:
 3118              		.section	.text.TIMER_GenerateEvent,"ax",%progbits
 3119              		.align	2
 3120              		.global	TIMER_GenerateEvent
 3121              		.thumb
 3122              		.thumb_func
 3124              	TIMER_GenerateEvent:
 3125              	.LFB97:
1771:Peripherals/src/gd32f1x0_timer.c **** { 
 3126              		.loc 1 1771 0
 3127              		.cfi_startproc
 3128              		@ args = 0, pretend = 0, frame = 0
 3129              		@ frame_needed = 0, uses_anonymous_args = 0
 3130              		@ link register save eliminated.
 3131              	.LVL388:
1772:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->EVG = TIMER_EventSrc;
 3132              		.loc 1 1772 0
 3133 0000 8182     		strh	r1, [r0, #20]	@ movhi
 3134 0002 7047     		bx	lr
 3135              		.cfi_endproc
 3136              	.LFE97:
 3138              		.section	.text.TIMER_GetBitState,"ax",%progbits
 3139              		.align	2
 3140              		.global	TIMER_GetBitState
 3141              		.thumb
 3142              		.thumb_func
 3144              	TIMER_GetBitState:
 3145              	.LFB98:
1795:Peripherals/src/gd32f1x0_timer.c **** { 
 3146              		.loc 1 1795 0
 3147              		.cfi_startproc
 3148              		@ args = 0, pretend = 0, frame = 0
 3149              		@ frame_needed = 0, uses_anonymous_args = 0
 3150              		@ link register save eliminated.
 3151              	.LVL389:
1796:Peripherals/src/gd32f1x0_timer.c ****     if (( TIMERx->STR & TIMER_FLAG) != (uint16_t)RESET)
 3152              		.loc 1 1796 0
 3153 0000 038A     		ldrh	r3, [r0, #16]
 3154 0002 1942     		tst	r1, r3
 3155 0004 01D0     		beq	.L135
1798:Peripherals/src/gd32f1x0_timer.c ****         return SET;
 3156              		.loc 1 1798 0
 3157 0006 0120     		movs	r0, #1
 3158              	.LVL390:
 3159 0008 7047     		bx	lr
 3160              	.LVL391:
 3161              	.L135:
1802:Peripherals/src/gd32f1x0_timer.c ****         return RESET;
ARM GAS  /tmp/ccgj9LzW.s 			page 105


 3162              		.loc 1 1802 0
 3163 000a 0020     		movs	r0, #0
 3164              	.LVL392:
1804:Peripherals/src/gd32f1x0_timer.c **** }
 3165              		.loc 1 1804 0
 3166 000c 7047     		bx	lr
 3167              		.cfi_endproc
 3168              	.LFE98:
 3170 000e 00BF     		.section	.text.TIMER_ClearBitState,"ax",%progbits
 3171              		.align	2
 3172              		.global	TIMER_ClearBitState
 3173              		.thumb
 3174              		.thumb_func
 3176              	TIMER_ClearBitState:
 3177              	.LFB99:
1826:Peripherals/src/gd32f1x0_timer.c **** {  
 3178              		.loc 1 1826 0
 3179              		.cfi_startproc
 3180              		@ args = 0, pretend = 0, frame = 0
 3181              		@ frame_needed = 0, uses_anonymous_args = 0
 3182              		@ link register save eliminated.
 3183              	.LVL393:
1827:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->STR = (uint16_t)~TIMER_FLAG;
 3184              		.loc 1 1827 0
 3185 0000 C943     		mvns	r1, r1
 3186              	.LVL394:
 3187 0002 89B2     		uxth	r1, r1
 3188 0004 0182     		strh	r1, [r0, #16]	@ movhi
 3189 0006 7047     		bx	lr
 3190              		.cfi_endproc
 3191              	.LFE99:
 3193              		.section	.text.TIMER_GetIntBitState,"ax",%progbits
 3194              		.align	2
 3195              		.global	TIMER_GetIntBitState
 3196              		.thumb
 3197              		.thumb_func
 3199              	TIMER_GetIntBitState:
 3200              	.LFB100:
1846:Peripherals/src/gd32f1x0_timer.c **** { 
 3201              		.loc 1 1846 0
 3202              		.cfi_startproc
 3203              		@ args = 0, pretend = 0, frame = 0
 3204              		@ frame_needed = 0, uses_anonymous_args = 0
 3205              		@ link register save eliminated.
 3206              	.LVL395:
1849:Peripherals/src/gd32f1x0_timer.c ****     TypeState = TIMERx->STR & TIMER_IT;  
 3207              		.loc 1 1849 0
 3208 0000 038A     		ldrh	r3, [r0, #16]
 3209              	.LVL396:
1850:Peripherals/src/gd32f1x0_timer.c ****     itenable = TIMERx->DIE & TIMER_IT;
 3210              		.loc 1 1850 0
 3211 0002 8289     		ldrh	r2, [r0, #12]
 3212 0004 0A40     		ands	r2, r2, r1
 3213              	.LVL397:
1852:Peripherals/src/gd32f1x0_timer.c ****     if ((TypeState != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 3214              		.loc 1 1852 0
 3215 0006 1942     		tst	r1, r3
ARM GAS  /tmp/ccgj9LzW.s 			page 106


 3216 0008 02D0     		beq	.L139
1852:Peripherals/src/gd32f1x0_timer.c ****     if ((TypeState != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 3217              		.loc 1 1852 0 is_stmt 0 discriminator 1
 3218 000a 1AB9     		cbnz	r2, .L140
1858:Peripherals/src/gd32f1x0_timer.c ****         return RESET;
 3219              		.loc 1 1858 0 is_stmt 1
 3220 000c 0020     		movs	r0, #0
 3221              	.LVL398:
 3222 000e 7047     		bx	lr
 3223              	.LVL399:
 3224              	.L139:
 3225 0010 0020     		movs	r0, #0
 3226              	.LVL400:
 3227 0012 7047     		bx	lr
 3228              	.LVL401:
 3229              	.L140:
1854:Peripherals/src/gd32f1x0_timer.c ****         return SET;
 3230              		.loc 1 1854 0
 3231 0014 0120     		movs	r0, #1
 3232              	.LVL402:
1860:Peripherals/src/gd32f1x0_timer.c **** }
 3233              		.loc 1 1860 0
 3234 0016 7047     		bx	lr
 3235              		.cfi_endproc
 3236              	.LFE100:
 3238              		.section	.text.TIMER_ClearIntBitState,"ax",%progbits
 3239              		.align	2
 3240              		.global	TIMER_ClearIntBitState
 3241              		.thumb
 3242              		.thumb_func
 3244              	TIMER_ClearIntBitState:
 3245              	.LFB101:
1878:Peripherals/src/gd32f1x0_timer.c **** {   
 3246              		.loc 1 1878 0
 3247              		.cfi_startproc
 3248              		@ args = 0, pretend = 0, frame = 0
 3249              		@ frame_needed = 0, uses_anonymous_args = 0
 3250              		@ link register save eliminated.
 3251              	.LVL403:
1879:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->STR = (uint16_t)~TIMER_IT;
 3252              		.loc 1 1879 0
 3253 0000 C943     		mvns	r1, r1
 3254              	.LVL404:
 3255 0002 89B2     		uxth	r1, r1
 3256 0004 0182     		strh	r1, [r0, #16]	@ movhi
 3257 0006 7047     		bx	lr
 3258              		.cfi_endproc
 3259              	.LFE101:
 3261              		.section	.text.TIMER_DMAConfig,"ax",%progbits
 3262              		.align	2
 3263              		.global	TIMER_DMAConfig
 3264              		.thumb
 3265              		.thumb_func
 3267              	TIMER_DMAConfig:
 3268              	.LFB102:
1913:Peripherals/src/gd32f1x0_timer.c **** {
 3269              		.loc 1 1913 0
ARM GAS  /tmp/ccgj9LzW.s 			page 107


 3270              		.cfi_startproc
 3271              		@ args = 0, pretend = 0, frame = 0
 3272              		@ frame_needed = 0, uses_anonymous_args = 0
 3273              		@ link register save eliminated.
 3274              	.LVL405:
1914:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->DCTLR = TIMER_DMABase | TIMER_DMABurstLength;
 3275              		.loc 1 1914 0
 3276 0000 0A43     		orrs	r2, r2, r1
 3277              	.LVL406:
 3278 0002 A0F84820 		strh	r2, [r0, #72]	@ movhi
 3279 0006 7047     		bx	lr
 3280              		.cfi_endproc
 3281              	.LFE102:
 3283              		.section	.text.TIMER_DMACmd,"ax",%progbits
 3284              		.align	2
 3285              		.global	TIMER_DMACmd
 3286              		.thumb
 3287              		.thumb_func
 3289              	TIMER_DMACmd:
 3290              	.LFB103:
1933:Peripherals/src/gd32f1x0_timer.c **** { 
 3291              		.loc 1 1933 0
 3292              		.cfi_startproc
 3293              		@ args = 0, pretend = 0, frame = 0
 3294              		@ frame_needed = 0, uses_anonymous_args = 0
 3295              		@ link register save eliminated.
 3296              	.LVL407:
1934:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 3297              		.loc 1 1934 0
 3298 0000 22B1     		cbz	r2, .L144
1937:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE |= TIMER_DMASrc; 
 3299              		.loc 1 1937 0
 3300 0002 8389     		ldrh	r3, [r0, #12]
 3301 0004 9BB2     		uxth	r3, r3
 3302 0006 1943     		orrs	r1, r1, r3
 3303              	.LVL408:
 3304 0008 8181     		strh	r1, [r0, #12]	@ movhi
 3305 000a 7047     		bx	lr
 3306              	.LVL409:
 3307              	.L144:
1942:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->DIE &= (uint16_t)~TIMER_DMASrc;
 3308              		.loc 1 1942 0
 3309 000c 8389     		ldrh	r3, [r0, #12]
 3310 000e C943     		mvns	r1, r1
 3311              	.LVL410:
 3312 0010 89B2     		uxth	r1, r1
 3313 0012 1940     		ands	r1, r1, r3
 3314 0014 8181     		strh	r1, [r0, #12]	@ movhi
 3315 0016 7047     		bx	lr
 3316              		.cfi_endproc
 3317              	.LFE103:
 3319              		.section	.text.TIMER_CC_DMA,"ax",%progbits
 3320              		.align	2
 3321              		.global	TIMER_CC_DMA
 3322              		.thumb
 3323              		.thumb_func
 3325              	TIMER_CC_DMA:
ARM GAS  /tmp/ccgj9LzW.s 			page 108


 3326              	.LFB104:
1953:Peripherals/src/gd32f1x0_timer.c **** {
 3327              		.loc 1 1953 0
 3328              		.cfi_startproc
 3329              		@ args = 0, pretend = 0, frame = 0
 3330              		@ frame_needed = 0, uses_anonymous_args = 0
 3331              		@ link register save eliminated.
 3332              	.LVL411:
1954:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 3333              		.loc 1 1954 0
 3334 0000 29B1     		cbz	r1, .L147
1956:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_DMAS;
 3335              		.loc 1 1956 0
 3336 0002 8388     		ldrh	r3, [r0, #4]
 3337 0004 9BB2     		uxth	r3, r3
 3338 0006 43F00803 		orr	r3, r3, #8
 3339 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3340 000c 7047     		bx	lr
 3341              	.L147:
1960:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_DMAS);
 3342              		.loc 1 1960 0
 3343 000e 8388     		ldrh	r3, [r0, #4]
 3344 0010 23F00803 		bic	r3, r3, #8
 3345 0014 1B04     		lsls	r3, r3, #16
 3346 0016 1B0C     		lsrs	r3, r3, #16
 3347 0018 8380     		strh	r3, [r0, #4]	@ movhi
 3348 001a 7047     		bx	lr
 3349              		.cfi_endproc
 3350              	.LFE104:
 3352              		.section	.text.TIMER_InternalClockConfig,"ax",%progbits
 3353              		.align	2
 3354              		.global	TIMER_InternalClockConfig
 3355              		.thumb
 3356              		.thumb_func
 3358              	TIMER_InternalClockConfig:
 3359              	.LFB105:
1970:Peripherals/src/gd32f1x0_timer.c **** {
 3360              		.loc 1 1970 0
 3361              		.cfi_startproc
 3362              		@ args = 0, pretend = 0, frame = 0
 3363              		@ frame_needed = 0, uses_anonymous_args = 0
 3364              		@ link register save eliminated.
 3365              	.LVL412:
1971:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &=  (uint16_t)(~( ( uint16_t )TIMER_SMC_SMC));
 3366              		.loc 1 1971 0
 3367 0000 0389     		ldrh	r3, [r0, #8]
 3368 0002 23F00703 		bic	r3, r3, #7
 3369 0006 1B04     		lsls	r3, r3, #16
 3370 0008 1B0C     		lsrs	r3, r3, #16
 3371 000a 0381     		strh	r3, [r0, #8]	@ movhi
 3372 000c 7047     		bx	lr
 3373              		.cfi_endproc
 3374              	.LFE105:
 3376 000e 00BF     		.section	.text.TIMER_SelectInputTrigger,"ax",%progbits
 3377              		.align	2
 3378              		.global	TIMER_SelectInputTrigger
 3379              		.thumb
ARM GAS  /tmp/ccgj9LzW.s 			page 109


 3380              		.thumb_func
 3382              	TIMER_SelectInputTrigger:
 3383              	.LFB110:
2113:Peripherals/src/gd32f1x0_timer.c **** {
 3384              		.loc 1 2113 0
 3385              		.cfi_startproc
 3386              		@ args = 0, pretend = 0, frame = 0
 3387              		@ frame_needed = 0, uses_anonymous_args = 0
 3388              		@ link register save eliminated.
 3389              	.LVL413:
2116:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
 3390              		.loc 1 2116 0
 3391 0000 0389     		ldrh	r3, [r0, #8]
 3392              	.LVL414:
2119:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_TRGS ));
 3393              		.loc 1 2119 0
 3394 0002 23F07003 		bic	r3, r3, #112
 3395              	.LVL415:
 3396 0006 1B04     		lsls	r3, r3, #16
 3397 0008 1B0C     		lsrs	r3, r3, #16
 3398              	.LVL416:
2122:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_InputTriSrc ;
 3399              		.loc 1 2122 0
 3400 000a 1943     		orrs	r1, r1, r3
 3401              	.LVL417:
2124:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
 3402              		.loc 1 2124 0
 3403 000c 0181     		strh	r1, [r0, #8]	@ movhi
 3404 000e 7047     		bx	lr
 3405              		.cfi_endproc
 3406              	.LFE110:
 3408              		.section	.text.TIMER_ITRxExtClock,"ax",%progbits
 3409              		.align	2
 3410              		.global	TIMER_ITRxExtClock
 3411              		.thumb
 3412              		.thumb_func
 3414              	TIMER_ITRxExtClock:
 3415              	.LFB106:
1986:Peripherals/src/gd32f1x0_timer.c **** {
 3416              		.loc 1 1986 0
 3417              		.cfi_startproc
 3418              		@ args = 0, pretend = 0, frame = 0
 3419              		@ frame_needed = 0, uses_anonymous_args = 0
 3420              	.LVL418:
 3421 0000 10B5     		push	{r4, lr}
 3422              	.LCFI14:
 3423              		.cfi_def_cfa_offset 8
 3424              		.cfi_offset 4, -8
 3425              		.cfi_offset 14, -4
 3426 0002 0446     		mov	r4, r0
1988:Peripherals/src/gd32f1x0_timer.c ****     TIMER_SelectInputTrigger( TIMERx , TIMER_InputTriSrc);
 3427              		.loc 1 1988 0
 3428 0004 FFF7FEFF 		bl	TIMER_SelectInputTrigger
 3429              	.LVL419:
1991:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SLAVE_MODE_EXTERNAL1;
 3430              		.loc 1 1991 0
 3431 0008 2389     		ldrh	r3, [r4, #8]
ARM GAS  /tmp/ccgj9LzW.s 			page 110


 3432 000a 9BB2     		uxth	r3, r3
 3433 000c 43F00703 		orr	r3, r3, #7
 3434 0010 2381     		strh	r3, [r4, #8]	@ movhi
 3435 0012 10BD     		pop	{r4, pc}
 3436              		.cfi_endproc
 3437              	.LFE106:
 3439              		.section	.text.TIMER_TIxExtCLkConfig,"ax",%progbits
 3440              		.align	2
 3441              		.global	TIMER_TIxExtCLkConfig
 3442              		.thumb
 3443              		.thumb_func
 3445              	TIMER_TIxExtCLkConfig:
 3446              	.LFB107:
2012:Peripherals/src/gd32f1x0_timer.c **** {
 3447              		.loc 1 2012 0
 3448              		.cfi_startproc
 3449              		@ args = 0, pretend = 0, frame = 0
 3450              		@ frame_needed = 0, uses_anonymous_args = 0
 3451              	.LVL420:
 3452 0000 38B5     		push	{r3, r4, r5, lr}
 3453              	.LCFI15:
 3454              		.cfi_def_cfa_offset 16
 3455              		.cfi_offset 3, -16
 3456              		.cfi_offset 4, -12
 3457              		.cfi_offset 5, -8
 3458              		.cfi_offset 14, -4
 3459 0002 0446     		mov	r4, r0
 3460 0004 0D46     		mov	r5, r1
2014:Peripherals/src/gd32f1x0_timer.c ****     if ( TIMER_TIxExCLKSrc == TIMER_TIX_EXCLK1_SRC_TI2)
 3461              		.loc 1 2014 0
 3462 0006 6029     		cmp	r1, #96
 3463 0008 04D1     		bne	.L153
2016:Peripherals/src/gd32f1x0_timer.c ****         TI2_Config( TIMERx , TIMER_ICPolarity, TIMER_IC_SELECTION_DIRECTTI, ICFilter);
 3464              		.loc 1 2016 0
 3465 000a 1146     		mov	r1, r2
 3466              	.LVL421:
 3467 000c 0122     		movs	r2, #1
 3468              	.LVL422:
 3469 000e FFF7FEFF 		bl	TI2_Config
 3470              	.LVL423:
 3471 0012 03E0     		b	.L154
 3472              	.LVL424:
 3473              	.L153:
2020:Peripherals/src/gd32f1x0_timer.c ****         TI1_Config( TIMERx , TIMER_ICPolarity, TIMER_IC_SELECTION_DIRECTTI, ICFilter);
 3474              		.loc 1 2020 0
 3475 0014 1146     		mov	r1, r2
 3476              	.LVL425:
 3477 0016 0122     		movs	r2, #1
 3478              	.LVL426:
 3479 0018 FFF7FEFF 		bl	TI1_Config
 3480              	.LVL427:
 3481              	.L154:
2024:Peripherals/src/gd32f1x0_timer.c ****     TIMER_SelectInputTrigger( TIMERx , TIMER_TIxExCLKSrc);
 3482              		.loc 1 2024 0
 3483 001c 2046     		mov	r0, r4
 3484 001e 2946     		mov	r1, r5
 3485 0020 FFF7FEFF 		bl	TIMER_SelectInputTrigger
ARM GAS  /tmp/ccgj9LzW.s 			page 111


 3486              	.LVL428:
2027:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SLAVE_MODE_EXTERNAL1;
 3487              		.loc 1 2027 0
 3488 0024 2389     		ldrh	r3, [r4, #8]
 3489 0026 9BB2     		uxth	r3, r3
 3490 0028 43F00703 		orr	r3, r3, #7
 3491 002c 2381     		strh	r3, [r4, #8]	@ movhi
 3492 002e 38BD     		pop	{r3, r4, r5, pc}
 3493              		.cfi_endproc
 3494              	.LFE107:
 3496              		.section	.text.TIMER_SelectOutputTrigger,"ax",%progbits
 3497              		.align	2
 3498              		.global	TIMER_SelectOutputTrigger
 3499              		.thumb
 3500              		.thumb_func
 3502              	TIMER_SelectOutputTrigger:
 3503              	.LFB111:
2157:Peripherals/src/gd32f1x0_timer.c **** {
 3504              		.loc 1 2157 0
 3505              		.cfi_startproc
 3506              		@ args = 0, pretend = 0, frame = 0
 3507              		@ frame_needed = 0, uses_anonymous_args = 0
 3508              		@ link register save eliminated.
 3509              	.LVL429:
2159:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_MMC );
 3510              		.loc 1 2159 0
 3511 0000 8388     		ldrh	r3, [r0, #4]
 3512 0002 23F07003 		bic	r3, r3, #112
 3513 0006 1B04     		lsls	r3, r3, #16
 3514 0008 1B0C     		lsrs	r3, r3, #16
 3515 000a 8380     		strh	r3, [r0, #4]	@ movhi
2162:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CTLR2 |=  TIMER_TriOutSrc;
 3516              		.loc 1 2162 0
 3517 000c 8388     		ldrh	r3, [r0, #4]
 3518 000e 9BB2     		uxth	r3, r3
 3519 0010 1943     		orrs	r1, r1, r3
 3520              	.LVL430:
 3521 0012 8180     		strh	r1, [r0, #4]	@ movhi
 3522 0014 7047     		bx	lr
 3523              		.cfi_endproc
 3524              	.LFE111:
 3526 0016 00BF     		.section	.text.TIMER_SelectSlaveMode,"ax",%progbits
 3527              		.align	2
 3528              		.global	TIMER_SelectSlaveMode
 3529              		.thumb
 3530              		.thumb_func
 3532              	TIMER_SelectSlaveMode:
 3533              	.LFB112:
2177:Peripherals/src/gd32f1x0_timer.c **** {
 3534              		.loc 1 2177 0
 3535              		.cfi_startproc
 3536              		@ args = 0, pretend = 0, frame = 0
 3537              		@ frame_needed = 0, uses_anonymous_args = 0
 3538              		@ link register save eliminated.
 3539              	.LVL431:
2179:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &= (uint16_t)~( ( uint16_t )TIMER_SMC_SMC);
 3540              		.loc 1 2179 0
ARM GAS  /tmp/ccgj9LzW.s 			page 112


 3541 0000 0389     		ldrh	r3, [r0, #8]
 3542 0002 23F00703 		bic	r3, r3, #7
 3543 0006 1B04     		lsls	r3, r3, #16
 3544 0008 1B0C     		lsrs	r3, r3, #16
 3545 000a 0381     		strh	r3, [r0, #8]	@ movhi
2182:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SlaveMode;
 3546              		.loc 1 2182 0
 3547 000c 0389     		ldrh	r3, [r0, #8]
 3548 000e 9BB2     		uxth	r3, r3
 3549 0010 1943     		orrs	r1, r1, r3
 3550              	.LVL432:
 3551 0012 0181     		strh	r1, [r0, #8]	@ movhi
 3552 0014 7047     		bx	lr
 3553              		.cfi_endproc
 3554              	.LFE112:
 3556 0016 00BF     		.section	.text.TIMER_SelectMasterSlaveMode,"ax",%progbits
 3557              		.align	2
 3558              		.global	TIMER_SelectMasterSlaveMode
 3559              		.thumb
 3560              		.thumb_func
 3562              	TIMER_SelectMasterSlaveMode:
 3563              	.LFB113:
2195:Peripherals/src/gd32f1x0_timer.c **** {
 3564              		.loc 1 2195 0
 3565              		.cfi_startproc
 3566              		@ args = 0, pretend = 0, frame = 0
 3567              		@ frame_needed = 0, uses_anonymous_args = 0
 3568              		@ link register save eliminated.
 3569              	.LVL433:
2197:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC &= (uint16_t)~( ( uint16_t )TIMER_SMC_MSM);
 3570              		.loc 1 2197 0
 3571 0000 0389     		ldrh	r3, [r0, #8]
 3572 0002 23F08003 		bic	r3, r3, #128
 3573 0006 1B04     		lsls	r3, r3, #16
 3574 0008 1B0C     		lsrs	r3, r3, #16
 3575 000a 0381     		strh	r3, [r0, #8]	@ movhi
2200:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_MasterSlaveMode;
 3576              		.loc 1 2200 0
 3577 000c 0389     		ldrh	r3, [r0, #8]
 3578 000e 9BB2     		uxth	r3, r3
 3579 0010 1943     		orrs	r1, r1, r3
 3580              	.LVL434:
 3581 0012 0181     		strh	r1, [r0, #8]	@ movhi
 3582 0014 7047     		bx	lr
 3583              		.cfi_endproc
 3584              	.LFE113:
 3586 0016 00BF     		.section	.text.TIMER_ETRConfig,"ax",%progbits
 3587              		.align	2
 3588              		.global	TIMER_ETRConfig
 3589              		.thumb
 3590              		.thumb_func
 3592              	TIMER_ETRConfig:
 3593              	.LFB114:
2222:Peripherals/src/gd32f1x0_timer.c **** {
 3594              		.loc 1 2222 0
 3595              		.cfi_startproc
 3596              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccgj9LzW.s 			page 113


 3597              		@ frame_needed = 0, uses_anonymous_args = 0
 3598              		@ link register save eliminated.
 3599              	.LVL435:
 3600 0000 10B4     		push	{r4}
 3601              	.LCFI16:
 3602              		.cfi_def_cfa_offset 4
 3603              		.cfi_offset 4, -4
 3604              	.LVL436:
2225:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
 3605              		.loc 1 2225 0
 3606 0002 0489     		ldrh	r4, [r0, #8]
 3607              	.LVL437:
2228:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= SMC_ETR_MASK;
 3608              		.loc 1 2228 0
 3609 0004 E4B2     		uxtb	r4, r4
 3610              	.LVL438:
2231:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= (uint16_t)( TIMER_ExTriPrescaler | (uint16_t)( TIMER_ExTriPolarity | (uint16_t)(ExtTr
 3611              		.loc 1 2231 0
 3612 0006 1B02     		lsls	r3, r3, #8
 3613              	.LVL439:
 3614 0008 9BB2     		uxth	r3, r3
 3615 000a 1A43     		orrs	r2, r2, r3
 3616              	.LVL440:
 3617 000c 1143     		orrs	r1, r1, r2
 3618              	.LVL441:
 3619 000e 0C43     		orrs	r4, r4, r1
 3620              	.LVL442:
2233:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
 3621              		.loc 1 2233 0
 3622 0010 0481     		strh	r4, [r0, #8]	@ movhi
2234:Peripherals/src/gd32f1x0_timer.c **** }
 3623              		.loc 1 2234 0
 3624 0012 5DF8044B 		ldr	r4, [sp], #4
 3625              	.LVL443:
 3626 0016 7047     		bx	lr
 3627              		.cfi_endproc
 3628              	.LFE114:
 3630              		.section	.text.TIMER_ETRClockMode1Config,"ax",%progbits
 3631              		.align	2
 3632              		.global	TIMER_ETRClockMode1Config
 3633              		.thumb
 3634              		.thumb_func
 3636              	TIMER_ETRClockMode1Config:
 3637              	.LFB108:
2049:Peripherals/src/gd32f1x0_timer.c **** {
 3638              		.loc 1 2049 0
 3639              		.cfi_startproc
 3640              		@ args = 0, pretend = 0, frame = 0
 3641              		@ frame_needed = 0, uses_anonymous_args = 0
 3642              	.LVL444:
 3643 0000 10B5     		push	{r4, lr}
 3644              	.LCFI17:
 3645              		.cfi_def_cfa_offset 8
 3646              		.cfi_offset 4, -8
 3647              		.cfi_offset 14, -4
 3648 0002 0446     		mov	r4, r0
 3649              	.LVL445:
ARM GAS  /tmp/ccgj9LzW.s 			page 114


2053:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ETRConfig( TIMERx , TIMER_ExTriPrescaler, TIMER_ExTriPolarity, ExtTriFilter);
 3650              		.loc 1 2053 0
 3651 0004 FFF7FEFF 		bl	TIMER_ETRConfig
 3652              	.LVL446:
2056:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
 3653              		.loc 1 2056 0
 3654 0008 2389     		ldrh	r3, [r4, #8]
 3655              	.LVL447:
2064:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_TRGS));
 3656              		.loc 1 2064 0
 3657 000a 23F07703 		bic	r3, r3, #119
 3658              	.LVL448:
 3659 000e 1B04     		lsls	r3, r3, #16
 3660 0010 1B0C     		lsrs	r3, r3, #16
 3661              	.LVL449:
2065:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_TS_ETRF;
 3662              		.loc 1 2065 0
 3663 0012 43F07703 		orr	r3, r3, #119
 3664              	.LVL450:
2067:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
 3665              		.loc 1 2067 0
 3666 0016 2381     		strh	r3, [r4, #8]	@ movhi
 3667 0018 10BD     		pop	{r4, pc}
 3668              		.cfi_endproc
 3669              	.LFE108:
 3671 001a 00BF     		.section	.text.TIMER_ETRClockMode2Config,"ax",%progbits
 3672              		.align	2
 3673              		.global	TIMER_ETRClockMode2Config
 3674              		.thumb
 3675              		.thumb_func
 3677              	TIMER_ETRClockMode2Config:
 3678              	.LFB109:
2089:Peripherals/src/gd32f1x0_timer.c **** {
 3679              		.loc 1 2089 0
 3680              		.cfi_startproc
 3681              		@ args = 0, pretend = 0, frame = 0
 3682              		@ frame_needed = 0, uses_anonymous_args = 0
 3683              	.LVL451:
 3684 0000 10B5     		push	{r4, lr}
 3685              	.LCFI18:
 3686              		.cfi_def_cfa_offset 8
 3687              		.cfi_offset 4, -8
 3688              		.cfi_offset 14, -4
 3689 0002 0446     		mov	r4, r0
2091:Peripherals/src/gd32f1x0_timer.c ****     TIMER_ETRConfig( TIMERx , TIMER_ExTriPrescaler, TIMER_ExTriPolarity, ExtTriFilter);
 3690              		.loc 1 2091 0
 3691 0004 FFF7FEFF 		bl	TIMER_ETRConfig
 3692              	.LVL452:
2094:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC |= TIMER_SMC_ECM2E;
 3693              		.loc 1 2094 0
 3694 0008 2389     		ldrh	r3, [r4, #8]
 3695 000a 9BB2     		uxth	r3, r3
 3696 000c 43F48043 		orr	r3, r3, #16384
 3697 0010 2381     		strh	r3, [r4, #8]	@ movhi
 3698 0012 10BD     		pop	{r4, pc}
 3699              		.cfi_endproc
 3700              	.LFE109:
ARM GAS  /tmp/ccgj9LzW.s 			page 115


 3702              		.section	.text.TIMER_EncoderInterfaceConfig,"ax",%progbits
 3703              		.align	2
 3704              		.global	TIMER_EncoderInterfaceConfig
 3705              		.thumb
 3706              		.thumb_func
 3708              	TIMER_EncoderInterfaceConfig:
 3709              	.LFB115:
2257:Peripherals/src/gd32f1x0_timer.c **** {
 3710              		.loc 1 2257 0
 3711              		.cfi_startproc
 3712              		@ args = 0, pretend = 0, frame = 0
 3713              		@ frame_needed = 0, uses_anonymous_args = 0
 3714              		@ link register save eliminated.
 3715              	.LVL453:
 3716 0000 70B4     		push	{r4, r5, r6}
 3717              	.LCFI19:
 3718              		.cfi_def_cfa_offset 12
 3719              		.cfi_offset 4, -12
 3720              		.cfi_offset 5, -8
 3721              		.cfi_offset 6, -4
 3722              	.LVL454:
2262:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc = TIMERx->SMC;
 3723              		.loc 1 2262 0
 3724 0002 0489     		ldrh	r4, [r0, #8]
 3725              	.LVL455:
2264:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 = TIMERx->CHCTLR1;
 3726              		.loc 1 2264 0
 3727 0004 068B     		ldrh	r6, [r0, #24]
 3728 0006 B6B2     		uxth	r6, r6
 3729              	.LVL456:
2266:Peripherals/src/gd32f1x0_timer.c ****     tmpche = TIMERx->CHE;
 3730              		.loc 1 2266 0
 3731 0008 058C     		ldrh	r5, [r0, #32]
 3732              	.LVL457:
2269:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc &= (uint16_t)(~( ( uint16_t )TIMER_SMC_SMC));
 3733              		.loc 1 2269 0
 3734 000a 24F00704 		bic	r4, r4, #7
 3735              	.LVL458:
 3736 000e 2404     		lsls	r4, r4, #16
 3737 0010 240C     		lsrs	r4, r4, #16
 3738              	.LVL459:
2270:Peripherals/src/gd32f1x0_timer.c ****     tmpsmc |= TIMER_EncoderMode;
 3739              		.loc 1 2270 0
 3740 0012 2143     		orrs	r1, r1, r4
 3741              	.LVL460:
2272:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 &= (uint16_t)(( ( uint16_t )~( ( uint16_t )TIMER_CHCTLR1_CH1M)) & (uint16_t)(~( ( ui
 3742              		.loc 1 2272 0
 3743 0014 26F44076 		bic	r6, r6, #768
 3744              	.LVL461:
 3745 0018 26F00306 		bic	r6, r6, #3
 3746              	.LVL462:
2273:Peripherals/src/gd32f1x0_timer.c ****     tmpchctlr1 |= TIMER_CHCTLR1_CH1M_0 | TIMER_CHCTLR1_CH2M_0;
 3747              		.loc 1 2273 0
 3748 001c 46F48076 		orr	r6, r6, #256
 3749              	.LVL463:
 3750 0020 46F00106 		orr	r6, r6, #1
 3751              	.LVL464:
ARM GAS  /tmp/ccgj9LzW.s 			page 116


2276:Peripherals/src/gd32f1x0_timer.c ****     tmpche &= (uint16_t)~( ( uint16_t )( TIMER_CHE_CH1P | TIMER_CHE_CH1NP)) & (uint16_t)~( ( uint16
 3752              		.loc 1 2276 0
 3753 0024 25F0AA05 		bic	r5, r5, #170
 3754              	.LVL465:
 3755 0028 2D04     		lsls	r5, r5, #16
 3756 002a 2D0C     		lsrs	r5, r5, #16
 3757              	.LVL466:
2277:Peripherals/src/gd32f1x0_timer.c ****     tmpche |= (uint16_t)( TIMER_IC1Polarity | (uint16_t)( TIMER_IC2Polarity << (uint16_t)4));
 3758              		.loc 1 2277 0
 3759 002c 1B01     		lsls	r3, r3, #4
 3760              	.LVL467:
 3761 002e 9BB2     		uxth	r3, r3
 3762 0030 1A43     		orrs	r2, r2, r3
 3763              	.LVL468:
 3764 0032 1543     		orrs	r5, r5, r2
 3765              	.LVL469:
2279:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->SMC = tmpsmc;
 3766              		.loc 1 2279 0
 3767 0034 0181     		strh	r1, [r0, #8]	@ movhi
2281:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHCTLR1 = tmpchctlr1;
 3768              		.loc 1 2281 0
 3769 0036 0683     		strh	r6, [r0, #24]	@ movhi
2283:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->CHE = tmpche;
 3770              		.loc 1 2283 0
 3771 0038 0584     		strh	r5, [r0, #32]	@ movhi
2284:Peripherals/src/gd32f1x0_timer.c **** }
 3772              		.loc 1 2284 0
 3773 003a 70BC     		pop	{r4, r5, r6}
 3774              	.LVL470:
 3775 003c 7047     		bx	lr
 3776              		.cfi_endproc
 3777              	.LFE115:
 3779 003e 00BF     		.section	.text.TIMER_SelectHallSensor,"ax",%progbits
 3780              		.align	2
 3781              		.global	TIMER_SelectHallSensor
 3782              		.thumb
 3783              		.thumb_func
 3785              	TIMER_SelectHallSensor:
 3786              	.LFB116:
2293:Peripherals/src/gd32f1x0_timer.c **** {
 3787              		.loc 1 2293 0
 3788              		.cfi_startproc
 3789              		@ args = 0, pretend = 0, frame = 0
 3790              		@ frame_needed = 0, uses_anonymous_args = 0
 3791              		@ link register save eliminated.
 3792              	.LVL471:
2294:Peripherals/src/gd32f1x0_timer.c ****     if (NewValue != DISABLE)
 3793              		.loc 1 2294 0
 3794 0000 29B1     		cbz	r1, .L163
2296:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 |= TIMER_CTLR2_TI1S;
 3795              		.loc 1 2296 0
 3796 0002 8388     		ldrh	r3, [r0, #4]
 3797 0004 9BB2     		uxth	r3, r3
 3798 0006 43F08003 		orr	r3, r3, #128
 3799 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3800 000c 7047     		bx	lr
 3801              	.L163:
ARM GAS  /tmp/ccgj9LzW.s 			page 117


2300:Peripherals/src/gd32f1x0_timer.c ****         TIMERx->CTLR2 &= (uint16_t)~( ( uint16_t )TIMER_CTLR2_TI1S);
 3802              		.loc 1 2300 0
 3803 000e 8388     		ldrh	r3, [r0, #4]
 3804 0010 23F08003 		bic	r3, r3, #128
 3805 0014 1B04     		lsls	r3, r3, #16
 3806 0016 1B0C     		lsrs	r3, r3, #16
 3807 0018 8380     		strh	r3, [r0, #4]	@ movhi
 3808 001a 7047     		bx	lr
 3809              		.cfi_endproc
 3810              	.LFE116:
 3812              		.section	.text.TIMER_RemapConfig,"ax",%progbits
 3813              		.align	2
 3814              		.global	TIMER_RemapConfig
 3815              		.thumb
 3816              		.thumb_func
 3818              	TIMER_RemapConfig:
 3819              	.LFB117:
2316:Peripherals/src/gd32f1x0_timer.c **** {
 3820              		.loc 1 2316 0
 3821              		.cfi_startproc
 3822              		@ args = 0, pretend = 0, frame = 0
 3823              		@ frame_needed = 0, uses_anonymous_args = 0
 3824              		@ link register save eliminated.
 3825              	.LVL472:
2317:Peripherals/src/gd32f1x0_timer.c ****     TIMERx->RMP =  TIMER_Remap;
 3826              		.loc 1 2317 0
 3827 0000 A0F85010 		strh	r1, [r0, #80]	@ movhi
 3828 0004 7047     		bx	lr
 3829              		.cfi_endproc
 3830              	.LFE117:
 3832 0006 00BF     		.text
 3833              	.Letext0:
 3834              		.file 2 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/machine/_defaul
 3835              		.file 3 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/stdint.h"
 3836              		.file 4 "CMSIS/gd32f1x0.h"
 3837              		.file 5 "Peripherals/inc/gd32f1x0_timer.h"
 3838              		.file 6 "CMSIS/core_cm3.h"
ARM GAS  /tmp/ccgj9LzW.s 			page 118


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f1x0_timer.c
     /tmp/ccgj9LzW.s:17     .text.TI1_Config:00000000 $t
     /tmp/ccgj9LzW.s:21     .text.TI1_Config:00000000 TI1_Config
     /tmp/ccgj9LzW.s:84     .text.TI2_Config:00000000 $t
     /tmp/ccgj9LzW.s:88     .text.TI2_Config:00000000 TI2_Config
     /tmp/ccgj9LzW.s:159    .text.TI3_Config:00000000 $t
     /tmp/ccgj9LzW.s:163    .text.TI3_Config:00000000 TI3_Config
     /tmp/ccgj9LzW.s:230    .text.TI4_Config:00000000 $t
     /tmp/ccgj9LzW.s:234    .text.TI4_Config:00000000 TI4_Config
     /tmp/ccgj9LzW.s:306    .text.TIMER_DeInit:00000000 $t
     /tmp/ccgj9LzW.s:311    .text.TIMER_DeInit:00000000 TIMER_DeInit
     /tmp/ccgj9LzW.s:441    .text.TIMER_DeInit:000000e0 $d
     /tmp/ccgj9LzW.s:453    .text.TIMER_BaseInit:00000000 $t
     /tmp/ccgj9LzW.s:458    .text.TIMER_BaseInit:00000000 TIMER_BaseInit
     /tmp/ccgj9LzW.s:540    .text.TIMER_BaseInit:00000064 $d
     /tmp/ccgj9LzW.s:546    .text.TIMER_BaseStructInit:00000000 $t
     /tmp/ccgj9LzW.s:551    .text.TIMER_BaseStructInit:00000000 TIMER_BaseStructInit
     /tmp/ccgj9LzW.s:576    .text.TIMER_PrescalerConfig:00000000 $t
     /tmp/ccgj9LzW.s:581    .text.TIMER_PrescalerConfig:00000000 TIMER_PrescalerConfig
     /tmp/ccgj9LzW.s:598    .text.TIMER_CounterMode:00000000 $t
     /tmp/ccgj9LzW.s:603    .text.TIMER_CounterMode:00000000 TIMER_CounterMode
     /tmp/ccgj9LzW.s:630    .text.TIMER_SetCounter:00000000 $t
     /tmp/ccgj9LzW.s:635    .text.TIMER_SetCounter:00000000 TIMER_SetCounter
     /tmp/ccgj9LzW.s:650    .text.TIMER_SetAutoreload:00000000 $t
     /tmp/ccgj9LzW.s:655    .text.TIMER_SetAutoreload:00000000 TIMER_SetAutoreload
     /tmp/ccgj9LzW.s:670    .text.TIMER_GetCounter:00000000 $t
     /tmp/ccgj9LzW.s:675    .text.TIMER_GetCounter:00000000 TIMER_GetCounter
     /tmp/ccgj9LzW.s:692    .text.TIMER_GetPrescaler:00000000 $t
     /tmp/ccgj9LzW.s:697    .text.TIMER_GetPrescaler:00000000 TIMER_GetPrescaler
     /tmp/ccgj9LzW.s:715    .text.TIMER_UpdateDisableConfig:00000000 $t
     /tmp/ccgj9LzW.s:720    .text.TIMER_UpdateDisableConfig:00000000 TIMER_UpdateDisableConfig
     /tmp/ccgj9LzW.s:748    .text.TIMER_UpdateRequestConfig:00000000 $t
     /tmp/ccgj9LzW.s:753    .text.TIMER_UpdateRequestConfig:00000000 TIMER_UpdateRequestConfig
     /tmp/ccgj9LzW.s:781    .text.TIMER_CARLPreloadConfig:00000000 $t
     /tmp/ccgj9LzW.s:786    .text.TIMER_CARLPreloadConfig:00000000 TIMER_CARLPreloadConfig
     /tmp/ccgj9LzW.s:814    .text.TIMER_SinglePulseMode:00000000 $t
     /tmp/ccgj9LzW.s:819    .text.TIMER_SinglePulseMode:00000000 TIMER_SinglePulseMode
     /tmp/ccgj9LzW.s:844    .text.TIMER_SetClockDivision:00000000 $t
     /tmp/ccgj9LzW.s:849    .text.TIMER_SetClockDivision:00000000 TIMER_SetClockDivision
     /tmp/ccgj9LzW.s:874    .text.TIMER_Enable:00000000 $t
     /tmp/ccgj9LzW.s:879    .text.TIMER_Enable:00000000 TIMER_Enable
     /tmp/ccgj9LzW.s:907    .text.TIMER_BKDTConfig:00000000 $t
     /tmp/ccgj9LzW.s:912    .text.TIMER_BKDTConfig:00000000 TIMER_BKDTConfig
     /tmp/ccgj9LzW.s:956    .text.TIMER_BKDTStructInit:00000000 $t
     /tmp/ccgj9LzW.s:961    .text.TIMER_BKDTStructInit:00000000 TIMER_BKDTStructInit
     /tmp/ccgj9LzW.s:989    .text.TIMER_CtrlPWMOutputs:00000000 $t
     /tmp/ccgj9LzW.s:994    .text.TIMER_CtrlPWMOutputs:00000000 TIMER_CtrlPWMOutputs
     /tmp/ccgj9LzW.s:1021   .text.TIMER_OC1_Init:00000000 $t
     /tmp/ccgj9LzW.s:1026   .text.TIMER_OC1_Init:00000000 TIMER_OC1_Init
     /tmp/ccgj9LzW.s:1138   .text.TIMER_OC1_Init:0000007c $d
     /tmp/ccgj9LzW.s:1143   .text.TIMER_OC2_Init:00000000 $t
     /tmp/ccgj9LzW.s:1148   .text.TIMER_OC2_Init:00000000 TIMER_OC2_Init
     /tmp/ccgj9LzW.s:1263   .text.TIMER_OC2_Init:00000080 $d
     /tmp/ccgj9LzW.s:1268   .text.TIMER_OC3_Init:00000000 $t
     /tmp/ccgj9LzW.s:1273   .text.TIMER_OC3_Init:00000000 TIMER_OC3_Init
     /tmp/ccgj9LzW.s:1386   .text.TIMER_OC3_Init:0000007c $d
ARM GAS  /tmp/ccgj9LzW.s 			page 119


     /tmp/ccgj9LzW.s:1391   .text.TIMER_OC4_Init:00000000 $t
     /tmp/ccgj9LzW.s:1396   .text.TIMER_OC4_Init:00000000 TIMER_OC4_Init
     /tmp/ccgj9LzW.s:1487   .text.TIMER_OC4_Init:00000060 $d
     /tmp/ccgj9LzW.s:1492   .text.TIMER_OCStructInit:00000000 $t
     /tmp/ccgj9LzW.s:1497   .text.TIMER_OCStructInit:00000000 TIMER_OCStructInit
     /tmp/ccgj9LzW.s:1527   .text.TIMER_OCxModeConfig:00000000 $t
     /tmp/ccgj9LzW.s:1532   .text.TIMER_OCxModeConfig:00000000 TIMER_OCxModeConfig
     /tmp/ccgj9LzW.s:1609   .text.TIMER_Compare1Config:00000000 $t
     /tmp/ccgj9LzW.s:1614   .text.TIMER_Compare1Config:00000000 TIMER_Compare1Config
     /tmp/ccgj9LzW.s:1629   .text.TIMER_Compare2Config:00000000 $t
     /tmp/ccgj9LzW.s:1634   .text.TIMER_Compare2Config:00000000 TIMER_Compare2Config
     /tmp/ccgj9LzW.s:1649   .text.TIMER_Compare3Config:00000000 $t
     /tmp/ccgj9LzW.s:1654   .text.TIMER_Compare3Config:00000000 TIMER_Compare3Config
     /tmp/ccgj9LzW.s:1669   .text.TIMER_Compare4Config:00000000 $t
     /tmp/ccgj9LzW.s:1674   .text.TIMER_Compare4Config:00000000 TIMER_Compare4Config
     /tmp/ccgj9LzW.s:1689   .text.TIMER_Forced_OC1:00000000 $t
     /tmp/ccgj9LzW.s:1694   .text.TIMER_Forced_OC1:00000000 TIMER_Forced_OC1
     /tmp/ccgj9LzW.s:1721   .text.TIMER_Forced_OC2:00000000 $t
     /tmp/ccgj9LzW.s:1726   .text.TIMER_Forced_OC2:00000000 TIMER_Forced_OC2
     /tmp/ccgj9LzW.s:1756   .text.TIMER_Forced_OC3:00000000 $t
     /tmp/ccgj9LzW.s:1761   .text.TIMER_Forced_OC3:00000000 TIMER_Forced_OC3
     /tmp/ccgj9LzW.s:1788   .text.TIMER_Forced_OC4:00000000 $t
     /tmp/ccgj9LzW.s:1793   .text.TIMER_Forced_OC4:00000000 TIMER_Forced_OC4
     /tmp/ccgj9LzW.s:1823   .text.TIMER_CC_PreloadControl:00000000 $t
     /tmp/ccgj9LzW.s:1828   .text.TIMER_CC_PreloadControl:00000000 TIMER_CC_PreloadControl
     /tmp/ccgj9LzW.s:1856   .text.TIMER_OC1_Preload:00000000 $t
     /tmp/ccgj9LzW.s:1861   .text.TIMER_OC1_Preload:00000000 TIMER_OC1_Preload
     /tmp/ccgj9LzW.s:1888   .text.TIMER_OC2_Preload:00000000 $t
     /tmp/ccgj9LzW.s:1893   .text.TIMER_OC2_Preload:00000000 TIMER_OC2_Preload
     /tmp/ccgj9LzW.s:1923   .text.TIMER_OC3_Preload:00000000 $t
     /tmp/ccgj9LzW.s:1928   .text.TIMER_OC3_Preload:00000000 TIMER_OC3_Preload
     /tmp/ccgj9LzW.s:1955   .text.TIMER_OC4_Preload:00000000 $t
     /tmp/ccgj9LzW.s:1960   .text.TIMER_OC4_Preload:00000000 TIMER_OC4_Preload
     /tmp/ccgj9LzW.s:1990   .text.TIMER_OC1_FastConfig:00000000 $t
     /tmp/ccgj9LzW.s:1995   .text.TIMER_OC1_FastConfig:00000000 TIMER_OC1_FastConfig
     /tmp/ccgj9LzW.s:2022   .text.TIMER_OC2_FastConfig:00000000 $t
     /tmp/ccgj9LzW.s:2027   .text.TIMER_OC2_FastConfig:00000000 TIMER_OC2_FastConfig
     /tmp/ccgj9LzW.s:2057   .text.TIMER_OC3_FastConfig:00000000 $t
     /tmp/ccgj9LzW.s:2062   .text.TIMER_OC3_FastConfig:00000000 TIMER_OC3_FastConfig
     /tmp/ccgj9LzW.s:2089   .text.TIMER_OC4_FastConfig:00000000 $t
     /tmp/ccgj9LzW.s:2094   .text.TIMER_OC4_FastConfig:00000000 TIMER_OC4_FastConfig
     /tmp/ccgj9LzW.s:2124   .text.TIMER_OC1_RefClear:00000000 $t
     /tmp/ccgj9LzW.s:2129   .text.TIMER_OC1_RefClear:00000000 TIMER_OC1_RefClear
     /tmp/ccgj9LzW.s:2156   .text.TIMER_OC2_RefClear:00000000 $t
     /tmp/ccgj9LzW.s:2161   .text.TIMER_OC2_RefClear:00000000 TIMER_OC2_RefClear
     /tmp/ccgj9LzW.s:2188   .text.TIMER_OC3_RefClear:00000000 $t
     /tmp/ccgj9LzW.s:2193   .text.TIMER_OC3_RefClear:00000000 TIMER_OC3_RefClear
     /tmp/ccgj9LzW.s:2220   .text.TIMER_OC4_RefClear:00000000 $t
     /tmp/ccgj9LzW.s:2225   .text.TIMER_OC4_RefClear:00000000 TIMER_OC4_RefClear
     /tmp/ccgj9LzW.s:2252   .text.TIMER_OC1_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2257   .text.TIMER_OC1_Polarity:00000000 TIMER_OC1_Polarity
     /tmp/ccgj9LzW.s:2284   .text.TIMER_OC1N_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2289   .text.TIMER_OC1N_Polarity:00000000 TIMER_OC1N_Polarity
     /tmp/ccgj9LzW.s:2316   .text.TIMER_OC2_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2321   .text.TIMER_OC2_Polarity:00000000 TIMER_OC2_Polarity
     /tmp/ccgj9LzW.s:2351   .text.TIMER_OC2N_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2356   .text.TIMER_OC2N_Polarity:00000000 TIMER_OC2N_Polarity
ARM GAS  /tmp/ccgj9LzW.s 			page 120


     /tmp/ccgj9LzW.s:2386   .text.TIMER_OC3_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2391   .text.TIMER_OC3_Polarity:00000000 TIMER_OC3_Polarity
     /tmp/ccgj9LzW.s:2421   .text.TIMER_OC3N_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2426   .text.TIMER_OC3N_Polarity:00000000 TIMER_OC3N_Polarity
     /tmp/ccgj9LzW.s:2456   .text.TIMER_OC4_Polarity:00000000 $t
     /tmp/ccgj9LzW.s:2461   .text.TIMER_OC4_Polarity:00000000 TIMER_OC4_Polarity
     /tmp/ccgj9LzW.s:2491   .text.TIMER_SelectOCRefClear:00000000 $t
     /tmp/ccgj9LzW.s:2496   .text.TIMER_SelectOCRefClear:00000000 TIMER_SelectOCRefClear
     /tmp/ccgj9LzW.s:2521   .text.TIMER_CCxCmd:00000000 $t
     /tmp/ccgj9LzW.s:2526   .text.TIMER_CCxCmd:00000000 TIMER_CCxCmd
     /tmp/ccgj9LzW.s:2565   .text.TIMER_CCxNCmd:00000000 $t
     /tmp/ccgj9LzW.s:2570   .text.TIMER_CCxNCmd:00000000 TIMER_CCxNCmd
     /tmp/ccgj9LzW.s:2609   .text.TIMER_SelectCOM:00000000 $t
     /tmp/ccgj9LzW.s:2614   .text.TIMER_SelectCOM:00000000 TIMER_SelectCOM
     /tmp/ccgj9LzW.s:2642   .text.TIMER_ICStructInit:00000000 $t
     /tmp/ccgj9LzW.s:2647   .text.TIMER_ICStructInit:00000000 TIMER_ICStructInit
     /tmp/ccgj9LzW.s:2672   .text.TIMER_GetCapture1:00000000 $t
     /tmp/ccgj9LzW.s:2677   .text.TIMER_GetCapture1:00000000 TIMER_GetCapture1
     /tmp/ccgj9LzW.s:2694   .text.TIMER_GetCapture2:00000000 $t
     /tmp/ccgj9LzW.s:2699   .text.TIMER_GetCapture2:00000000 TIMER_GetCapture2
     /tmp/ccgj9LzW.s:2716   .text.TIMER_GetCapture3:00000000 $t
     /tmp/ccgj9LzW.s:2721   .text.TIMER_GetCapture3:00000000 TIMER_GetCapture3
     /tmp/ccgj9LzW.s:2738   .text.TIMER_GetCapture4:00000000 $t
     /tmp/ccgj9LzW.s:2743   .text.TIMER_GetCapture4:00000000 TIMER_GetCapture4
     /tmp/ccgj9LzW.s:2760   .text.TIMER_Set_IC1_Prescaler:00000000 $t
     /tmp/ccgj9LzW.s:2765   .text.TIMER_Set_IC1_Prescaler:00000000 TIMER_Set_IC1_Prescaler
     /tmp/ccgj9LzW.s:2790   .text.TIMER_Set_IC2_Prescaler:00000000 $t
     /tmp/ccgj9LzW.s:2795   .text.TIMER_Set_IC2_Prescaler:00000000 TIMER_Set_IC2_Prescaler
     /tmp/ccgj9LzW.s:2822   .text.TIMER_PWMCaptureConfig:00000000 $t
     /tmp/ccgj9LzW.s:2827   .text.TIMER_PWMCaptureConfig:00000000 TIMER_PWMCaptureConfig
     /tmp/ccgj9LzW.s:2929   .text.TIMER_Set_IC3_Prescaler:00000000 $t
     /tmp/ccgj9LzW.s:2934   .text.TIMER_Set_IC3_Prescaler:00000000 TIMER_Set_IC3_Prescaler
     /tmp/ccgj9LzW.s:2959   .text.TIMER_Set_IC4_Prescaler:00000000 $t
     /tmp/ccgj9LzW.s:2964   .text.TIMER_Set_IC4_Prescaler:00000000 TIMER_Set_IC4_Prescaler
     /tmp/ccgj9LzW.s:2991   .text.TIMER_ICInit:00000000 $t
     /tmp/ccgj9LzW.s:2996   .text.TIMER_ICInit:00000000 TIMER_ICInit
     /tmp/ccgj9LzW.s:3083   .text.TIMER_INTConfig:00000000 $t
     /tmp/ccgj9LzW.s:3088   .text.TIMER_INTConfig:00000000 TIMER_INTConfig
     /tmp/ccgj9LzW.s:3119   .text.TIMER_GenerateEvent:00000000 $t
     /tmp/ccgj9LzW.s:3124   .text.TIMER_GenerateEvent:00000000 TIMER_GenerateEvent
     /tmp/ccgj9LzW.s:3139   .text.TIMER_GetBitState:00000000 $t
     /tmp/ccgj9LzW.s:3144   .text.TIMER_GetBitState:00000000 TIMER_GetBitState
     /tmp/ccgj9LzW.s:3171   .text.TIMER_ClearBitState:00000000 $t
     /tmp/ccgj9LzW.s:3176   .text.TIMER_ClearBitState:00000000 TIMER_ClearBitState
     /tmp/ccgj9LzW.s:3194   .text.TIMER_GetIntBitState:00000000 $t
     /tmp/ccgj9LzW.s:3199   .text.TIMER_GetIntBitState:00000000 TIMER_GetIntBitState
     /tmp/ccgj9LzW.s:3239   .text.TIMER_ClearIntBitState:00000000 $t
     /tmp/ccgj9LzW.s:3244   .text.TIMER_ClearIntBitState:00000000 TIMER_ClearIntBitState
     /tmp/ccgj9LzW.s:3262   .text.TIMER_DMAConfig:00000000 $t
     /tmp/ccgj9LzW.s:3267   .text.TIMER_DMAConfig:00000000 TIMER_DMAConfig
     /tmp/ccgj9LzW.s:3284   .text.TIMER_DMACmd:00000000 $t
     /tmp/ccgj9LzW.s:3289   .text.TIMER_DMACmd:00000000 TIMER_DMACmd
     /tmp/ccgj9LzW.s:3320   .text.TIMER_CC_DMA:00000000 $t
     /tmp/ccgj9LzW.s:3325   .text.TIMER_CC_DMA:00000000 TIMER_CC_DMA
     /tmp/ccgj9LzW.s:3353   .text.TIMER_InternalClockConfig:00000000 $t
     /tmp/ccgj9LzW.s:3358   .text.TIMER_InternalClockConfig:00000000 TIMER_InternalClockConfig
     /tmp/ccgj9LzW.s:3377   .text.TIMER_SelectInputTrigger:00000000 $t
ARM GAS  /tmp/ccgj9LzW.s 			page 121


     /tmp/ccgj9LzW.s:3382   .text.TIMER_SelectInputTrigger:00000000 TIMER_SelectInputTrigger
     /tmp/ccgj9LzW.s:3409   .text.TIMER_ITRxExtClock:00000000 $t
     /tmp/ccgj9LzW.s:3414   .text.TIMER_ITRxExtClock:00000000 TIMER_ITRxExtClock
     /tmp/ccgj9LzW.s:3440   .text.TIMER_TIxExtCLkConfig:00000000 $t
     /tmp/ccgj9LzW.s:3445   .text.TIMER_TIxExtCLkConfig:00000000 TIMER_TIxExtCLkConfig
     /tmp/ccgj9LzW.s:3497   .text.TIMER_SelectOutputTrigger:00000000 $t
     /tmp/ccgj9LzW.s:3502   .text.TIMER_SelectOutputTrigger:00000000 TIMER_SelectOutputTrigger
     /tmp/ccgj9LzW.s:3527   .text.TIMER_SelectSlaveMode:00000000 $t
     /tmp/ccgj9LzW.s:3532   .text.TIMER_SelectSlaveMode:00000000 TIMER_SelectSlaveMode
     /tmp/ccgj9LzW.s:3557   .text.TIMER_SelectMasterSlaveMode:00000000 $t
     /tmp/ccgj9LzW.s:3562   .text.TIMER_SelectMasterSlaveMode:00000000 TIMER_SelectMasterSlaveMode
     /tmp/ccgj9LzW.s:3587   .text.TIMER_ETRConfig:00000000 $t
     /tmp/ccgj9LzW.s:3592   .text.TIMER_ETRConfig:00000000 TIMER_ETRConfig
     /tmp/ccgj9LzW.s:3631   .text.TIMER_ETRClockMode1Config:00000000 $t
     /tmp/ccgj9LzW.s:3636   .text.TIMER_ETRClockMode1Config:00000000 TIMER_ETRClockMode1Config
     /tmp/ccgj9LzW.s:3672   .text.TIMER_ETRClockMode2Config:00000000 $t
     /tmp/ccgj9LzW.s:3677   .text.TIMER_ETRClockMode2Config:00000000 TIMER_ETRClockMode2Config
     /tmp/ccgj9LzW.s:3703   .text.TIMER_EncoderInterfaceConfig:00000000 $t
     /tmp/ccgj9LzW.s:3708   .text.TIMER_EncoderInterfaceConfig:00000000 TIMER_EncoderInterfaceConfig
     /tmp/ccgj9LzW.s:3780   .text.TIMER_SelectHallSensor:00000000 $t
     /tmp/ccgj9LzW.s:3785   .text.TIMER_SelectHallSensor:00000000 TIMER_SelectHallSensor
     /tmp/ccgj9LzW.s:3813   .text.TIMER_RemapConfig:00000000 $t
     /tmp/ccgj9LzW.s:3818   .text.TIMER_RemapConfig:00000000 TIMER_RemapConfig
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
