<!DOCTYPE html>
<html lang="en-us">

<head>
	<meta charset="utf-8">
	<title>GML for IMITATOR</title>
</head>

<body>

<table>
	<tr>
		<th>Case study</th>
		<th>Reference</th>
		<th>GML input</th>
	</tr>

	<tr>
		<td>And Or circuit</td>
		<td>[CC05]</td>
		<td><a href="AndOr.imi.gml">AndOr.imi.gml</a></td>
	</tr>

	<tr>
		<td>Bang &amp; Olufsen procotol</td>
		<td></td>
		<td><a href="BangOlufsen.imi.gml">BangOlufsen.imi.gml</a></td>
	</tr>

	<tr>
		<td>Bounded Retransmission Protocol</td>
		<td>[DKRT97]</td>
		<td><a href="brp.imi.gml">brp.imi.gml</a></td>
	</tr>

	<tr>
		<td>CSMA/CD protocol</td>
		<td>[KNSW04]</td>
		<td><a href="csmacdPrism.imi.gml">csmacdPrism.imi.gml</a></td>
	</tr>

	<tr>
		<td>Sample PTA</td>
		<td></td>
		<td><a href="exSITH.imi.gml">exSITH.imi.gml</a></td>
	</tr>

	<tr>
		<td>Flip-Flop circuit</td>
		<td>[CC07]</td>
		<td><a href="flipflop.imi.gml">flipflop.imi.gml</a></td>
	</tr>

	<tr>
		<td>Latch circuit</td>
		<td>[And10]</td>
		<td><a href="latchValmem.imi.gml">latchValmem.imi.gml</a></td>
	</tr>

	<tr>
		<td>SPSMALL memory</td>
		<td>[And10,CEFX09]</td>
		<td><a href="LSV.imi.gml">LSV.imi.gml</a></td>
	</tr>

	<tr>
		<td>Jobshop 2</td>
		<td>[AM02]</td>
		<td><a href="maler_2_4.imi.gml">maler_2_4.imi.gml</a></td>
	</tr>

	<tr>
		<td>Jobshop 3</td>
		<td>[AM02]</td>
		<td><a href="maler_3_4.imi.gml">maler_3_4.imi.gml</a></td>
	</tr>

	<tr>
		<td>Jobshop 4</td>
		<td>[AM02]</td>
		<td><a href="maler_4_4.imi.gml">maler_4_4.imi.gml</a></td>
	</tr>


	<tr>
		<td>Root Contention Protocol</td>
		<td>[KNS03]</td>
		<td><a href="RCP.imi.gml">RCP.imi.gml</a></td>
	</tr>

	<tr>
		<td>SIMOP</td>
		<td>[And10]</td>
		<td><a href="simop.imi.gml">simop.imi.gml</a></td>
	</tr>

	<tr>
		<td>SPSMALL Memory (simplified version)</td>
		<td>[And10,CEFX09]</td>
		<td><a href="spsmall.imi.gml">spsmall.imi.gml</a></td>
	</tr>

	<tr>
		<td>SR Latch</td>
		<td>[And10]</td>
		<td><a href="SRlatch.imi.gml">SRlatch.imi.gml</a></td>
	</tr>

	<tr>
		<td>Train</td>
		<td>[AHV93]</td>
		<td><a href="TrainAHV93.imi.gml">TrainAHV93.imi.gml</a></td>
	</tr>

	<tr>
		<td>WLan</td>
		<td>[CC05]</td>
		<td><a href="wlan.imi.gml">wlan.imi.gml</a></td>
	</tr>
</table>



<h1>References</h1>

<dl>
	<dt>[AHV93]</dt>
		<dd>R. Alur, T. A. Henzinger, and M. Y. Vardi. Parametric real-time reasoning. In STOC’93, pages 592–601. ACM, 1993.</dd>

	<dt id="AM02">[AM02]</dt>
		<dd>Yasmina Abdeddaïm and Oded Maler. <em>Preemptive job-shop scheduling using stopwatch automata</em>. In TACAS'02, pages 113–126, 2002.</dd>

	<dt>[And10]</dt>
		<dd>Étienne André. An Inverse Method for the Synthesis of Timing Parameters in Concurrent Systems. Ph.D. thesis, Laboratoire Spécification et Vérification, ENS Cachan, France, December 2010. 268 pages.</dd>

	<dt id="CC05">[CC05]</dt>
		<dd>Robert Clarisó, Jordi Cortadella. <em>Verification of Concurrent Systems with Parametric Delays Using Octahedra</em>. In ACSD’05, 2005.</dd>
		
	<dt id="CC07">[CC07]</dt>
		<dd>Robert Clarisó, Jordi Cortadella. <em>The Octahedron Abstract Domain</em>. In Science of Computer Programming 64(1), pages 115-139, 2007.</dd>
		
	<dt id="CEFX09">[CEFX09]</dt>
		<dd>Remy Chevallier, Emmanuelle Encrenaz, Laurent Fribourg, Weiwen Xu. <em>Timed Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata</em>. Formal Methods in System Design 34(1), pages 59-81, 2009.</dd>

	<dt>[DKRT97]</dt>
		<dd>P.R. D’Argenio, J.P. Katoen, T.C. Ruys, and G.J. Tretmans. The bounded retransmission protocol must be on time! In TACAS ’97. Springer, 1997.</dd>
		
	<dt>[KNS03]</dt>
		<dd>M. Kwiatkowska, G. Norman, and J. Sproston. Probabilistic model checking of deadline properties in the IEEE 1394 FireWire root contention protocol. Formal Aspects of Computing, 14(3):295–318, 2003.</dd>
		
	<dt>[KNSW04]</dt>
		<dd>M. Kwiatkowska, G. Norman, J. Sproston and F. Wang. Symbolic Model Checking for Probabilistic Timed Automata. In Y. Lakhnech and S. Yovine (editors) Proc. FORMATS/FTRTFT'04, volume 3253 of Lecture Notes in Computer Science, pages 293-308, Springer. September 2004.</dd>
</dl>
	




</html>


