{
  "content": "IBM z16 core implements new instructions for the compiler to accelerate numeric formatting, and hardware support for new numeric conversion instructions (exponents and arithmetic common in financial applications). 3.4.5 On-chip coprocessors and accelerators This section introduces the CPACF enhancements for IBM z16 and the IBM Integrated Accelerator for zEnterprise Data Compression (zEDC). IBM integrated Accelerator for zEDC (on-chip) Introduced in IBM z15, the On-Chip data compression accelerator (Nest Accelerator Unit - NXU, see Figure 3-12 on page 86) provides real value for existing and new data compression use cases. IBM z16 Compression/Decompression accelerator is implemented in the Nest Accelerator Unit (NXU) on each processor chip of the IBM Telum microprocessor. IBM z16 On-Chip Compression delivers industry-leading throughput and replaces the zEDC Express PCIe adapter available on the IBM z14 and earlier servers. One Nest Accelerator Unit (NXU) is used per processor chip,",
  "metadata": {
    "title": "IBM z16 (3931) Technical Guide",
    "author": "IBM",
    "date": "D:20241025140729Z",
    "abstract": null,
    "keywords": [
      "Resource Link Sterling System z System z10 System z9 VTAM WebSphere z Systems z/Architecture z/OS z/VM z/VSE z13 z13s z15 z16 z9 zEnterprise Linux Evolution Windows Microsoft Java Red Hat UNIX VMware AIX CICS Connect:Direct"
    ],
    "file_name": "sg248951.pdf",
    "file_size": 23877593,
    "page_count": 564,
    "processed_date": "2025-03-17T13:37:11.071810",
    "chunk_number": 225,
    "word_count": 142
  }
}