Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c328edf58877445abae632c071fa3398 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_h2seg_modular_behav xil_defaultlib.TB_h2seg_modular xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_converter
Compiling module xil_defaultlib.n_bit_count(N=2)
Compiling module xil_defaultlib.anode_driver
Compiling module xil_defaultlib.mux_4bit_4to1
Compiling module xil_defaultlib.decoder_7seg
Compiling module xil_defaultlib.TB_h2seg_modular
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_h2seg_modular_behav
