$date
	Fri Aug 23 14:52:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var wire 1 & W2 $end
$var wire 1 ' W1 $end
$var wire 1 ( C1 $end
$scope module HA1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' sum $end
$var wire 1 & carry $end
$scope module A1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & y $end
$upscope $end
$scope module X1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$scope module HA2 $end
$var wire 1 ' A $end
$var wire 1 % B $end
$var wire 1 ! sum $end
$var wire 1 ( carry $end
$scope module A1 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 ( y $end
$upscope $end
$scope module X1 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$scope module OG $end
$var wire 1 & a $end
$var wire 1 ( b $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1'
1$
#40
0$
1#
#60
1"
0!
1&
0'
1$
#80
0"
1!
0&
1%
0$
0#
#100
1"
1(
0!
1'
1$
#120
0$
1#
#140
0(
1!
1&
0'
1$
