Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 14 17:01:35 2024
| Host         : LAPTOP-OPB3COO2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file terminal_demo_control_sets_placed.rpt
| Design       : terminal_demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              54 |           19 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              66 |           17 |
| Yes          | Yes                   | No                     |              96 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |                                                               Enable Signal                                                              |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_driver/receiver/s_next                                                                                                              | uart_driver/transmitter/reset_n |                2 |              4 |
|  clk_IBUF_BUFG | uart_driver/transmitter/s_next                                                                                                           | uart_driver/transmitter/reset_n |                1 |              4 |
|  clk_IBUF_BUFG | uart_driver/tx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | uart_driver/transmitter/reset_n |                1 |              8 |
|  clk_IBUF_BUFG | uart_driver/receiver/b_next                                                                                                              | uart_driver/transmitter/reset_n |                1 |              8 |
|  clk_IBUF_BUFG | uart_driver/transmitter/b_next_0                                                                                                         | uart_driver/transmitter/reset_n |                1 |              8 |
|  clk_IBUF_BUFG | uart_driver/rx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | uart_driver/transmitter/reset_n |                2 |              8 |
|  clk_IBUF_BUFG | uart_driver/tx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | uart_driver/transmitter/reset_n |                5 |             20 |
|  clk_IBUF_BUFG | uart_driver/tx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                   | uart_driver/transmitter/reset_n |                5 |             20 |
|  clk_IBUF_BUFG | uart_driver/rx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | uart_driver/transmitter/reset_n |                4 |             20 |
|  clk_IBUF_BUFG | uart_driver/rx_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                   | uart_driver/transmitter/reset_n |                5 |             20 |
|  clk_IBUF_BUFG | read_uart/DD0/FSM0/sel                                                                                                                   | read_uart/DD0/FSM0/timer_reset  |                6 |             21 |
|  clk_IBUF_BUFG | write_uart/DD0/FSM0/FSM_sequential_state_reg_reg[0]_0                                                                                    | write_uart/DD0/FSM0/timer_reset |                6 |             21 |
|  clk_IBUF_BUFG |                                                                                                                                          | uart_driver/transmitter/reset_n |               27 |             78 |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


