INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/list_alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity list_alu_sim
