
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.47

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.86 fmax = 349.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency u_cpu.imem_addr[7]$_DFF_PN0_/CLK ^
  -0.25 target latency u_cpu.imem_addr[15]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.32    0.57 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         u_cpu.ex_wb_reg_write_a (net)
                  0.04    0.00    0.57 ^ u_cpu.valid_out_a$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.25   clock reconvergence pessimism
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.07    0.15    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ u_cpu.imem_addr[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.09    0.42    0.68 v u_cpu.imem_addr[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net77 (net)
                  0.09    0.00    0.68 v _252_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.77 ^ _252_/Y (sky130_fd_sc_hd__inv_1)
                                         _053_ (net)
                  0.07    0.00    0.77 ^ _408_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.16    0.23    1.00 ^ _408_/COUT (sky130_fd_sc_hd__ha_1)
                                         _002_ (net)
                  0.16    0.00    1.01 ^ _412_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.19    1.19 ^ _412_/COUT (sky130_fd_sc_hd__ha_1)
                                         _062_ (net)
                  0.07    0.00    1.19 ^ _245_/B (sky130_fd_sc_hd__nand3_1)
     6    0.03    0.27    0.24    1.44 v _245_/Y (sky130_fd_sc_hd__nand3_1)
                                         _016_ (net)
                  0.27    0.00    1.44 v _300_/A1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.16    0.26    1.69 ^ _300_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _129_ (net)
                  0.16    0.00    1.69 ^ _438_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.25    1.94 v _438_/SUM (sky130_fd_sc_hd__ha_1)
                                         _130_ (net)
                  0.05    0.00    1.94 v _301_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.04    0.06    2.00 ^ _301_/Y (sky130_fd_sc_hd__inv_1)
                                         _131_ (net)
                  0.04    0.00    2.00 ^ _439_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.13    2.13 ^ _439_/COUT (sky130_fd_sc_hd__ha_1)
                                         _052_ (net)
                  0.05    0.00    2.13 ^ _305_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.03    0.04    2.17 v _305_/Y (sky130_fd_sc_hd__inv_1)
                                         _049_ (net)
                  0.03    0.00    2.17 v _406_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.08    0.49    2.67 ^ _406_/SUM (sky130_fd_sc_hd__fa_1)
                                         _051_ (net)
                  0.08    0.00    2.67 ^ _332_/A (sky130_fd_sc_hd__inv_1)
     2    0.00    0.03    0.05    2.72 v _332_/Y (sky130_fd_sc_hd__inv_1)
                                         _164_ (net)
                  0.03    0.00    2.72 v _333_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.17    2.89 v _333_/X (sky130_fd_sc_hd__and3_1)
                                         _165_ (net)
                  0.04    0.00    2.89 v _337_/A1 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.12    0.15    3.04 ^ _337_/Y (sky130_fd_sc_hd__o22ai_1)
                                         u_cpu.next_pc[14] (net)
                  0.12    0.00    3.04 ^ u_cpu.imem_addr[14]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.04   data arrival time

                          3.33    3.33   clock core_clock (rise edge)
                          0.00    3.33   clock source latency
     1    0.01    0.00    0.00    3.33 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.33 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    3.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    3.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.14    3.58 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    3.58 ^ u_cpu.imem_addr[14]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    3.58   clock reconvergence pessimism
                         -0.07    3.51   library setup time
                                  3.51   data required time
-----------------------------------------------------------------------------
                                  3.51   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.07    0.15    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ u_cpu.imem_addr[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.09    0.42    0.68 v u_cpu.imem_addr[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net77 (net)
                  0.09    0.00    0.68 v _252_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.77 ^ _252_/Y (sky130_fd_sc_hd__inv_1)
                                         _053_ (net)
                  0.07    0.00    0.77 ^ _408_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.16    0.23    1.00 ^ _408_/COUT (sky130_fd_sc_hd__ha_1)
                                         _002_ (net)
                  0.16    0.00    1.01 ^ _412_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.19    1.19 ^ _412_/COUT (sky130_fd_sc_hd__ha_1)
                                         _062_ (net)
                  0.07    0.00    1.19 ^ _245_/B (sky130_fd_sc_hd__nand3_1)
     6    0.03    0.27    0.24    1.44 v _245_/Y (sky130_fd_sc_hd__nand3_1)
                                         _016_ (net)
                  0.27    0.00    1.44 v _300_/A1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.16    0.26    1.69 ^ _300_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _129_ (net)
                  0.16    0.00    1.69 ^ _438_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.25    1.94 v _438_/SUM (sky130_fd_sc_hd__ha_1)
                                         _130_ (net)
                  0.05    0.00    1.94 v _301_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.04    0.06    2.00 ^ _301_/Y (sky130_fd_sc_hd__inv_1)
                                         _131_ (net)
                  0.04    0.00    2.00 ^ _439_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.13    2.13 ^ _439_/COUT (sky130_fd_sc_hd__ha_1)
                                         _052_ (net)
                  0.05    0.00    2.13 ^ _305_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.03    0.04    2.17 v _305_/Y (sky130_fd_sc_hd__inv_1)
                                         _049_ (net)
                  0.03    0.00    2.17 v _406_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.08    0.49    2.67 ^ _406_/SUM (sky130_fd_sc_hd__fa_1)
                                         _051_ (net)
                  0.08    0.00    2.67 ^ _332_/A (sky130_fd_sc_hd__inv_1)
     2    0.00    0.03    0.05    2.72 v _332_/Y (sky130_fd_sc_hd__inv_1)
                                         _164_ (net)
                  0.03    0.00    2.72 v _333_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.17    2.89 v _333_/X (sky130_fd_sc_hd__and3_1)
                                         _165_ (net)
                  0.04    0.00    2.89 v _337_/A1 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.12    0.15    3.04 ^ _337_/Y (sky130_fd_sc_hd__o22ai_1)
                                         u_cpu.next_pc[14] (net)
                  0.12    0.00    3.04 ^ u_cpu.imem_addr[14]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.04   data arrival time

                          3.33    3.33   clock core_clock (rise edge)
                          0.00    3.33   clock source latency
     1    0.01    0.00    0.00    3.33 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.33 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    3.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    3.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.14    3.58 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    3.58 ^ u_cpu.imem_addr[14]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    3.58   clock reconvergence pessimism
                         -0.07    3.51   library setup time
                                  3.51   data required time
-----------------------------------------------------------------------------
                                  3.51   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0673224925994873

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7115

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04317178204655647

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.04670200124382973

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9244

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ u_cpu.imem_addr[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.42    0.68 v u_cpu.imem_addr[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.10    0.77 ^ _252_/Y (sky130_fd_sc_hd__inv_1)
   0.23    1.00 ^ _408_/COUT (sky130_fd_sc_hd__ha_1)
   0.19    1.19 ^ _412_/COUT (sky130_fd_sc_hd__ha_1)
   0.24    1.44 v _245_/Y (sky130_fd_sc_hd__nand3_1)
   0.26    1.69 ^ _300_/Y (sky130_fd_sc_hd__o211ai_1)
   0.25    1.94 v _438_/SUM (sky130_fd_sc_hd__ha_1)
   0.06    2.00 ^ _301_/Y (sky130_fd_sc_hd__inv_1)
   0.13    2.13 ^ _439_/COUT (sky130_fd_sc_hd__ha_1)
   0.04    2.17 v _305_/Y (sky130_fd_sc_hd__inv_1)
   0.49    2.67 ^ _406_/SUM (sky130_fd_sc_hd__fa_1)
   0.05    2.72 v _332_/Y (sky130_fd_sc_hd__inv_1)
   0.17    2.89 v _333_/X (sky130_fd_sc_hd__and3_1)
   0.15    3.04 ^ _337_/Y (sky130_fd_sc_hd__o22ai_1)
   0.00    3.04 ^ u_cpu.imem_addr[14]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           3.04   data arrival time

   3.33    3.33   clock core_clock (rise edge)
   0.00    3.33   clock source latency
   0.00    3.33 ^ clk (in)
   0.10    3.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    3.58 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    3.58 ^ u_cpu.imem_addr[14]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    3.58   clock reconvergence pessimism
  -0.07    3.51   library setup time
           3.51   data required time
---------------------------------------------------------
           3.51   data required time
          -3.04   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.32    0.57 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.57 ^ u_cpu.valid_out_a$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.57   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.25   clock reconvergence pessimism
  -0.03    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.35   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.0370

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4681

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
15.413237

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.31e-04   0.00e+00   2.28e-10   2.31e-04  57.8%
Combinational          1.80e-06   4.78e-06   1.20e-09   6.58e-06   1.6%
Clock                  8.50e-05   7.68e-05   2.28e-11   1.62e-04  40.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.17e-04   8.16e-05   1.45e-09   3.99e-04 100.0%
                          79.5%      20.5%       0.0%
