{"vcs1":{"timestamp_begin":1732435917.823678961, "rt":4.38, "ut":0.38, "st":0.24}}
{"vcselab":{"timestamp_begin":1732435922.273506453, "rt":1.31, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1732435923.660519433, "rt":0.33, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732435917.260245436}
{"VCS_COMP_START_TIME": 1732435917.260245436}
{"VCS_COMP_END_TIME": 1732435927.170053651}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334188}}
{"stitch_vcselab": {"peak_mem": 231544}}
