Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 21 15:58:50 2020
| Host         : lkeilly-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |              57 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------+------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | dCentral/p_0_in                              |                              |                1 |              1 |
|  clock_IBUF_BUFG | dDown/count_reg[20]                          |                              |                1 |              1 |
|  clock_IBUF_BUFG | dUp/count_reg[20]                            |                              |                1 |              1 |
|  clock_IBUF_BUFG |                                              | dCentral/count[0]_i_1__0_n_0 |                6 |             21 |
|  clock_IBUF_BUFG |                                              | dDown/count[0]_i_1_n_0       |                6 |             21 |
|  clock_IBUF_BUFG |                                              | dUp/count[0]_i_1__1_n_0      |                6 |             21 |
|  clock_IBUF_BUFG |                                              |                              |                6 |             23 |
|  clock_IBUF_BUFG | nolabel_line37/FSM_sequential_state_reg[0]_0 |                              |               14 |             54 |
+------------------+----------------------------------------------+------------------------------+------------------+----------------+


