#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000246bb00edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000246bb04ab10_0 .net "PC", 31 0, v00000246bb044ea0_0;  1 drivers
v00000246bb04b830_0 .var "clk", 0 0;
v00000246bb04b8d0_0 .net "clkout", 0 0, L_00000246bb08eda0;  1 drivers
v00000246bb04bfb0_0 .net "cycles_consumed", 31 0, v00000246bb04b470_0;  1 drivers
v00000246bb04ba10_0 .var "rst", 0 0;
S_00000246bafb5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000246bb00edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000246bb023190 .param/l "RType" 0 4 2, C4<000000>;
P_00000246bb0231c8 .param/l "add" 0 4 5, C4<100000>;
P_00000246bb023200 .param/l "addi" 0 4 8, C4<001000>;
P_00000246bb023238 .param/l "addu" 0 4 5, C4<100001>;
P_00000246bb023270 .param/l "and_" 0 4 5, C4<100100>;
P_00000246bb0232a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000246bb0232e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000246bb023318 .param/l "bne" 0 4 10, C4<000101>;
P_00000246bb023350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000246bb023388 .param/l "j" 0 4 12, C4<000010>;
P_00000246bb0233c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000246bb0233f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000246bb023430 .param/l "lw" 0 4 8, C4<100011>;
P_00000246bb023468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000246bb0234a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000246bb0234d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000246bb023510 .param/l "sgt" 0 4 6, C4<101011>;
P_00000246bb023548 .param/l "sll" 0 4 6, C4<000000>;
P_00000246bb023580 .param/l "slt" 0 4 5, C4<101010>;
P_00000246bb0235b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000246bb0235f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000246bb023628 .param/l "sub" 0 4 5, C4<100010>;
P_00000246bb023660 .param/l "subu" 0 4 5, C4<100011>;
P_00000246bb023698 .param/l "sw" 0 4 8, C4<101011>;
P_00000246bb0236d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000246bb023708 .param/l "xori" 0 4 8, C4<001110>;
L_00000246bb08e7f0 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08e630 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08ecc0 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08ebe0 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08eb00 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08ef60 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08e940 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08ed30 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08eda0 .functor OR 1, v00000246bb04b830_0, v00000246bb017c80_0, C4<0>, C4<0>;
L_00000246bb08e8d0 .functor OR 1, L_00000246bb04d3e0, L_00000246bb04d5c0, C4<0>, C4<0>;
L_00000246bb08ee10 .functor AND 1, L_00000246bb04cee0, L_00000246bb04e100, C4<1>, C4<1>;
L_00000246bb08f200 .functor NOT 1, v00000246bb04ba10_0, C4<0>, C4<0>, C4<0>;
L_00000246bb08efd0 .functor OR 1, L_00000246bb04c6c0, L_00000246bb04e1a0, C4<0>, C4<0>;
L_00000246bb08f120 .functor OR 1, L_00000246bb08efd0, L_00000246bb04cb20, C4<0>, C4<0>;
L_00000246bb08eef0 .functor OR 1, L_00000246bb04d340, L_00000246bb0e9460, C4<0>, C4<0>;
L_00000246bb08f270 .functor AND 1, L_00000246bb04d160, L_00000246bb08eef0, C4<1>, C4<1>;
L_00000246bb08f350 .functor OR 1, L_00000246bb0e7ca0, L_00000246bb0e8600, C4<0>, C4<0>;
L_00000246bb08e9b0 .functor AND 1, L_00000246bb0e81a0, L_00000246bb08f350, C4<1>, C4<1>;
L_00000246bb08f4a0 .functor NOT 1, L_00000246bb08eda0, C4<0>, C4<0>, C4<0>;
v00000246bb045080_0 .net "ALUOp", 3 0, v00000246bb016420_0;  1 drivers
v00000246bb0453a0_0 .net "ALUResult", 31 0, v00000246bb045d00_0;  1 drivers
v00000246bb045120_0 .net "ALUSrc", 0 0, v00000246bb017d20_0;  1 drivers
v00000246bb047bd0_0 .net "ALUin2", 31 0, L_00000246bb0e9500;  1 drivers
v00000246bb047ef0_0 .net "MemReadEn", 0 0, v00000246bb0161a0_0;  1 drivers
v00000246bb048170_0 .net "MemWriteEn", 0 0, v00000246bb016740_0;  1 drivers
v00000246bb0465f0_0 .net "MemtoReg", 0 0, v00000246bb016a60_0;  1 drivers
v00000246bb046870_0 .net "PC", 31 0, v00000246bb044ea0_0;  alias, 1 drivers
v00000246bb047d10_0 .net "PCPlus1", 31 0, L_00000246bb04d980;  1 drivers
v00000246bb0474f0_0 .net "PCsrc", 0 0, v00000246bb044360_0;  1 drivers
v00000246bb046690_0 .net "RegDst", 0 0, v00000246bb0167e0_0;  1 drivers
v00000246bb047450_0 .net "RegWriteEn", 0 0, v00000246bb0169c0_0;  1 drivers
v00000246bb046ff0_0 .net "WriteRegister", 4 0, L_00000246bb04ca80;  1 drivers
v00000246bb0462d0_0 .net *"_ivl_0", 0 0, L_00000246bb08e7f0;  1 drivers
L_00000246bb08f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000246bb047f90_0 .net/2u *"_ivl_10", 4 0, L_00000246bb08f640;  1 drivers
L_00000246bb08fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048030_0 .net *"_ivl_101", 15 0, L_00000246bb08fa30;  1 drivers
v00000246bb046910_0 .net *"_ivl_102", 31 0, L_00000246bb04d7a0;  1 drivers
L_00000246bb08fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb047c70_0 .net *"_ivl_105", 25 0, L_00000246bb08fa78;  1 drivers
L_00000246bb08fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb0469b0_0 .net/2u *"_ivl_106", 31 0, L_00000246bb08fac0;  1 drivers
v00000246bb047810_0 .net *"_ivl_108", 0 0, L_00000246bb04cee0;  1 drivers
L_00000246bb08fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000246bb046eb0_0 .net/2u *"_ivl_110", 5 0, L_00000246bb08fb08;  1 drivers
v00000246bb0473b0_0 .net *"_ivl_112", 0 0, L_00000246bb04e100;  1 drivers
v00000246bb047590_0 .net *"_ivl_115", 0 0, L_00000246bb08ee10;  1 drivers
v00000246bb046a50_0 .net *"_ivl_116", 47 0, L_00000246bb04df20;  1 drivers
L_00000246bb08fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb046d70_0 .net *"_ivl_119", 15 0, L_00000246bb08fb50;  1 drivers
L_00000246bb08f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000246bb047630_0 .net/2u *"_ivl_12", 5 0, L_00000246bb08f688;  1 drivers
v00000246bb047950_0 .net *"_ivl_120", 47 0, L_00000246bb04c4e0;  1 drivers
L_00000246bb08fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb0476d0_0 .net *"_ivl_123", 15 0, L_00000246bb08fb98;  1 drivers
v00000246bb047090_0 .net *"_ivl_125", 0 0, L_00000246bb04da20;  1 drivers
v00000246bb047db0_0 .net *"_ivl_126", 31 0, L_00000246bb04dac0;  1 drivers
v00000246bb046cd0_0 .net *"_ivl_128", 47 0, L_00000246bb04d660;  1 drivers
v00000246bb047e50_0 .net *"_ivl_130", 47 0, L_00000246bb04cf80;  1 drivers
v00000246bb0471d0_0 .net *"_ivl_132", 47 0, L_00000246bb04cd00;  1 drivers
v00000246bb046af0_0 .net *"_ivl_134", 47 0, L_00000246bb04c440;  1 drivers
v00000246bb046730_0 .net *"_ivl_14", 0 0, L_00000246bb04bab0;  1 drivers
v00000246bb047270_0 .net *"_ivl_140", 0 0, L_00000246bb08f200;  1 drivers
L_00000246bb08fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb0480d0_0 .net/2u *"_ivl_142", 31 0, L_00000246bb08fc28;  1 drivers
L_00000246bb08fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000246bb046370_0 .net/2u *"_ivl_146", 5 0, L_00000246bb08fd00;  1 drivers
v00000246bb046410_0 .net *"_ivl_148", 0 0, L_00000246bb04c6c0;  1 drivers
L_00000246bb08fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000246bb0467d0_0 .net/2u *"_ivl_150", 5 0, L_00000246bb08fd48;  1 drivers
v00000246bb0479f0_0 .net *"_ivl_152", 0 0, L_00000246bb04e1a0;  1 drivers
v00000246bb0464b0_0 .net *"_ivl_155", 0 0, L_00000246bb08efd0;  1 drivers
L_00000246bb08fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000246bb046550_0 .net/2u *"_ivl_156", 5 0, L_00000246bb08fd90;  1 drivers
v00000246bb046b90_0 .net *"_ivl_158", 0 0, L_00000246bb04cb20;  1 drivers
L_00000246bb08f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000246bb047b30_0 .net/2u *"_ivl_16", 4 0, L_00000246bb08f6d0;  1 drivers
v00000246bb046c30_0 .net *"_ivl_161", 0 0, L_00000246bb08f120;  1 drivers
L_00000246bb08fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb0478b0_0 .net/2u *"_ivl_162", 15 0, L_00000246bb08fdd8;  1 drivers
v00000246bb046e10_0 .net *"_ivl_164", 31 0, L_00000246bb04d520;  1 drivers
v00000246bb047310_0 .net *"_ivl_167", 0 0, L_00000246bb04c760;  1 drivers
v00000246bb047a90_0 .net *"_ivl_168", 15 0, L_00000246bb04cbc0;  1 drivers
v00000246bb047770_0 .net *"_ivl_170", 31 0, L_00000246bb04cc60;  1 drivers
v00000246bb046f50_0 .net *"_ivl_174", 31 0, L_00000246bb04d0c0;  1 drivers
L_00000246bb08fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb047130_0 .net *"_ivl_177", 25 0, L_00000246bb08fe20;  1 drivers
L_00000246bb08fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048740_0 .net/2u *"_ivl_178", 31 0, L_00000246bb08fe68;  1 drivers
v00000246bb04a0e0_0 .net *"_ivl_180", 0 0, L_00000246bb04d160;  1 drivers
L_00000246bb08feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000246bb049460_0 .net/2u *"_ivl_182", 5 0, L_00000246bb08feb0;  1 drivers
v00000246bb049b40_0 .net *"_ivl_184", 0 0, L_00000246bb04d340;  1 drivers
L_00000246bb08fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000246bb0484c0_0 .net/2u *"_ivl_186", 5 0, L_00000246bb08fef8;  1 drivers
v00000246bb048d80_0 .net *"_ivl_188", 0 0, L_00000246bb0e9460;  1 drivers
v00000246bb049280_0 .net *"_ivl_19", 4 0, L_00000246bb04bb50;  1 drivers
v00000246bb049fa0_0 .net *"_ivl_191", 0 0, L_00000246bb08eef0;  1 drivers
v00000246bb048a60_0 .net *"_ivl_193", 0 0, L_00000246bb08f270;  1 drivers
L_00000246bb08ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000246bb049320_0 .net/2u *"_ivl_194", 5 0, L_00000246bb08ff40;  1 drivers
v00000246bb04a040_0 .net *"_ivl_196", 0 0, L_00000246bb0e7ac0;  1 drivers
L_00000246bb08ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000246bb0490a0_0 .net/2u *"_ivl_198", 31 0, L_00000246bb08ff88;  1 drivers
L_00000246bb08f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000246bb0482e0_0 .net/2u *"_ivl_2", 5 0, L_00000246bb08f5f8;  1 drivers
v00000246bb048420_0 .net *"_ivl_20", 4 0, L_00000246bb04bc90;  1 drivers
v00000246bb049a00_0 .net *"_ivl_200", 31 0, L_00000246bb0e8560;  1 drivers
v00000246bb048600_0 .net *"_ivl_204", 31 0, L_00000246bb0e7980;  1 drivers
L_00000246bb08ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048560_0 .net *"_ivl_207", 25 0, L_00000246bb08ffd0;  1 drivers
L_00000246bb090018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048ce0_0 .net/2u *"_ivl_208", 31 0, L_00000246bb090018;  1 drivers
v00000246bb049140_0 .net *"_ivl_210", 0 0, L_00000246bb0e81a0;  1 drivers
L_00000246bb090060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048920_0 .net/2u *"_ivl_212", 5 0, L_00000246bb090060;  1 drivers
v00000246bb0491e0_0 .net *"_ivl_214", 0 0, L_00000246bb0e7ca0;  1 drivers
L_00000246bb0900a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000246bb0487e0_0 .net/2u *"_ivl_216", 5 0, L_00000246bb0900a8;  1 drivers
v00000246bb049c80_0 .net *"_ivl_218", 0 0, L_00000246bb0e8600;  1 drivers
v00000246bb0498c0_0 .net *"_ivl_221", 0 0, L_00000246bb08f350;  1 drivers
v00000246bb0496e0_0 .net *"_ivl_223", 0 0, L_00000246bb08e9b0;  1 drivers
L_00000246bb0900f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000246bb0486a0_0 .net/2u *"_ivl_224", 5 0, L_00000246bb0900f0;  1 drivers
v00000246bb049640_0 .net *"_ivl_226", 0 0, L_00000246bb0e8ce0;  1 drivers
v00000246bb048380_0 .net *"_ivl_228", 31 0, L_00000246bb0e7660;  1 drivers
v00000246bb049aa0_0 .net *"_ivl_24", 0 0, L_00000246bb08ecc0;  1 drivers
L_00000246bb08f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000246bb048880_0 .net/2u *"_ivl_26", 4 0, L_00000246bb08f718;  1 drivers
v00000246bb0493c0_0 .net *"_ivl_29", 4 0, L_00000246bb04aed0;  1 drivers
v00000246bb048ec0_0 .net *"_ivl_32", 0 0, L_00000246bb08ebe0;  1 drivers
L_00000246bb08f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000246bb0489c0_0 .net/2u *"_ivl_34", 4 0, L_00000246bb08f760;  1 drivers
v00000246bb049500_0 .net *"_ivl_37", 4 0, L_00000246bb04c190;  1 drivers
v00000246bb04a180_0 .net *"_ivl_40", 0 0, L_00000246bb08eb00;  1 drivers
L_00000246bb08f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048e20_0 .net/2u *"_ivl_42", 15 0, L_00000246bb08f7a8;  1 drivers
v00000246bb048b00_0 .net *"_ivl_45", 15 0, L_00000246bb04d480;  1 drivers
v00000246bb048ba0_0 .net *"_ivl_48", 0 0, L_00000246bb08ef60;  1 drivers
v00000246bb0495a0_0 .net *"_ivl_5", 5 0, L_00000246bb04a750;  1 drivers
L_00000246bb08f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb049780_0 .net/2u *"_ivl_50", 36 0, L_00000246bb08f7f0;  1 drivers
L_00000246bb08f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb048f60_0 .net/2u *"_ivl_52", 31 0, L_00000246bb08f838;  1 drivers
v00000246bb049820_0 .net *"_ivl_55", 4 0, L_00000246bb04d840;  1 drivers
v00000246bb048c40_0 .net *"_ivl_56", 36 0, L_00000246bb04c580;  1 drivers
v00000246bb049000_0 .net *"_ivl_58", 36 0, L_00000246bb04dd40;  1 drivers
v00000246bb049960_0 .net *"_ivl_62", 0 0, L_00000246bb08e940;  1 drivers
L_00000246bb08f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000246bb049be0_0 .net/2u *"_ivl_64", 5 0, L_00000246bb08f880;  1 drivers
v00000246bb049d20_0 .net *"_ivl_67", 5 0, L_00000246bb04cda0;  1 drivers
v00000246bb049dc0_0 .net *"_ivl_70", 0 0, L_00000246bb08ed30;  1 drivers
L_00000246bb08f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb049e60_0 .net/2u *"_ivl_72", 57 0, L_00000246bb08f8c8;  1 drivers
L_00000246bb08f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb049f00_0 .net/2u *"_ivl_74", 31 0, L_00000246bb08f910;  1 drivers
v00000246bb04a430_0 .net *"_ivl_77", 25 0, L_00000246bb04c8a0;  1 drivers
v00000246bb04af70_0 .net *"_ivl_78", 57 0, L_00000246bb04c940;  1 drivers
v00000246bb04b790_0 .net *"_ivl_8", 0 0, L_00000246bb08e630;  1 drivers
v00000246bb04b5b0_0 .net *"_ivl_80", 57 0, L_00000246bb04d8e0;  1 drivers
L_00000246bb08f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000246bb04b010_0 .net/2u *"_ivl_84", 31 0, L_00000246bb08f958;  1 drivers
L_00000246bb08f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000246bb04a930_0 .net/2u *"_ivl_88", 5 0, L_00000246bb08f9a0;  1 drivers
v00000246bb04acf0_0 .net *"_ivl_90", 0 0, L_00000246bb04d3e0;  1 drivers
L_00000246bb08f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000246bb04a610_0 .net/2u *"_ivl_92", 5 0, L_00000246bb08f9e8;  1 drivers
v00000246bb04b510_0 .net *"_ivl_94", 0 0, L_00000246bb04d5c0;  1 drivers
v00000246bb04b290_0 .net *"_ivl_97", 0 0, L_00000246bb08e8d0;  1 drivers
v00000246bb04b3d0_0 .net *"_ivl_98", 47 0, L_00000246bb04c9e0;  1 drivers
v00000246bb04b0b0_0 .net "adderResult", 31 0, L_00000246bb04ce40;  1 drivers
v00000246bb04b650_0 .net "address", 31 0, L_00000246bb04d700;  1 drivers
v00000246bb04a2f0_0 .net "clk", 0 0, L_00000246bb08eda0;  alias, 1 drivers
v00000246bb04b470_0 .var "cycles_consumed", 31 0;
v00000246bb04a6b0_0 .net "extImm", 31 0, L_00000246bb04d020;  1 drivers
v00000246bb04a7f0_0 .net "funct", 5 0, L_00000246bb04d200;  1 drivers
v00000246bb04ad90_0 .net "hlt", 0 0, v00000246bb017c80_0;  1 drivers
v00000246bb04b970_0 .net "imm", 15 0, L_00000246bb04c300;  1 drivers
v00000246bb04be70_0 .net "immediate", 31 0, L_00000246bb0e9320;  1 drivers
v00000246bb04b6f0_0 .net "input_clk", 0 0, v00000246bb04b830_0;  1 drivers
v00000246bb04a4d0_0 .net "instruction", 31 0, L_00000246bb04dc00;  1 drivers
v00000246bb04b150_0 .net "memoryReadData", 31 0, v00000246bb044ae0_0;  1 drivers
v00000246bb04bd30_0 .net "nextPC", 31 0, L_00000246bb04d2a0;  1 drivers
v00000246bb04bf10_0 .net "opcode", 5 0, L_00000246bb04ac50;  1 drivers
v00000246bb04abb0_0 .net "rd", 4 0, L_00000246bb04c050;  1 drivers
v00000246bb04bdd0_0 .net "readData1", 31 0, L_00000246bb08ee80;  1 drivers
v00000246bb04b1f0_0 .net "readData1_w", 31 0, L_00000246bb0e8ba0;  1 drivers
v00000246bb04a890_0 .net "readData2", 31 0, L_00000246bb08f040;  1 drivers
v00000246bb04ae30_0 .net "rs", 4 0, L_00000246bb04c0f0;  1 drivers
v00000246bb04b330_0 .net "rst", 0 0, v00000246bb04ba10_0;  1 drivers
v00000246bb04aa70_0 .net "rt", 4 0, L_00000246bb04dca0;  1 drivers
v00000246bb04a390_0 .net "shamt", 31 0, L_00000246bb04c3a0;  1 drivers
v00000246bb04a570_0 .net "wire_instruction", 31 0, L_00000246bb08f0b0;  1 drivers
v00000246bb04a9d0_0 .net "writeData", 31 0, L_00000246bb0e8240;  1 drivers
v00000246bb04bbf0_0 .net "zero", 0 0, L_00000246bb0e8e20;  1 drivers
L_00000246bb04a750 .part L_00000246bb04dc00, 26, 6;
L_00000246bb04ac50 .functor MUXZ 6, L_00000246bb04a750, L_00000246bb08f5f8, L_00000246bb08e7f0, C4<>;
L_00000246bb04bab0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08f688;
L_00000246bb04bb50 .part L_00000246bb04dc00, 11, 5;
L_00000246bb04bc90 .functor MUXZ 5, L_00000246bb04bb50, L_00000246bb08f6d0, L_00000246bb04bab0, C4<>;
L_00000246bb04c050 .functor MUXZ 5, L_00000246bb04bc90, L_00000246bb08f640, L_00000246bb08e630, C4<>;
L_00000246bb04aed0 .part L_00000246bb04dc00, 21, 5;
L_00000246bb04c0f0 .functor MUXZ 5, L_00000246bb04aed0, L_00000246bb08f718, L_00000246bb08ecc0, C4<>;
L_00000246bb04c190 .part L_00000246bb04dc00, 16, 5;
L_00000246bb04dca0 .functor MUXZ 5, L_00000246bb04c190, L_00000246bb08f760, L_00000246bb08ebe0, C4<>;
L_00000246bb04d480 .part L_00000246bb04dc00, 0, 16;
L_00000246bb04c300 .functor MUXZ 16, L_00000246bb04d480, L_00000246bb08f7a8, L_00000246bb08eb00, C4<>;
L_00000246bb04d840 .part L_00000246bb04dc00, 6, 5;
L_00000246bb04c580 .concat [ 5 32 0 0], L_00000246bb04d840, L_00000246bb08f838;
L_00000246bb04dd40 .functor MUXZ 37, L_00000246bb04c580, L_00000246bb08f7f0, L_00000246bb08ef60, C4<>;
L_00000246bb04c3a0 .part L_00000246bb04dd40, 0, 32;
L_00000246bb04cda0 .part L_00000246bb04dc00, 0, 6;
L_00000246bb04d200 .functor MUXZ 6, L_00000246bb04cda0, L_00000246bb08f880, L_00000246bb08e940, C4<>;
L_00000246bb04c8a0 .part L_00000246bb04dc00, 0, 26;
L_00000246bb04c940 .concat [ 26 32 0 0], L_00000246bb04c8a0, L_00000246bb08f910;
L_00000246bb04d8e0 .functor MUXZ 58, L_00000246bb04c940, L_00000246bb08f8c8, L_00000246bb08ed30, C4<>;
L_00000246bb04d700 .part L_00000246bb04d8e0, 0, 32;
L_00000246bb04d980 .arith/sum 32, v00000246bb044ea0_0, L_00000246bb08f958;
L_00000246bb04d3e0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08f9a0;
L_00000246bb04d5c0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08f9e8;
L_00000246bb04c9e0 .concat [ 32 16 0 0], L_00000246bb04d700, L_00000246bb08fa30;
L_00000246bb04d7a0 .concat [ 6 26 0 0], L_00000246bb04ac50, L_00000246bb08fa78;
L_00000246bb04cee0 .cmp/eq 32, L_00000246bb04d7a0, L_00000246bb08fac0;
L_00000246bb04e100 .cmp/eq 6, L_00000246bb04d200, L_00000246bb08fb08;
L_00000246bb04df20 .concat [ 32 16 0 0], L_00000246bb08ee80, L_00000246bb08fb50;
L_00000246bb04c4e0 .concat [ 32 16 0 0], v00000246bb044ea0_0, L_00000246bb08fb98;
L_00000246bb04da20 .part L_00000246bb04c300, 15, 1;
LS_00000246bb04dac0_0_0 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_4 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_8 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_12 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_16 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_20 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_24 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_0_28 .concat [ 1 1 1 1], L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20, L_00000246bb04da20;
LS_00000246bb04dac0_1_0 .concat [ 4 4 4 4], LS_00000246bb04dac0_0_0, LS_00000246bb04dac0_0_4, LS_00000246bb04dac0_0_8, LS_00000246bb04dac0_0_12;
LS_00000246bb04dac0_1_4 .concat [ 4 4 4 4], LS_00000246bb04dac0_0_16, LS_00000246bb04dac0_0_20, LS_00000246bb04dac0_0_24, LS_00000246bb04dac0_0_28;
L_00000246bb04dac0 .concat [ 16 16 0 0], LS_00000246bb04dac0_1_0, LS_00000246bb04dac0_1_4;
L_00000246bb04d660 .concat [ 16 32 0 0], L_00000246bb04c300, L_00000246bb04dac0;
L_00000246bb04cf80 .arith/sum 48, L_00000246bb04c4e0, L_00000246bb04d660;
L_00000246bb04cd00 .functor MUXZ 48, L_00000246bb04cf80, L_00000246bb04df20, L_00000246bb08ee10, C4<>;
L_00000246bb04c440 .functor MUXZ 48, L_00000246bb04cd00, L_00000246bb04c9e0, L_00000246bb08e8d0, C4<>;
L_00000246bb04ce40 .part L_00000246bb04c440, 0, 32;
L_00000246bb04d2a0 .functor MUXZ 32, L_00000246bb04d980, L_00000246bb04ce40, v00000246bb044360_0, C4<>;
L_00000246bb04dc00 .functor MUXZ 32, L_00000246bb08f0b0, L_00000246bb08fc28, L_00000246bb08f200, C4<>;
L_00000246bb04c6c0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08fd00;
L_00000246bb04e1a0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08fd48;
L_00000246bb04cb20 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08fd90;
L_00000246bb04d520 .concat [ 16 16 0 0], L_00000246bb04c300, L_00000246bb08fdd8;
L_00000246bb04c760 .part L_00000246bb04c300, 15, 1;
LS_00000246bb04cbc0_0_0 .concat [ 1 1 1 1], L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760;
LS_00000246bb04cbc0_0_4 .concat [ 1 1 1 1], L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760;
LS_00000246bb04cbc0_0_8 .concat [ 1 1 1 1], L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760;
LS_00000246bb04cbc0_0_12 .concat [ 1 1 1 1], L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760, L_00000246bb04c760;
L_00000246bb04cbc0 .concat [ 4 4 4 4], LS_00000246bb04cbc0_0_0, LS_00000246bb04cbc0_0_4, LS_00000246bb04cbc0_0_8, LS_00000246bb04cbc0_0_12;
L_00000246bb04cc60 .concat [ 16 16 0 0], L_00000246bb04c300, L_00000246bb04cbc0;
L_00000246bb04d020 .functor MUXZ 32, L_00000246bb04cc60, L_00000246bb04d520, L_00000246bb08f120, C4<>;
L_00000246bb04d0c0 .concat [ 6 26 0 0], L_00000246bb04ac50, L_00000246bb08fe20;
L_00000246bb04d160 .cmp/eq 32, L_00000246bb04d0c0, L_00000246bb08fe68;
L_00000246bb04d340 .cmp/eq 6, L_00000246bb04d200, L_00000246bb08feb0;
L_00000246bb0e9460 .cmp/eq 6, L_00000246bb04d200, L_00000246bb08fef8;
L_00000246bb0e7ac0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb08ff40;
L_00000246bb0e8560 .functor MUXZ 32, L_00000246bb04d020, L_00000246bb08ff88, L_00000246bb0e7ac0, C4<>;
L_00000246bb0e9320 .functor MUXZ 32, L_00000246bb0e8560, L_00000246bb04c3a0, L_00000246bb08f270, C4<>;
L_00000246bb0e7980 .concat [ 6 26 0 0], L_00000246bb04ac50, L_00000246bb08ffd0;
L_00000246bb0e81a0 .cmp/eq 32, L_00000246bb0e7980, L_00000246bb090018;
L_00000246bb0e7ca0 .cmp/eq 6, L_00000246bb04d200, L_00000246bb090060;
L_00000246bb0e8600 .cmp/eq 6, L_00000246bb04d200, L_00000246bb0900a8;
L_00000246bb0e8ce0 .cmp/eq 6, L_00000246bb04ac50, L_00000246bb0900f0;
L_00000246bb0e7660 .functor MUXZ 32, L_00000246bb08ee80, v00000246bb044ea0_0, L_00000246bb0e8ce0, C4<>;
L_00000246bb0e8ba0 .functor MUXZ 32, L_00000246bb0e7660, L_00000246bb08f040, L_00000246bb08e9b0, C4<>;
S_00000246bafb5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000246bb008220 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000246bb08f430 .functor NOT 1, v00000246bb017d20_0, C4<0>, C4<0>, C4<0>;
v00000246bb0166a0_0 .net *"_ivl_0", 0 0, L_00000246bb08f430;  1 drivers
v00000246bb017b40_0 .net "in1", 31 0, L_00000246bb08f040;  alias, 1 drivers
v00000246bb016060_0 .net "in2", 31 0, L_00000246bb0e9320;  alias, 1 drivers
v00000246bb016e20_0 .net "out", 31 0, L_00000246bb0e9500;  alias, 1 drivers
v00000246bb017be0_0 .net "s", 0 0, v00000246bb017d20_0;  alias, 1 drivers
L_00000246bb0e9500 .functor MUXZ 32, L_00000246bb0e9320, L_00000246bb08f040, L_00000246bb08f430, C4<>;
S_00000246baed69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000246bb080090 .param/l "RType" 0 4 2, C4<000000>;
P_00000246bb0800c8 .param/l "add" 0 4 5, C4<100000>;
P_00000246bb080100 .param/l "addi" 0 4 8, C4<001000>;
P_00000246bb080138 .param/l "addu" 0 4 5, C4<100001>;
P_00000246bb080170 .param/l "and_" 0 4 5, C4<100100>;
P_00000246bb0801a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000246bb0801e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000246bb080218 .param/l "bne" 0 4 10, C4<000101>;
P_00000246bb080250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000246bb080288 .param/l "j" 0 4 12, C4<000010>;
P_00000246bb0802c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000246bb0802f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000246bb080330 .param/l "lw" 0 4 8, C4<100011>;
P_00000246bb080368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000246bb0803a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000246bb0803d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000246bb080410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000246bb080448 .param/l "sll" 0 4 6, C4<000000>;
P_00000246bb080480 .param/l "slt" 0 4 5, C4<101010>;
P_00000246bb0804b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000246bb0804f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000246bb080528 .param/l "sub" 0 4 5, C4<100010>;
P_00000246bb080560 .param/l "subu" 0 4 5, C4<100011>;
P_00000246bb080598 .param/l "sw" 0 4 8, C4<101011>;
P_00000246bb0805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000246bb080608 .param/l "xori" 0 4 8, C4<001110>;
v00000246bb016420_0 .var "ALUOp", 3 0;
v00000246bb017d20_0 .var "ALUSrc", 0 0;
v00000246bb0161a0_0 .var "MemReadEn", 0 0;
v00000246bb016740_0 .var "MemWriteEn", 0 0;
v00000246bb016a60_0 .var "MemtoReg", 0 0;
v00000246bb0167e0_0 .var "RegDst", 0 0;
v00000246bb0169c0_0 .var "RegWriteEn", 0 0;
v00000246bb017460_0 .net "funct", 5 0, L_00000246bb04d200;  alias, 1 drivers
v00000246bb017c80_0 .var "hlt", 0 0;
v00000246bb016240_0 .net "opcode", 5 0, L_00000246bb04ac50;  alias, 1 drivers
v00000246bb0178c0_0 .net "rst", 0 0, v00000246bb04ba10_0;  alias, 1 drivers
E_00000246bb0087e0 .event anyedge, v00000246bb0178c0_0, v00000246bb016240_0, v00000246bb017460_0;
S_00000246baed6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000246bb008920 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000246bb08f0b0 .functor BUFZ 32, L_00000246bb04db60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246bb0162e0_0 .net "Data_Out", 31 0, L_00000246bb08f0b0;  alias, 1 drivers
v00000246bb016380 .array "InstMem", 0 1023, 31 0;
v00000246bb016ba0_0 .net *"_ivl_0", 31 0, L_00000246bb04db60;  1 drivers
v00000246bb016c40_0 .net *"_ivl_3", 9 0, L_00000246bb04dfc0;  1 drivers
v00000246bb017500_0 .net *"_ivl_4", 11 0, L_00000246bb04c800;  1 drivers
L_00000246bb08fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000246bb017000_0 .net *"_ivl_7", 1 0, L_00000246bb08fbe0;  1 drivers
v00000246bb0176e0_0 .net "addr", 31 0, v00000246bb044ea0_0;  alias, 1 drivers
v00000246bb017a00_0 .var/i "i", 31 0;
L_00000246bb04db60 .array/port v00000246bb016380, L_00000246bb04c800;
L_00000246bb04dfc0 .part v00000246bb044ea0_0, 0, 10;
L_00000246bb04c800 .concat [ 10 2 0 0], L_00000246bb04dfc0, L_00000246bb08fbe0;
S_00000246bafb53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000246bb08ee80 .functor BUFZ 32, L_00000246bb04e060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246bb08f040 .functor BUFZ 32, L_00000246bb04de80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246bb017320_0 .net *"_ivl_0", 31 0, L_00000246bb04e060;  1 drivers
v00000246bb0173c0_0 .net *"_ivl_10", 6 0, L_00000246bb04c620;  1 drivers
L_00000246bb08fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000246baff43e0_0 .net *"_ivl_13", 1 0, L_00000246bb08fcb8;  1 drivers
v00000246baff51a0_0 .net *"_ivl_2", 6 0, L_00000246bb04dde0;  1 drivers
L_00000246bb08fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000246bb045940_0 .net *"_ivl_5", 1 0, L_00000246bb08fc70;  1 drivers
v00000246bb045760_0 .net *"_ivl_8", 31 0, L_00000246bb04de80;  1 drivers
v00000246bb045ee0_0 .net "clk", 0 0, L_00000246bb08eda0;  alias, 1 drivers
v00000246bb045800_0 .var/i "i", 31 0;
v00000246bb045b20_0 .net "readData1", 31 0, L_00000246bb08ee80;  alias, 1 drivers
v00000246bb046160_0 .net "readData2", 31 0, L_00000246bb08f040;  alias, 1 drivers
v00000246bb045440_0 .net "readRegister1", 4 0, L_00000246bb04c0f0;  alias, 1 drivers
v00000246bb0458a0_0 .net "readRegister2", 4 0, L_00000246bb04dca0;  alias, 1 drivers
v00000246bb045da0 .array "registers", 31 0, 31 0;
v00000246bb0451c0_0 .net "rst", 0 0, v00000246bb04ba10_0;  alias, 1 drivers
v00000246bb045620_0 .net "we", 0 0, v00000246bb0169c0_0;  alias, 1 drivers
v00000246bb0445e0_0 .net "writeData", 31 0, L_00000246bb0e8240;  alias, 1 drivers
v00000246bb044720_0 .net "writeRegister", 4 0, L_00000246bb04ca80;  alias, 1 drivers
E_00000246bb0085a0/0 .event negedge, v00000246bb0178c0_0;
E_00000246bb0085a0/1 .event posedge, v00000246bb045ee0_0;
E_00000246bb0085a0 .event/or E_00000246bb0085a0/0, E_00000246bb0085a0/1;
L_00000246bb04e060 .array/port v00000246bb045da0, L_00000246bb04dde0;
L_00000246bb04dde0 .concat [ 5 2 0 0], L_00000246bb04c0f0, L_00000246bb08fc70;
L_00000246bb04de80 .array/port v00000246bb045da0, L_00000246bb04c620;
L_00000246bb04c620 .concat [ 5 2 0 0], L_00000246bb04dca0, L_00000246bb08fcb8;
S_00000246bafb5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000246bafb53d0;
 .timescale 0 0;
v00000246bb017140_0 .var/i "i", 31 0;
S_00000246baf9e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000246bb005c20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000246bb08f3c0 .functor NOT 1, v00000246bb0167e0_0, C4<0>, C4<0>, C4<0>;
v00000246bb045260_0 .net *"_ivl_0", 0 0, L_00000246bb08f3c0;  1 drivers
v00000246bb0459e0_0 .net "in1", 4 0, L_00000246bb04dca0;  alias, 1 drivers
v00000246bb0442c0_0 .net "in2", 4 0, L_00000246bb04c050;  alias, 1 drivers
v00000246bb045a80_0 .net "out", 4 0, L_00000246bb04ca80;  alias, 1 drivers
v00000246bb045bc0_0 .net "s", 0 0, v00000246bb0167e0_0;  alias, 1 drivers
L_00000246bb04ca80 .functor MUXZ 5, L_00000246bb04c050, L_00000246bb04dca0, L_00000246bb08f3c0, C4<>;
S_00000246baf9e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000246bb005ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000246bb08e6a0 .functor NOT 1, v00000246bb016a60_0, C4<0>, C4<0>, C4<0>;
v00000246bb045c60_0 .net *"_ivl_0", 0 0, L_00000246bb08e6a0;  1 drivers
v00000246bb044680_0 .net "in1", 31 0, v00000246bb045d00_0;  alias, 1 drivers
v00000246bb044540_0 .net "in2", 31 0, v00000246bb044ae0_0;  alias, 1 drivers
v00000246bb044900_0 .net "out", 31 0, L_00000246bb0e8240;  alias, 1 drivers
v00000246bb0456c0_0 .net "s", 0 0, v00000246bb016a60_0;  alias, 1 drivers
L_00000246bb0e8240 .functor MUXZ 32, v00000246bb044ae0_0, v00000246bb045d00_0, L_00000246bb08e6a0, C4<>;
S_00000246bafe3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000246bafe3390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000246bafe33c8 .param/l "AND" 0 9 12, C4<0010>;
P_00000246bafe3400 .param/l "NOR" 0 9 12, C4<0101>;
P_00000246bafe3438 .param/l "OR" 0 9 12, C4<0011>;
P_00000246bafe3470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000246bafe34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000246bafe34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000246bafe3518 .param/l "SRL" 0 9 12, C4<1001>;
P_00000246bafe3550 .param/l "SUB" 0 9 12, C4<0001>;
P_00000246bafe3588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000246bafe35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000246bafe35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000246bb090138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246bb044cc0_0 .net/2u *"_ivl_0", 31 0, L_00000246bb090138;  1 drivers
v00000246bb045e40_0 .net "opSel", 3 0, v00000246bb016420_0;  alias, 1 drivers
v00000246bb045300_0 .net "operand1", 31 0, L_00000246bb0e8ba0;  alias, 1 drivers
v00000246bb044c20_0 .net "operand2", 31 0, L_00000246bb0e9500;  alias, 1 drivers
v00000246bb045d00_0 .var "result", 31 0;
v00000246bb044400_0 .net "zero", 0 0, L_00000246bb0e8e20;  alias, 1 drivers
E_00000246bb005260 .event anyedge, v00000246bb016420_0, v00000246bb045300_0, v00000246bb016e20_0;
L_00000246bb0e8e20 .cmp/eq 32, v00000246bb045d00_0, L_00000246bb090138;
S_00000246bafcb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000246bb081660 .param/l "RType" 0 4 2, C4<000000>;
P_00000246bb081698 .param/l "add" 0 4 5, C4<100000>;
P_00000246bb0816d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000246bb081708 .param/l "addu" 0 4 5, C4<100001>;
P_00000246bb081740 .param/l "and_" 0 4 5, C4<100100>;
P_00000246bb081778 .param/l "andi" 0 4 8, C4<001100>;
P_00000246bb0817b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000246bb0817e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000246bb081820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000246bb081858 .param/l "j" 0 4 12, C4<000010>;
P_00000246bb081890 .param/l "jal" 0 4 12, C4<000011>;
P_00000246bb0818c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000246bb081900 .param/l "lw" 0 4 8, C4<100011>;
P_00000246bb081938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000246bb081970 .param/l "or_" 0 4 5, C4<100101>;
P_00000246bb0819a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000246bb0819e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000246bb081a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000246bb081a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000246bb081a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000246bb081ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000246bb081af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000246bb081b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000246bb081b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000246bb081ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000246bb081bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000246bb044360_0 .var "PCsrc", 0 0;
v00000246bb045f80_0 .net "funct", 5 0, L_00000246bb04d200;  alias, 1 drivers
v00000246bb046020_0 .net "opcode", 5 0, L_00000246bb04ac50;  alias, 1 drivers
v00000246bb044f40_0 .net "operand1", 31 0, L_00000246bb08ee80;  alias, 1 drivers
v00000246bb0447c0_0 .net "operand2", 31 0, L_00000246bb0e9500;  alias, 1 drivers
v00000246bb044d60_0 .net "rst", 0 0, v00000246bb04ba10_0;  alias, 1 drivers
E_00000246bb0051e0/0 .event anyedge, v00000246bb0178c0_0, v00000246bb016240_0, v00000246bb045b20_0, v00000246bb016e20_0;
E_00000246bb0051e0/1 .event anyedge, v00000246bb017460_0;
E_00000246bb0051e0 .event/or E_00000246bb0051e0/0, E_00000246bb0051e0/1;
S_00000246bafcba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000246bb0460c0 .array "DataMem", 0 1023, 31 0;
v00000246bb044860_0 .net "address", 31 0, v00000246bb045d00_0;  alias, 1 drivers
v00000246bb0444a0_0 .net "clock", 0 0, L_00000246bb08f4a0;  1 drivers
v00000246bb0449a0_0 .net "data", 31 0, L_00000246bb08f040;  alias, 1 drivers
v00000246bb044a40_0 .var/i "i", 31 0;
v00000246bb044ae0_0 .var "q", 31 0;
v00000246bb0454e0_0 .net "rden", 0 0, v00000246bb0161a0_0;  alias, 1 drivers
v00000246bb044b80_0 .net "wren", 0 0, v00000246bb016740_0;  alias, 1 drivers
E_00000246bb005220 .event posedge, v00000246bb0444a0_0;
S_00000246bb081c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000246bafb5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000246bb0052a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000246bb044e00_0 .net "PCin", 31 0, L_00000246bb04d2a0;  alias, 1 drivers
v00000246bb044ea0_0 .var "PCout", 31 0;
v00000246bb045580_0 .net "clk", 0 0, L_00000246bb08eda0;  alias, 1 drivers
v00000246bb044fe0_0 .net "rst", 0 0, v00000246bb04ba10_0;  alias, 1 drivers
    .scope S_00000246bafcb890;
T_0 ;
    %wait E_00000246bb0051e0;
    %load/vec4 v00000246bb044d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246bb044360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000246bb046020_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000246bb044f40_0;
    %load/vec4 v00000246bb0447c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000246bb046020_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000246bb044f40_0;
    %load/vec4 v00000246bb0447c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000246bb046020_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000246bb046020_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000246bb046020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000246bb045f80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000246bb044360_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000246bb081c20;
T_1 ;
    %wait E_00000246bb0085a0;
    %load/vec4 v00000246bb044fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000246bb044ea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000246bb044e00_0;
    %assign/vec4 v00000246bb044ea0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000246baed6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246bb017a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000246bb017a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246bb017a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %load/vec4 v00000246bb017a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246bb017a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb016380, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000246baed69c0;
T_3 ;
    %wait E_00000246bb0087e0;
    %load/vec4 v00000246bb0178c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000246bb017c80_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246bb016740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246bb016a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000246bb0161a0_0, 0;
    %assign/vec4 v00000246bb0167e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000246bb017c80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000246bb016420_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000246bb017d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000246bb0169c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000246bb016740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000246bb016a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000246bb0161a0_0, 0, 1;
    %store/vec4 v00000246bb0167e0_0, 0, 1;
    %load/vec4 v00000246bb016240_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017c80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0167e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %load/vec4 v00000246bb017460_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0167e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246bb0167e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0161a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb0169c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb016a60_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb016740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246bb017d20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000246bb016420_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000246bafb53d0;
T_4 ;
    %wait E_00000246bb0085a0;
    %fork t_1, S_00000246bafb5560;
    %jmp t_0;
    .scope S_00000246bafb5560;
t_1 ;
    %load/vec4 v00000246bb0451c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246bb017140_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000246bb017140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246bb017140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb045da0, 0, 4;
    %load/vec4 v00000246bb017140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246bb017140_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000246bb045620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000246bb0445e0_0;
    %load/vec4 v00000246bb044720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb045da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb045da0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000246bafb53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000246bafb53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246bb045800_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000246bb045800_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000246bb045800_0;
    %ix/getv/s 4, v00000246bb045800_0;
    %load/vec4a v00000246bb045da0, 4;
    %ix/getv/s 4, v00000246bb045800_0;
    %load/vec4a v00000246bb045da0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000246bb045800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246bb045800_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000246bafe3200;
T_6 ;
    %wait E_00000246bb005260;
    %load/vec4 v00000246bb045e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %add;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %sub;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %and;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %or;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %xor;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %or;
    %inv;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000246bb045300_0;
    %load/vec4 v00000246bb044c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000246bb044c20_0;
    %load/vec4 v00000246bb045300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000246bb045300_0;
    %ix/getv 4, v00000246bb044c20_0;
    %shiftl 4;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000246bb045300_0;
    %ix/getv 4, v00000246bb044c20_0;
    %shiftr 4;
    %assign/vec4 v00000246bb045d00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000246bafcba20;
T_7 ;
    %wait E_00000246bb005220;
    %load/vec4 v00000246bb0454e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000246bb044860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000246bb0460c0, 4;
    %assign/vec4 v00000246bb044ae0_0, 0;
T_7.0 ;
    %load/vec4 v00000246bb044b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000246bb0449a0_0;
    %ix/getv 3, v00000246bb044860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb0460c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000246bafcba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246bb044a40_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000246bb044a40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000246bb044a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246bb0460c0, 0, 4;
    %load/vec4 v00000246bb044a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246bb044a40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000246bafcba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246bb044a40_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000246bb044a40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000246bb044a40_0;
    %load/vec4a v00000246bb0460c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000246bb044a40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000246bb044a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246bb044a40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000246bafb5d10;
T_10 ;
    %wait E_00000246bb0085a0;
    %load/vec4 v00000246bb04b330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000246bb04b470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000246bb04b470_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000246bb04b470_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000246bb00edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246bb04b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246bb04ba10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000246bb00edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000246bb04b830_0;
    %inv;
    %assign/vec4 v00000246bb04b830_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000246bb00edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246bb04ba10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246bb04ba10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000246bb04bfb0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
