{
    "BENCHMARKS": {
        "artificial_neural_network": {
            "design":"RTL_Benchmark/VHDL/opencores/artificial_neural_network/rtl/VHDL_files/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "inputs_s_axis_aclk",
                "Clock2": "outputs_m_axis_aclk",
                "Clock3": "wyb_s_axi_aclk"
            }
        },
        "audio": {
            "design":"RTL_Benchmark/VHDL/opencores/audio/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLOCK_IN"
            }
        },
        "bcd_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/bcd_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "cordic": {
            "design":"RTL_Benchmark/VHDL/opencores/cordic/rtl/polar2rect/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dct": {
            "design":"RTL_Benchmark/VHDL/opencores/dct/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fixed-point-sqrt": {
            "design":"RTL_Benchmark/VHDL/opencores/fixed-point-sqrt/rtl/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpu100": {
            "design":"RTL_Benchmark/VHDL/opencores/fpu100/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "fpu_double": {
            "design":"RTL_Benchmark/VHDL/opencores/fpu_double/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpuvhdl": {
            "design":"RTL_Benchmark/VHDL/opencores/fpuvhdl/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gnextrapolator": {
            "design":"RTL_Benchmark/VHDL/opencores/gnextrapolator/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "hcsa_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/hcsa_adder/rtl/HCSA_ALU/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "huffmandecoder": {
            "design":"RTL_Benchmark/VHDL/opencores/huffmandecoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lcd162b_behavior": {
            "design":"RTL_Benchmark/VHDL/opencores/lcd162b_behavior/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lfsr_randgen": {
            "design":"RTL_Benchmark/VHDL/opencores/lfsr_randgen/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "loadbalancer": {
            "design":"RTL_Benchmark/VHDL/opencores/loadbalancer/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lzrw1-compressor-core": {
            "design":"RTL_Benchmark/VHDL/opencores/lzrw1-compressor-core/rtl/hw/HDL/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ClkxCI"
            }
        },
        "mdct": {
            "design":"RTL_Benchmark/VHDL/opencores/mdct/rtl/MDCT.VHD",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "modbus": {
            "design":"RTL_Benchmark/VHDL/opencores/modbus/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mult_booth_array": {
            "design":"RTL_Benchmark/VHDL/opencores/mult_booth_array/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "multiply-accumulate": {
            "design":"RTL_Benchmark/VHDL/opencores/multiply-accumulate/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ck"
            }
        },
        "openfpu64": {
            "design":"RTL_Benchmark/VHDL/opencores/openfpu64/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "parallel_scrambler": {
            "design":"RTL_Benchmark/VHDL/opencores/parallel_scrambler/rtl/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pid_controler": {
            "design":"RTL_Benchmark/VHDL/opencores/pid_controler/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "qfp32": {
            "design":"RTL_Benchmark/VHDL/opencores/qfp32/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "signed_unsigned_multiplier_and_divider": {
            "design":"RTL_Benchmark/VHDL/opencores/signed_unsigned_multiplier_and_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "tanhapprox": {
            "design":"RTL_Benchmark/VHDL/opencores/tanhapprox/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ternary_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/ternary_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "versatile_fft": {
            "design":"RTL_Benchmark/VHDL/opencores/versatile_fft/rtl/multiple_units/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "yac": {
            "design":"RTL_Benchmark/VHDL/opencores/yac/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        }
    }
}