<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>clk-provider.h source code [linux-4.18.y/include/linux/clk-provider.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="clk_composite,clk_div_table,clk_divider,clk_fixed_factor,clk_fixed_rate,clk_fractional_divider,clk_gate,clk_gpio,clk_hw,clk_hw_onecell_data,clk_init_data,clk_multiplier,clk_mux,clk_onecell_data,clk_ops,clk_rate_request "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/include/linux/clk-provider.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.18.y</a>/<a href='..'>include</a>/<a href='./'>linux</a>/<a href='clk-provider.h.html'>clk-provider.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  linux/include/linux/clk-provider.h</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2010-2011 Jeremy Kerr &lt;jeremy.kerr@canonical.com&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> *  Copyright (C) 2011-2012 Linaro Ltd &lt;mturquette@linaro.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="8">8</th><td><i> * it under the terms of the GNU General Public License version 2 as</i></td></tr>
<tr><th id="9">9</th><td><i> * published by the Free Software Foundation.</i></td></tr>
<tr><th id="10">10</th><td><i> */</i></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="11">ifndef</span> <span class="macro" data-ref="_M/__LINUX_CLK_PROVIDER_H">__LINUX_CLK_PROVIDER_H</span></u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/__LINUX_CLK_PROVIDER_H" data-ref="_M/__LINUX_CLK_PROVIDER_H">__LINUX_CLK_PROVIDER_H</dfn></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="io.h.html">&lt;linux/io.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="of.h.html">&lt;linux/of.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="of_clk.h.html">&lt;linux/of_clk.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifdef</span> <a class="macro" href="../generated/autoconf.h.html#705" data-ref="_M/CONFIG_COMMON_CLK">CONFIG_COMMON_CLK</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/*</i></td></tr>
<tr><th id="21">21</th><td><i> * flags used across common struct clk.  these flags should only affect the</i></td></tr>
<tr><th id="22">22</th><td><i> * top-level framework.  custom flags for dealing with hardware specifics</i></td></tr>
<tr><th id="23">23</th><td><i> * belong in struct clk_foo</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * Please update clk_flags[] in drivers/clk/clk.c when making changes here!</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/CLK_SET_RATE_GATE" data-ref="_M/CLK_SET_RATE_GATE">CLK_SET_RATE_GATE</dfn>	BIT(0) /* must be gated across rate change */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/CLK_SET_PARENT_GATE" data-ref="_M/CLK_SET_PARENT_GATE">CLK_SET_PARENT_GATE</dfn>	BIT(1) /* must be gated across re-parent */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/CLK_SET_RATE_PARENT" data-ref="_M/CLK_SET_RATE_PARENT">CLK_SET_RATE_PARENT</dfn>	BIT(2) /* propagate rate change up one level */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CLK_IGNORE_UNUSED" data-ref="_M/CLK_IGNORE_UNUSED">CLK_IGNORE_UNUSED</dfn>	BIT(3) /* do not gate even if unused */</u></td></tr>
<tr><th id="31">31</th><td>				<i>/* unused */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CLK_IS_BASIC" data-ref="_M/CLK_IS_BASIC">CLK_IS_BASIC</dfn>		BIT(5) /* Basic clk, can't do a to_clk_foo() */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CLK_GET_RATE_NOCACHE" data-ref="_M/CLK_GET_RATE_NOCACHE">CLK_GET_RATE_NOCACHE</dfn>	BIT(6) /* do not use the cached clk rate */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CLK_SET_RATE_NO_REPARENT" data-ref="_M/CLK_SET_RATE_NO_REPARENT">CLK_SET_RATE_NO_REPARENT</dfn> BIT(7) /* don't re-parent on rate change */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CLK_GET_ACCURACY_NOCACHE" data-ref="_M/CLK_GET_ACCURACY_NOCACHE">CLK_GET_ACCURACY_NOCACHE</dfn> BIT(8) /* do not use the cached clk accuracy */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CLK_RECALC_NEW_RATES" data-ref="_M/CLK_RECALC_NEW_RATES">CLK_RECALC_NEW_RATES</dfn>	BIT(9) /* recalc rates after notifications */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CLK_SET_RATE_UNGATE" data-ref="_M/CLK_SET_RATE_UNGATE">CLK_SET_RATE_UNGATE</dfn>	BIT(10) /* clock needs to run to set rate */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CLK_IS_CRITICAL" data-ref="_M/CLK_IS_CRITICAL">CLK_IS_CRITICAL</dfn>		BIT(11) /* do not gate, ever */</u></td></tr>
<tr><th id="39">39</th><td><i>/* parents need enable during gate/ungate, set rate and re-parent */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CLK_OPS_PARENT_ENABLE" data-ref="_M/CLK_OPS_PARENT_ENABLE">CLK_OPS_PARENT_ENABLE</dfn>	BIT(12)</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>struct</b> <dfn class="type" id="clk" title='clk' data-ref="clk">clk</dfn>;</td></tr>
<tr><th id="43">43</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>;</td></tr>
<tr><th id="44">44</th><td><b>struct</b> <dfn class="type" id="clk_core" title='clk_core' data-ref="clk_core">clk_core</dfn>;</td></tr>
<tr><th id="45">45</th><td><b>struct</b> <a class="type" href="dcache.h.html#dentry" title='dentry' data-ref="dentry" id="dentry">dentry</a>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc">/**</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> * struct clk_rate_request - Structure encoding the clk constraints that</i></td></tr>
<tr><th id="49">49</th><td><i class="doc"> * a clock user might require.</i></td></tr>
<tr><th id="50">50</th><td><i class="doc"> *</i></td></tr>
<tr><th id="51">51</th><td><i class="doc"> * <span class="command">@rate</span>:		Requested clock rate. This field will be adjusted by</i></td></tr>
<tr><th id="52">52</th><td><i class="doc"> *			clock drivers according to hardware capabilities.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> *<span class="command"> @min</span>_rate:		Minimum rate imposed by clk users.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc"> *<span class="command"> @max</span>_rate:		Maximum rate imposed by clk users.</i></td></tr>
<tr><th id="55">55</th><td><i class="doc"> *<span class="command"> @best</span>_parent_rate:	The best parent rate a parent can provide to fulfill the</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> *			requested constraints.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> *<span class="command"> @best</span>_parent_hw:	The most appropriate parent clock that fulfills the</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> *			requested constraints.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> *</i></td></tr>
<tr><th id="60">60</th><td><i class="doc"> */</i></td></tr>
<tr><th id="61">61</th><td><b>struct</b> <dfn class="type def" id="clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</dfn> {</td></tr>
<tr><th id="62">62</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="clk_rate_request::rate" title='clk_rate_request::rate' data-ref="clk_rate_request::rate">rate</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="clk_rate_request::min_rate" title='clk_rate_request::min_rate' data-ref="clk_rate_request::min_rate">min_rate</dfn>;</td></tr>
<tr><th id="64">64</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="clk_rate_request::max_rate" title='clk_rate_request::max_rate' data-ref="clk_rate_request::max_rate">max_rate</dfn>;</td></tr>
<tr><th id="65">65</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="clk_rate_request::best_parent_rate" title='clk_rate_request::best_parent_rate' data-ref="clk_rate_request::best_parent_rate">best_parent_rate</dfn>;</td></tr>
<tr><th id="66">66</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl field" id="clk_rate_request::best_parent_hw" title='clk_rate_request::best_parent_hw' data-ref="clk_rate_request::best_parent_hw">best_parent_hw</dfn>;</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i class="doc">/**</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> * struct clk_ops -  Callback operations for hardware clocks; these are to</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> * be provided by the clock implementation, and will be called by drivers</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> * through the clk_* api.</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> *</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> *<span class="command"> @prepare</span>:	Prepare the clock for enabling. This must not return until</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> *		the clock is fully prepared, and it's safe to call clk_enable.</i></td></tr>
<tr><th id="76">76</th><td><i class="doc"> *		This callback is intended to allow clock implementations to</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> *		do any initialisation that may sleep. Called with</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> *		prepare_lock held.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc"> *</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> *<span class="command"> @unprepare</span>:	Release the clock from its prepared state. This will typically</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> *		undo any work done in the<span class="command"> @prepare</span> callback. Called with</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> *		prepare_lock held.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> *</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> *<span class="command"> @is</span>_prepared: Queries the hardware to determine if the clock is prepared.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> *		This function is allowed to sleep. Optional, if this op is not</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> *		set then the prepare count will be used.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> *</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> *<span class="command"> @unprepare</span>_unused: Unprepare the clock atomically.  Only called from</i></td></tr>
<tr><th id="89">89</th><td><i class="doc"> *		clk_disable_unused for prepare clocks with special needs.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc"> *		Called with prepare mutex held. This function may sleep.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> *</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> *<span class="command"> @enable</span>:	Enable the clock atomically. This must not return until the</i></td></tr>
<tr><th id="93">93</th><td><i class="doc"> *		clock is generating a valid clock signal, usable by consumer</i></td></tr>
<tr><th id="94">94</th><td><i class="doc"> *		devices. Called with enable_lock held. This function must not</i></td></tr>
<tr><th id="95">95</th><td><i class="doc"> *		sleep.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc"> *</i></td></tr>
<tr><th id="97">97</th><td><i class="doc"> *<span class="command"> @disable</span>:	Disable the clock atomically. Called with enable_lock held.</i></td></tr>
<tr><th id="98">98</th><td><i class="doc"> *		This function must not sleep.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc"> *</i></td></tr>
<tr><th id="100">100</th><td><i class="doc"> *<span class="command"> @is</span>_enabled:	Queries the hardware to determine if the clock is enabled.</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> *		This function must not sleep. Optional, if this op is not</i></td></tr>
<tr><th id="102">102</th><td><i class="doc"> *		set then the enable count will be used.</i></td></tr>
<tr><th id="103">103</th><td><i class="doc"> *</i></td></tr>
<tr><th id="104">104</th><td><i class="doc"> *<span class="command"> @disable</span>_unused: Disable the clock atomically.  Only called from</i></td></tr>
<tr><th id="105">105</th><td><i class="doc"> *		clk_disable_unused for gate clocks with special needs.</i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> *		Called with enable_lock held.  This function must not</i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> *		sleep.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc"> *</i></td></tr>
<tr><th id="109">109</th><td><i class="doc"> *<span class="command"> @recalc</span>_rate	Recalculate the rate of this clock, by querying hardware. The</i></td></tr>
<tr><th id="110">110</th><td><i class="doc"> *		parent rate is an input parameter.  It is up to the caller to</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> *		ensure that the prepare_mutex is held across this call.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> *		Returns the calculated rate.  Optional, but recommended - if</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> *		this op is not set then clock rate will be initialized to 0.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> *</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> *<span class="command"> @round</span>_rate:	Given a target rate as input, returns the closest rate actually</i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> *		supported by the clock. The parent rate is an input/output</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> *		parameter.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> *</i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> *<span class="command"> @determine</span>_rate: Given a target rate as input, returns the closest rate</i></td></tr>
<tr><th id="120">120</th><td><i class="doc"> *		actually supported by the clock, and optionally the parent clock</i></td></tr>
<tr><th id="121">121</th><td><i class="doc"> *		that should be used to provide the clock rate.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc"> *</i></td></tr>
<tr><th id="123">123</th><td><i class="doc"> * <span class="command">@set</span>_parent:	Change the input source of this clock; for clocks with multiple</i></td></tr>
<tr><th id="124">124</th><td><i class="doc"> *		possible parents specify a new parent by passing in the index</i></td></tr>
<tr><th id="125">125</th><td><i class="doc"> *		as a u8 corresponding to the parent in either the .parent_names</i></td></tr>
<tr><th id="126">126</th><td><i class="doc"> *		or .parents arrays.  This function in affect translates an</i></td></tr>
<tr><th id="127">127</th><td><i class="doc"> *		array index into the value programmed into the hardware.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc"> *		Returns 0 on success, -EERROR otherwise.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc"> *</i></td></tr>
<tr><th id="130">130</th><td><i class="doc"> *<span class="command"> @get</span>_parent:	Queries the hardware to determine the parent of a clock.  The</i></td></tr>
<tr><th id="131">131</th><td><i class="doc"> *		return value is a u8 which specifies the index corresponding to</i></td></tr>
<tr><th id="132">132</th><td><i class="doc"> *		the parent clock.  This index can be applied to either the</i></td></tr>
<tr><th id="133">133</th><td><i class="doc"> *		.parent_names or .parents arrays.  In short, this function</i></td></tr>
<tr><th id="134">134</th><td><i class="doc"> *		translates the parent value read from hardware into an array</i></td></tr>
<tr><th id="135">135</th><td><i class="doc"> *		index.  Currently only called when the clock is initialized by</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"> *		__clk_init.  This callback is mandatory for clocks with</i></td></tr>
<tr><th id="137">137</th><td><i class="doc"> *		multiple parents.  It is optional (and unnecessary) for clocks</i></td></tr>
<tr><th id="138">138</th><td><i class="doc"> *		with 0 or 1 parents.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc"> *</i></td></tr>
<tr><th id="140">140</th><td><i class="doc"> * <span class="command">@set</span>_rate:	Change the rate of this clock. The requested rate is specified</i></td></tr>
<tr><th id="141">141</th><td><i class="doc"> *		by the second argument, which should typically be the return</i></td></tr>
<tr><th id="142">142</th><td><i class="doc"> *		of .round_rate call.  The third argument gives the parent rate</i></td></tr>
<tr><th id="143">143</th><td><i class="doc"> *		which is likely helpful for most .set_rate implementation.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc"> *		Returns 0 on success, -EERROR otherwise.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc"> *</i></td></tr>
<tr><th id="146">146</th><td><i class="doc"> * <span class="command">@set</span>_rate_and_parent: Change the rate and the parent of this clock. The</i></td></tr>
<tr><th id="147">147</th><td><i class="doc"> *		requested rate is specified by the second argument, which</i></td></tr>
<tr><th id="148">148</th><td><i class="doc"> *		should typically be the return of .round_rate call.  The</i></td></tr>
<tr><th id="149">149</th><td><i class="doc"> *		third argument gives the parent rate which is likely helpful</i></td></tr>
<tr><th id="150">150</th><td><i class="doc"> *		for most .set_rate_and_parent implementation. The fourth</i></td></tr>
<tr><th id="151">151</th><td><i class="doc"> *		argument gives the parent index. This callback is optional (and</i></td></tr>
<tr><th id="152">152</th><td><i class="doc"> *		unnecessary) for clocks with 0 or 1 parents as well as</i></td></tr>
<tr><th id="153">153</th><td><i class="doc"> *		for clocks that can tolerate switching the rate and the parent</i></td></tr>
<tr><th id="154">154</th><td><i class="doc"> *		separately via calls to .set_parent and .set_rate.</i></td></tr>
<tr><th id="155">155</th><td><i class="doc"> *		Returns 0 on success, -EERROR otherwise.</i></td></tr>
<tr><th id="156">156</th><td><i class="doc"> *</i></td></tr>
<tr><th id="157">157</th><td><i class="doc"> *<span class="command"> @recalc</span>_accuracy: Recalculate the accuracy of this clock. The clock accuracy</i></td></tr>
<tr><th id="158">158</th><td><i class="doc"> *		is expressed in ppb (parts per billion). The parent accuracy is</i></td></tr>
<tr><th id="159">159</th><td><i class="doc"> *		an input parameter.</i></td></tr>
<tr><th id="160">160</th><td><i class="doc"> *		Returns the calculated accuracy.  Optional - if	this op is not</i></td></tr>
<tr><th id="161">161</th><td><i class="doc"> *		set then clock accuracy will be initialized to parent accuracy</i></td></tr>
<tr><th id="162">162</th><td><i class="doc"> *		or 0 (perfect clock) if clock has no parent.</i></td></tr>
<tr><th id="163">163</th><td><i class="doc"> *</i></td></tr>
<tr><th id="164">164</th><td><i class="doc"> *<span class="command"> @get</span>_phase:	Queries the hardware to get the current phase of a clock.</i></td></tr>
<tr><th id="165">165</th><td><i class="doc"> *		Returned values are 0-359 degrees on success, negative</i></td></tr>
<tr><th id="166">166</th><td><i class="doc"> *		error codes on failure.</i></td></tr>
<tr><th id="167">167</th><td><i class="doc"> *</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> * <span class="command">@set</span>_phase:	Shift the phase this clock signal in degrees specified</i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> *		by the second argument. Valid values for degrees are</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> *		0-359. Return 0 on success, otherwise -EERROR.</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> *</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> *<span class="command"> @init</span>:	Perform platform-specific initialization magic.</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> *		This is not not used by any of the basic clock types.</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> *		Please consider other ways of solving initialization problems</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> *		before using this callback, as its use is discouraged.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> *</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> *<span class="command"> @debug</span>_init:	Set up type-specific debugfs entries for this clock.  This</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> *		is called once, after the debugfs directory entry for this</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> *		clock has been created.  The dentry pointer representing that</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> *		directory is provided as an argument.  Called with</i></td></tr>
<tr><th id="181">181</th><td><i class="doc"> *		prepare_lock held.  Returns 0 on success, -EERROR otherwise.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc"> *</i></td></tr>
<tr><th id="183">183</th><td><i class="doc"> *</i></td></tr>
<tr><th id="184">184</th><td><i class="doc"> * The clk_enable/clk_disable and clk_prepare/clk_unprepare pairs allow</i></td></tr>
<tr><th id="185">185</th><td><i class="doc"> * implementations to split any work between atomic (enable) and sleepable</i></td></tr>
<tr><th id="186">186</th><td><i class="doc"> * (prepare) contexts.  If enabling a clock requires code that might sleep,</i></td></tr>
<tr><th id="187">187</th><td><i class="doc"> * this must be done in clk_prepare.  Clock enable code that will never be</i></td></tr>
<tr><th id="188">188</th><td><i class="doc"> * called in a sleepable context may be implemented in clk_enable.</i></td></tr>
<tr><th id="189">189</th><td><i class="doc"> *</i></td></tr>
<tr><th id="190">190</th><td><i class="doc"> * Typically, drivers will call clk_prepare when a clock may be needed later</i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> * (eg. when a device is opened), and clk_enable when the clock is actually</i></td></tr>
<tr><th id="192">192</th><td><i class="doc"> * required (eg. from an interrupt). Note that clk_prepare MUST have been</i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> * called before clk_enable.</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> */</i></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</dfn> {</td></tr>
<tr><th id="196">196</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::prepare" title='clk_ops::prepare' data-ref="clk_ops::prepare">prepare</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="5hw" title='hw' data-type='struct clk_hw *' data-ref="5hw">hw</dfn>);</td></tr>
<tr><th id="197">197</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::unprepare" title='clk_ops::unprepare' data-ref="clk_ops::unprepare">unprepare</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="6hw" title='hw' data-type='struct clk_hw *' data-ref="6hw">hw</dfn>);</td></tr>
<tr><th id="198">198</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::is_prepared" title='clk_ops::is_prepared' data-ref="clk_ops::is_prepared">is_prepared</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col7 decl" id="7hw" title='hw' data-type='struct clk_hw *' data-ref="7hw">hw</dfn>);</td></tr>
<tr><th id="199">199</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::unprepare_unused" title='clk_ops::unprepare_unused' data-ref="clk_ops::unprepare_unused">unprepare_unused</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="8hw" title='hw' data-type='struct clk_hw *' data-ref="8hw">hw</dfn>);</td></tr>
<tr><th id="200">200</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::enable" title='clk_ops::enable' data-ref="clk_ops::enable">enable</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="9hw" title='hw' data-type='struct clk_hw *' data-ref="9hw">hw</dfn>);</td></tr>
<tr><th id="201">201</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::disable" title='clk_ops::disable' data-ref="clk_ops::disable">disable</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="10hw" title='hw' data-type='struct clk_hw *' data-ref="10hw">hw</dfn>);</td></tr>
<tr><th id="202">202</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::is_enabled" title='clk_ops::is_enabled' data-ref="clk_ops::is_enabled">is_enabled</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="11hw" title='hw' data-type='struct clk_hw *' data-ref="11hw">hw</dfn>);</td></tr>
<tr><th id="203">203</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::disable_unused" title='clk_ops::disable_unused' data-ref="clk_ops::disable_unused">disable_unused</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="12hw" title='hw' data-type='struct clk_hw *' data-ref="12hw">hw</dfn>);</td></tr>
<tr><th id="204">204</th><td>	<em>unsigned</em> <em>long</em>	(*<dfn class="decl field" id="clk_ops::recalc_rate" title='clk_ops::recalc_rate' data-ref="clk_ops::recalc_rate">recalc_rate</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="13hw" title='hw' data-type='struct clk_hw *' data-ref="13hw">hw</dfn>,</td></tr>
<tr><th id="205">205</th><td>					<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="14parent_rate" title='parent_rate' data-type='unsigned long' data-ref="14parent_rate">parent_rate</dfn>);</td></tr>
<tr><th id="206">206</th><td>	<em>long</em>		(*<dfn class="decl field" id="clk_ops::round_rate" title='clk_ops::round_rate' data-ref="clk_ops::round_rate">round_rate</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="15hw" title='hw' data-type='struct clk_hw *' data-ref="15hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="16rate" title='rate' data-type='unsigned long' data-ref="16rate">rate</dfn>,</td></tr>
<tr><th id="207">207</th><td>					<em>unsigned</em> <em>long</em> *<dfn class="local col7 decl" id="17parent_rate" title='parent_rate' data-type='unsigned long *' data-ref="17parent_rate">parent_rate</dfn>);</td></tr>
<tr><th id="208">208</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::determine_rate" title='clk_ops::determine_rate' data-ref="clk_ops::determine_rate">determine_rate</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="18hw" title='hw' data-type='struct clk_hw *' data-ref="18hw">hw</dfn>,</td></tr>
<tr><th id="209">209</th><td>					  <b>struct</b> <a class="type" href="#clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</a> *<dfn class="local col9 decl" id="19req" title='req' data-type='struct clk_rate_request *' data-ref="19req">req</dfn>);</td></tr>
<tr><th id="210">210</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::set_parent" title='clk_ops::set_parent' data-ref="clk_ops::set_parent">set_parent</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="20hw" title='hw' data-type='struct clk_hw *' data-ref="20hw">hw</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="21index" title='index' data-type='u8' data-ref="21index">index</dfn>);</td></tr>
<tr><th id="211">211</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		(*<dfn class="decl field" id="clk_ops::get_parent" title='clk_ops::get_parent' data-ref="clk_ops::get_parent">get_parent</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="22hw" title='hw' data-type='struct clk_hw *' data-ref="22hw">hw</dfn>);</td></tr>
<tr><th id="212">212</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::set_rate" title='clk_ops::set_rate' data-ref="clk_ops::set_rate">set_rate</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="23hw" title='hw' data-type='struct clk_hw *' data-ref="23hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="24rate" title='rate' data-type='unsigned long' data-ref="24rate">rate</dfn>,</td></tr>
<tr><th id="213">213</th><td>				    <em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="25parent_rate" title='parent_rate' data-type='unsigned long' data-ref="25parent_rate">parent_rate</dfn>);</td></tr>
<tr><th id="214">214</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::set_rate_and_parent" title='clk_ops::set_rate_and_parent' data-ref="clk_ops::set_rate_and_parent">set_rate_and_parent</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="26hw" title='hw' data-type='struct clk_hw *' data-ref="26hw">hw</dfn>,</td></tr>
<tr><th id="215">215</th><td>				    <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="27rate" title='rate' data-type='unsigned long' data-ref="27rate">rate</dfn>,</td></tr>
<tr><th id="216">216</th><td>				    <em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="28parent_rate" title='parent_rate' data-type='unsigned long' data-ref="28parent_rate">parent_rate</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col9 decl" id="29index" title='index' data-type='u8' data-ref="29index">index</dfn>);</td></tr>
<tr><th id="217">217</th><td>	<em>unsigned</em> <em>long</em>	(*<dfn class="decl field" id="clk_ops::recalc_accuracy" title='clk_ops::recalc_accuracy' data-ref="clk_ops::recalc_accuracy">recalc_accuracy</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="30hw" title='hw' data-type='struct clk_hw *' data-ref="30hw">hw</dfn>,</td></tr>
<tr><th id="218">218</th><td>					   <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="31parent_accuracy" title='parent_accuracy' data-type='unsigned long' data-ref="31parent_accuracy">parent_accuracy</dfn>);</td></tr>
<tr><th id="219">219</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::get_phase" title='clk_ops::get_phase' data-ref="clk_ops::get_phase">get_phase</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="32hw" title='hw' data-type='struct clk_hw *' data-ref="32hw">hw</dfn>);</td></tr>
<tr><th id="220">220</th><td>	<em>int</em>		(*<dfn class="decl field" id="clk_ops::set_phase" title='clk_ops::set_phase' data-ref="clk_ops::set_phase">set_phase</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="33hw" title='hw' data-type='struct clk_hw *' data-ref="33hw">hw</dfn>, <em>int</em> <dfn class="local col4 decl" id="34degrees" title='degrees' data-type='int' data-ref="34degrees">degrees</dfn>);</td></tr>
<tr><th id="221">221</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::init" title='clk_ops::init' data-ref="clk_ops::init">init</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="35hw" title='hw' data-type='struct clk_hw *' data-ref="35hw">hw</dfn>);</td></tr>
<tr><th id="222">222</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_ops::debug_init" title='clk_ops::debug_init' data-ref="clk_ops::debug_init">debug_init</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="36hw" title='hw' data-type='struct clk_hw *' data-ref="36hw">hw</dfn>, <b>struct</b> <a class="type" href="dcache.h.html#dentry" title='dentry' data-ref="dentry">dentry</a> *<dfn class="local col7 decl" id="37dentry" title='dentry' data-type='struct dentry *' data-ref="37dentry">dentry</dfn>);</td></tr>
<tr><th id="223">223</th><td>};</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i class="doc">/**</i></td></tr>
<tr><th id="226">226</th><td><i class="doc"> * struct clk_init_data - holds init data that's common to all clocks and is</i></td></tr>
<tr><th id="227">227</th><td><i class="doc"> * shared between the clock provider and the common clock framework.</i></td></tr>
<tr><th id="228">228</th><td><i class="doc"> *</i></td></tr>
<tr><th id="229">229</th><td><i class="doc"> * <span class="command">@name</span>:<span class="verb"> clock name</span></i></td></tr>
<tr><th id="230">230</th><td><i class="doc"> *<span class="command"> @ops</span>: operations this clock supports</i></td></tr>
<tr><th id="231">231</th><td><i class="doc"> *<span class="command"> @parent</span>_names: array of string names for all possible parents</i></td></tr>
<tr><th id="232">232</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">parents: number of possible parents</span></i></td></tr>
<tr><th id="233">233</th><td><i class="doc"> *<span class="command"> @flags</span>: framework-level hints and quirks</i></td></tr>
<tr><th id="234">234</th><td><i class="doc"> */</i></td></tr>
<tr><th id="235">235</th><td><b>struct</b> <dfn class="type def" id="clk_init_data" title='clk_init_data' data-ref="clk_init_data">clk_init_data</dfn> {</td></tr>
<tr><th id="236">236</th><td>	<em>const</em> <em>char</em>		*<dfn class="decl field" id="clk_init_data::name" title='clk_init_data::name' data-ref="clk_init_data::name">name</dfn>;</td></tr>
<tr><th id="237">237</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a>	*<dfn class="decl field" id="clk_init_data::ops" title='clk_init_data::ops' data-ref="clk_init_data::ops">ops</dfn>;</td></tr>
<tr><th id="238">238</th><td>	<em>const</em> <em>char</em>		* <em>const</em> *<dfn class="decl field" id="clk_init_data::parent_names" title='clk_init_data::parent_names' data-ref="clk_init_data::parent_names">parent_names</dfn>;</td></tr>
<tr><th id="239">239</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>			<dfn class="decl field" id="clk_init_data::num_parents" title='clk_init_data::num_parents' data-ref="clk_init_data::num_parents">num_parents</dfn>;</td></tr>
<tr><th id="240">240</th><td>	<em>unsigned</em> <em>long</em>		<dfn class="decl field" id="clk_init_data::flags" title='clk_init_data::flags' data-ref="clk_init_data::flags">flags</dfn>;</td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i class="doc">/**</i></td></tr>
<tr><th id="244">244</th><td><i class="doc"> * struct clk_hw - handle for traversing from a struct clk to its corresponding</i></td></tr>
<tr><th id="245">245</th><td><i class="doc"> * hardware-specific structure.  struct clk_hw should be declared within struct</i></td></tr>
<tr><th id="246">246</th><td><i class="doc"> * clk_foo and then referenced by the struct clk instance that uses struct</i></td></tr>
<tr><th id="247">247</th><td><i class="doc"> * clk_foo's clk_ops</i></td></tr>
<tr><th id="248">248</th><td><i class="doc"> *</i></td></tr>
<tr><th id="249">249</th><td><i class="doc"> * <span class="command">@core</span><span class="verb">: pointer to the struct clk_core instance that points back to this</span></i></td></tr>
<tr><th id="250">250</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> struct clk_hw instance</span></i></td></tr>
<tr><th id="251">251</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="252">252</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @clk: pointer to the per-user struct clk instance that can be used to call</span></i></td></tr>
<tr><th id="253">253</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> into the clk API</span></i></td></tr>
<tr><th id="254">254</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="255">255</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @init: pointer to struct clk_init_data that contains the init data shared</span></i></td></tr>
<tr><th id="256">256</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> with the common clock framework.</span></i></td></tr>
<tr><th id="257">257</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="258">258</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</dfn> {</td></tr>
<tr><th id="259">259</th><td>	<b>struct</b> <a class="type" href="#clk_core" title='clk_core' data-ref="clk_core">clk_core</a> *<dfn class="decl field" id="clk_hw::core" title='clk_hw::core' data-ref="clk_hw::core">core</dfn>;</td></tr>
<tr><th id="260">260</th><td>	<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl field" id="clk_hw::clk" title='clk_hw::clk' data-ref="clk_hw::clk">clk</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_init_data" title='clk_init_data' data-ref="clk_init_data">clk_init_data</a> *<dfn class="decl field" id="clk_hw::init" title='clk_hw::init' data-ref="clk_hw::init">init</dfn>;</td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/*</i></td></tr>
<tr><th id="265">265</th><td><i> * DOC: Basic clock implementations common to many platforms</i></td></tr>
<tr><th id="266">266</th><td><i> *</i></td></tr>
<tr><th id="267">267</th><td><i> * Each basic clock hardware type is comprised of a structure describing the</i></td></tr>
<tr><th id="268">268</th><td><i> * clock hardware, implementations of the relevant callbacks in struct clk_ops,</i></td></tr>
<tr><th id="269">269</th><td><i> * unique flags for that hardware type, a registration function and an</i></td></tr>
<tr><th id="270">270</th><td><i> * alternative macro for static initialization</i></td></tr>
<tr><th id="271">271</th><td><i> */</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i class="doc">/**</i></td></tr>
<tr><th id="274">274</th><td><i class="doc"> * struct clk_fixed_rate - fixed-rate clock</i></td></tr>
<tr><th id="275">275</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="276">276</th><td><i class="doc"> *<span class="command"> @fixed</span>_rate:	constant frequency of clock</i></td></tr>
<tr><th id="277">277</th><td><i class="doc"> */</i></td></tr>
<tr><th id="278">278</th><td><b>struct</b> <dfn class="type def" id="clk_fixed_rate" title='clk_fixed_rate' data-ref="clk_fixed_rate">clk_fixed_rate</dfn> {</td></tr>
<tr><th id="279">279</th><td>	<b>struct</b>		<a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> <dfn class="decl field" id="clk_fixed_rate::hw" title='clk_fixed_rate::hw' data-ref="clk_fixed_rate::hw">hw</dfn>;</td></tr>
<tr><th id="280">280</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="clk_fixed_rate::fixed_rate" title='clk_fixed_rate::fixed_rate' data-ref="clk_fixed_rate::fixed_rate">fixed_rate</dfn>;</td></tr>
<tr><th id="281">281</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="clk_fixed_rate::fixed_accuracy" title='clk_fixed_rate::fixed_accuracy' data-ref="clk_fixed_rate::fixed_accuracy">fixed_accuracy</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fixed_rate::flags" title='clk_fixed_rate::flags' data-ref="clk_fixed_rate::flags">flags</dfn>;</td></tr>
<tr><th id="283">283</th><td>};</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/to_clk_fixed_rate" data-ref="_M/to_clk_fixed_rate">to_clk_fixed_rate</dfn>(_hw) container_of(_hw, struct clk_fixed_rate, hw)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_fixed_rate_ops" title='clk_fixed_rate_ops' data-ref="clk_fixed_rate_ops">clk_fixed_rate_ops</dfn>;</td></tr>
<tr><th id="288">288</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_fixed_rate" title='clk_register_fixed_rate' data-ref="clk_register_fixed_rate">clk_register_fixed_rate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="38dev" title='dev' data-type='struct device *' data-ref="38dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="39name" title='name' data-type='const char *' data-ref="39name">name</dfn>,</td></tr>
<tr><th id="289">289</th><td>		<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="40parent_name" title='parent_name' data-type='const char *' data-ref="40parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="41flags" title='flags' data-type='unsigned long' data-ref="41flags">flags</dfn>,</td></tr>
<tr><th id="290">290</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="42fixed_rate" title='fixed_rate' data-type='unsigned long' data-ref="42fixed_rate">fixed_rate</dfn>);</td></tr>
<tr><th id="291">291</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_fixed_rate" title='clk_hw_register_fixed_rate' data-ref="clk_hw_register_fixed_rate">clk_hw_register_fixed_rate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col3 decl" id="43dev" title='dev' data-type='struct device *' data-ref="43dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="44name" title='name' data-type='const char *' data-ref="44name">name</dfn>,</td></tr>
<tr><th id="292">292</th><td>		<em>const</em> <em>char</em> *<dfn class="local col5 decl" id="45parent_name" title='parent_name' data-type='const char *' data-ref="45parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="46flags" title='flags' data-type='unsigned long' data-ref="46flags">flags</dfn>,</td></tr>
<tr><th id="293">293</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="47fixed_rate" title='fixed_rate' data-type='unsigned long' data-ref="47fixed_rate">fixed_rate</dfn>);</td></tr>
<tr><th id="294">294</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_fixed_rate_with_accuracy" title='clk_register_fixed_rate_with_accuracy' data-ref="clk_register_fixed_rate_with_accuracy">clk_register_fixed_rate_with_accuracy</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="48dev" title='dev' data-type='struct device *' data-ref="48dev">dev</dfn>,</td></tr>
<tr><th id="295">295</th><td>		<em>const</em> <em>char</em> *<dfn class="local col9 decl" id="49name" title='name' data-type='const char *' data-ref="49name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="50parent_name" title='parent_name' data-type='const char *' data-ref="50parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="51flags" title='flags' data-type='unsigned long' data-ref="51flags">flags</dfn>,</td></tr>
<tr><th id="296">296</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="52fixed_rate" title='fixed_rate' data-type='unsigned long' data-ref="52fixed_rate">fixed_rate</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="53fixed_accuracy" title='fixed_accuracy' data-type='unsigned long' data-ref="53fixed_accuracy">fixed_accuracy</dfn>);</td></tr>
<tr><th id="297">297</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_fixed_rate" title='clk_unregister_fixed_rate' data-ref="clk_unregister_fixed_rate">clk_unregister_fixed_rate</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col4 decl" id="54clk" title='clk' data-type='struct clk *' data-ref="54clk">clk</dfn>);</td></tr>
<tr><th id="298">298</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_fixed_rate_with_accuracy" title='clk_hw_register_fixed_rate_with_accuracy' data-ref="clk_hw_register_fixed_rate_with_accuracy">clk_hw_register_fixed_rate_with_accuracy</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col5 decl" id="55dev" title='dev' data-type='struct device *' data-ref="55dev">dev</dfn>,</td></tr>
<tr><th id="299">299</th><td>		<em>const</em> <em>char</em> *<dfn class="local col6 decl" id="56name" title='name' data-type='const char *' data-ref="56name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="57parent_name" title='parent_name' data-type='const char *' data-ref="57parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="58flags" title='flags' data-type='unsigned long' data-ref="58flags">flags</dfn>,</td></tr>
<tr><th id="300">300</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col9 decl" id="59fixed_rate" title='fixed_rate' data-type='unsigned long' data-ref="59fixed_rate">fixed_rate</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="60fixed_accuracy" title='fixed_accuracy' data-type='unsigned long' data-ref="60fixed_accuracy">fixed_accuracy</dfn>);</td></tr>
<tr><th id="301">301</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_fixed_rate" title='clk_hw_unregister_fixed_rate' data-ref="clk_hw_unregister_fixed_rate">clk_hw_unregister_fixed_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="61hw" title='hw' data-type='struct clk_hw *' data-ref="61hw">hw</dfn>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>void</em> <dfn class="decl fn" id="of_fixed_clk_setup" title='of_fixed_clk_setup' data-ref="of_fixed_clk_setup">of_fixed_clk_setup</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col2 decl" id="62np" title='np' data-type='struct device_node *' data-ref="62np">np</dfn>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i class="doc">/**</i></td></tr>
<tr><th id="306">306</th><td><i class="doc"> * struct clk_gate - gating clock</i></td></tr>
<tr><th id="307">307</th><td><i class="doc"> *</i></td></tr>
<tr><th id="308">308</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="309">309</th><td><i class="doc"> * <span class="command">@reg</span>:<span class="verb">	register controlling gate</span></i></td></tr>
<tr><th id="310">310</th><td><i class="doc"> *<span class="command"> @bit</span>_idx:	single bit controlling gate</i></td></tr>
<tr><th id="311">311</th><td><i class="doc"> *<span class="command"> @flags</span>:	hardware-specific flags</i></td></tr>
<tr><th id="312">312</th><td><i class="doc"> *<span class="command"> @lock</span>:	register lock</i></td></tr>
<tr><th id="313">313</th><td><i class="doc"> *</i></td></tr>
<tr><th id="314">314</th><td><i class="doc"> * Clock which can gate its output.  Implements .enable &amp; .disable</i></td></tr>
<tr><th id="315">315</th><td><i class="doc"> *</i></td></tr>
<tr><th id="316">316</th><td><i class="doc"> * Flags:</i></td></tr>
<tr><th id="317">317</th><td><i class="doc"> * CLK_GATE_SET_TO_DISABLE - by default this clock sets the bit at bit_idx to</i></td></tr>
<tr><th id="318">318</th><td><i class="doc"> *	enable the clock.  Setting this flag does the opposite: setting the bit</i></td></tr>
<tr><th id="319">319</th><td><i class="doc"> *	disable the clock and clearing it enables the clock</i></td></tr>
<tr><th id="320">320</th><td><i class="doc"> * CLK_GATE_HIWORD_MASK - The gate settings are only in lower 16-bit</i></td></tr>
<tr><th id="321">321</th><td><i class="doc"> *	of this register, and mask of gate bits are in higher 16-bit of this</i></td></tr>
<tr><th id="322">322</th><td><i class="doc"> *	register.  While setting the gate bits, higher 16-bit should also be</i></td></tr>
<tr><th id="323">323</th><td><i class="doc"> *	updated to indicate changing gate bits.</i></td></tr>
<tr><th id="324">324</th><td><i class="doc"> */</i></td></tr>
<tr><th id="325">325</th><td><b>struct</b> <dfn class="type def" id="clk_gate" title='clk_gate' data-ref="clk_gate">clk_gate</dfn> {</td></tr>
<tr><th id="326">326</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> <dfn class="decl field" id="clk_gate::hw" title='clk_gate::hw' data-ref="clk_gate::hw">hw</dfn>;</td></tr>
<tr><th id="327">327</th><td>	<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>	*<dfn class="decl field" id="clk_gate::reg" title='clk_gate::reg' data-ref="clk_gate::reg">reg</dfn>;</td></tr>
<tr><th id="328">328</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_gate::bit_idx" title='clk_gate::bit_idx' data-ref="clk_gate::bit_idx">bit_idx</dfn>;</td></tr>
<tr><th id="329">329</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_gate::flags" title='clk_gate::flags' data-ref="clk_gate::flags">flags</dfn>;</td></tr>
<tr><th id="330">330</th><td>	<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>	*<dfn class="decl field" id="clk_gate::lock" title='clk_gate::lock' data-ref="clk_gate::lock">lock</dfn>;</td></tr>
<tr><th id="331">331</th><td>};</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/to_clk_gate" data-ref="_M/to_clk_gate">to_clk_gate</dfn>(_hw) container_of(_hw, struct clk_gate, hw)</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/CLK_GATE_SET_TO_DISABLE" data-ref="_M/CLK_GATE_SET_TO_DISABLE">CLK_GATE_SET_TO_DISABLE</dfn>		BIT(0)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/CLK_GATE_HIWORD_MASK" data-ref="_M/CLK_GATE_HIWORD_MASK">CLK_GATE_HIWORD_MASK</dfn>		BIT(1)</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_gate_ops" title='clk_gate_ops' data-ref="clk_gate_ops">clk_gate_ops</dfn>;</td></tr>
<tr><th id="339">339</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_gate" title='clk_register_gate' data-ref="clk_register_gate">clk_register_gate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col3 decl" id="63dev" title='dev' data-type='struct device *' data-ref="63dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="64name" title='name' data-type='const char *' data-ref="64name">name</dfn>,</td></tr>
<tr><th id="340">340</th><td>		<em>const</em> <em>char</em> *<dfn class="local col5 decl" id="65parent_name" title='parent_name' data-type='const char *' data-ref="65parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="66flags" title='flags' data-type='unsigned long' data-ref="66flags">flags</dfn>,</td></tr>
<tr><th id="341">341</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col7 decl" id="67reg" title='reg' data-type='void *' data-ref="67reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col8 decl" id="68bit_idx" title='bit_idx' data-type='u8' data-ref="68bit_idx">bit_idx</dfn>,</td></tr>
<tr><th id="342">342</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col9 decl" id="69clk_gate_flags" title='clk_gate_flags' data-type='u8' data-ref="69clk_gate_flags">clk_gate_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col0 decl" id="70lock" title='lock' data-type='spinlock_t *' data-ref="70lock">lock</dfn>);</td></tr>
<tr><th id="343">343</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_gate" title='clk_hw_register_gate' data-ref="clk_hw_register_gate">clk_hw_register_gate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="71dev" title='dev' data-type='struct device *' data-ref="71dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="72name" title='name' data-type='const char *' data-ref="72name">name</dfn>,</td></tr>
<tr><th id="344">344</th><td>		<em>const</em> <em>char</em> *<dfn class="local col3 decl" id="73parent_name" title='parent_name' data-type='const char *' data-ref="73parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="74flags" title='flags' data-type='unsigned long' data-ref="74flags">flags</dfn>,</td></tr>
<tr><th id="345">345</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col5 decl" id="75reg" title='reg' data-type='void *' data-ref="75reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="76bit_idx" title='bit_idx' data-type='u8' data-ref="76bit_idx">bit_idx</dfn>,</td></tr>
<tr><th id="346">346</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col7 decl" id="77clk_gate_flags" title='clk_gate_flags' data-type='u8' data-ref="77clk_gate_flags">clk_gate_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col8 decl" id="78lock" title='lock' data-type='spinlock_t *' data-ref="78lock">lock</dfn>);</td></tr>
<tr><th id="347">347</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_gate" title='clk_unregister_gate' data-ref="clk_unregister_gate">clk_unregister_gate</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col9 decl" id="79clk" title='clk' data-type='struct clk *' data-ref="79clk">clk</dfn>);</td></tr>
<tr><th id="348">348</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_gate" title='clk_hw_unregister_gate' data-ref="clk_hw_unregister_gate">clk_hw_unregister_gate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="80hw" title='hw' data-type='struct clk_hw *' data-ref="80hw">hw</dfn>);</td></tr>
<tr><th id="349">349</th><td><em>int</em> <dfn class="decl fn" id="clk_gate_is_enabled" title='clk_gate_is_enabled' data-ref="clk_gate_is_enabled">clk_gate_is_enabled</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="81hw" title='hw' data-type='struct clk_hw *' data-ref="81hw">hw</dfn>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><b>struct</b> <dfn class="type def" id="clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</dfn> {</td></tr>
<tr><th id="352">352</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="clk_div_table::val" title='clk_div_table::val' data-ref="clk_div_table::val">val</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="clk_div_table::div" title='clk_div_table::div' data-ref="clk_div_table::div">div</dfn>;</td></tr>
<tr><th id="354">354</th><td>};</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><i class="doc">/**</i></td></tr>
<tr><th id="357">357</th><td><i class="doc"> * struct clk_divider - adjustable divider clock</i></td></tr>
<tr><th id="358">358</th><td><i class="doc"> *</i></td></tr>
<tr><th id="359">359</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="360">360</th><td><i class="doc"> * <span class="command">@reg</span>:<span class="verb">	register containing the divider</span></i></td></tr>
<tr><th id="361">361</th><td><i class="doc"> *<span class="command"> @shift</span>:	shift to the divider bit field</i></td></tr>
<tr><th id="362">362</th><td><i class="doc"> *<span class="command"> @width</span>:	width of the divider bit field</i></td></tr>
<tr><th id="363">363</th><td><i class="doc"> *<span class="command"> @table</span>:	array of value/divider pairs, last entry should have div = 0</i></td></tr>
<tr><th id="364">364</th><td><i class="doc"> *<span class="command"> @lock</span>:	register lock</i></td></tr>
<tr><th id="365">365</th><td><i class="doc"> *</i></td></tr>
<tr><th id="366">366</th><td><i class="doc"> * Clock with an adjustable divider affecting its output frequency.  Implements</i></td></tr>
<tr><th id="367">367</th><td><i class="doc"> * .recalc_rate, .set_rate and .round_rate</i></td></tr>
<tr><th id="368">368</th><td><i class="doc"> *</i></td></tr>
<tr><th id="369">369</th><td><i class="doc"> * Flags:</i></td></tr>
<tr><th id="370">370</th><td><i class="doc"> * CLK_DIVIDER_ONE_BASED - by default the divisor is the value read from the</i></td></tr>
<tr><th id="371">371</th><td><i class="doc"> *	register plus one.  If CLK_DIVIDER_ONE_BASED is set then the divider is</i></td></tr>
<tr><th id="372">372</th><td><i class="doc"> *	the raw value read from the register, with the value of zero considered</i></td></tr>
<tr><th id="373">373</th><td><i class="doc"> *	invalid, unless CLK_DIVIDER_ALLOW_ZERO is set.</i></td></tr>
<tr><th id="374">374</th><td><i class="doc"> * CLK_DIVIDER_POWER_OF_TWO - clock divisor is 2 raised to the value read from</i></td></tr>
<tr><th id="375">375</th><td><i class="doc"> *	the hardware register</i></td></tr>
<tr><th id="376">376</th><td><i class="doc"> * CLK_DIVIDER_ALLOW_ZERO - Allow zero divisors.  For dividers which have</i></td></tr>
<tr><th id="377">377</th><td><i class="doc"> *	CLK_DIVIDER_ONE_BASED set, it is possible to end up with a zero divisor.</i></td></tr>
<tr><th id="378">378</th><td><i class="doc"> *	Some hardware implementations gracefully handle this case and allow a</i></td></tr>
<tr><th id="379">379</th><td><i class="doc"> *	zero divisor by not modifying their input clock</i></td></tr>
<tr><th id="380">380</th><td><i class="doc"> *	(divide by one / bypass).</i></td></tr>
<tr><th id="381">381</th><td><i class="doc"> * CLK_DIVIDER_HIWORD_MASK - The divider settings are only in lower 16-bit</i></td></tr>
<tr><th id="382">382</th><td><i class="doc"> *	of this register, and mask of divider bits are in higher 16-bit of this</i></td></tr>
<tr><th id="383">383</th><td><i class="doc"> *	register.  While setting the divider bits, higher 16-bit should also be</i></td></tr>
<tr><th id="384">384</th><td><i class="doc"> *	updated to indicate changing divider bits.</i></td></tr>
<tr><th id="385">385</th><td><i class="doc"> * CLK_DIVIDER_ROUND_CLOSEST - Makes the best calculated divider to be rounded</i></td></tr>
<tr><th id="386">386</th><td><i class="doc"> *	to the closest integer instead of the up one.</i></td></tr>
<tr><th id="387">387</th><td><i class="doc"> * CLK_DIVIDER_READ_ONLY - The divider settings are preconfigured and should</i></td></tr>
<tr><th id="388">388</th><td><i class="doc"> *	not be changed by the clock framework.</i></td></tr>
<tr><th id="389">389</th><td><i class="doc"> * CLK_DIVIDER_MAX_AT_ZERO - For dividers which are like CLK_DIVIDER_ONE_BASED</i></td></tr>
<tr><th id="390">390</th><td><i class="doc"> *	except when the value read from the register is zero, the divisor is</i></td></tr>
<tr><th id="391">391</th><td><i class="doc"> *	2^width of the field.</i></td></tr>
<tr><th id="392">392</th><td><i class="doc"> */</i></td></tr>
<tr><th id="393">393</th><td><b>struct</b> <dfn class="type def" id="clk_divider" title='clk_divider' data-ref="clk_divider">clk_divider</dfn> {</td></tr>
<tr><th id="394">394</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_divider::hw" title='clk_divider::hw' data-ref="clk_divider::hw">hw</dfn>;</td></tr>
<tr><th id="395">395</th><td>	<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>	*<dfn class="decl field" id="clk_divider::reg" title='clk_divider::reg' data-ref="clk_divider::reg">reg</dfn>;</td></tr>
<tr><th id="396">396</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_divider::shift" title='clk_divider::shift' data-ref="clk_divider::shift">shift</dfn>;</td></tr>
<tr><th id="397">397</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_divider::width" title='clk_divider::width' data-ref="clk_divider::width">width</dfn>;</td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_divider::flags" title='clk_divider::flags' data-ref="clk_divider::flags">flags</dfn>;</td></tr>
<tr><th id="399">399</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a>	*<dfn class="decl field" id="clk_divider::table" title='clk_divider::table' data-ref="clk_divider::table">table</dfn>;</td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>	*<dfn class="decl field" id="clk_divider::lock" title='clk_divider::lock' data-ref="clk_divider::lock">lock</dfn>;</td></tr>
<tr><th id="401">401</th><td>};</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/clk_div_mask" data-ref="_M/clk_div_mask">clk_div_mask</dfn>(width)	((1 &lt;&lt; (width)) - 1)</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/to_clk_divider" data-ref="_M/to_clk_divider">to_clk_divider</dfn>(_hw) container_of(_hw, struct clk_divider, hw)</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_ONE_BASED" data-ref="_M/CLK_DIVIDER_ONE_BASED">CLK_DIVIDER_ONE_BASED</dfn>		BIT(0)</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_POWER_OF_TWO" data-ref="_M/CLK_DIVIDER_POWER_OF_TWO">CLK_DIVIDER_POWER_OF_TWO</dfn>	BIT(1)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_ALLOW_ZERO" data-ref="_M/CLK_DIVIDER_ALLOW_ZERO">CLK_DIVIDER_ALLOW_ZERO</dfn>		BIT(2)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_HIWORD_MASK" data-ref="_M/CLK_DIVIDER_HIWORD_MASK">CLK_DIVIDER_HIWORD_MASK</dfn>		BIT(3)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_ROUND_CLOSEST" data-ref="_M/CLK_DIVIDER_ROUND_CLOSEST">CLK_DIVIDER_ROUND_CLOSEST</dfn>	BIT(4)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_READ_ONLY" data-ref="_M/CLK_DIVIDER_READ_ONLY">CLK_DIVIDER_READ_ONLY</dfn>		BIT(5)</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/CLK_DIVIDER_MAX_AT_ZERO" data-ref="_M/CLK_DIVIDER_MAX_AT_ZERO">CLK_DIVIDER_MAX_AT_ZERO</dfn>		BIT(6)</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_divider_ops" title='clk_divider_ops' data-ref="clk_divider_ops">clk_divider_ops</dfn>;</td></tr>
<tr><th id="415">415</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_divider_ro_ops" title='clk_divider_ro_ops' data-ref="clk_divider_ro_ops">clk_divider_ro_ops</dfn>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>unsigned</em> <em>long</em> <dfn class="decl fn" id="divider_recalc_rate" title='divider_recalc_rate' data-ref="divider_recalc_rate">divider_recalc_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="82hw" title='hw' data-type='struct clk_hw *' data-ref="82hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="83parent_rate" title='parent_rate' data-type='unsigned long' data-ref="83parent_rate">parent_rate</dfn>,</td></tr>
<tr><th id="418">418</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="84val" title='val' data-type='unsigned int' data-ref="84val">val</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col5 decl" id="85table" title='table' data-type='const struct clk_div_table *' data-ref="85table">table</dfn>,</td></tr>
<tr><th id="419">419</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="86flags" title='flags' data-type='unsigned long' data-ref="86flags">flags</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="87width" title='width' data-type='unsigned long' data-ref="87width">width</dfn>);</td></tr>
<tr><th id="420">420</th><td><em>long</em> <dfn class="decl fn" id="divider_round_rate_parent" title='divider_round_rate_parent' data-ref="divider_round_rate_parent">divider_round_rate_parent</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="88hw" title='hw' data-type='struct clk_hw *' data-ref="88hw">hw</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="89parent" title='parent' data-type='struct clk_hw *' data-ref="89parent">parent</dfn>,</td></tr>
<tr><th id="421">421</th><td>			       <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="90rate" title='rate' data-type='unsigned long' data-ref="90rate">rate</dfn>, <em>unsigned</em> <em>long</em> *<dfn class="local col1 decl" id="91prate" title='prate' data-type='unsigned long *' data-ref="91prate">prate</dfn>,</td></tr>
<tr><th id="422">422</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col2 decl" id="92table" title='table' data-type='const struct clk_div_table *' data-ref="92table">table</dfn>,</td></tr>
<tr><th id="423">423</th><td>			       <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col3 decl" id="93width" title='width' data-type='u8' data-ref="93width">width</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="94flags" title='flags' data-type='unsigned long' data-ref="94flags">flags</dfn>);</td></tr>
<tr><th id="424">424</th><td><em>long</em> <dfn class="decl fn" id="divider_ro_round_rate_parent" title='divider_ro_round_rate_parent' data-ref="divider_ro_round_rate_parent">divider_ro_round_rate_parent</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="95hw" title='hw' data-type='struct clk_hw *' data-ref="95hw">hw</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="96parent" title='parent' data-type='struct clk_hw *' data-ref="96parent">parent</dfn>,</td></tr>
<tr><th id="425">425</th><td>				  <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="97rate" title='rate' data-type='unsigned long' data-ref="97rate">rate</dfn>, <em>unsigned</em> <em>long</em> *<dfn class="local col8 decl" id="98prate" title='prate' data-type='unsigned long *' data-ref="98prate">prate</dfn>,</td></tr>
<tr><th id="426">426</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col9 decl" id="99table" title='table' data-type='const struct clk_div_table *' data-ref="99table">table</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col0 decl" id="100width" title='width' data-type='u8' data-ref="100width">width</dfn>,</td></tr>
<tr><th id="427">427</th><td>				  <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="101flags" title='flags' data-type='unsigned long' data-ref="101flags">flags</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="102val" title='val' data-type='unsigned int' data-ref="102val">val</dfn>);</td></tr>
<tr><th id="428">428</th><td><em>int</em> <dfn class="decl fn" id="divider_get_val" title='divider_get_val' data-ref="divider_get_val">divider_get_val</dfn>(<em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="103rate" title='rate' data-type='unsigned long' data-ref="103rate">rate</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="104parent_rate" title='parent_rate' data-type='unsigned long' data-ref="104parent_rate">parent_rate</dfn>,</td></tr>
<tr><th id="429">429</th><td>		<em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col5 decl" id="105table" title='table' data-type='const struct clk_div_table *' data-ref="105table">table</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="106width" title='width' data-type='u8' data-ref="106width">width</dfn>,</td></tr>
<tr><th id="430">430</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="107flags" title='flags' data-type='unsigned long' data-ref="107flags">flags</dfn>);</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_divider" title='clk_register_divider' data-ref="clk_register_divider">clk_register_divider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="108dev" title='dev' data-type='struct device *' data-ref="108dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="109name" title='name' data-type='const char *' data-ref="109name">name</dfn>,</td></tr>
<tr><th id="433">433</th><td>		<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="110parent_name" title='parent_name' data-type='const char *' data-ref="110parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="111flags" title='flags' data-type='unsigned long' data-ref="111flags">flags</dfn>,</td></tr>
<tr><th id="434">434</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col2 decl" id="112reg" title='reg' data-type='void *' data-ref="112reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col3 decl" id="113shift" title='shift' data-type='u8' data-ref="113shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="114width" title='width' data-type='u8' data-ref="114width">width</dfn>,</td></tr>
<tr><th id="435">435</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="115clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="115clk_divider_flags">clk_divider_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col6 decl" id="116lock" title='lock' data-type='spinlock_t *' data-ref="116lock">lock</dfn>);</td></tr>
<tr><th id="436">436</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_divider" title='clk_hw_register_divider' data-ref="clk_hw_register_divider">clk_hw_register_divider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col7 decl" id="117dev" title='dev' data-type='struct device *' data-ref="117dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="118name" title='name' data-type='const char *' data-ref="118name">name</dfn>,</td></tr>
<tr><th id="437">437</th><td>		<em>const</em> <em>char</em> *<dfn class="local col9 decl" id="119parent_name" title='parent_name' data-type='const char *' data-ref="119parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="120flags" title='flags' data-type='unsigned long' data-ref="120flags">flags</dfn>,</td></tr>
<tr><th id="438">438</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col1 decl" id="121reg" title='reg' data-type='void *' data-ref="121reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col2 decl" id="122shift" title='shift' data-type='u8' data-ref="122shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col3 decl" id="123width" title='width' data-type='u8' data-ref="123width">width</dfn>,</td></tr>
<tr><th id="439">439</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="124clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="124clk_divider_flags">clk_divider_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col5 decl" id="125lock" title='lock' data-type='spinlock_t *' data-ref="125lock">lock</dfn>);</td></tr>
<tr><th id="440">440</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_divider_table" title='clk_register_divider_table' data-ref="clk_register_divider_table">clk_register_divider_table</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="126dev" title='dev' data-type='struct device *' data-ref="126dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="127name" title='name' data-type='const char *' data-ref="127name">name</dfn>,</td></tr>
<tr><th id="441">441</th><td>		<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="128parent_name" title='parent_name' data-type='const char *' data-ref="128parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col9 decl" id="129flags" title='flags' data-type='unsigned long' data-ref="129flags">flags</dfn>,</td></tr>
<tr><th id="442">442</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col0 decl" id="130reg" title='reg' data-type='void *' data-ref="130reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="131shift" title='shift' data-type='u8' data-ref="131shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col2 decl" id="132width" title='width' data-type='u8' data-ref="132width">width</dfn>,</td></tr>
<tr><th id="443">443</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col3 decl" id="133clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="133clk_divider_flags">clk_divider_flags</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col4 decl" id="134table" title='table' data-type='const struct clk_div_table *' data-ref="134table">table</dfn>,</td></tr>
<tr><th id="444">444</th><td>		<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col5 decl" id="135lock" title='lock' data-type='spinlock_t *' data-ref="135lock">lock</dfn>);</td></tr>
<tr><th id="445">445</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_divider_table" title='clk_hw_register_divider_table' data-ref="clk_hw_register_divider_table">clk_hw_register_divider_table</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="136dev" title='dev' data-type='struct device *' data-ref="136dev">dev</dfn>,</td></tr>
<tr><th id="446">446</th><td>		<em>const</em> <em>char</em> *<dfn class="local col7 decl" id="137name" title='name' data-type='const char *' data-ref="137name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="138parent_name" title='parent_name' data-type='const char *' data-ref="138parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col9 decl" id="139flags" title='flags' data-type='unsigned long' data-ref="139flags">flags</dfn>,</td></tr>
<tr><th id="447">447</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col0 decl" id="140reg" title='reg' data-type='void *' data-ref="140reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="141shift" title='shift' data-type='u8' data-ref="141shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col2 decl" id="142width" title='width' data-type='u8' data-ref="142width">width</dfn>,</td></tr>
<tr><th id="448">448</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col3 decl" id="143clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="143clk_divider_flags">clk_divider_flags</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col4 decl" id="144table" title='table' data-type='const struct clk_div_table *' data-ref="144table">table</dfn>,</td></tr>
<tr><th id="449">449</th><td>		<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col5 decl" id="145lock" title='lock' data-type='spinlock_t *' data-ref="145lock">lock</dfn>);</td></tr>
<tr><th id="450">450</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_divider" title='clk_unregister_divider' data-ref="clk_unregister_divider">clk_unregister_divider</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col6 decl" id="146clk" title='clk' data-type='struct clk *' data-ref="146clk">clk</dfn>);</td></tr>
<tr><th id="451">451</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_divider" title='clk_hw_unregister_divider' data-ref="clk_hw_unregister_divider">clk_hw_unregister_divider</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col7 decl" id="147hw" title='hw' data-type='struct clk_hw *' data-ref="147hw">hw</dfn>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i class="doc">/**</i></td></tr>
<tr><th id="454">454</th><td><i class="doc"> * struct clk_mux - multiplexer clock</i></td></tr>
<tr><th id="455">455</th><td><i class="doc"> *</i></td></tr>
<tr><th id="456">456</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="457">457</th><td><i class="doc"> * <span class="command">@reg</span>:<span class="verb">	register controlling multiplexer</span></i></td></tr>
<tr><th id="458">458</th><td><i class="doc"> *<span class="command"> @table</span>:	array of register values corresponding to the parent index</i></td></tr>
<tr><th id="459">459</th><td><i class="doc"> *<span class="command"> @shift</span>:	shift to multiplexer bit field</i></td></tr>
<tr><th id="460">460</th><td><i class="doc"> *<span class="command"> @mask</span>:	mask of mutliplexer bit field</i></td></tr>
<tr><th id="461">461</th><td><i class="doc"> *<span class="command"> @flags</span>:	hardware-specific flags</i></td></tr>
<tr><th id="462">462</th><td><i class="doc"> *<span class="command"> @lock</span>:	register lock</i></td></tr>
<tr><th id="463">463</th><td><i class="doc"> *</i></td></tr>
<tr><th id="464">464</th><td><i class="doc"> * Clock with multiple selectable parents.  Implements .get_parent, .set_parent</i></td></tr>
<tr><th id="465">465</th><td><i class="doc"> * and .recalc_rate</i></td></tr>
<tr><th id="466">466</th><td><i class="doc"> *</i></td></tr>
<tr><th id="467">467</th><td><i class="doc"> * Flags:</i></td></tr>
<tr><th id="468">468</th><td><i class="doc"> * CLK_MUX_INDEX_ONE - register index starts at 1, not 0</i></td></tr>
<tr><th id="469">469</th><td><i class="doc"> * CLK_MUX_INDEX_BIT - register index is a single bit (power of two)</i></td></tr>
<tr><th id="470">470</th><td><i class="doc"> * CLK_MUX_HIWORD_MASK - The mux settings are only in lower 16-bit of this</i></td></tr>
<tr><th id="471">471</th><td><i class="doc"> *	register, and mask of mux bits are in higher 16-bit of this register.</i></td></tr>
<tr><th id="472">472</th><td><i class="doc"> *	While setting the mux bits, higher 16-bit should also be updated to</i></td></tr>
<tr><th id="473">473</th><td><i class="doc"> *	indicate changing mux bits.</i></td></tr>
<tr><th id="474">474</th><td><i class="doc"> * CLK_MUX_ROUND_CLOSEST - Use the parent rate that is closest to the desired</i></td></tr>
<tr><th id="475">475</th><td><i class="doc"> *	frequency.</i></td></tr>
<tr><th id="476">476</th><td><i class="doc"> */</i></td></tr>
<tr><th id="477">477</th><td><b>struct</b> <dfn class="type def" id="clk_mux" title='clk_mux' data-ref="clk_mux">clk_mux</dfn> {</td></tr>
<tr><th id="478">478</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_mux::hw" title='clk_mux::hw' data-ref="clk_mux::hw">hw</dfn>;</td></tr>
<tr><th id="479">479</th><td>	<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>	*<dfn class="decl field" id="clk_mux::reg" title='clk_mux::reg' data-ref="clk_mux::reg">reg</dfn>;</td></tr>
<tr><th id="480">480</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>		*<dfn class="decl field" id="clk_mux::table" title='clk_mux::table' data-ref="clk_mux::table">table</dfn>;</td></tr>
<tr><th id="481">481</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>		<dfn class="decl field" id="clk_mux::mask" title='clk_mux::mask' data-ref="clk_mux::mask">mask</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_mux::shift" title='clk_mux::shift' data-ref="clk_mux::shift">shift</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_mux::flags" title='clk_mux::flags' data-ref="clk_mux::flags">flags</dfn>;</td></tr>
<tr><th id="484">484</th><td>	<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>	*<dfn class="decl field" id="clk_mux::lock" title='clk_mux::lock' data-ref="clk_mux::lock">lock</dfn>;</td></tr>
<tr><th id="485">485</th><td>};</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/to_clk_mux" data-ref="_M/to_clk_mux">to_clk_mux</dfn>(_hw) container_of(_hw, struct clk_mux, hw)</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/CLK_MUX_INDEX_ONE" data-ref="_M/CLK_MUX_INDEX_ONE">CLK_MUX_INDEX_ONE</dfn>		BIT(0)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/CLK_MUX_INDEX_BIT" data-ref="_M/CLK_MUX_INDEX_BIT">CLK_MUX_INDEX_BIT</dfn>		BIT(1)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/CLK_MUX_HIWORD_MASK" data-ref="_M/CLK_MUX_HIWORD_MASK">CLK_MUX_HIWORD_MASK</dfn>		BIT(2)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/CLK_MUX_READ_ONLY" data-ref="_M/CLK_MUX_READ_ONLY">CLK_MUX_READ_ONLY</dfn>		BIT(3) /* mux can't be changed */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/CLK_MUX_ROUND_CLOSEST" data-ref="_M/CLK_MUX_ROUND_CLOSEST">CLK_MUX_ROUND_CLOSEST</dfn>		BIT(4)</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_mux_ops" title='clk_mux_ops' data-ref="clk_mux_ops">clk_mux_ops</dfn>;</td></tr>
<tr><th id="496">496</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_mux_ro_ops" title='clk_mux_ro_ops' data-ref="clk_mux_ro_ops">clk_mux_ro_ops</dfn>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_mux" title='clk_register_mux' data-ref="clk_register_mux">clk_register_mux</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="148dev" title='dev' data-type='struct device *' data-ref="148dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="149name" title='name' data-type='const char *' data-ref="149name">name</dfn>,</td></tr>
<tr><th id="499">499</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col0 decl" id="150parent_names" title='parent_names' data-type='const char *const *' data-ref="150parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="151num_parents" title='num_parents' data-type='u8' data-ref="151num_parents">num_parents</dfn>,</td></tr>
<tr><th id="500">500</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="152flags" title='flags' data-type='unsigned long' data-ref="152flags">flags</dfn>,</td></tr>
<tr><th id="501">501</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col3 decl" id="153reg" title='reg' data-type='void *' data-ref="153reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="154shift" title='shift' data-type='u8' data-ref="154shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="155width" title='width' data-type='u8' data-ref="155width">width</dfn>,</td></tr>
<tr><th id="502">502</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="156clk_mux_flags" title='clk_mux_flags' data-type='u8' data-ref="156clk_mux_flags">clk_mux_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col7 decl" id="157lock" title='lock' data-type='spinlock_t *' data-ref="157lock">lock</dfn>);</td></tr>
<tr><th id="503">503</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_mux" title='clk_hw_register_mux' data-ref="clk_hw_register_mux">clk_hw_register_mux</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="158dev" title='dev' data-type='struct device *' data-ref="158dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="159name" title='name' data-type='const char *' data-ref="159name">name</dfn>,</td></tr>
<tr><th id="504">504</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col0 decl" id="160parent_names" title='parent_names' data-type='const char *const *' data-ref="160parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="161num_parents" title='num_parents' data-type='u8' data-ref="161num_parents">num_parents</dfn>,</td></tr>
<tr><th id="505">505</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="162flags" title='flags' data-type='unsigned long' data-ref="162flags">flags</dfn>,</td></tr>
<tr><th id="506">506</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col3 decl" id="163reg" title='reg' data-type='void *' data-ref="163reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="164shift" title='shift' data-type='u8' data-ref="164shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="165width" title='width' data-type='u8' data-ref="165width">width</dfn>,</td></tr>
<tr><th id="507">507</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="166clk_mux_flags" title='clk_mux_flags' data-type='u8' data-ref="166clk_mux_flags">clk_mux_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col7 decl" id="167lock" title='lock' data-type='spinlock_t *' data-ref="167lock">lock</dfn>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_mux_table" title='clk_register_mux_table' data-ref="clk_register_mux_table">clk_register_mux_table</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col8 decl" id="168dev" title='dev' data-type='struct device *' data-ref="168dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="169name" title='name' data-type='const char *' data-ref="169name">name</dfn>,</td></tr>
<tr><th id="510">510</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col0 decl" id="170parent_names" title='parent_names' data-type='const char *const *' data-ref="170parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col1 decl" id="171num_parents" title='num_parents' data-type='u8' data-ref="171num_parents">num_parents</dfn>,</td></tr>
<tr><th id="511">511</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="172flags" title='flags' data-type='unsigned long' data-ref="172flags">flags</dfn>,</td></tr>
<tr><th id="512">512</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col3 decl" id="173reg" title='reg' data-type='void *' data-ref="173reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="174shift" title='shift' data-type='u8' data-ref="174shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="local col5 decl" id="175mask" title='mask' data-type='u32' data-ref="175mask">mask</dfn>,</td></tr>
<tr><th id="513">513</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="176clk_mux_flags" title='clk_mux_flags' data-type='u8' data-ref="176clk_mux_flags">clk_mux_flags</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> *<dfn class="local col7 decl" id="177table" title='table' data-type='u32 *' data-ref="177table">table</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col8 decl" id="178lock" title='lock' data-type='spinlock_t *' data-ref="178lock">lock</dfn>);</td></tr>
<tr><th id="514">514</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_mux_table" title='clk_hw_register_mux_table' data-ref="clk_hw_register_mux_table">clk_hw_register_mux_table</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col9 decl" id="179dev" title='dev' data-type='struct device *' data-ref="179dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="180name" title='name' data-type='const char *' data-ref="180name">name</dfn>,</td></tr>
<tr><th id="515">515</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col1 decl" id="181parent_names" title='parent_names' data-type='const char *const *' data-ref="181parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col2 decl" id="182num_parents" title='num_parents' data-type='u8' data-ref="182num_parents">num_parents</dfn>,</td></tr>
<tr><th id="516">516</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="183flags" title='flags' data-type='unsigned long' data-ref="183flags">flags</dfn>,</td></tr>
<tr><th id="517">517</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col4 decl" id="184reg" title='reg' data-type='void *' data-ref="184reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="185shift" title='shift' data-type='u8' data-ref="185shift">shift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="local col6 decl" id="186mask" title='mask' data-type='u32' data-ref="186mask">mask</dfn>,</td></tr>
<tr><th id="518">518</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col7 decl" id="187clk_mux_flags" title='clk_mux_flags' data-type='u8' data-ref="187clk_mux_flags">clk_mux_flags</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> *<dfn class="local col8 decl" id="188table" title='table' data-type='u32 *' data-ref="188table">table</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col9 decl" id="189lock" title='lock' data-type='spinlock_t *' data-ref="189lock">lock</dfn>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><em>int</em> <dfn class="decl fn" id="clk_mux_val_to_index" title='clk_mux_val_to_index' data-ref="clk_mux_val_to_index">clk_mux_val_to_index</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="190hw" title='hw' data-type='struct clk_hw *' data-ref="190hw">hw</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> *<dfn class="local col1 decl" id="191table" title='table' data-type='u32 *' data-ref="191table">table</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="192flags" title='flags' data-type='unsigned int' data-ref="192flags">flags</dfn>,</td></tr>
<tr><th id="521">521</th><td>			 <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="193val" title='val' data-type='unsigned int' data-ref="193val">val</dfn>);</td></tr>
<tr><th id="522">522</th><td><em>unsigned</em> <em>int</em> <dfn class="decl fn" id="clk_mux_index_to_val" title='clk_mux_index_to_val' data-ref="clk_mux_index_to_val">clk_mux_index_to_val</dfn>(<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> *<dfn class="local col4 decl" id="194table" title='table' data-type='u32 *' data-ref="194table">table</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="195flags" title='flags' data-type='unsigned int' data-ref="195flags">flags</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="196index" title='index' data-type='u8' data-ref="196index">index</dfn>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_mux" title='clk_unregister_mux' data-ref="clk_unregister_mux">clk_unregister_mux</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col7 decl" id="197clk" title='clk' data-type='struct clk *' data-ref="197clk">clk</dfn>);</td></tr>
<tr><th id="525">525</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_mux" title='clk_hw_unregister_mux' data-ref="clk_hw_unregister_mux">clk_hw_unregister_mux</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="198hw" title='hw' data-type='struct clk_hw *' data-ref="198hw">hw</dfn>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><em>void</em> <dfn class="decl fn" id="of_fixed_factor_clk_setup" title='of_fixed_factor_clk_setup' data-ref="of_fixed_factor_clk_setup">of_fixed_factor_clk_setup</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col9 decl" id="199node" title='node' data-type='struct device_node *' data-ref="199node">node</dfn>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><i class="doc">/**</i></td></tr>
<tr><th id="530">530</th><td><i class="doc"> * struct clk_fixed_factor - fixed multiplier and divider clock</i></td></tr>
<tr><th id="531">531</th><td><i class="doc"> *</i></td></tr>
<tr><th id="532">532</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="533">533</th><td><i class="doc"> *<span class="command"> @mult</span>:	multiplier</i></td></tr>
<tr><th id="534">534</th><td><i class="doc"> *<span class="command"> @div</span>:	divider</i></td></tr>
<tr><th id="535">535</th><td><i class="doc"> *</i></td></tr>
<tr><th id="536">536</th><td><i class="doc"> * Clock with a fixed multiplier and divider. The output frequency is the</i></td></tr>
<tr><th id="537">537</th><td><i class="doc"> * parent clock rate divided by div and multiplied by mult.</i></td></tr>
<tr><th id="538">538</th><td><i class="doc"> * Implements .recalc_rate, .set_rate and .round_rate</i></td></tr>
<tr><th id="539">539</th><td><i class="doc"> */</i></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><b>struct</b> <dfn class="type def" id="clk_fixed_factor" title='clk_fixed_factor' data-ref="clk_fixed_factor">clk_fixed_factor</dfn> {</td></tr>
<tr><th id="542">542</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_fixed_factor::hw" title='clk_fixed_factor::hw' data-ref="clk_fixed_factor::hw">hw</dfn>;</td></tr>
<tr><th id="543">543</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="clk_fixed_factor::mult" title='clk_fixed_factor::mult' data-ref="clk_fixed_factor::mult">mult</dfn>;</td></tr>
<tr><th id="544">544</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="clk_fixed_factor::div" title='clk_fixed_factor::div' data-ref="clk_fixed_factor::div">div</dfn>;</td></tr>
<tr><th id="545">545</th><td>};</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/to_clk_fixed_factor" data-ref="_M/to_clk_fixed_factor">to_clk_fixed_factor</dfn>(_hw) container_of(_hw, struct clk_fixed_factor, hw)</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_fixed_factor_ops" title='clk_fixed_factor_ops' data-ref="clk_fixed_factor_ops">clk_fixed_factor_ops</dfn>;</td></tr>
<tr><th id="550">550</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_fixed_factor" title='clk_register_fixed_factor' data-ref="clk_register_fixed_factor">clk_register_fixed_factor</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col0 decl" id="200dev" title='dev' data-type='struct device *' data-ref="200dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="201name" title='name' data-type='const char *' data-ref="201name">name</dfn>,</td></tr>
<tr><th id="551">551</th><td>		<em>const</em> <em>char</em> *<dfn class="local col2 decl" id="202parent_name" title='parent_name' data-type='const char *' data-ref="202parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="203flags" title='flags' data-type='unsigned long' data-ref="203flags">flags</dfn>,</td></tr>
<tr><th id="552">552</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="204mult" title='mult' data-type='unsigned int' data-ref="204mult">mult</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="205div" title='div' data-type='unsigned int' data-ref="205div">div</dfn>);</td></tr>
<tr><th id="553">553</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_fixed_factor" title='clk_unregister_fixed_factor' data-ref="clk_unregister_fixed_factor">clk_unregister_fixed_factor</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col6 decl" id="206clk" title='clk' data-type='struct clk *' data-ref="206clk">clk</dfn>);</td></tr>
<tr><th id="554">554</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_fixed_factor" title='clk_hw_register_fixed_factor' data-ref="clk_hw_register_fixed_factor">clk_hw_register_fixed_factor</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col7 decl" id="207dev" title='dev' data-type='struct device *' data-ref="207dev">dev</dfn>,</td></tr>
<tr><th id="555">555</th><td>		<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="208name" title='name' data-type='const char *' data-ref="208name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="209parent_name" title='parent_name' data-type='const char *' data-ref="209parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="210flags" title='flags' data-type='unsigned long' data-ref="210flags">flags</dfn>,</td></tr>
<tr><th id="556">556</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="211mult" title='mult' data-type='unsigned int' data-ref="211mult">mult</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="212div" title='div' data-type='unsigned int' data-ref="212div">div</dfn>);</td></tr>
<tr><th id="557">557</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_fixed_factor" title='clk_hw_unregister_fixed_factor' data-ref="clk_hw_unregister_fixed_factor">clk_hw_unregister_fixed_factor</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="213hw" title='hw' data-type='struct clk_hw *' data-ref="213hw">hw</dfn>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i class="doc">/**</i></td></tr>
<tr><th id="560">560</th><td><i class="doc"> * struct clk_fractional_divider - adjustable fractional divider clock</i></td></tr>
<tr><th id="561">561</th><td><i class="doc"> *</i></td></tr>
<tr><th id="562">562</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="563">563</th><td><i class="doc"> * <span class="command">@reg</span>:<span class="verb">	register containing the divider</span></i></td></tr>
<tr><th id="564">564</th><td><i class="doc"> *<span class="command"> @mshift</span>:	shift to the numerator bit field</i></td></tr>
<tr><th id="565">565</th><td><i class="doc"> *<span class="command"> @mwidth</span>:	width of the numerator bit field</i></td></tr>
<tr><th id="566">566</th><td><i class="doc"> *<span class="command"> @nshift</span>:	shift to the denominator bit field</i></td></tr>
<tr><th id="567">567</th><td><i class="doc"> *<span class="command"> @nwidth</span>:	width of the denominator bit field</i></td></tr>
<tr><th id="568">568</th><td><i class="doc"> *<span class="command"> @lock</span>:	register lock</i></td></tr>
<tr><th id="569">569</th><td><i class="doc"> *</i></td></tr>
<tr><th id="570">570</th><td><i class="doc"> * Clock with adjustable fractional divider affecting its output frequency.</i></td></tr>
<tr><th id="571">571</th><td><i class="doc"> */</i></td></tr>
<tr><th id="572">572</th><td><b>struct</b> <dfn class="type def" id="clk_fractional_divider" title='clk_fractional_divider' data-ref="clk_fractional_divider">clk_fractional_divider</dfn> {</td></tr>
<tr><th id="573">573</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_fractional_divider::hw" title='clk_fractional_divider::hw' data-ref="clk_fractional_divider::hw">hw</dfn>;</td></tr>
<tr><th id="574">574</th><td>	<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>	*<dfn class="decl field" id="clk_fractional_divider::reg" title='clk_fractional_divider::reg' data-ref="clk_fractional_divider::reg">reg</dfn>;</td></tr>
<tr><th id="575">575</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fractional_divider::mshift" title='clk_fractional_divider::mshift' data-ref="clk_fractional_divider::mshift">mshift</dfn>;</td></tr>
<tr><th id="576">576</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fractional_divider::mwidth" title='clk_fractional_divider::mwidth' data-ref="clk_fractional_divider::mwidth">mwidth</dfn>;</td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>		<dfn class="decl field" id="clk_fractional_divider::mmask" title='clk_fractional_divider::mmask' data-ref="clk_fractional_divider::mmask">mmask</dfn>;</td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fractional_divider::nshift" title='clk_fractional_divider::nshift' data-ref="clk_fractional_divider::nshift">nshift</dfn>;</td></tr>
<tr><th id="579">579</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fractional_divider::nwidth" title='clk_fractional_divider::nwidth' data-ref="clk_fractional_divider::nwidth">nwidth</dfn>;</td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>		<dfn class="decl field" id="clk_fractional_divider::nmask" title='clk_fractional_divider::nmask' data-ref="clk_fractional_divider::nmask">nmask</dfn>;</td></tr>
<tr><th id="581">581</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_fractional_divider::flags" title='clk_fractional_divider::flags' data-ref="clk_fractional_divider::flags">flags</dfn>;</td></tr>
<tr><th id="582">582</th><td>	<em>void</em>		(*<dfn class="decl field" id="clk_fractional_divider::approximation" title='clk_fractional_divider::approximation' data-ref="clk_fractional_divider::approximation">approximation</dfn>)(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col4 decl" id="214hw" title='hw' data-type='struct clk_hw *' data-ref="214hw">hw</dfn>,</td></tr>
<tr><th id="583">583</th><td>				<em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="215rate" title='rate' data-type='unsigned long' data-ref="215rate">rate</dfn>, <em>unsigned</em> <em>long</em> *<dfn class="local col6 decl" id="216parent_rate" title='parent_rate' data-type='unsigned long *' data-ref="216parent_rate">parent_rate</dfn>,</td></tr>
<tr><th id="584">584</th><td>				<em>unsigned</em> <em>long</em> *<dfn class="local col7 decl" id="217m" title='m' data-type='unsigned long *' data-ref="217m">m</dfn>, <em>unsigned</em> <em>long</em> *<dfn class="local col8 decl" id="218n" title='n' data-type='unsigned long *' data-ref="218n">n</dfn>);</td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>	*<dfn class="decl field" id="clk_fractional_divider::lock" title='clk_fractional_divider::lock' data-ref="clk_fractional_divider::lock">lock</dfn>;</td></tr>
<tr><th id="586">586</th><td>};</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/to_clk_fd" data-ref="_M/to_clk_fd">to_clk_fd</dfn>(_hw) container_of(_hw, struct clk_fractional_divider, hw)</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_fractional_divider_ops" title='clk_fractional_divider_ops' data-ref="clk_fractional_divider_ops">clk_fractional_divider_ops</dfn>;</td></tr>
<tr><th id="591">591</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_fractional_divider" title='clk_register_fractional_divider' data-ref="clk_register_fractional_divider">clk_register_fractional_divider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col9 decl" id="219dev" title='dev' data-type='struct device *' data-ref="219dev">dev</dfn>,</td></tr>
<tr><th id="592">592</th><td>		<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="220name" title='name' data-type='const char *' data-ref="220name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="221parent_name" title='parent_name' data-type='const char *' data-ref="221parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="222flags" title='flags' data-type='unsigned long' data-ref="222flags">flags</dfn>,</td></tr>
<tr><th id="593">593</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col3 decl" id="223reg" title='reg' data-type='void *' data-ref="223reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col4 decl" id="224mshift" title='mshift' data-type='u8' data-ref="224mshift">mshift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="225mwidth" title='mwidth' data-type='u8' data-ref="225mwidth">mwidth</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="226nshift" title='nshift' data-type='u8' data-ref="226nshift">nshift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col7 decl" id="227nwidth" title='nwidth' data-type='u8' data-ref="227nwidth">nwidth</dfn>,</td></tr>
<tr><th id="594">594</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col8 decl" id="228clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="228clk_divider_flags">clk_divider_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col9 decl" id="229lock" title='lock' data-type='spinlock_t *' data-ref="229lock">lock</dfn>);</td></tr>
<tr><th id="595">595</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_fractional_divider" title='clk_hw_register_fractional_divider' data-ref="clk_hw_register_fractional_divider">clk_hw_register_fractional_divider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col0 decl" id="230dev" title='dev' data-type='struct device *' data-ref="230dev">dev</dfn>,</td></tr>
<tr><th id="596">596</th><td>		<em>const</em> <em>char</em> *<dfn class="local col1 decl" id="231name" title='name' data-type='const char *' data-ref="231name">name</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="232parent_name" title='parent_name' data-type='const char *' data-ref="232parent_name">parent_name</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="233flags" title='flags' data-type='unsigned long' data-ref="233flags">flags</dfn>,</td></tr>
<tr><th id="597">597</th><td>		<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col4 decl" id="234reg" title='reg' data-type='void *' data-ref="234reg">reg</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col5 decl" id="235mshift" title='mshift' data-type='u8' data-ref="235mshift">mshift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="236mwidth" title='mwidth' data-type='u8' data-ref="236mwidth">mwidth</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col7 decl" id="237nshift" title='nshift' data-type='u8' data-ref="237nshift">nshift</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col8 decl" id="238nwidth" title='nwidth' data-type='u8' data-ref="238nwidth">nwidth</dfn>,</td></tr>
<tr><th id="598">598</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col9 decl" id="239clk_divider_flags" title='clk_divider_flags' data-type='u8' data-ref="239clk_divider_flags">clk_divider_flags</dfn>, <a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> *<dfn class="local col0 decl" id="240lock" title='lock' data-type='spinlock_t *' data-ref="240lock">lock</dfn>);</td></tr>
<tr><th id="599">599</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_fractional_divider" title='clk_hw_unregister_fractional_divider' data-ref="clk_hw_unregister_fractional_divider">clk_hw_unregister_fractional_divider</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="241hw" title='hw' data-type='struct clk_hw *' data-ref="241hw">hw</dfn>);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><i class="doc">/**</i></td></tr>
<tr><th id="602">602</th><td><i class="doc"> * struct clk_multiplier - adjustable multiplier clock</i></td></tr>
<tr><th id="603">603</th><td><i class="doc"> *</i></td></tr>
<tr><th id="604">604</th><td><i class="doc"> *<span class="command"> @hw</span>:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="605">605</th><td><i class="doc"> * <span class="command">@reg</span>:<span class="verb">	register containing the multiplier</span></i></td></tr>
<tr><th id="606">606</th><td><i class="doc"> *<span class="command"> @shift</span>:	shift to the multiplier bit field</i></td></tr>
<tr><th id="607">607</th><td><i class="doc"> *<span class="command"> @width</span>:	width of the multiplier bit field</i></td></tr>
<tr><th id="608">608</th><td><i class="doc"> *<span class="command"> @lock</span>:	register lock</i></td></tr>
<tr><th id="609">609</th><td><i class="doc"> *</i></td></tr>
<tr><th id="610">610</th><td><i class="doc"> * Clock with an adjustable multiplier affecting its output frequency.</i></td></tr>
<tr><th id="611">611</th><td><i class="doc"> * Implements .recalc_rate, .set_rate and .round_rate</i></td></tr>
<tr><th id="612">612</th><td><i class="doc"> *</i></td></tr>
<tr><th id="613">613</th><td><i class="doc"> * Flags:</i></td></tr>
<tr><th id="614">614</th><td><i class="doc"> * CLK_MULTIPLIER_ZERO_BYPASS - By default, the multiplier is the value read</i></td></tr>
<tr><th id="615">615</th><td><i class="doc"> *	from the register, with 0 being a valid value effectively</i></td></tr>
<tr><th id="616">616</th><td><i class="doc"> *	zeroing the output clock rate. If CLK_MULTIPLIER_ZERO_BYPASS is</i></td></tr>
<tr><th id="617">617</th><td><i class="doc"> *	set, then a null multiplier will be considered as a bypass,</i></td></tr>
<tr><th id="618">618</th><td><i class="doc"> *	leaving the parent rate unmodified.</i></td></tr>
<tr><th id="619">619</th><td><i class="doc"> * CLK_MULTIPLIER_ROUND_CLOSEST - Makes the best calculated divider to be</i></td></tr>
<tr><th id="620">620</th><td><i class="doc"> *	rounded to the closest integer instead of the down one.</i></td></tr>
<tr><th id="621">621</th><td><i class="doc"> */</i></td></tr>
<tr><th id="622">622</th><td><b>struct</b> <dfn class="type def" id="clk_multiplier" title='clk_multiplier' data-ref="clk_multiplier">clk_multiplier</dfn> {</td></tr>
<tr><th id="623">623</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_multiplier::hw" title='clk_multiplier::hw' data-ref="clk_multiplier::hw">hw</dfn>;</td></tr>
<tr><th id="624">624</th><td>	<em>void</em> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>	*<dfn class="decl field" id="clk_multiplier::reg" title='clk_multiplier::reg' data-ref="clk_multiplier::reg">reg</dfn>;</td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_multiplier::shift" title='clk_multiplier::shift' data-ref="clk_multiplier::shift">shift</dfn>;</td></tr>
<tr><th id="626">626</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_multiplier::width" title='clk_multiplier::width' data-ref="clk_multiplier::width">width</dfn>;</td></tr>
<tr><th id="627">627</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>		<dfn class="decl field" id="clk_multiplier::flags" title='clk_multiplier::flags' data-ref="clk_multiplier::flags">flags</dfn>;</td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>	*<dfn class="decl field" id="clk_multiplier::lock" title='clk_multiplier::lock' data-ref="clk_multiplier::lock">lock</dfn>;</td></tr>
<tr><th id="629">629</th><td>};</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/to_clk_multiplier" data-ref="_M/to_clk_multiplier">to_clk_multiplier</dfn>(_hw) container_of(_hw, struct clk_multiplier, hw)</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/CLK_MULTIPLIER_ZERO_BYPASS" data-ref="_M/CLK_MULTIPLIER_ZERO_BYPASS">CLK_MULTIPLIER_ZERO_BYPASS</dfn>		BIT(0)</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/CLK_MULTIPLIER_ROUND_CLOSEST" data-ref="_M/CLK_MULTIPLIER_ROUND_CLOSEST">CLK_MULTIPLIER_ROUND_CLOSEST</dfn>	BIT(1)</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_multiplier_ops" title='clk_multiplier_ops' data-ref="clk_multiplier_ops">clk_multiplier_ops</dfn>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/***</i></td></tr>
<tr><th id="639">639</th><td><i> * struct clk_composite - aggregate clock of mux, divider and gate clocks</i></td></tr>
<tr><th id="640">640</th><td><i> *</i></td></tr>
<tr><th id="641">641</th><td><i> * @hw:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="642">642</th><td><i> * @mux_hw:	handle between composite and hardware-specific mux clock</i></td></tr>
<tr><th id="643">643</th><td><i> * @rate_hw:	handle between composite and hardware-specific rate clock</i></td></tr>
<tr><th id="644">644</th><td><i> * @gate_hw:	handle between composite and hardware-specific gate clock</i></td></tr>
<tr><th id="645">645</th><td><i> * @mux_ops:	clock ops for mux</i></td></tr>
<tr><th id="646">646</th><td><i> * @rate_ops:	clock ops for rate</i></td></tr>
<tr><th id="647">647</th><td><i> * @gate_ops:	clock ops for gate</i></td></tr>
<tr><th id="648">648</th><td><i> */</i></td></tr>
<tr><th id="649">649</th><td><b>struct</b> <dfn class="type def" id="clk_composite" title='clk_composite' data-ref="clk_composite">clk_composite</dfn> {</td></tr>
<tr><th id="650">650</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_composite::hw" title='clk_composite::hw' data-ref="clk_composite::hw">hw</dfn>;</td></tr>
<tr><th id="651">651</th><td>	<b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a>	<dfn class="decl field" id="clk_composite::ops" title='clk_composite::ops' data-ref="clk_composite::ops">ops</dfn>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	*<dfn class="decl field" id="clk_composite::mux_hw" title='clk_composite::mux_hw' data-ref="clk_composite::mux_hw">mux_hw</dfn>;</td></tr>
<tr><th id="654">654</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	*<dfn class="decl field" id="clk_composite::rate_hw" title='clk_composite::rate_hw' data-ref="clk_composite::rate_hw">rate_hw</dfn>;</td></tr>
<tr><th id="655">655</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	*<dfn class="decl field" id="clk_composite::gate_hw" title='clk_composite::gate_hw' data-ref="clk_composite::gate_hw">gate_hw</dfn>;</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a>	*<dfn class="decl field" id="clk_composite::mux_ops" title='clk_composite::mux_ops' data-ref="clk_composite::mux_ops">mux_ops</dfn>;</td></tr>
<tr><th id="658">658</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a>	*<dfn class="decl field" id="clk_composite::rate_ops" title='clk_composite::rate_ops' data-ref="clk_composite::rate_ops">rate_ops</dfn>;</td></tr>
<tr><th id="659">659</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a>	*<dfn class="decl field" id="clk_composite::gate_ops" title='clk_composite::gate_ops' data-ref="clk_composite::gate_ops">gate_ops</dfn>;</td></tr>
<tr><th id="660">660</th><td>};</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/to_clk_composite" data-ref="_M/to_clk_composite">to_clk_composite</dfn>(_hw) container_of(_hw, struct clk_composite, hw)</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_composite" title='clk_register_composite' data-ref="clk_register_composite">clk_register_composite</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col2 decl" id="242dev" title='dev' data-type='struct device *' data-ref="242dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="243name" title='name' data-type='const char *' data-ref="243name">name</dfn>,</td></tr>
<tr><th id="665">665</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col4 decl" id="244parent_names" title='parent_names' data-type='const char *const *' data-ref="244parent_names">parent_names</dfn>, <em>int</em> <dfn class="local col5 decl" id="245num_parents" title='num_parents' data-type='int' data-ref="245num_parents">num_parents</dfn>,</td></tr>
<tr><th id="666">666</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="246mux_hw" title='mux_hw' data-type='struct clk_hw *' data-ref="246mux_hw">mux_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col7 decl" id="247mux_ops" title='mux_ops' data-type='const struct clk_ops *' data-ref="247mux_ops">mux_ops</dfn>,</td></tr>
<tr><th id="667">667</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="248rate_hw" title='rate_hw' data-type='struct clk_hw *' data-ref="248rate_hw">rate_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col9 decl" id="249rate_ops" title='rate_ops' data-type='const struct clk_ops *' data-ref="249rate_ops">rate_ops</dfn>,</td></tr>
<tr><th id="668">668</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="250gate_hw" title='gate_hw' data-type='struct clk_hw *' data-ref="250gate_hw">gate_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col1 decl" id="251gate_ops" title='gate_ops' data-type='const struct clk_ops *' data-ref="251gate_ops">gate_ops</dfn>,</td></tr>
<tr><th id="669">669</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="252flags" title='flags' data-type='unsigned long' data-ref="252flags">flags</dfn>);</td></tr>
<tr><th id="670">670</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister_composite" title='clk_unregister_composite' data-ref="clk_unregister_composite">clk_unregister_composite</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col3 decl" id="253clk" title='clk' data-type='struct clk *' data-ref="253clk">clk</dfn>);</td></tr>
<tr><th id="671">671</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_composite" title='clk_hw_register_composite' data-ref="clk_hw_register_composite">clk_hw_register_composite</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col4 decl" id="254dev" title='dev' data-type='struct device *' data-ref="254dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="255name" title='name' data-type='const char *' data-ref="255name">name</dfn>,</td></tr>
<tr><th id="672">672</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col6 decl" id="256parent_names" title='parent_names' data-type='const char *const *' data-ref="256parent_names">parent_names</dfn>, <em>int</em> <dfn class="local col7 decl" id="257num_parents" title='num_parents' data-type='int' data-ref="257num_parents">num_parents</dfn>,</td></tr>
<tr><th id="673">673</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="258mux_hw" title='mux_hw' data-type='struct clk_hw *' data-ref="258mux_hw">mux_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col9 decl" id="259mux_ops" title='mux_ops' data-type='const struct clk_ops *' data-ref="259mux_ops">mux_ops</dfn>,</td></tr>
<tr><th id="674">674</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="260rate_hw" title='rate_hw' data-type='struct clk_hw *' data-ref="260rate_hw">rate_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col1 decl" id="261rate_ops" title='rate_ops' data-type='const struct clk_ops *' data-ref="261rate_ops">rate_ops</dfn>,</td></tr>
<tr><th id="675">675</th><td>		<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="262gate_hw" title='gate_hw' data-type='struct clk_hw *' data-ref="262gate_hw">gate_hw</dfn>, <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> *<dfn class="local col3 decl" id="263gate_ops" title='gate_ops' data-type='const struct clk_ops *' data-ref="263gate_ops">gate_ops</dfn>,</td></tr>
<tr><th id="676">676</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="264flags" title='flags' data-type='unsigned long' data-ref="264flags">flags</dfn>);</td></tr>
<tr><th id="677">677</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_composite" title='clk_hw_unregister_composite' data-ref="clk_hw_unregister_composite">clk_hw_unregister_composite</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="265hw" title='hw' data-type='struct clk_hw *' data-ref="265hw">hw</dfn>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/***</i></td></tr>
<tr><th id="680">680</th><td><i> * struct clk_gpio_gate - gpio gated clock</i></td></tr>
<tr><th id="681">681</th><td><i> *</i></td></tr>
<tr><th id="682">682</th><td><i> * @hw:		handle between common and hardware-specific interfaces</i></td></tr>
<tr><th id="683">683</th><td><i> * @gpiod:	gpio descriptor</i></td></tr>
<tr><th id="684">684</th><td><i> *</i></td></tr>
<tr><th id="685">685</th><td><i> * Clock with a gpio control for enabling and disabling the parent clock.</i></td></tr>
<tr><th id="686">686</th><td><i> * Implements .enable, .disable and .is_enabled</i></td></tr>
<tr><th id="687">687</th><td><i> */</i></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><b>struct</b> <dfn class="type def" id="clk_gpio" title='clk_gpio' data-ref="clk_gpio">clk_gpio</dfn> {</td></tr>
<tr><th id="690">690</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a>	<dfn class="decl field" id="clk_gpio::hw" title='clk_gpio::hw' data-ref="clk_gpio::hw">hw</dfn>;</td></tr>
<tr><th id="691">691</th><td>	<b>struct</b> <dfn class="type" id="gpio_desc" title='gpio_desc' data-ref="gpio_desc"><a class="type" href="#gpio_desc" title='gpio_desc' data-ref="gpio_desc">gpio_desc</a></dfn> *<dfn class="decl field" id="clk_gpio::gpiod" title='clk_gpio::gpiod' data-ref="clk_gpio::gpiod">gpiod</dfn>;</td></tr>
<tr><th id="692">692</th><td>};</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/to_clk_gpio" data-ref="_M/to_clk_gpio">to_clk_gpio</dfn>(_hw) container_of(_hw, struct clk_gpio, hw)</u></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_gpio_gate_ops" title='clk_gpio_gate_ops' data-ref="clk_gpio_gate_ops">clk_gpio_gate_ops</dfn>;</td></tr>
<tr><th id="697">697</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_gpio_gate" title='clk_register_gpio_gate' data-ref="clk_register_gpio_gate">clk_register_gpio_gate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="266dev" title='dev' data-type='struct device *' data-ref="266dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="267name" title='name' data-type='const char *' data-ref="267name">name</dfn>,</td></tr>
<tr><th id="698">698</th><td>		<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="268parent_name" title='parent_name' data-type='const char *' data-ref="268parent_name">parent_name</dfn>, <b>struct</b> <a class="type" href="#gpio_desc" title='gpio_desc' data-ref="gpio_desc">gpio_desc</a> *<dfn class="local col9 decl" id="269gpiod" title='gpiod' data-type='struct gpio_desc *' data-ref="269gpiod">gpiod</dfn>,</td></tr>
<tr><th id="699">699</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="270flags" title='flags' data-type='unsigned long' data-ref="270flags">flags</dfn>);</td></tr>
<tr><th id="700">700</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_gpio_gate" title='clk_hw_register_gpio_gate' data-ref="clk_hw_register_gpio_gate">clk_hw_register_gpio_gate</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="271dev" title='dev' data-type='struct device *' data-ref="271dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="272name" title='name' data-type='const char *' data-ref="272name">name</dfn>,</td></tr>
<tr><th id="701">701</th><td>		<em>const</em> <em>char</em> *<dfn class="local col3 decl" id="273parent_name" title='parent_name' data-type='const char *' data-ref="273parent_name">parent_name</dfn>, <b>struct</b> <a class="type" href="#gpio_desc" title='gpio_desc' data-ref="gpio_desc">gpio_desc</a> *<dfn class="local col4 decl" id="274gpiod" title='gpiod' data-type='struct gpio_desc *' data-ref="274gpiod">gpiod</dfn>,</td></tr>
<tr><th id="702">702</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="275flags" title='flags' data-type='unsigned long' data-ref="275flags">flags</dfn>);</td></tr>
<tr><th id="703">703</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_gpio_gate" title='clk_hw_unregister_gpio_gate' data-ref="clk_hw_unregister_gpio_gate">clk_hw_unregister_gpio_gate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="276hw" title='hw' data-type='struct clk_hw *' data-ref="276hw">hw</dfn>);</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i class="doc">/**</i></td></tr>
<tr><th id="706">706</th><td><i class="doc"> * struct clk_gpio_mux - gpio controlled clock multiplexer</i></td></tr>
<tr><th id="707">707</th><td><i class="doc"> *</i></td></tr>
<tr><th id="708">708</th><td><i class="doc"> *<span class="command"> @hw</span>:		see struct clk_gpio</i></td></tr>
<tr><th id="709">709</th><td><i class="doc"> *<span class="command"> @gpiod</span>:	gpio descriptor to select the parent of this clock multiplexer</i></td></tr>
<tr><th id="710">710</th><td><i class="doc"> *</i></td></tr>
<tr><th id="711">711</th><td><i class="doc"> * Clock with a gpio control for selecting the parent clock.</i></td></tr>
<tr><th id="712">712</th><td><i class="doc"> * Implements .get_parent, .set_parent and .determine_rate</i></td></tr>
<tr><th id="713">713</th><td><i class="doc"> */</i></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#clk_ops" title='clk_ops' data-ref="clk_ops">clk_ops</a> <dfn class="decl" id="clk_gpio_mux_ops" title='clk_gpio_mux_ops' data-ref="clk_gpio_mux_ops">clk_gpio_mux_ops</dfn>;</td></tr>
<tr><th id="716">716</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register_gpio_mux" title='clk_register_gpio_mux' data-ref="clk_register_gpio_mux">clk_register_gpio_mux</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col7 decl" id="277dev" title='dev' data-type='struct device *' data-ref="277dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="278name" title='name' data-type='const char *' data-ref="278name">name</dfn>,</td></tr>
<tr><th id="717">717</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col9 decl" id="279parent_names" title='parent_names' data-type='const char *const *' data-ref="279parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col0 decl" id="280num_parents" title='num_parents' data-type='u8' data-ref="280num_parents">num_parents</dfn>, <b>struct</b> <a class="type" href="#gpio_desc" title='gpio_desc' data-ref="gpio_desc">gpio_desc</a> *<dfn class="local col1 decl" id="281gpiod" title='gpiod' data-type='struct gpio_desc *' data-ref="281gpiod">gpiod</dfn>,</td></tr>
<tr><th id="718">718</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="282flags" title='flags' data-type='unsigned long' data-ref="282flags">flags</dfn>);</td></tr>
<tr><th id="719">719</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_register_gpio_mux" title='clk_hw_register_gpio_mux' data-ref="clk_hw_register_gpio_mux">clk_hw_register_gpio_mux</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col3 decl" id="283dev" title='dev' data-type='struct device *' data-ref="283dev">dev</dfn>, <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="284name" title='name' data-type='const char *' data-ref="284name">name</dfn>,</td></tr>
<tr><th id="720">720</th><td>		<em>const</em> <em>char</em> * <em>const</em> *<dfn class="local col5 decl" id="285parent_names" title='parent_names' data-type='const char *const *' data-ref="285parent_names">parent_names</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="286num_parents" title='num_parents' data-type='u8' data-ref="286num_parents">num_parents</dfn>, <b>struct</b> <a class="type" href="#gpio_desc" title='gpio_desc' data-ref="gpio_desc">gpio_desc</a> *<dfn class="local col7 decl" id="287gpiod" title='gpiod' data-type='struct gpio_desc *' data-ref="287gpiod">gpiod</dfn>,</td></tr>
<tr><th id="721">721</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="288flags" title='flags' data-type='unsigned long' data-ref="288flags">flags</dfn>);</td></tr>
<tr><th id="722">722</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister_gpio_mux" title='clk_hw_unregister_gpio_mux' data-ref="clk_hw_unregister_gpio_mux">clk_hw_unregister_gpio_mux</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="289hw" title='hw' data-type='struct clk_hw *' data-ref="289hw">hw</dfn>);</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><i class="doc">/**</i></td></tr>
<tr><th id="725">725</th><td><i class="doc"> * clk_register - allocate a new clock, register it and return an opaque cookie</i></td></tr>
<tr><th id="726">726</th><td><i class="doc"> * <span class="command">@dev</span>:<span class="verb"> device that is registering this clock</span></i></td></tr>
<tr><th id="727">727</th><td><i class="doc"> *<span class="command"> @hw</span>: link to hardware-specific clock data</i></td></tr>
<tr><th id="728">728</th><td><i class="doc"> *</i></td></tr>
<tr><th id="729">729</th><td><i class="doc"> * clk_register is the primary interface for populating the clock tree with new</i></td></tr>
<tr><th id="730">730</th><td><i class="doc"> * clock nodes.  It returns a pointer to the newly allocated struct clk which</i></td></tr>
<tr><th id="731">731</th><td><i class="doc"> * cannot be dereferenced by driver code but may be used in conjuction with the</i></td></tr>
<tr><th id="732">732</th><td><i class="doc"> * rest of the clock API.  In the event of an error clk_register will return an</i></td></tr>
<tr><th id="733">733</th><td><i class="doc"> * error code; drivers must test for an error code after calling clk_register.</i></td></tr>
<tr><th id="734">734</th><td><i class="doc"> */</i></td></tr>
<tr><th id="735">735</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="clk_register" title='clk_register' data-ref="clk_register">clk_register</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col0 decl" id="290dev" title='dev' data-type='struct device *' data-ref="290dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="291hw" title='hw' data-type='struct clk_hw *' data-ref="291hw">hw</dfn>);</td></tr>
<tr><th id="736">736</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="devm_clk_register" title='devm_clk_register' data-ref="devm_clk_register">devm_clk_register</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col2 decl" id="292dev" title='dev' data-type='struct device *' data-ref="292dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="293hw" title='hw' data-type='struct clk_hw *' data-ref="293hw">hw</dfn>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><em>int</em> <a class="macro" href="compiler-gcc.h.html#170" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="clk_hw_register" title='clk_hw_register' data-ref="clk_hw_register">clk_hw_register</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col4 decl" id="294dev" title='dev' data-type='struct device *' data-ref="294dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="295hw" title='hw' data-type='struct clk_hw *' data-ref="295hw">hw</dfn>);</td></tr>
<tr><th id="739">739</th><td><em>int</em> <a class="macro" href="compiler-gcc.h.html#170" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="devm_clk_hw_register" title='devm_clk_hw_register' data-ref="devm_clk_hw_register">devm_clk_hw_register</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="296dev" title='dev' data-type='struct device *' data-ref="296dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col7 decl" id="297hw" title='hw' data-type='struct clk_hw *' data-ref="297hw">hw</dfn>);</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><em>void</em> <dfn class="decl fn" id="clk_unregister" title='clk_unregister' data-ref="clk_unregister">clk_unregister</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col8 decl" id="298clk" title='clk' data-type='struct clk *' data-ref="298clk">clk</dfn>);</td></tr>
<tr><th id="742">742</th><td><em>void</em> <dfn class="decl fn" id="devm_clk_unregister" title='devm_clk_unregister' data-ref="devm_clk_unregister">devm_clk_unregister</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col9 decl" id="299dev" title='dev' data-type='struct device *' data-ref="299dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col0 decl" id="300clk" title='clk' data-type='struct clk *' data-ref="300clk">clk</dfn>);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_unregister" title='clk_hw_unregister' data-ref="clk_hw_unregister">clk_hw_unregister</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="301hw" title='hw' data-type='struct clk_hw *' data-ref="301hw">hw</dfn>);</td></tr>
<tr><th id="745">745</th><td><em>void</em> <dfn class="decl fn" id="devm_clk_hw_unregister" title='devm_clk_hw_unregister' data-ref="devm_clk_hw_unregister">devm_clk_hw_unregister</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col2 decl" id="302dev" title='dev' data-type='struct device *' data-ref="302dev">dev</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col3 decl" id="303hw" title='hw' data-type='struct clk_hw *' data-ref="303hw">hw</dfn>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><i>/* helper functions */</i></td></tr>
<tr><th id="748">748</th><td><em>const</em> <em>char</em> *<dfn class="decl fn" id="__clk_get_name" title='__clk_get_name' data-ref="__clk_get_name">__clk_get_name</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col4 decl" id="304clk" title='clk' data-type='const struct clk *' data-ref="304clk">clk</dfn>);</td></tr>
<tr><th id="749">749</th><td><em>const</em> <em>char</em> *<dfn class="decl fn" id="clk_hw_get_name" title='clk_hw_get_name' data-ref="clk_hw_get_name">clk_hw_get_name</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="305hw" title='hw' data-type='const struct clk_hw *' data-ref="305hw">hw</dfn>);</td></tr>
<tr><th id="750">750</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="__clk_get_hw" title='__clk_get_hw' data-ref="__clk_get_hw">__clk_get_hw</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col6 decl" id="306clk" title='clk' data-type='struct clk *' data-ref="306clk">clk</dfn>);</td></tr>
<tr><th id="751">751</th><td><em>unsigned</em> <em>int</em> <dfn class="decl fn" id="clk_hw_get_num_parents" title='clk_hw_get_num_parents' data-ref="clk_hw_get_num_parents">clk_hw_get_num_parents</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col7 decl" id="307hw" title='hw' data-type='const struct clk_hw *' data-ref="307hw">hw</dfn>);</td></tr>
<tr><th id="752">752</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_get_parent" title='clk_hw_get_parent' data-ref="clk_hw_get_parent">clk_hw_get_parent</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col8 decl" id="308hw" title='hw' data-type='const struct clk_hw *' data-ref="308hw">hw</dfn>);</td></tr>
<tr><th id="753">753</th><td><b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl fn" id="clk_hw_get_parent_by_index" title='clk_hw_get_parent_by_index' data-ref="clk_hw_get_parent_by_index">clk_hw_get_parent_by_index</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="309hw" title='hw' data-type='const struct clk_hw *' data-ref="309hw">hw</dfn>,</td></tr>
<tr><th id="754">754</th><td>					  <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="310index" title='index' data-type='unsigned int' data-ref="310index">index</dfn>);</td></tr>
<tr><th id="755">755</th><td><em>unsigned</em> <em>int</em> <dfn class="decl fn" id="__clk_get_enable_count" title='__clk_get_enable_count' data-ref="__clk_get_enable_count">__clk_get_enable_count</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col1 decl" id="311clk" title='clk' data-type='struct clk *' data-ref="311clk">clk</dfn>);</td></tr>
<tr><th id="756">756</th><td><em>unsigned</em> <em>long</em> <dfn class="decl fn" id="clk_hw_get_rate" title='clk_hw_get_rate' data-ref="clk_hw_get_rate">clk_hw_get_rate</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="312hw" title='hw' data-type='const struct clk_hw *' data-ref="312hw">hw</dfn>);</td></tr>
<tr><th id="757">757</th><td><em>unsigned</em> <em>long</em> <dfn class="decl fn" id="__clk_get_flags" title='__clk_get_flags' data-ref="__clk_get_flags">__clk_get_flags</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col3 decl" id="313clk" title='clk' data-type='struct clk *' data-ref="313clk">clk</dfn>);</td></tr>
<tr><th id="758">758</th><td><em>unsigned</em> <em>long</em> <dfn class="decl fn" id="clk_hw_get_flags" title='clk_hw_get_flags' data-ref="clk_hw_get_flags">clk_hw_get_flags</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col4 decl" id="314hw" title='hw' data-type='const struct clk_hw *' data-ref="314hw">hw</dfn>);</td></tr>
<tr><th id="759">759</th><td><a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="clk_hw_is_prepared" title='clk_hw_is_prepared' data-ref="clk_hw_is_prepared">clk_hw_is_prepared</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="315hw" title='hw' data-type='const struct clk_hw *' data-ref="315hw">hw</dfn>);</td></tr>
<tr><th id="760">760</th><td><a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="clk_hw_rate_is_protected" title='clk_hw_rate_is_protected' data-ref="clk_hw_rate_is_protected">clk_hw_rate_is_protected</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="316hw" title='hw' data-type='const struct clk_hw *' data-ref="316hw">hw</dfn>);</td></tr>
<tr><th id="761">761</th><td><a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="clk_hw_is_enabled" title='clk_hw_is_enabled' data-ref="clk_hw_is_enabled">clk_hw_is_enabled</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col7 decl" id="317hw" title='hw' data-type='const struct clk_hw *' data-ref="317hw">hw</dfn>);</td></tr>
<tr><th id="762">762</th><td><a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="__clk_is_enabled" title='__clk_is_enabled' data-ref="__clk_is_enabled">__clk_is_enabled</dfn>(<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="local col8 decl" id="318clk" title='clk' data-type='struct clk *' data-ref="318clk">clk</dfn>);</td></tr>
<tr><th id="763">763</th><td><b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl fn" id="__clk_lookup" title='__clk_lookup' data-ref="__clk_lookup">__clk_lookup</dfn>(<em>const</em> <em>char</em> *<dfn class="local col9 decl" id="319name" title='name' data-type='const char *' data-ref="319name">name</dfn>);</td></tr>
<tr><th id="764">764</th><td><em>int</em> <dfn class="decl fn" id="__clk_mux_determine_rate" title='__clk_mux_determine_rate' data-ref="__clk_mux_determine_rate">__clk_mux_determine_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="320hw" title='hw' data-type='struct clk_hw *' data-ref="320hw">hw</dfn>,</td></tr>
<tr><th id="765">765</th><td>			     <b>struct</b> <a class="type" href="#clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</a> *<dfn class="local col1 decl" id="321req" title='req' data-type='struct clk_rate_request *' data-ref="321req">req</dfn>);</td></tr>
<tr><th id="766">766</th><td><em>int</em> <dfn class="decl fn" id="__clk_determine_rate" title='__clk_determine_rate' data-ref="__clk_determine_rate">__clk_determine_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="322core" title='core' data-type='struct clk_hw *' data-ref="322core">core</dfn>, <b>struct</b> <a class="type" href="#clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</a> *<dfn class="local col3 decl" id="323req" title='req' data-type='struct clk_rate_request *' data-ref="323req">req</dfn>);</td></tr>
<tr><th id="767">767</th><td><em>int</em> <dfn class="decl fn" id="__clk_mux_determine_rate_closest" title='__clk_mux_determine_rate_closest' data-ref="__clk_mux_determine_rate_closest">__clk_mux_determine_rate_closest</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col4 decl" id="324hw" title='hw' data-type='struct clk_hw *' data-ref="324hw">hw</dfn>,</td></tr>
<tr><th id="768">768</th><td>				     <b>struct</b> <a class="type" href="#clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</a> *<dfn class="local col5 decl" id="325req" title='req' data-type='struct clk_rate_request *' data-ref="325req">req</dfn>);</td></tr>
<tr><th id="769">769</th><td><em>int</em> <dfn class="decl fn" id="clk_mux_determine_rate_flags" title='clk_mux_determine_rate_flags' data-ref="clk_mux_determine_rate_flags">clk_mux_determine_rate_flags</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="326hw" title='hw' data-type='struct clk_hw *' data-ref="326hw">hw</dfn>,</td></tr>
<tr><th id="770">770</th><td>				 <b>struct</b> <a class="type" href="#clk_rate_request" title='clk_rate_request' data-ref="clk_rate_request">clk_rate_request</a> *<dfn class="local col7 decl" id="327req" title='req' data-type='struct clk_rate_request *' data-ref="327req">req</dfn>,</td></tr>
<tr><th id="771">771</th><td>				 <em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="328flags" title='flags' data-type='unsigned long' data-ref="328flags">flags</dfn>);</td></tr>
<tr><th id="772">772</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_reparent" title='clk_hw_reparent' data-ref="clk_hw_reparent">clk_hw_reparent</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="329hw" title='hw' data-type='struct clk_hw *' data-ref="329hw">hw</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col0 decl" id="330new_parent" title='new_parent' data-type='struct clk_hw *' data-ref="330new_parent">new_parent</dfn>);</td></tr>
<tr><th id="773">773</th><td><em>void</em> <dfn class="decl fn" id="clk_hw_set_rate_range" title='clk_hw_set_rate_range' data-ref="clk_hw_set_rate_range">clk_hw_set_rate_range</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col1 decl" id="331hw" title='hw' data-type='struct clk_hw *' data-ref="331hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="332min_rate" title='min_rate' data-type='unsigned long' data-ref="332min_rate">min_rate</dfn>,</td></tr>
<tr><th id="774">774</th><td>			   <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="333max_rate" title='max_rate' data-type='unsigned long' data-ref="333max_rate">max_rate</dfn>);</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="__clk_hw_set_clk" title='__clk_hw_set_clk' data-ref="__clk_hw_set_clk">__clk_hw_set_clk</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col4 decl" id="334dst" title='dst' data-type='struct clk_hw *' data-ref="334dst">dst</dfn>, <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col5 decl" id="335src" title='src' data-type='struct clk_hw *' data-ref="335src">src</dfn>)</td></tr>
<tr><th id="777">777</th><td>{</td></tr>
<tr><th id="778">778</th><td>	<a class="local col4 ref" href="#334dst" title='dst' data-ref="334dst">dst</a>-&gt;<a class="ref field" href="#clk_hw::clk" title='clk_hw::clk' data-ref="clk_hw::clk">clk</a> = <a class="local col5 ref" href="#335src" title='src' data-ref="335src">src</a>-&gt;<a class="ref field" href="#clk_hw::clk" title='clk_hw::clk' data-ref="clk_hw::clk">clk</a>;</td></tr>
<tr><th id="779">779</th><td>	<a class="local col4 ref" href="#334dst" title='dst' data-ref="334dst">dst</a>-&gt;<a class="ref field" href="#clk_hw::core" title='clk_hw::core' data-ref="clk_hw::core">core</a> = <a class="local col5 ref" href="#335src" title='src' data-ref="335src">src</a>-&gt;<a class="ref field" href="#clk_hw::core" title='clk_hw::core' data-ref="clk_hw::core">core</a>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>long</em> <dfn class="decl def fn" id="divider_round_rate" title='divider_round_rate' data-ref="divider_round_rate">divider_round_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col6 decl" id="336hw" title='hw' data-type='struct clk_hw *' data-ref="336hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="337rate" title='rate' data-type='unsigned long' data-ref="337rate">rate</dfn>,</td></tr>
<tr><th id="783">783</th><td>				      <em>unsigned</em> <em>long</em> *<dfn class="local col8 decl" id="338prate" title='prate' data-type='unsigned long *' data-ref="338prate">prate</dfn>,</td></tr>
<tr><th id="784">784</th><td>				      <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col9 decl" id="339table" title='table' data-type='const struct clk_div_table *' data-ref="339table">table</dfn>,</td></tr>
<tr><th id="785">785</th><td>				      <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col0 decl" id="340width" title='width' data-type='u8' data-ref="340width">width</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="341flags" title='flags' data-type='unsigned long' data-ref="341flags">flags</dfn>)</td></tr>
<tr><th id="786">786</th><td>{</td></tr>
<tr><th id="787">787</th><td>	<b>return</b> <a class="ref fn" href="#divider_round_rate_parent" title='divider_round_rate_parent' data-ref="divider_round_rate_parent">divider_round_rate_parent</a>(<a class="local col6 ref" href="#336hw" title='hw' data-ref="336hw">hw</a>, <a class="ref fn" href="#clk_hw_get_parent" title='clk_hw_get_parent' data-ref="clk_hw_get_parent">clk_hw_get_parent</a>(<a class="local col6 ref" href="#336hw" title='hw' data-ref="336hw">hw</a>),</td></tr>
<tr><th id="788">788</th><td>					 <a class="local col7 ref" href="#337rate" title='rate' data-ref="337rate">rate</a>, <a class="local col8 ref" href="#338prate" title='prate' data-ref="338prate">prate</a>, <a class="local col9 ref" href="#339table" title='table' data-ref="339table">table</a>, <a class="local col0 ref" href="#340width" title='width' data-ref="340width">width</a>, <a class="local col1 ref" href="#341flags" title='flags' data-ref="341flags">flags</a>);</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>long</em> <dfn class="decl def fn" id="divider_ro_round_rate" title='divider_ro_round_rate' data-ref="divider_ro_round_rate">divider_ro_round_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col2 decl" id="342hw" title='hw' data-type='struct clk_hw *' data-ref="342hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="343rate" title='rate' data-type='unsigned long' data-ref="343rate">rate</dfn>,</td></tr>
<tr><th id="792">792</th><td>					 <em>unsigned</em> <em>long</em> *<dfn class="local col4 decl" id="344prate" title='prate' data-type='unsigned long *' data-ref="344prate">prate</dfn>,</td></tr>
<tr><th id="793">793</th><td>					 <em>const</em> <b>struct</b> <a class="type" href="#clk_div_table" title='clk_div_table' data-ref="clk_div_table">clk_div_table</a> *<dfn class="local col5 decl" id="345table" title='table' data-type='const struct clk_div_table *' data-ref="345table">table</dfn>,</td></tr>
<tr><th id="794">794</th><td>					 <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="local col6 decl" id="346width" title='width' data-type='u8' data-ref="346width">width</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="347flags" title='flags' data-type='unsigned long' data-ref="347flags">flags</dfn>,</td></tr>
<tr><th id="795">795</th><td>					 <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="348val" title='val' data-type='unsigned int' data-ref="348val">val</dfn>)</td></tr>
<tr><th id="796">796</th><td>{</td></tr>
<tr><th id="797">797</th><td>	<b>return</b> <a class="ref fn" href="#divider_ro_round_rate_parent" title='divider_ro_round_rate_parent' data-ref="divider_ro_round_rate_parent">divider_ro_round_rate_parent</a>(<a class="local col2 ref" href="#342hw" title='hw' data-ref="342hw">hw</a>, <a class="ref fn" href="#clk_hw_get_parent" title='clk_hw_get_parent' data-ref="clk_hw_get_parent">clk_hw_get_parent</a>(<a class="local col2 ref" href="#342hw" title='hw' data-ref="342hw">hw</a>),</td></tr>
<tr><th id="798">798</th><td>					    <a class="local col3 ref" href="#343rate" title='rate' data-ref="343rate">rate</a>, <a class="local col4 ref" href="#344prate" title='prate' data-ref="344prate">prate</a>, <a class="local col5 ref" href="#345table" title='table' data-ref="345table">table</a>, <a class="local col6 ref" href="#346width" title='width' data-ref="346width">width</a>, <a class="local col7 ref" href="#347flags" title='flags' data-ref="347flags">flags</a>,</td></tr>
<tr><th id="799">799</th><td>					    <a class="local col8 ref" href="#348val" title='val' data-ref="348val">val</a>);</td></tr>
<tr><th id="800">800</th><td>}</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><i>/*</i></td></tr>
<tr><th id="803">803</th><td><i> * FIXME clock api without lock protection</i></td></tr>
<tr><th id="804">804</th><td><i> */</i></td></tr>
<tr><th id="805">805</th><td><em>unsigned</em> <em>long</em> <dfn class="decl fn" id="clk_hw_round_rate" title='clk_hw_round_rate' data-ref="clk_hw_round_rate">clk_hw_round_rate</dfn>(<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="local col9 decl" id="349hw" title='hw' data-type='struct clk_hw *' data-ref="349hw">hw</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="350rate" title='rate' data-type='unsigned long' data-ref="350rate">rate</dfn>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><b>struct</b> <a class="type" href="mod_devicetable.h.html#of_device_id" title='of_device_id' data-ref="of_device_id" id="of_device_id">of_device_id</a>;</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><b>struct</b> <dfn class="type def" id="clk_onecell_data" title='clk_onecell_data' data-ref="clk_onecell_data">clk_onecell_data</dfn> {</td></tr>
<tr><th id="810">810</th><td>	<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> **<dfn class="decl field" id="clk_onecell_data::clks" title='clk_onecell_data::clks' data-ref="clk_onecell_data::clks">clks</dfn>;</td></tr>
<tr><th id="811">811</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="clk_onecell_data::clk_num" title='clk_onecell_data::clk_num' data-ref="clk_onecell_data::clk_num">clk_num</dfn>;</td></tr>
<tr><th id="812">812</th><td>};</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><b>struct</b> <dfn class="type def" id="clk_hw_onecell_data" title='clk_hw_onecell_data' data-ref="clk_hw_onecell_data">clk_hw_onecell_data</dfn> {</td></tr>
<tr><th id="815">815</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="clk_hw_onecell_data::num" title='clk_hw_onecell_data::num' data-ref="clk_hw_onecell_data::num">num</dfn>;</td></tr>
<tr><th id="816">816</th><td>	<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *<dfn class="decl field" id="clk_hw_onecell_data::hws" title='clk_hw_onecell_data::hws' data-ref="clk_hw_onecell_data::hws">hws</dfn>[];</td></tr>
<tr><th id="817">817</th><td>};</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><b>extern</b> <b>struct</b> <a class="type" href="mod_devicetable.h.html#of_device_id" title='of_device_id' data-ref="of_device_id">of_device_id</a> <dfn class="decl" id="__clk_of_table" title='__clk_of_table' data-ref="__clk_of_table">__clk_of_table</dfn>;</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/CLK_OF_DECLARE" data-ref="_M/CLK_OF_DECLARE">CLK_OF_DECLARE</dfn>(name, compat, fn) OF_DECLARE_1(clk, name, compat, fn)</u></td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><i>/*</i></td></tr>
<tr><th id="824">824</th><td><i> * Use this macro when you have a driver that requires two initialization</i></td></tr>
<tr><th id="825">825</th><td><i> * routines, one at of_clk_init(), and one at platform device probe</i></td></tr>
<tr><th id="826">826</th><td><i> */</i></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/CLK_OF_DECLARE_DRIVER" data-ref="_M/CLK_OF_DECLARE_DRIVER">CLK_OF_DECLARE_DRIVER</dfn>(name, compat, fn) \</u></td></tr>
<tr><th id="828">828</th><td><u>	static void __init name##_of_clk_init_driver(struct device_node *np) \</u></td></tr>
<tr><th id="829">829</th><td><u>	{								\</u></td></tr>
<tr><th id="830">830</th><td><u>		of_node_clear_flag(np, OF_POPULATED);			\</u></td></tr>
<tr><th id="831">831</th><td><u>		fn(np);							\</u></td></tr>
<tr><th id="832">832</th><td><u>	}								\</u></td></tr>
<tr><th id="833">833</th><td><u>	OF_DECLARE_1(clk, name, compat, name##_of_clk_init_driver)</u></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/CLK_HW_INIT" data-ref="_M/CLK_HW_INIT">CLK_HW_INIT</dfn>(_name, _parent, _ops, _flags)		\</u></td></tr>
<tr><th id="836">836</th><td><u>	(&amp;(struct clk_init_data) {				\</u></td></tr>
<tr><th id="837">837</th><td><u>		.flags		= _flags,			\</u></td></tr>
<tr><th id="838">838</th><td><u>		.name		= _name,			\</u></td></tr>
<tr><th id="839">839</th><td><u>		.parent_names	= (const char *[]) { _parent },	\</u></td></tr>
<tr><th id="840">840</th><td><u>		.num_parents	= 1,				\</u></td></tr>
<tr><th id="841">841</th><td><u>		.ops		= _ops,				\</u></td></tr>
<tr><th id="842">842</th><td><u>	})</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/CLK_HW_INIT_PARENTS" data-ref="_M/CLK_HW_INIT_PARENTS">CLK_HW_INIT_PARENTS</dfn>(_name, _parents, _ops, _flags)	\</u></td></tr>
<tr><th id="845">845</th><td><u>	(&amp;(struct clk_init_data) {				\</u></td></tr>
<tr><th id="846">846</th><td><u>		.flags		= _flags,			\</u></td></tr>
<tr><th id="847">847</th><td><u>		.name		= _name,			\</u></td></tr>
<tr><th id="848">848</th><td><u>		.parent_names	= _parents,			\</u></td></tr>
<tr><th id="849">849</th><td><u>		.num_parents	= ARRAY_SIZE(_parents),		\</u></td></tr>
<tr><th id="850">850</th><td><u>		.ops		= _ops,				\</u></td></tr>
<tr><th id="851">851</th><td><u>	})</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/CLK_HW_INIT_NO_PARENT" data-ref="_M/CLK_HW_INIT_NO_PARENT">CLK_HW_INIT_NO_PARENT</dfn>(_name, _ops, _flags)	\</u></td></tr>
<tr><th id="854">854</th><td><u>	(&amp;(struct clk_init_data) {			\</u></td></tr>
<tr><th id="855">855</th><td><u>		.flags          = _flags,		\</u></td></tr>
<tr><th id="856">856</th><td><u>		.name           = _name,		\</u></td></tr>
<tr><th id="857">857</th><td><u>		.parent_names   = NULL,			\</u></td></tr>
<tr><th id="858">858</th><td><u>		.num_parents    = 0,			\</u></td></tr>
<tr><th id="859">859</th><td><u>		.ops            = _ops,			\</u></td></tr>
<tr><th id="860">860</th><td><u>	})</u></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/CLK_FIXED_FACTOR" data-ref="_M/CLK_FIXED_FACTOR">CLK_FIXED_FACTOR</dfn>(_struct, _name, _parent,			\</u></td></tr>
<tr><th id="863">863</th><td><u>			_div, _mult, _flags)				\</u></td></tr>
<tr><th id="864">864</th><td><u>	struct clk_fixed_factor _struct = {				\</u></td></tr>
<tr><th id="865">865</th><td><u>		.div		= _div,					\</u></td></tr>
<tr><th id="866">866</th><td><u>		.mult		= _mult,				\</u></td></tr>
<tr><th id="867">867</th><td><u>		.hw.init	= CLK_HW_INIT(_name,			\</u></td></tr>
<tr><th id="868">868</th><td><u>					      _parent,			\</u></td></tr>
<tr><th id="869">869</th><td><u>					      &amp;clk_fixed_factor_ops,	\</u></td></tr>
<tr><th id="870">870</th><td><u>					      _flags),			\</u></td></tr>
<tr><th id="871">871</th><td><u>	}</u></td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><u>#<span data-ppcond="873">ifdef</span> <span class="macro" data-ref="_M/CONFIG_OF">CONFIG_OF</span></u></td></tr>
<tr><th id="874">874</th><td><em>int</em> of_clk_add_provider(<b>struct</b> device_node *np,</td></tr>
<tr><th id="875">875</th><td>			<b>struct</b> clk *(*clk_src_get)(<b>struct</b> of_phandle_args *args,</td></tr>
<tr><th id="876">876</th><td>						   <em>void</em> *data),</td></tr>
<tr><th id="877">877</th><td>			<em>void</em> *data);</td></tr>
<tr><th id="878">878</th><td><em>int</em> of_clk_add_hw_provider(<b>struct</b> device_node *np,</td></tr>
<tr><th id="879">879</th><td>			   <b>struct</b> clk_hw *(*get)(<b>struct</b> of_phandle_args *clkspec,</td></tr>
<tr><th id="880">880</th><td>						 <em>void</em> *data),</td></tr>
<tr><th id="881">881</th><td>			   <em>void</em> *data);</td></tr>
<tr><th id="882">882</th><td><em>int</em> devm_of_clk_add_hw_provider(<b>struct</b> device *dev,</td></tr>
<tr><th id="883">883</th><td>			   <b>struct</b> clk_hw *(*get)(<b>struct</b> of_phandle_args *clkspec,</td></tr>
<tr><th id="884">884</th><td>						 <em>void</em> *data),</td></tr>
<tr><th id="885">885</th><td>			   <em>void</em> *data);</td></tr>
<tr><th id="886">886</th><td><em>void</em> of_clk_del_provider(<b>struct</b> device_node *np);</td></tr>
<tr><th id="887">887</th><td><em>void</em> devm_of_clk_del_provider(<b>struct</b> device *dev);</td></tr>
<tr><th id="888">888</th><td><b>struct</b> clk *of_clk_src_simple_get(<b>struct</b> of_phandle_args *clkspec,</td></tr>
<tr><th id="889">889</th><td>				  <em>void</em> *data);</td></tr>
<tr><th id="890">890</th><td><b>struct</b> clk_hw *of_clk_hw_simple_get(<b>struct</b> of_phandle_args *clkspec,</td></tr>
<tr><th id="891">891</th><td>				    <em>void</em> *data);</td></tr>
<tr><th id="892">892</th><td><b>struct</b> clk *of_clk_src_onecell_get(<b>struct</b> of_phandle_args *clkspec, <em>void</em> *data);</td></tr>
<tr><th id="893">893</th><td><b>struct</b> clk_hw *of_clk_hw_onecell_get(<b>struct</b> of_phandle_args *clkspec,</td></tr>
<tr><th id="894">894</th><td>				     <em>void</em> *data);</td></tr>
<tr><th id="895">895</th><td><em>int</em> of_clk_parent_fill(<b>struct</b> device_node *np, <em>const</em> <em>char</em> **parents,</td></tr>
<tr><th id="896">896</th><td>		       <em>unsigned</em> <em>int</em> size);</td></tr>
<tr><th id="897">897</th><td><em>int</em> of_clk_detect_critical(<b>struct</b> device_node *np, <em>int</em> index,</td></tr>
<tr><th id="898">898</th><td>			    <em>unsigned</em> <em>long</em> *flags);</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><u>#<span data-ppcond="873">else</span> /* !CONFIG_OF */</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="of_clk_add_provider" title='of_clk_add_provider' data-ref="of_clk_add_provider">of_clk_add_provider</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col1 decl" id="351np" title='np' data-type='struct device_node *' data-ref="351np">np</dfn>,</td></tr>
<tr><th id="903">903</th><td>			<b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *(*<dfn class="local col2 decl" id="352clk_src_get" title='clk_src_get' data-type='struct clk *(*)(struct of_phandle_args *, void *)' data-ref="352clk_src_get">clk_src_get</dfn>)(<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col3 decl" id="353args" title='args' data-type='struct of_phandle_args *' data-ref="353args">args</dfn>,</td></tr>
<tr><th id="904">904</th><td>						   <em>void</em> *<dfn class="local col4 decl" id="354data" title='data' data-type='void *' data-ref="354data">data</dfn>),</td></tr>
<tr><th id="905">905</th><td>			<em>void</em> *<dfn class="local col5 decl" id="355data" title='data' data-type='void *' data-ref="355data">data</dfn>)</td></tr>
<tr><th id="906">906</th><td>{</td></tr>
<tr><th id="907">907</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="908">908</th><td>}</td></tr>
<tr><th id="909">909</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="of_clk_add_hw_provider" title='of_clk_add_hw_provider' data-ref="of_clk_add_hw_provider">of_clk_add_hw_provider</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col6 decl" id="356np" title='np' data-type='struct device_node *' data-ref="356np">np</dfn>,</td></tr>
<tr><th id="910">910</th><td>			<b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *(*<dfn class="local col7 decl" id="357get" title='get' data-type='struct clk_hw *(*)(struct of_phandle_args *, void *)' data-ref="357get">get</dfn>)(<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col8 decl" id="358clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="358clkspec">clkspec</dfn>,</td></tr>
<tr><th id="911">911</th><td>					      <em>void</em> *<dfn class="local col9 decl" id="359data" title='data' data-type='void *' data-ref="359data">data</dfn>),</td></tr>
<tr><th id="912">912</th><td>			<em>void</em> *<dfn class="local col0 decl" id="360data" title='data' data-type='void *' data-ref="360data">data</dfn>)</td></tr>
<tr><th id="913">913</th><td>{</td></tr>
<tr><th id="914">914</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="devm_of_clk_add_hw_provider" title='devm_of_clk_add_hw_provider' data-ref="devm_of_clk_add_hw_provider">devm_of_clk_add_hw_provider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="361dev" title='dev' data-type='struct device *' data-ref="361dev">dev</dfn>,</td></tr>
<tr><th id="917">917</th><td>			   <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *(*<dfn class="local col2 decl" id="362get" title='get' data-type='struct clk_hw *(*)(struct of_phandle_args *, void *)' data-ref="362get">get</dfn>)(<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col3 decl" id="363clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="363clkspec">clkspec</dfn>,</td></tr>
<tr><th id="918">918</th><td>						 <em>void</em> *<dfn class="local col4 decl" id="364data" title='data' data-type='void *' data-ref="364data">data</dfn>),</td></tr>
<tr><th id="919">919</th><td>			   <em>void</em> *<dfn class="local col5 decl" id="365data" title='data' data-type='void *' data-ref="365data">data</dfn>)</td></tr>
<tr><th id="920">920</th><td>{</td></tr>
<tr><th id="921">921</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="of_clk_del_provider" title='of_clk_del_provider' data-ref="of_clk_del_provider">of_clk_del_provider</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col6 decl" id="366np" title='np' data-type='struct device_node *' data-ref="366np">np</dfn>) {}</td></tr>
<tr><th id="924">924</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="devm_of_clk_del_provider" title='devm_of_clk_del_provider' data-ref="devm_of_clk_del_provider">devm_of_clk_del_provider</dfn>(<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col7 decl" id="367dev" title='dev' data-type='struct device *' data-ref="367dev">dev</dfn>) {}</td></tr>
<tr><th id="925">925</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl def fn" id="of_clk_src_simple_get" title='of_clk_src_simple_get' data-ref="of_clk_src_simple_get">of_clk_src_simple_get</dfn>(</td></tr>
<tr><th id="926">926</th><td>	<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col8 decl" id="368clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="368clkspec">clkspec</dfn>, <em>void</em> *<dfn class="local col9 decl" id="369data" title='data' data-type='void *' data-ref="369data">data</dfn>)</td></tr>
<tr><th id="927">927</th><td>{</td></tr>
<tr><th id="928">928</th><td>	<b>return</b> <a class="ref fn" href="err.h.html#ERR_PTR" title='ERR_PTR' data-ref="ERR_PTR">ERR_PTR</a>(-<a class="macro" href="../uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>);</td></tr>
<tr><th id="929">929</th><td>}</td></tr>
<tr><th id="930">930</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *</td></tr>
<tr><th id="931">931</th><td><dfn class="decl def fn" id="of_clk_hw_simple_get" title='of_clk_hw_simple_get' data-ref="of_clk_hw_simple_get">of_clk_hw_simple_get</dfn>(<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col0 decl" id="370clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="370clkspec">clkspec</dfn>, <em>void</em> *<dfn class="local col1 decl" id="371data" title='data' data-type='void *' data-ref="371data">data</dfn>)</td></tr>
<tr><th id="932">932</th><td>{</td></tr>
<tr><th id="933">933</th><td>	<b>return</b> <a class="ref fn" href="err.h.html#ERR_PTR" title='ERR_PTR' data-ref="ERR_PTR">ERR_PTR</a>(-<a class="macro" href="../uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>);</td></tr>
<tr><th id="934">934</th><td>}</td></tr>
<tr><th id="935">935</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#clk" title='clk' data-ref="clk">clk</a> *<dfn class="decl def fn" id="of_clk_src_onecell_get" title='of_clk_src_onecell_get' data-ref="of_clk_src_onecell_get">of_clk_src_onecell_get</dfn>(</td></tr>
<tr><th id="936">936</th><td>	<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col2 decl" id="372clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="372clkspec">clkspec</dfn>, <em>void</em> *<dfn class="local col3 decl" id="373data" title='data' data-type='void *' data-ref="373data">data</dfn>)</td></tr>
<tr><th id="937">937</th><td>{</td></tr>
<tr><th id="938">938</th><td>	<b>return</b> <a class="ref fn" href="err.h.html#ERR_PTR" title='ERR_PTR' data-ref="ERR_PTR">ERR_PTR</a>(-<a class="macro" href="../uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>);</td></tr>
<tr><th id="939">939</th><td>}</td></tr>
<tr><th id="940">940</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#clk_hw" title='clk_hw' data-ref="clk_hw">clk_hw</a> *</td></tr>
<tr><th id="941">941</th><td><dfn class="decl def fn" id="of_clk_hw_onecell_get" title='of_clk_hw_onecell_get' data-ref="of_clk_hw_onecell_get">of_clk_hw_onecell_get</dfn>(<b>struct</b> <a class="type" href="of.h.html#of_phandle_args" title='of_phandle_args' data-ref="of_phandle_args">of_phandle_args</a> *<dfn class="local col4 decl" id="374clkspec" title='clkspec' data-type='struct of_phandle_args *' data-ref="374clkspec">clkspec</dfn>, <em>void</em> *<dfn class="local col5 decl" id="375data" title='data' data-type='void *' data-ref="375data">data</dfn>)</td></tr>
<tr><th id="942">942</th><td>{</td></tr>
<tr><th id="943">943</th><td>	<b>return</b> <a class="ref fn" href="err.h.html#ERR_PTR" title='ERR_PTR' data-ref="ERR_PTR">ERR_PTR</a>(-<a class="macro" href="../uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>);</td></tr>
<tr><th id="944">944</th><td>}</td></tr>
<tr><th id="945">945</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="of_clk_parent_fill" title='of_clk_parent_fill' data-ref="of_clk_parent_fill">of_clk_parent_fill</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col6 decl" id="376np" title='np' data-type='struct device_node *' data-ref="376np">np</dfn>,</td></tr>
<tr><th id="946">946</th><td>				     <em>const</em> <em>char</em> **<dfn class="local col7 decl" id="377parents" title='parents' data-type='const char **' data-ref="377parents">parents</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="378size" title='size' data-type='unsigned int' data-ref="378size">size</dfn>)</td></tr>
<tr><th id="947">947</th><td>{</td></tr>
<tr><th id="948">948</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="949">949</th><td>}</td></tr>
<tr><th id="950">950</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="of_clk_detect_critical" title='of_clk_detect_critical' data-ref="of_clk_detect_critical">of_clk_detect_critical</dfn>(<b>struct</b> <a class="type" href="of.h.html#device_node" title='device_node' data-ref="device_node">device_node</a> *<dfn class="local col9 decl" id="379np" title='np' data-type='struct device_node *' data-ref="379np">np</dfn>, <em>int</em> <dfn class="local col0 decl" id="380index" title='index' data-type='int' data-ref="380index">index</dfn>,</td></tr>
<tr><th id="951">951</th><td>					  <em>unsigned</em> <em>long</em> *<dfn class="local col1 decl" id="381flags" title='flags' data-type='unsigned long *' data-ref="381flags">flags</dfn>)</td></tr>
<tr><th id="952">952</th><td>{</td></tr>
<tr><th id="953">953</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="954">954</th><td>}</td></tr>
<tr><th id="955">955</th><td><u>#<span data-ppcond="873">endif</span> /* CONFIG_OF */</u></td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><i>/*</i></td></tr>
<tr><th id="958">958</th><td><i> * wrap access to peripherals in accessor routines</i></td></tr>
<tr><th id="959">959</th><td><i> * for improved portability across platforms</i></td></tr>
<tr><th id="960">960</th><td><i> */</i></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#<span data-ppcond="962">if</span> <a class="macro" href="kconfig.h.html#71" title="0" data-ref="_M/IS_ENABLED">IS_ENABLED</a>(CONFIG_PPC)</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><em>static</em> <b>inline</b> u32 clk_readl(u32 __iomem *reg)</td></tr>
<tr><th id="965">965</th><td>{</td></tr>
<tr><th id="966">966</th><td>	<b>return</b> ioread32be(reg);</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>static</em> <b>inline</b> <em>void</em> clk_writel(u32 val, u32 __iomem *reg)</td></tr>
<tr><th id="970">970</th><td>{</td></tr>
<tr><th id="971">971</th><td>	iowrite32be(val, reg);</td></tr>
<tr><th id="972">972</th><td>}</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><u>#<span data-ppcond="962">else</span>	/* platform dependent I/O accessors */</u></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl def fn" id="clk_readl" title='clk_readl' data-ref="clk_readl">clk_readl</dfn>(<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col2 decl" id="382reg" title='reg' data-type='u32 *' data-ref="382reg">reg</dfn>)</td></tr>
<tr><th id="977">977</th><td>{</td></tr>
<tr><th id="978">978</th><td>	<b>return</b> <a class="macro" href="../../arch/x86/include/asm/io.h.html#75" title="readl" data-ref="_M/readl">readl</a>(<a class="local col2 ref" href="#382reg" title='reg' data-ref="382reg">reg</a>);</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><em>static</em> <a class="macro" href="compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="clk_writel" title='clk_writel' data-ref="clk_writel">clk_writel</dfn>(<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="local col3 decl" id="383val" title='val' data-type='u32' data-ref="383val">val</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <a class="macro" href="compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="local col4 decl" id="384reg" title='reg' data-type='u32 *' data-ref="384reg">reg</dfn>)</td></tr>
<tr><th id="982">982</th><td>{</td></tr>
<tr><th id="983">983</th><td>	<a class="macro" href="../../arch/x86/include/asm/io.h.html#85" title="writel" data-ref="_M/writel">writel</a>(<a class="local col3 ref" href="#383val" title='val' data-ref="383val">val</a>, <a class="local col4 ref" href="#384reg" title='reg' data-ref="384reg">reg</a>);</td></tr>
<tr><th id="984">984</th><td>}</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><u>#<span data-ppcond="962">endif</span>	/* platform dependent I/O accessors */</u></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><u>#<span data-ppcond="18">endif</span> /* CONFIG_COMMON_CLK */</u></td></tr>
<tr><th id="989">989</th><td><u>#<span data-ppcond="11">endif</span> /* CLK_PROVIDER_H */</u></td></tr>
<tr><th id="990">990</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drivers/acpi/acpi_apd.c.html'>linux-4.18.y/drivers/acpi/acpi_apd.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
