arch,name,features,unsafe,stability,file
x86,_lzcnt_u32,lzcnt,False,stable,abm.rs
x86,_popcnt32,popcnt,False,stable,abm.rs
x86,_addcarryx_u32,adx,False,stable,adx.rs
x86,_mm_aesdec_si128,aes,False,stable,aes.rs
x86,_mm_aesdeclast_si128,aes,False,stable,aes.rs
x86,_mm_aesenc_si128,aes,False,stable,aes.rs
x86,_mm_aesenclast_si128,aes,False,stable,aes.rs
x86,_mm_aesimc_si128,aes,False,stable,aes.rs
x86,_mm_aeskeygenassist_si128,aes,False,stable,aes.rs
x86,_mm256_add_pd,avx,False,stable,avx.rs
x86,_mm256_add_ps,avx,False,stable,avx.rs
x86,_mm256_and_pd,avx,False,stable,avx.rs
x86,_mm256_and_ps,avx,False,stable,avx.rs
x86,_mm256_or_pd,avx,False,stable,avx.rs
x86,_mm256_or_ps,avx,False,stable,avx.rs
x86,_mm256_shuffle_pd,avx,False,stable,avx.rs
x86,_mm256_shuffle_ps,avx,False,stable,avx.rs
x86,_mm256_andnot_pd,avx,False,stable,avx.rs
x86,_mm256_andnot_ps,avx,False,stable,avx.rs
x86,_mm256_max_pd,avx,False,stable,avx.rs
x86,_mm256_max_ps,avx,False,stable,avx.rs
x86,_mm256_min_pd,avx,False,stable,avx.rs
x86,_mm256_min_ps,avx,False,stable,avx.rs
x86,_mm256_mul_pd,avx,False,stable,avx.rs
x86,_mm256_mul_ps,avx,False,stable,avx.rs
x86,_mm256_addsub_pd,avx,False,stable,avx.rs
x86,_mm256_addsub_ps,avx,False,stable,avx.rs
x86,_mm256_sub_pd,avx,False,stable,avx.rs
x86,_mm256_sub_ps,avx,False,stable,avx.rs
x86,_mm256_div_ps,avx,False,stable,avx.rs
x86,_mm256_div_pd,avx,False,stable,avx.rs
x86,_mm256_round_pd,avx,False,stable,avx.rs
x86,_mm256_ceil_pd,avx,False,stable,avx.rs
x86,_mm256_floor_pd,avx,False,stable,avx.rs
x86,_mm256_round_ps,avx,False,stable,avx.rs
x86,_mm256_ceil_ps,avx,False,stable,avx.rs
x86,_mm256_floor_ps,avx,False,stable,avx.rs
x86,_mm256_sqrt_ps,avx,False,stable,avx.rs
x86,_mm256_sqrt_pd,avx,False,stable,avx.rs
x86,_mm256_blend_pd,avx,False,stable,avx.rs
x86,_mm256_blend_ps,avx,False,stable,avx.rs
x86,_mm256_blendv_pd,avx,False,stable,avx.rs
x86,_mm256_blendv_ps,avx,False,stable,avx.rs
x86,_mm256_dp_ps,avx,False,stable,avx.rs
x86,_mm256_hadd_pd,avx,False,stable,avx.rs
x86,_mm256_hadd_ps,avx,False,stable,avx.rs
x86,_mm256_hsub_pd,avx,False,stable,avx.rs
x86,_mm256_hsub_ps,avx,False,stable,avx.rs
x86,_mm256_xor_pd,avx,False,stable,avx.rs
x86,_mm256_xor_ps,avx,False,stable,avx.rs
x86,_mm_cmp_pd,avx,False,stable,avx.rs
x86,_mm256_cmp_pd,avx,False,stable,avx.rs
x86,_mm_cmp_ps,avx,False,stable,avx.rs
x86,_mm256_cmp_ps,avx,False,stable,avx.rs
x86,_mm_cmp_sd,avx,False,stable,avx.rs
x86,_mm_cmp_ss,avx,False,stable,avx.rs
x86,_mm256_cvtepi32_pd,avx,False,stable,avx.rs
x86,_mm256_cvtepi32_ps,avx,False,stable,avx.rs
x86,_mm256_cvtpd_ps,avx,False,stable,avx.rs
x86,_mm256_cvtps_epi32,avx,False,stable,avx.rs
x86,_mm256_cvtps_pd,avx,False,stable,avx.rs
x86,_mm256_cvtsd_f64,avx,False,stable,avx.rs
x86,_mm256_cvttpd_epi32,avx,False,stable,avx.rs
x86,_mm256_cvtpd_epi32,avx,False,stable,avx.rs
x86,_mm256_cvttps_epi32,avx,False,stable,avx.rs
x86,_mm256_extractf128_ps,avx,False,stable,avx.rs
x86,_mm256_extractf128_pd,avx,False,stable,avx.rs
x86,_mm256_extractf128_si256,avx,False,stable,avx.rs
x86,_mm256_extract_epi32,avx,False,stable,avx.rs
x86,_mm256_cvtsi256_si32,avx,False,stable,avx.rs
x86,_mm256_zeroall,avx,False,stable,avx.rs
x86,_mm256_zeroupper,avx,False,stable,avx.rs
x86,_mm256_permutevar_ps,avx,False,stable,avx.rs
x86,_mm_permutevar_ps,avx,False,stable,avx.rs
x86,_mm256_permute_ps,avx,False,stable,avx.rs
x86,_mm_permute_ps,avx,False,stable,avx.rs
x86,_mm256_permutevar_pd,avx,False,stable,avx.rs
x86,_mm_permutevar_pd,avx,False,stable,avx.rs
x86,_mm256_permute_pd,avx,False,stable,avx.rs
x86,_mm_permute_pd,avx,False,stable,avx.rs
x86,_mm256_permute2f128_ps,avx,False,stable,avx.rs
x86,_mm256_permute2f128_pd,avx,False,stable,avx.rs
x86,_mm256_permute2f128_si256,avx,False,stable,avx.rs
x86,_mm256_broadcast_ss,avx,False,stable,avx.rs
x86,_mm_broadcast_ss,avx,False,stable,avx.rs
x86,_mm256_broadcast_sd,avx,False,stable,avx.rs
x86,_mm256_broadcast_ps,avx,False,stable,avx.rs
x86,_mm256_broadcast_pd,avx,False,stable,avx.rs
x86,_mm256_insertf128_ps,avx,False,stable,avx.rs
x86,_mm256_insertf128_pd,avx,False,stable,avx.rs
x86,_mm256_insertf128_si256,avx,False,stable,avx.rs
x86,_mm256_insert_epi8,avx,False,stable,avx.rs
x86,_mm256_insert_epi16,avx,False,stable,avx.rs
x86,_mm256_insert_epi32,avx,False,stable,avx.rs
x86,_mm256_load_pd,avx,True,stable,avx.rs
x86,_mm256_store_pd,avx,True,stable,avx.rs
x86,_mm256_load_ps,avx,True,stable,avx.rs
x86,_mm256_store_ps,avx,True,stable,avx.rs
x86,_mm256_loadu_pd,avx,True,stable,avx.rs
x86,_mm256_storeu_pd,avx,True,stable,avx.rs
x86,_mm256_loadu_ps,avx,True,stable,avx.rs
x86,_mm256_storeu_ps,avx,True,stable,avx.rs
x86,_mm256_load_si256,avx,True,stable,avx.rs
x86,_mm256_store_si256,avx,True,stable,avx.rs
x86,_mm256_loadu_si256,avx,True,stable,avx.rs
x86,_mm256_storeu_si256,avx,True,stable,avx.rs
x86,_mm256_maskload_pd,avx,True,stable,avx.rs
x86,_mm256_maskstore_pd,avx,True,stable,avx.rs
x86,_mm_maskload_pd,avx,True,stable,avx.rs
x86,_mm_maskstore_pd,avx,True,stable,avx.rs
x86,_mm256_maskload_ps,avx,True,stable,avx.rs
x86,_mm256_maskstore_ps,avx,True,stable,avx.rs
x86,_mm_maskload_ps,avx,True,stable,avx.rs
x86,_mm_maskstore_ps,avx,True,stable,avx.rs
x86,_mm256_movehdup_ps,avx,False,stable,avx.rs
x86,_mm256_moveldup_ps,avx,False,stable,avx.rs
x86,_mm256_movedup_pd,avx,False,stable,avx.rs
x86,_mm256_lddqu_si256,avx,True,stable,avx.rs
x86,_mm256_stream_si256,avx,True,stable,avx.rs
x86,_mm256_stream_pd,avx,True,stable,avx.rs
x86,_mm256_stream_ps,avx,True,stable,avx.rs
x86,_mm256_rcp_ps,avx,False,stable,avx.rs
x86,_mm256_rsqrt_ps,avx,False,stable,avx.rs
x86,_mm256_unpackhi_pd,avx,False,stable,avx.rs
x86,_mm256_unpackhi_ps,avx,False,stable,avx.rs
x86,_mm256_unpacklo_pd,avx,False,stable,avx.rs
x86,_mm256_unpacklo_ps,avx,False,stable,avx.rs
x86,_mm256_testz_si256,avx,False,stable,avx.rs
x86,_mm256_testc_si256,avx,False,stable,avx.rs
x86,_mm256_testnzc_si256,avx,False,stable,avx.rs
x86,_mm256_testz_pd,avx,False,stable,avx.rs
x86,_mm256_testc_pd,avx,False,stable,avx.rs
x86,_mm256_testnzc_pd,avx,False,stable,avx.rs
x86,_mm_testz_pd,avx,False,stable,avx.rs
x86,_mm_testc_pd,avx,False,stable,avx.rs
x86,_mm_testnzc_pd,avx,False,stable,avx.rs
x86,_mm256_testz_ps,avx,False,stable,avx.rs
x86,_mm256_testc_ps,avx,False,stable,avx.rs
x86,_mm256_testnzc_ps,avx,False,stable,avx.rs
x86,_mm_testz_ps,avx,False,stable,avx.rs
x86,_mm_testc_ps,avx,False,stable,avx.rs
x86,_mm_testnzc_ps,avx,False,stable,avx.rs
x86,_mm256_movemask_pd,avx,False,stable,avx.rs
x86,_mm256_movemask_ps,avx,False,stable,avx.rs
x86,_mm256_setzero_pd,avx,False,stable,avx.rs
x86,_mm256_setzero_ps,avx,False,stable,avx.rs
x86,_mm256_setzero_si256,avx,False,stable,avx.rs
x86,_mm256_set_pd,avx,False,stable,avx.rs
x86,_mm256_set_ps,avx,False,stable,avx.rs
x86,_mm256_set_epi8,avx,False,stable,avx.rs
x86,_mm256_set_epi16,avx,False,stable,avx.rs
x86,_mm256_set_epi32,avx,False,stable,avx.rs
x86,_mm256_set_epi64x,avx,False,stable,avx.rs
x86,_mm256_setr_pd,avx,False,stable,avx.rs
x86,_mm256_setr_ps,avx,False,stable,avx.rs
x86,_mm256_setr_epi8,avx,False,stable,avx.rs
x86,_mm256_setr_epi16,avx,False,stable,avx.rs
x86,_mm256_setr_epi32,avx,False,stable,avx.rs
x86,_mm256_setr_epi64x,avx,False,stable,avx.rs
x86,_mm256_set1_pd,avx,False,stable,avx.rs
x86,_mm256_set1_ps,avx,False,stable,avx.rs
x86,_mm256_set1_epi8,avx,False,stable,avx.rs
x86,_mm256_set1_epi16,avx,False,stable,avx.rs
x86,_mm256_set1_epi32,avx,False,stable,avx.rs
x86,_mm256_set1_epi64x,avx,False,stable,avx.rs
x86,_mm256_castpd_ps,avx,False,stable,avx.rs
x86,_mm256_castps_pd,avx,False,stable,avx.rs
x86,_mm256_castps_si256,avx,False,stable,avx.rs
x86,_mm256_castsi256_ps,avx,False,stable,avx.rs
x86,_mm256_castpd_si256,avx,False,stable,avx.rs
x86,_mm256_castsi256_pd,avx,False,stable,avx.rs
x86,_mm256_castps256_ps128,avx,False,stable,avx.rs
x86,_mm256_castpd256_pd128,avx,False,stable,avx.rs
x86,_mm256_castsi256_si128,avx,False,stable,avx.rs
x86,_mm256_castps128_ps256,avx,False,stable,avx.rs
x86,_mm256_castpd128_pd256,avx,False,stable,avx.rs
x86,_mm256_castsi128_si256,avx,False,stable,avx.rs
x86,_mm256_zextps128_ps256,avx,False,stable,avx.rs
x86,_mm256_zextsi128_si256,avx,False,stable,avx.rs
x86,_mm256_zextpd128_pd256,avx,False,stable,avx.rs
x86,_mm256_undefined_ps,avx,False,stable,avx.rs
x86,_mm256_undefined_pd,avx,False,stable,avx.rs
x86,_mm256_undefined_si256,avx,False,stable,avx.rs
x86,_mm256_set_m128,avx,False,stable,avx.rs
x86,_mm256_set_m128d,avx,False,stable,avx.rs
x86,_mm256_set_m128i,avx,False,stable,avx.rs
x86,_mm256_setr_m128,avx,False,stable,avx.rs
x86,_mm256_setr_m128d,avx,False,stable,avx.rs
x86,_mm256_setr_m128i,avx,False,stable,avx.rs
x86,_mm256_loadu2_m128,avx,True,stable,avx.rs
x86,_mm256_loadu2_m128d,avx,True,stable,avx.rs
x86,_mm256_loadu2_m128i,avx,True,stable,avx.rs
x86,_mm256_storeu2_m128,avx,True,stable,avx.rs
x86,_mm256_storeu2_m128d,avx,True,stable,avx.rs
x86,_mm256_storeu2_m128i,avx,True,stable,avx.rs
x86,_mm256_cvtss_f32,avx,False,stable,avx.rs
x86,_mm256_abs_epi32,avx2,False,stable,avx2.rs
x86,_mm256_abs_epi16,avx2,False,stable,avx2.rs
x86,_mm256_abs_epi8,avx2,False,stable,avx2.rs
x86,_mm256_add_epi64,avx2,False,stable,avx2.rs
x86,_mm256_add_epi32,avx2,False,stable,avx2.rs
x86,_mm256_add_epi16,avx2,False,stable,avx2.rs
x86,_mm256_add_epi8,avx2,False,stable,avx2.rs
x86,_mm256_adds_epi8,avx2,False,stable,avx2.rs
x86,_mm256_adds_epi16,avx2,False,stable,avx2.rs
x86,_mm256_adds_epu8,avx2,False,stable,avx2.rs
x86,_mm256_adds_epu16,avx2,False,stable,avx2.rs
x86,_mm256_alignr_epi8,avx2,False,stable,avx2.rs
x86,_mm256_and_si256,avx2,False,stable,avx2.rs
x86,_mm256_andnot_si256,avx2,False,stable,avx2.rs
x86,_mm256_avg_epu16,avx2,False,stable,avx2.rs
x86,_mm256_avg_epu8,avx2,False,stable,avx2.rs
x86,_mm_blend_epi32,avx2,False,stable,avx2.rs
x86,_mm256_blend_epi32,avx2,False,stable,avx2.rs
x86,_mm256_blend_epi16,avx2,False,stable,avx2.rs
x86,_mm256_blendv_epi8,avx2,False,stable,avx2.rs
x86,_mm_broadcastb_epi8,avx2,False,stable,avx2.rs
x86,_mm256_broadcastb_epi8,avx2,False,stable,avx2.rs
x86,_mm_broadcastd_epi32,avx2,False,stable,avx2.rs
x86,_mm256_broadcastd_epi32,avx2,False,stable,avx2.rs
x86,_mm_broadcastq_epi64,avx2,False,stable,avx2.rs
x86,_mm256_broadcastq_epi64,avx2,False,stable,avx2.rs
x86,_mm_broadcastsd_pd,avx2,False,stable,avx2.rs
x86,_mm256_broadcastsd_pd,avx2,False,stable,avx2.rs
x86,_mm_broadcastsi128_si256,avx2,False,stable,avx2.rs
x86,_mm256_broadcastsi128_si256,avx2,False,stable,avx2.rs
x86,_mm_broadcastss_ps,avx2,False,stable,avx2.rs
x86,_mm256_broadcastss_ps,avx2,False,stable,avx2.rs
x86,_mm_broadcastw_epi16,avx2,False,stable,avx2.rs
x86,_mm256_broadcastw_epi16,avx2,False,stable,avx2.rs
x86,_mm256_cmpeq_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cmpeq_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cmpeq_epi16,avx2,False,stable,avx2.rs
x86,_mm256_cmpeq_epi8,avx2,False,stable,avx2.rs
x86,_mm256_cmpgt_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cmpgt_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cmpgt_epi16,avx2,False,stable,avx2.rs
x86,_mm256_cmpgt_epi8,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi16_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi16_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi32_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi8_epi16,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi8_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cvtepi8_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu16_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu16_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu32_epi64,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu8_epi16,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu8_epi32,avx2,False,stable,avx2.rs
x86,_mm256_cvtepu8_epi64,avx2,False,stable,avx2.rs
x86,_mm256_extracti128_si256,avx2,False,stable,avx2.rs
x86,_mm256_hadd_epi16,avx2,False,stable,avx2.rs
x86,_mm256_hadd_epi32,avx2,False,stable,avx2.rs
x86,_mm256_hadds_epi16,avx2,False,stable,avx2.rs
x86,_mm256_hsub_epi16,avx2,False,stable,avx2.rs
x86,_mm256_hsub_epi32,avx2,False,stable,avx2.rs
x86,_mm256_hsubs_epi16,avx2,False,stable,avx2.rs
x86,_mm_i32gather_epi32,avx2,True,stable,avx2.rs
x86,_mm_mask_i32gather_epi32,avx2,True,stable,avx2.rs
x86,_mm256_i32gather_epi32,avx2,True,stable,avx2.rs
x86,_mm256_mask_i32gather_epi32,avx2,True,stable,avx2.rs
x86,_mm_i32gather_ps,avx2,True,stable,avx2.rs
x86,_mm_mask_i32gather_ps,avx2,True,stable,avx2.rs
x86,_mm256_i32gather_ps,avx2,True,stable,avx2.rs
x86,_mm256_mask_i32gather_ps,avx2,True,stable,avx2.rs
x86,_mm_i32gather_epi64,avx2,True,stable,avx2.rs
x86,_mm_mask_i32gather_epi64,avx2,True,stable,avx2.rs
x86,_mm256_i32gather_epi64,avx2,True,stable,avx2.rs
x86,_mm256_mask_i32gather_epi64,avx2,True,stable,avx2.rs
x86,_mm_i32gather_pd,avx2,True,stable,avx2.rs
x86,_mm_mask_i32gather_pd,avx2,True,stable,avx2.rs
x86,_mm256_i32gather_pd,avx2,True,stable,avx2.rs
x86,_mm256_mask_i32gather_pd,avx2,True,stable,avx2.rs
x86,_mm_i64gather_epi32,avx2,True,stable,avx2.rs
x86,_mm_mask_i64gather_epi32,avx2,True,stable,avx2.rs
x86,_mm256_i64gather_epi32,avx2,True,stable,avx2.rs
x86,_mm256_mask_i64gather_epi32,avx2,True,stable,avx2.rs
x86,_mm_i64gather_ps,avx2,True,stable,avx2.rs
x86,_mm_mask_i64gather_ps,avx2,True,stable,avx2.rs
x86,_mm256_i64gather_ps,avx2,True,stable,avx2.rs
x86,_mm256_mask_i64gather_ps,avx2,True,stable,avx2.rs
x86,_mm_i64gather_epi64,avx2,True,stable,avx2.rs
x86,_mm_mask_i64gather_epi64,avx2,True,stable,avx2.rs
x86,_mm256_i64gather_epi64,avx2,True,stable,avx2.rs
x86,_mm256_mask_i64gather_epi64,avx2,True,stable,avx2.rs
x86,_mm_i64gather_pd,avx2,True,stable,avx2.rs
x86,_mm_mask_i64gather_pd,avx2,True,stable,avx2.rs
x86,_mm256_i64gather_pd,avx2,True,stable,avx2.rs
x86,_mm256_mask_i64gather_pd,avx2,True,stable,avx2.rs
x86,_mm256_inserti128_si256,avx2,False,stable,avx2.rs
x86,_mm256_madd_epi16,avx2,False,stable,avx2.rs
x86,_mm256_maddubs_epi16,avx2,False,stable,avx2.rs
x86,_mm_maskload_epi32,avx2,True,stable,avx2.rs
x86,_mm256_maskload_epi32,avx2,True,stable,avx2.rs
x86,_mm_maskload_epi64,avx2,True,stable,avx2.rs
x86,_mm256_maskload_epi64,avx2,True,stable,avx2.rs
x86,_mm_maskstore_epi32,avx2,True,stable,avx2.rs
x86,_mm256_maskstore_epi32,avx2,True,stable,avx2.rs
x86,_mm_maskstore_epi64,avx2,True,stable,avx2.rs
x86,_mm256_maskstore_epi64,avx2,True,stable,avx2.rs
x86,_mm256_max_epi16,avx2,False,stable,avx2.rs
x86,_mm256_max_epi32,avx2,False,stable,avx2.rs
x86,_mm256_max_epi8,avx2,False,stable,avx2.rs
x86,_mm256_max_epu16,avx2,False,stable,avx2.rs
x86,_mm256_max_epu32,avx2,False,stable,avx2.rs
x86,_mm256_max_epu8,avx2,False,stable,avx2.rs
x86,_mm256_min_epi16,avx2,False,stable,avx2.rs
x86,_mm256_min_epi32,avx2,False,stable,avx2.rs
x86,_mm256_min_epi8,avx2,False,stable,avx2.rs
x86,_mm256_min_epu16,avx2,False,stable,avx2.rs
x86,_mm256_min_epu32,avx2,False,stable,avx2.rs
x86,_mm256_min_epu8,avx2,False,stable,avx2.rs
x86,_mm256_movemask_epi8,avx2,False,stable,avx2.rs
x86,_mm256_mpsadbw_epu8,avx2,False,stable,avx2.rs
x86,_mm256_mul_epi32,avx2,False,stable,avx2.rs
x86,_mm256_mul_epu32,avx2,False,stable,avx2.rs
x86,_mm256_mulhi_epi16,avx2,False,stable,avx2.rs
x86,_mm256_mulhi_epu16,avx2,False,stable,avx2.rs
x86,_mm256_mullo_epi16,avx2,False,stable,avx2.rs
x86,_mm256_mullo_epi32,avx2,False,stable,avx2.rs
x86,_mm256_mulhrs_epi16,avx2,False,stable,avx2.rs
x86,_mm256_or_si256,avx2,False,stable,avx2.rs
x86,_mm256_packs_epi16,avx2,False,stable,avx2.rs
x86,_mm256_packs_epi32,avx2,False,stable,avx2.rs
x86,_mm256_packus_epi16,avx2,False,stable,avx2.rs
x86,_mm256_packus_epi32,avx2,False,stable,avx2.rs
x86,_mm256_permutevar8x32_epi32,avx2,False,stable,avx2.rs
x86,_mm256_permute4x64_epi64,avx2,False,stable,avx2.rs
x86,_mm256_permute2x128_si256,avx2,False,stable,avx2.rs
x86,_mm256_permute4x64_pd,avx2,False,stable,avx2.rs
x86,_mm256_permutevar8x32_ps,avx2,False,stable,avx2.rs
x86,_mm256_sad_epu8,avx2,False,stable,avx2.rs
x86,_mm256_shuffle_epi8,avx2,False,stable,avx2.rs
x86,_mm256_shuffle_epi32,avx2,False,stable,avx2.rs
x86,_mm256_shufflehi_epi16,avx2,False,stable,avx2.rs
x86,_mm256_shufflelo_epi16,avx2,False,stable,avx2.rs
x86,_mm256_sign_epi16,avx2,False,stable,avx2.rs
x86,_mm256_sign_epi32,avx2,False,stable,avx2.rs
x86,_mm256_sign_epi8,avx2,False,stable,avx2.rs
x86,_mm256_sll_epi16,avx2,False,stable,avx2.rs
x86,_mm256_sll_epi32,avx2,False,stable,avx2.rs
x86,_mm256_sll_epi64,avx2,False,stable,avx2.rs
x86,_mm256_slli_epi16,avx2,False,stable,avx2.rs
x86,_mm256_slli_epi32,avx2,False,stable,avx2.rs
x86,_mm256_slli_epi64,avx2,False,stable,avx2.rs
x86,_mm256_slli_si256,avx2,False,stable,avx2.rs
x86,_mm256_bslli_epi128,avx2,False,stable,avx2.rs
x86,_mm_sllv_epi32,avx2,False,stable,avx2.rs
x86,_mm256_sllv_epi32,avx2,False,stable,avx2.rs
x86,_mm_sllv_epi64,avx2,False,stable,avx2.rs
x86,_mm256_sllv_epi64,avx2,False,stable,avx2.rs
x86,_mm256_sra_epi16,avx2,False,stable,avx2.rs
x86,_mm256_sra_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srai_epi16,avx2,False,stable,avx2.rs
x86,_mm256_srai_epi32,avx2,False,stable,avx2.rs
x86,_mm_srav_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srav_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srli_si256,avx2,False,stable,avx2.rs
x86,_mm256_bsrli_epi128,avx2,False,stable,avx2.rs
x86,_mm256_srl_epi16,avx2,False,stable,avx2.rs
x86,_mm256_srl_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srl_epi64,avx2,False,stable,avx2.rs
x86,_mm256_srli_epi16,avx2,False,stable,avx2.rs
x86,_mm256_srli_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srli_epi64,avx2,False,stable,avx2.rs
x86,_mm_srlv_epi32,avx2,False,stable,avx2.rs
x86,_mm256_srlv_epi32,avx2,False,stable,avx2.rs
x86,_mm_srlv_epi64,avx2,False,stable,avx2.rs
x86,_mm256_srlv_epi64,avx2,False,stable,avx2.rs
x86,_mm256_stream_load_si256,avx2,True,stable,avx2.rs
x86,_mm256_sub_epi16,avx2,False,stable,avx2.rs
x86,_mm256_sub_epi32,avx2,False,stable,avx2.rs
x86,_mm256_sub_epi64,avx2,False,stable,avx2.rs
x86,_mm256_sub_epi8,avx2,False,stable,avx2.rs
x86,_mm256_subs_epi16,avx2,False,stable,avx2.rs
x86,_mm256_subs_epi8,avx2,False,stable,avx2.rs
x86,_mm256_subs_epu16,avx2,False,stable,avx2.rs
x86,_mm256_subs_epu8,avx2,False,stable,avx2.rs
x86,_mm256_unpackhi_epi8,avx2,False,stable,avx2.rs
x86,_mm256_unpacklo_epi8,avx2,False,stable,avx2.rs
x86,_mm256_unpackhi_epi16,avx2,False,stable,avx2.rs
x86,_mm256_unpacklo_epi16,avx2,False,stable,avx2.rs
x86,_mm256_unpackhi_epi32,avx2,False,stable,avx2.rs
x86,_mm256_unpacklo_epi32,avx2,False,stable,avx2.rs
x86,_mm256_unpackhi_epi64,avx2,False,stable,avx2.rs
x86,_mm256_unpacklo_epi64,avx2,False,stable,avx2.rs
x86,_mm256_xor_si256,avx2,False,stable,avx2.rs
x86,_mm256_extract_epi8,avx2,False,stable,avx2.rs
x86,_mm256_extract_epi16,avx2,False,stable,avx2.rs
x86,_mm_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_mask_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_maskz_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_mask_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_maskz_cvtne2ps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm512_cvtne2ps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_mask_cvtne2ps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_maskz_cvtne2ps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm256_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_mask_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_maskz_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm512_cvtneps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_mask_cvtneps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_maskz_cvtneps_pbh,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_mask_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_maskz_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_mask_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_maskz_dpbf16_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm512_dpbf16_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_mask_dpbf16_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_maskz_dpbf16_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_cvtpbh_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_mask_cvtpbh_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm512_maskz_cvtpbh_ps,avx512bf16,avx512f,False,stable,avx512bf16.rs
x86,_mm256_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_mask_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm256_maskz_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_mask_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_maskz_cvtpbh_ps,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_cvtsbh_ss,avx512bf16,avx512f,False,unstable,avx512bf16.rs
x86,_mm_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_mask_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_maskz_cvtneps_pbh,avx512bf16,avx512vl,False,stable,avx512bf16.rs
x86,_mm_cvtness_sbh,avx512bf16,avx512vl,False,unstable,avx512bf16.rs
x86,_mm512_popcnt_epi16,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm512_maskz_popcnt_epi16,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm512_mask_popcnt_epi16,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm256_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm256_maskz_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm256_mask_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_maskz_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_mask_popcnt_epi16,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm512_popcnt_epi8,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm512_maskz_popcnt_epi8,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm512_mask_popcnt_epi8,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm256_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm256_maskz_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm256_mask_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_maskz_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_mask_popcnt_epi8,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm512_bitshuffle_epi64_mask,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm512_mask_bitshuffle_epi64_mask,avx512bitalg,False,stable,avx512bitalg.rs
x86,_mm256_bitshuffle_epi64_mask,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm256_mask_bitshuffle_epi64_mask,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_bitshuffle_epi64_mask,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm_mask_bitshuffle_epi64_mask,avx512bitalg,avx512vl,False,stable,avx512bitalg.rs
x86,_mm512_abs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_abs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_abs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_abs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_abs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_abs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_abs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_abs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_abs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_abs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_abs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_abs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_abs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_abs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_add_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_add_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_add_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_add_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_add_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_add_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_adds_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_adds_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_adds_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_adds_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_adds_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_adds_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_adds_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_adds_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_adds_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_adds_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_adds_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_adds_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_adds_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_adds_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_adds_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_adds_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_adds_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_adds_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_adds_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_adds_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_adds_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_adds_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_adds_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_adds_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_adds_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_adds_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_adds_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_adds_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_sub_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_sub_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_sub_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_sub_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_sub_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_sub_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_sub_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_sub_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_sub_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_sub_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_sub_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_sub_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_sub_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_sub_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_subs_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_subs_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_subs_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_subs_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_subs_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_subs_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_subs_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_subs_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_subs_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_subs_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_subs_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_subs_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_subs_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_subs_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_subs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_subs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_subs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_subs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_subs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_subs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_subs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_subs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_subs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_subs_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_subs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_subs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_subs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_subs_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mulhi_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_mulhi_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mulhi_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mulhi_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mulhi_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mulhi_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mulhi_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mulhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_mulhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mulhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mulhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mulhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mulhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mulhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mulhrs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mulhrs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mulhrs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mulhrs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mullo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_mullo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mullo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mullo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mullo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mullo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mullo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_max_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_max_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_max_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_max_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_max_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_max_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_max_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_max_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_max_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_max_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_max_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_max_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_min_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_min_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_min_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_min_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_min_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_min_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_min_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_min_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_min_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_min_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_min_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_min_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmplt_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmplt_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmplt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmplt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmplt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmplt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmplt_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmplt_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmplt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmplt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmplt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmplt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmplt_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmplt_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmplt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmplt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmplt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmplt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmplt_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmplt_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmplt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmplt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmplt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmplt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpgt_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpgt_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpgt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpgt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpgt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpgt_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpgt_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpgt_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpgt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpgt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpgt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpgt_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpgt_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpgt_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpgt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpgt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpgt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpgt_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpgt_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpgt_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpgt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpgt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpgt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpgt_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmple_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmple_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmple_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmple_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmple_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmple_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmple_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmple_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmple_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmple_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmple_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmple_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmple_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmple_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmple_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmple_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmple_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmple_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmple_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmple_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmple_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmple_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmple_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmple_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpge_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpge_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpge_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpge_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpge_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpge_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpge_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpge_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpge_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpge_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpge_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpge_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpge_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpge_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpge_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpge_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpge_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpge_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpge_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpge_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpge_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpge_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpge_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpge_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpeq_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpeq_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpeq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpeq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpeq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpeq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpeq_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpeq_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpeq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpeq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpeq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpeq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpeq_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpeq_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpeq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpeq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpeq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpeq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpeq_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpeq_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpeq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpeq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpeq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpeq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpneq_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpneq_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpneq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpneq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpneq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpneq_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpneq_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpneq_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpneq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpneq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpneq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpneq_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpneq_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpneq_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpneq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpneq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpneq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpneq_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmpneq_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmpneq_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmpneq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmpneq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmpneq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmpneq_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmp_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmp_epu16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmp_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmp_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmp_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmp_epu16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmp_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmp_epu8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmp_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmp_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmp_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmp_epu8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmp_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmp_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmp_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmp_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmp_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmp_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cmp_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cmp_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cmp_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cmp_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cmp_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cmp_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_add_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_add_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_and_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_and_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_and_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_and_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_and_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_and_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_and_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_and_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_max_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_max_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_max_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_max_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_min_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_min_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_min_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_min_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_mul_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_mul_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_mul_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_mul_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_mul_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_mul_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_mul_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_mul_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_or_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_or_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_or_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_or_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_reduce_or_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_reduce_or_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_reduce_or_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_reduce_or_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_loadu_epi16,avx512bw,True,stable,avx512bw.rs
x86,_mm256_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_loadu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_storeu_epi16,avx512bw,True,stable,avx512bw.rs
x86,_mm256_storeu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_storeu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_storeu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_mask_loadu_epi16,avx512bw,True,stable,avx512bw.rs
x86,_mm512_maskz_loadu_epi16,avx512bw,True,stable,avx512bw.rs
x86,_mm512_mask_loadu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm512_maskz_loadu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_mask_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm256_maskz_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm256_mask_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm256_maskz_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_maskz_loadu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_maskz_loadu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_mask_storeu_epi16,avx512bw,True,stable,avx512bw.rs
x86,_mm512_mask_storeu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_mask_storeu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm256_mask_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_storeu_epi16,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_madd_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_madd_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_madd_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_madd_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_madd_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_madd_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_madd_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_maddubs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_maddubs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_maddubs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_maddubs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_packs_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_packs_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_packs_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_packs_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_packs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_packs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_packs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_packs_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_packus_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_packus_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_packus_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_packus_epi32,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_packus_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_packus_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_packus_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_packus_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_avg_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_avg_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_avg_epu16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_avg_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_avg_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_avg_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_avg_epu16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_avg_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_avg_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_avg_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_avg_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_avg_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_avg_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_avg_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_sll_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_sll_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_sll_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_sll_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_sll_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_sll_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_sll_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_slli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_slli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_slli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_slli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_slli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_slli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_slli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_sllv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_sllv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_sllv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_sllv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_srl_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_srl_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_srl_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_srl_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_srl_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_srl_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_srl_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_srli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_srli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_srli_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_srli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_srli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_srli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_srli_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_srlv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_srlv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_srlv_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_srlv_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_sra_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_sra_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_sra_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_sra_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_sra_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_sra_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_sra_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_srai_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_srai_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_srai_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_srai_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_srai_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_srai_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_srai_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_srav_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_srav_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_srav_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_srav_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask2_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask2_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask2_permutex2var_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_permutexvar_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_blend_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_blend_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_blend_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_blend_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_blend_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_blend_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_broadcastw_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_broadcastw_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_broadcastw_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_broadcastw_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_broadcastw_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_broadcastw_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_broadcastw_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_broadcastb_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_broadcastb_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_broadcastb_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_broadcastb_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_broadcastb_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_broadcastb_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_broadcastb_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_unpackhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_unpackhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_unpackhi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_unpackhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_unpackhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_unpackhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_unpackhi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_unpackhi_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_unpackhi_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_unpackhi_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_unpackhi_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_unpackhi_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_unpackhi_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_unpackhi_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_unpacklo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_unpacklo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_unpacklo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_unpacklo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_unpacklo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_unpacklo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_unpacklo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_unpacklo_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_unpacklo_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_unpacklo_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_unpacklo_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_unpacklo_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_unpacklo_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_unpacklo_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_mov_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mov_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mov_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mov_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mov_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mov_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_mov_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_mov_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_mov_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_mov_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_mov_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_mov_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_set1_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_set1_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_set1_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_set1_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_set1_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_set1_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_set1_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_set1_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_set1_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_set1_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_set1_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_set1_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_shufflelo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_shufflelo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_shufflelo_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_shufflelo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_shufflelo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_shufflelo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_shufflelo_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_shufflehi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_shufflehi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_shufflehi_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_shufflehi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_shufflehi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_shufflehi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_shufflehi_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_shuffle_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_shuffle_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_shuffle_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_shuffle_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_test_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_test_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_test_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_test_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_test_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_test_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_test_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_test_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_test_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_test_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_test_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_test_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_testn_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_testn_epi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_testn_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_testn_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_testn_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_testn_epi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_testn_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_testn_epi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_testn_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_testn_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_testn_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_testn_epi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_store_mask64,avx512bw,True,stable,avx512bw.rs
x86,_store_mask32,avx512bw,True,stable,avx512bw.rs
x86,_load_mask64,avx512bw,True,stable,avx512bw.rs
x86,_load_mask32,avx512bw,True,stable,avx512bw.rs
x86,_mm512_sad_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_dbsad_epu8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_movepi16_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_movepi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_movepi16_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_movepi8_mask,avx512bw,False,stable,avx512bw.rs
x86,_mm256_movepi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_movepi8_mask,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_movm_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_movm_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_movm_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_movm_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_movm_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_movm_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_cvtmask32_u32,avx512bw,False,stable,avx512bw.rs
x86,_cvtu32_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kadd_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kadd_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kand_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kand_mask64,avx512bw,False,stable,avx512bw.rs
x86,_knot_mask32,avx512bw,False,stable,avx512bw.rs
x86,_knot_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kandn_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kandn_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kor_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kor_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kxor_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kxor_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kxnor_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kxnor_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kortest_mask32_u8,avx512bw,True,stable,avx512bw.rs
x86,_kortest_mask64_u8,avx512bw,True,stable,avx512bw.rs
x86,_kortestc_mask32_u8,avx512bw,False,stable,avx512bw.rs
x86,_kortestc_mask64_u8,avx512bw,False,stable,avx512bw.rs
x86,_kortestz_mask32_u8,avx512bw,False,stable,avx512bw.rs
x86,_kortestz_mask64_u8,avx512bw,False,stable,avx512bw.rs
x86,_kshiftli_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kshiftli_mask64,avx512bw,False,stable,avx512bw.rs
x86,_kshiftri_mask32,avx512bw,False,stable,avx512bw.rs
x86,_kshiftri_mask64,avx512bw,False,stable,avx512bw.rs
x86,_ktest_mask32_u8,avx512bw,True,stable,avx512bw.rs
x86,_ktest_mask64_u8,avx512bw,True,stable,avx512bw.rs
x86,_ktestc_mask32_u8,avx512bw,False,stable,avx512bw.rs
x86,_ktestc_mask64_u8,avx512bw,False,stable,avx512bw.rs
x86,_ktestz_mask32_u8,avx512bw,False,stable,avx512bw.rs
x86,_ktestz_mask64_u8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_kunpackw,avx512bw,False,stable,avx512bw.rs
x86,_mm512_kunpackd,avx512bw,False,stable,avx512bw.rs
x86,_mm512_cvtepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cvtepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_cvtepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_cvtepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cvtsepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cvtsepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_cvtsepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_cvtsepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cvtusepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cvtusepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_cvtusepi16_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_mask_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_cvtusepi16_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cvtepi8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cvtepi8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_cvtepi8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_cvtepi8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_cvtepi8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cvtepi8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_cvtepi8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_cvtepu8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_cvtepu8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_cvtepu8_epi16,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_cvtepu8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_cvtepu8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_cvtepu8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_cvtepu8_epi16,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_bslli_epi128,avx512bw,False,stable,avx512bw.rs
x86,_mm512_bsrli_epi128,avx512bw,False,stable,avx512bw.rs
x86,_mm512_alignr_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_mask_alignr_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm512_maskz_alignr_epi8,avx512bw,False,stable,avx512bw.rs
x86,_mm256_mask_alignr_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm256_maskz_alignr_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_mask_alignr_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm_maskz_alignr_epi8,avx512bw,avx512vl,False,stable,avx512bw.rs
x86,_mm512_mask_cvtsepi16_storeu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_mask_cvtsepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_cvtsepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_mask_cvtepi16_storeu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_mask_cvtepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_cvtepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_mask_cvtusepi16_storeu_epi8,avx512bw,True,stable,avx512bw.rs
x86,_mm256_mask_cvtusepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm_mask_cvtusepi16_storeu_epi8,avx512bw,avx512vl,True,stable,avx512bw.rs
x86,_mm512_broadcastmw_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm256_broadcastmw_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_broadcastmw_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm512_broadcastmb_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm256_broadcastmb_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_broadcastmb_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm512_conflict_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm512_mask_conflict_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm512_maskz_conflict_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm256_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_mask_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_maskz_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_mask_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_maskz_conflict_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm512_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm512_mask_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm512_maskz_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm256_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_mask_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_maskz_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_mask_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_maskz_conflict_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm512_lzcnt_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm512_mask_lzcnt_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm512_maskz_lzcnt_epi32,avx512cd,False,stable,avx512cd.rs
x86,_mm256_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_mask_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_maskz_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_mask_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_maskz_lzcnt_epi32,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm512_lzcnt_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm512_mask_lzcnt_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm512_maskz_lzcnt_epi64,avx512cd,False,stable,avx512cd.rs
x86,_mm256_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_mask_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm256_maskz_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_mask_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_maskz_lzcnt_epi64,avx512cd,avx512vl,False,stable,avx512cd.rs
x86,_mm_mask_and_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_and_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_and_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_and_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_and_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_and_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_and_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_and_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_and_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_and_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_and_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_and_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_and_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_and_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_andnot_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_andnot_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_andnot_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_andnot_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_andnot_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_andnot_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_andnot_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_andnot_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_andnot_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_andnot_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_andnot_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_andnot_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_andnot_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_andnot_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_or_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_or_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_or_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_or_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_or_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_or_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_or_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_or_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_or_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_or_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_or_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_or_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_or_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_or_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_xor_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_xor_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_xor_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_xor_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_xor_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_xor_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_xor_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_xor_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_xor_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_xor_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_xor_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_xor_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_xor_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_xor_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm256_broadcast_f32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_broadcast_f32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_broadcast_f32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_broadcast_f32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_f32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_f32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_broadcast_f32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_f32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_f32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm256_broadcast_f64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_broadcast_f64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_broadcast_f64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_broadcast_f64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_f64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_f64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_broadcast_i32x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_broadcast_i32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_i32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_i32x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_broadcast_i32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_i32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_i32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm256_broadcast_i64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_broadcast_i64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_broadcast_i64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_broadcast_i64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_broadcast_i64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_broadcast_i64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_extractf32x8_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_extractf32x8_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_extractf32x8_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm256_extractf64x2_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_extractf64x2_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_extractf64x2_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_extractf64x2_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_extractf64x2_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_extractf64x2_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_extracti32x8_epi32,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_extracti32x8_epi32,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_extracti32x8_epi32,avx512dq,False,stable,avx512dq.rs
x86,_mm256_extracti64x2_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_extracti64x2_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_extracti64x2_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_extracti64x2_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_extracti64x2_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_extracti64x2_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_insertf32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_insertf32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_insertf32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm256_insertf64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_insertf64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_insertf64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_insertf64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_insertf64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_insertf64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_inserti32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_inserti32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_inserti32x8,avx512dq,False,stable,avx512dq.rs
x86,_mm256_inserti64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_inserti64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_inserti64x2,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_inserti64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_inserti64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_inserti64x2,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtepi64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtepi64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtepu64_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtepu64_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvtps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvttpd_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvttps_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvttpd_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_cvttps_epu64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86,_mm_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_mullo_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_mullo_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_mullo_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_mullo_epi64,avx512dq,False,stable,avx512dq.rs
x86,_cvtmask8_u32,avx512dq,False,stable,avx512dq.rs
x86,_cvtu32_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kadd_mask16,avx512dq,False,stable,avx512dq.rs
x86,_kadd_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kand_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kandn_mask8,avx512dq,False,stable,avx512dq.rs
x86,_knot_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kor_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kxnor_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kxor_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kortest_mask8_u8,avx512dq,True,stable,avx512dq.rs
x86,_kortestc_mask8_u8,avx512dq,False,stable,avx512dq.rs
x86,_kortestz_mask8_u8,avx512dq,False,stable,avx512dq.rs
x86,_kshiftli_mask8,avx512dq,False,stable,avx512dq.rs
x86,_kshiftri_mask8,avx512dq,False,stable,avx512dq.rs
x86,_ktest_mask16_u8,avx512dq,True,stable,avx512dq.rs
x86,_ktest_mask8_u8,avx512dq,True,stable,avx512dq.rs
x86,_ktestc_mask16_u8,avx512dq,False,stable,avx512dq.rs
x86,_ktestc_mask8_u8,avx512dq,False,stable,avx512dq.rs
x86,_ktestz_mask16_u8,avx512dq,False,stable,avx512dq.rs
x86,_ktestz_mask8_u8,avx512dq,False,stable,avx512dq.rs
x86,_load_mask8,avx512dq,True,stable,avx512dq.rs
x86,_store_mask8,avx512dq,True,stable,avx512dq.rs
x86,_mm_movepi32_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_movepi32_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_movepi32_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_movepi64_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_movepi64_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_movepi64_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_movm_epi32,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_movm_epi32,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_movm_epi32,avx512dq,False,stable,avx512dq.rs
x86,_mm_movm_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_movm_epi64,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_movm_epi64,avx512dq,False,stable,avx512dq.rs
x86,_mm512_range_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_range_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_range_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_range_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_range_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_range_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_range_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_range_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_range_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_range_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_range_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_range_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_range_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_range_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_range_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm512_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_reduce_pd,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86,_mm512_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_maskz_reduce_ps,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm512_maskz_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_maskz_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86,_mm_fpclass_pd_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_fpclass_pd_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_fpclass_pd_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_fpclass_pd_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_fpclass_ps_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm_mask_fpclass_ps_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_fpclass_ps_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm256_mask_fpclass_ps_mask,avx512dq,avx512vl,False,stable,avx512dq.rs
x86,_mm512_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm512_mask_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm_mask_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
x86,_mm512_abs_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_abs_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_abs_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_abs_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_abs_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_abs_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_abs_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_abs_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_abs_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_abs_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_abs_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_abs_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_abs_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_abs_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_abs_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mov_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mov_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mov_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mov_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mov_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mov_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_mov_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mov_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mov_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mov_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mov_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mov_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_mov_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mov_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mov_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mov_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mov_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mov_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_mov_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mov_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mov_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mov_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mov_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mov_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_add_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_add_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_add_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_add_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_add_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_add_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_add_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_add_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_add_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_add_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_add_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_add_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_add_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_add_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_add_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_add_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_add_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_add_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_add_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_add_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sub_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sub_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sub_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sub_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sub_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sub_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sub_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sub_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sub_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sub_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mul_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mul_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mul_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mul_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mul_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mullo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mullo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mullo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mullo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mullo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mullo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mullo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mullox_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mullox_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mul_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mul_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mul_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mul_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mul_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mul_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mul_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mul_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mul_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mul_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mul_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_mul_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_mul_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_mul_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_mul_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_div_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_div_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_div_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_div_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_div_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_div_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_div_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_div_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_div_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_div_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_div_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_div_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_div_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_div_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_max_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_max_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_max_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_max_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_max_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_epu64,avx512f,False,stable,avx512f.rs
x86,_mm256_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_max_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_min_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_min_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_min_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_min_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_min_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_epu64,avx512f,False,stable,avx512f.rs
x86,_mm256_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_min_epu64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sqrt_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sqrt_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sqrt_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sqrt_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sqrt_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sqrt_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sqrt_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sqrt_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sqrt_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sqrt_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sqrt_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sqrt_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmaddsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmaddsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmaddsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmaddsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmaddsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmaddsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmaddsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmaddsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmaddsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmaddsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmsubadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsubadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsubadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsubadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmsubadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fmsubadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsubadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsubadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsubadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fmsubadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fnmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmadd_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fnmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmadd_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fnmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmsub_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fnmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmsub_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask3_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rcp14_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rcp14_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rcp14_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rcp14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rcp14_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rcp14_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rcp14_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rcp14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rsqrt14_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rsqrt14_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_getexp_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getexp_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getexp_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_getexp_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_getexp_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getexp_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getexp_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_getexp_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_roundscale_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_roundscale_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_roundscale_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_roundscale_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_roundscale_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_roundscale_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_scalef_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_scalef_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_scalef_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_scalef_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_scalef_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_scalef_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_scalef_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_scalef_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_ternarylogic_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_ternarylogic_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_getmant_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getmant_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getmant_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_getmant_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_getmant_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getmant_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getmant_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_getmant_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_add_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_add_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_add_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_add_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_sub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_sub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mul_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mul_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_mul_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_mul_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_div_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_div_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_div_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_div_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_div_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_div_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask3_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_max_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_max_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_max_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_max_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_min_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_min_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_min_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_min_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtpslo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtpslo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtpd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtpd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtpd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtpd_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtpd_pslo,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtpd_pslo,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtepi8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu8_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu8_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu8_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu8_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu16_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu16_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu16_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu16_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu32_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu32_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi32_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi32_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi32_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi32_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi32_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtepu32_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu32_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepu32_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepu32_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi32lo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32lo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtepu32lo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepu32lo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtsepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtsepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtsepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtsepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtsepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtusepi32_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtusepi32_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtusepi64_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtusepi64_epi16,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86,_mm256_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtusepi64_epi8,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvt_roundps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvt_roundps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvt_roundps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvt_roundps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtps_ph,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtps_ph,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtps_ph,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtps_ph,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtph_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtph_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtph_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvtph_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvtph_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvtph_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvtph_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvttps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvttps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvttps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvttps_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvttps_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_maskz_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_cvttpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvttpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvttpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvttpd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86,_mm256_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_cvttpd_epu32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_setzero_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_setzero_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_setzero,avx512f,False,stable,avx512f.rs
x86,_mm512_setzero_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_setzero_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_setr_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_set_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_set_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_set4_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_set4_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_set4_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_setr4_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_setr4_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_setr4_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_set_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_setr_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_i32gather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32gather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_i64gather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64gather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_i64gather_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64gather_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_i32gather_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32gather_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_i32gather_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32gather_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_i32gather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32gather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i64gather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64gather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i64gather_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64gather_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_i32scatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32scatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_i64scatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64scatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_i32scatter_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32scatter_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_i64scatter_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64scatter_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_i32scatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32scatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i64scatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64scatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i32scatter_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32scatter_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_i64scatter_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i64scatter_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_i32logather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32logather_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i32logather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32logather_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_i32loscatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_i32loscatter_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_i32scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i32scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i32scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i32scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i32scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i32scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i32scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i32scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i64scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i64scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i64scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i64scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i64scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i64scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_i64scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_i64scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i32gather_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i32gather_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i32gather_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i32gather_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i64gather_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i64gather_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i64gather_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mmask_i64gather_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i32scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i32scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i32scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i32scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i32scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i32scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i32scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i32scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i64scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i64scatter_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i64scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i64scatter_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i64scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i64scatter_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_i64scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_i64scatter_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i32gather_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i32gather_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i32gather_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i32gather_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i64gather_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i64gather_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i64gather_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mmask_i64gather_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_compress_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_compress_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_compress_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_compress_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_compress_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_compress_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_compress_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_compress_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_compress_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_compress_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_compress_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_compress_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_compress_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_compress_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_compress_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_compress_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_compress_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_compress_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_compress_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_compress_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_compress_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_compress_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_compress_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_compress_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_compressstoreu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_compressstoreu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_compressstoreu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_compressstoreu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_compressstoreu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_compressstoreu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_compressstoreu_ps,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_compressstoreu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_compressstoreu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_compressstoreu_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_compressstoreu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_compressstoreu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_expand_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_expand_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_expand_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_expand_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_expand_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_expand_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_expand_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_expand_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_expand_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_expand_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_expand_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_expand_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_expand_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_expand_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_expand_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_expand_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_expand_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_expand_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_expand_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_expand_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_expand_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_expand_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_expand_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_expand_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rol_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rol_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rol_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rol_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_ror_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_ror_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_ror_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_ror_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rol_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rol_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rol_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rol_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_ror_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_ror_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_ror_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_ror_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_slli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_slli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_slli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_slli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_slli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_slli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_slli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srli_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srli_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_slli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_slli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_slli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_slli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_slli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_slli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_slli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srli_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srli_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sll_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sll_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sll_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sll_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sll_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sll_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sll_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srl_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srl_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srl_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srl_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srl_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srl_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srl_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sll_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sll_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sll_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sll_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sll_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sll_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sll_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srl_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srl_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srl_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srl_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srl_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srl_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srl_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sra_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sra_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sra_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sra_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sra_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sra_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sra_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sra_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sra_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sra_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sra_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srai_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srai_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srai_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srai_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srai_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srai_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srai_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srai_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srai_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srai_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srai_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srav_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srav_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srav_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srav_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srav_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srav_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srav_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srav_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srav_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srav_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srav_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rolv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rolv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rolv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rolv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rorv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rorv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rorv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rorv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rolv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rolv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rolv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rolv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_rorv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_rorv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_rorv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_rorv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sllv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sllv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sllv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sllv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sllv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sllv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sllv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srlv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srlv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srlv_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srlv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srlv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srlv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srlv_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_sllv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_sllv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_sllv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_sllv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_sllv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_sllv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_sllv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_srlv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_srlv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_srlv_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_srlv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_srlv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_srlv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_srlv_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permute_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permute_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permute_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_permute_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permute_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permute_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permute_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permute_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permute_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permute_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_permute_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permute_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permute_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permute_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutevar_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutevar_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_permutevar_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutevar_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutevar_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_permutevar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutevar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutevar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutevar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutevar_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutevar_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutevar_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_permutevar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutevar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutevar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutevar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_permutexvar_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutexvar_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutexvar_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_permutexvar_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutexvar_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutexvar_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_permutexvar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutexvar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutexvar_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_permutexvar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutexvar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutexvar_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask2_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask2_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask2_permutex2var_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask2_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask2_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask2_permutex2var_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask2_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask2_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask2_permutex2var_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask2_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask2_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask2_permutex2var_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_shuffle_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_shuffle_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_shuffle_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_shuffle_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_shuffle_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_shuffle_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_shuffle_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_i64x2,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_i64x2,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_i64x2,avx512f,False,stable,avx512f.rs
x86,_mm256_shuffle_i64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_i64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_i64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_shuffle_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_shuffle_f64x2,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_shuffle_f64x2,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_shuffle_f64x2,avx512f,False,stable,avx512f.rs
x86,_mm256_shuffle_f64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_shuffle_f64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_shuffle_f64x2,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_extractf32x4_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_extractf32x4_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_extractf32x4_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_extractf32x4_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_extractf32x4_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_extractf32x4_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_extracti64x4_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_extracti64x4_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_extracti64x4_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_extractf64x4_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_extractf64x4_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_extractf64x4_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_extracti32x4_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_extracti32x4_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_extracti32x4_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_extracti32x4_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_extracti32x4_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_extracti32x4_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_moveldup_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_moveldup_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_moveldup_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_moveldup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_moveldup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_moveldup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_moveldup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_movehdup_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_movehdup_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_movehdup_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_movehdup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_movehdup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_movehdup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_movehdup_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_movedup_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_movedup_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_movedup_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_movedup_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_movedup_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_movedup_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_movedup_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_inserti32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_inserti32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_inserti32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_inserti32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_inserti32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_inserti32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_inserti64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_inserti64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_inserti64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_insertf32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_insertf32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_insertf32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_insertf32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_insertf32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_insertf32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_insertf64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_insertf64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_insertf64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_unpackhi_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpackhi_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpackhi_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpackhi_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpackhi_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpackhi_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpackhi_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpackhi_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpackhi_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpackhi_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpackhi_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpackhi_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpackhi_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpackhi_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpackhi_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpackhi_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpackhi_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpackhi_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpackhi_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpackhi_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpackhi_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpackhi_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpackhi_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpackhi_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpackhi_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpackhi_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpackhi_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpackhi_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpacklo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpacklo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpacklo_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpacklo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpacklo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpacklo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpacklo_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpacklo_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpacklo_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpacklo_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpacklo_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpacklo_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpacklo_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpacklo_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpacklo_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpacklo_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpacklo_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpacklo_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpacklo_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpacklo_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpacklo_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_unpacklo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_unpacklo_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_unpacklo_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_unpacklo_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_unpacklo_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_unpacklo_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_unpacklo_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_castps128_ps512,avx512f,False,stable,avx512f.rs
x86,_mm512_castps256_ps512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextps128_ps512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextps256_ps512,avx512f,False,stable,avx512f.rs
x86,_mm512_castps512_ps128,avx512f,False,stable,avx512f.rs
x86,_mm512_castps512_ps256,avx512f,False,stable,avx512f.rs
x86,_mm512_castps_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_castps_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd128_pd512,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd256_pd512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextpd128_pd512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextpd256_pd512,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd512_pd128,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd512_pd256,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_castpd_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi128_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi256_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextsi128_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_zextsi256_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi512_si128,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi512_si256,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi512_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_castsi512_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtsi512_si32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtss_f32,avx512f,False,stable,avx512f.rs
x86,_mm512_cvtsd_f64,avx512f,False,stable,avx512f.rs
x86,_mm512_broadcastd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcastd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcastd_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_broadcastd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcastd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_broadcastd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_broadcastd_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcastq_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcastq_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcastq_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_broadcastq_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcastq_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_broadcastq_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_broadcastq_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcastss_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcastss_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcastss_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_broadcastss_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcastss_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_broadcastss_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_broadcastss_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcastsd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcastsd_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcastsd_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_broadcastsd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcastsd_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcast_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcast_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcast_i32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_broadcast_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_broadcast_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcast_i32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcast_i64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcast_i64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcast_i64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_broadcast_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcast_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcast_f32x4,avx512f,False,stable,avx512f.rs
x86,_mm256_broadcast_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_broadcast_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_broadcast_f32x4,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_broadcast_f64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_broadcast_f64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_broadcast_f64x4,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_blend_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_blend_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_blend_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_blend_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_blend_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_blend_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_blend_ps,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_blend_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_blend_ps,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_mask_blend_pd,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_blend_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_blend_pd,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_alignr_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_alignr_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_alignr_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_alignr_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_alignr_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_alignr_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_alignr_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_alignr_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_and_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_and_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_and_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_and_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_and_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_and_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_and_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_and_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_and_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_and_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_and_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_and_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_and_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_and_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_and_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_or_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_or_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_or_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_or_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_or_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_or_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_or_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_or_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_or_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_xor_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_xor_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_xor_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_xor_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_xor_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_xor_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_xor_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_xor_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_xor_si512,avx512f,False,stable,avx512f.rs
x86,_mm512_andnot_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_andnot_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_andnot_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_andnot_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_andnot_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_andnot_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_andnot_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_andnot_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_andnot_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_andnot_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_andnot_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_andnot_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_andnot_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_andnot_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_andnot_si512,avx512f,False,stable,avx512f.rs
x86,_cvtmask16_u32,avx512f,False,stable,avx512f.rs
x86,_cvtu32_mask16,avx512f,False,stable,avx512f.rs
x86,_kand_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_kand,avx512f,False,stable,avx512f.rs
x86,_kor_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_kor,avx512f,False,stable,avx512f.rs
x86,_kxor_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_kxor,avx512f,False,stable,avx512f.rs
x86,_knot_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_knot,avx512f,False,stable,avx512f.rs
x86,_kandn_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_kandn,avx512f,False,stable,avx512f.rs
x86,_kxnor_mask16,avx512f,False,stable,avx512f.rs
x86,_mm512_kxnor,avx512f,False,stable,avx512f.rs
x86,_kortest_mask16_u8,avx512f,True,stable,avx512f.rs
x86,_kortestc_mask16_u8,avx512f,False,stable,avx512f.rs
x86,_kortestz_mask16_u8,avx512f,False,stable,avx512f.rs
x86,_kshiftli_mask16,avx512f,False,stable,avx512f.rs
x86,_kshiftri_mask16,avx512f,False,stable,avx512f.rs
x86,_load_mask16,avx512f,True,stable,avx512f.rs
x86,_store_mask16,avx512f,True,stable,avx512f.rs
x86,_mm512_kmov,avx512f,False,stable,avx512f.rs
x86,_mm512_int2mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask2int,avx512f,False,stable,avx512f.rs
x86,_mm512_kunpackb,avx512f,False,stable,avx512f.rs
x86,_mm512_kortestc,avx512f,False,stable,avx512f.rs
x86,_mm512_kortestz,avx512f,False,stable,avx512f.rs
x86,_mm512_test_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_test_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_test_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_test_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_test_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_test_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_test_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_test_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_test_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_test_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_test_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_test_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_testn_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_testn_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_testn_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_testn_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_testn_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_testn_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_testn_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_testn_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_testn_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_testn_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_testn_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_testn_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_stream_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_stream_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_stream_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_stream_load_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_set_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_setr_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_set1_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_set1_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_set_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_set1_epi8,avx512f,False,stable,avx512f.rs
x86,_mm512_set1_epi16,avx512f,False,stable,avx512f.rs
x86,_mm512_set1_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_set1_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_set1_epi32,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_set1_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_set1_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_set1_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_set1_epi32,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_set1_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_set1_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_maskz_set1_epi64,avx512f,False,stable,avx512f.rs
x86,_mm256_mask_set1_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_maskz_set1_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_set1_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_maskz_set1_epi64,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_set4_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_setr4_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_cmplt_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmple_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmp_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_ps_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_ps_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_ps_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_ps_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmple_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmp_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_pd_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_pd_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_pd_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_pd_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
x86,_mm_cmp_ss_mask,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cmp_ss_mask,avx512f,False,stable,avx512f.rs
x86,_mm_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
x86,_mm_cmp_sd_mask,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cmp_sd_mask,avx512f,False,stable,avx512f.rs
x86,_mm_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_cmplt_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmplt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmplt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmplt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmplt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpgt_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpgt_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpgt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpgt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpgt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpgt_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmple_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmple_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmple_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmple_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmple_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpge_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpge_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpge_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpge_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpge_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpge_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpeq_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpeq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpeq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpeq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpeq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpneq_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpneq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpneq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpneq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpneq_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_epu32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_epu32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmplt_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmplt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmplt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmplt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmplt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpgt_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpgt_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpgt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpgt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpgt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpgt_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmple_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmple_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmple_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmple_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmple_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpge_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpge_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpge_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpge_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpge_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpge_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpeq_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpeq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpeq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpeq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpeq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpneq_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpneq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpneq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpneq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpneq_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_epi32_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_epi32_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmplt_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmplt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmplt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmplt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmplt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpgt_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpgt_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpgt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpgt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpgt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpgt_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmple_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmple_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmple_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmple_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmple_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpge_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpge_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpge_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpge_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpge_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpge_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpeq_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpeq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpeq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpeq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpeq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpneq_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpneq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpneq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpneq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpneq_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_epu64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_epu64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmplt_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmplt_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmplt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmplt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmplt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmplt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpgt_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpgt_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpgt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpgt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpgt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpgt_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmple_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmple_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmple_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmple_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmple_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmple_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpge_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpge_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpge_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpge_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpge_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpge_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpeq_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpeq_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpeq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpeq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpeq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpeq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmpneq_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmpneq_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmpneq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmpneq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmpneq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmpneq_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_cmp_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_cmp_epi64_mask,avx512f,False,stable,avx512f.rs
x86,_mm256_cmp_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm256_mask_cmp_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_cmp_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm_mask_cmp_epi64_mask,avx512f,avx512vl,False,stable,avx512f.rs
x86,_mm512_reduce_add_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_add_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_add_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_add_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_add_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_add_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_add_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_add_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_mul_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_mul_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_mul_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_mul_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_mul_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_mul_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_mul_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_mul_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_max_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_max_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_epu32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_epu64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_min_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_min_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_and_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_and_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_and_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_and_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_or_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_or_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_reduce_or_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_mask_reduce_or_epi64,avx512f,False,stable,avx512f.rs
x86,_mm512_undefined_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_undefined_ps,avx512f,False,stable,avx512f.rs
x86,_mm512_undefined_epi32,avx512f,False,stable,avx512f.rs
x86,_mm512_undefined,avx512f,False,stable,avx512f.rs
x86,_mm512_loadu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtsepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtsepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtsepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtusepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtusepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtusepi32_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtsepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtsepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtsepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtusepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtusepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtusepi32_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_storeu_epi16,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_storeu_epi8,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtsepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtsepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtsepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_cvtusepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_cvtusepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_cvtusepi64_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_storeu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_loadu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_storeu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_storeu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_storeu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_loadu_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_storeu_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_loadu_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_storeu_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_loadu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_storeu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_load_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_store_si512,avx512f,True,stable,avx512f.rs
x86,_mm512_load_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_store_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_store_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_store_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_load_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_store_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_store_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_store_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_load_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_store_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_load_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_store_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_loadu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_loadu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_loadu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_loadu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_loadu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_loadu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_loadu_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_loadu_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_loadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_loadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_loadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_loadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_loadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_loadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_loadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_loadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_loadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_loadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_load_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_load_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_load_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_load_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_load_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_load_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_load_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_load_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_load_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_load_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_load_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_load_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_load_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_load_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_load_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_load_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_load_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_load_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_load_ss,avx512f,True,stable,avx512f.rs
x86,_mm_maskz_load_ss,avx512f,True,stable,avx512f.rs
x86,_mm_mask_load_sd,avx512f,True,stable,avx512f.rs
x86,_mm_maskz_load_sd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_storeu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_storeu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_storeu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_storeu_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_storeu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_storeu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_storeu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_storeu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_storeu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_storeu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_storeu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_store_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_store_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_store_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_store_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_store_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_store_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_store_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_mask_store_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_store_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_store_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_store_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_store_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_store_ss,avx512f,True,stable,avx512f.rs
x86,_mm_mask_store_sd,avx512f,True,stable,avx512f.rs
x86,_mm512_mask_expandloadu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_expandloadu_epi32,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_expandloadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_expandloadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_expandloadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_expandloadu_epi32,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_expandloadu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_expandloadu_epi64,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_expandloadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_expandloadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_expandloadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_expandloadu_epi64,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_expandloadu_ps,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_expandloadu_ps,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_expandloadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_expandloadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_expandloadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_expandloadu_ps,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_mask_expandloadu_pd,avx512f,True,stable,avx512f.rs
x86,_mm512_maskz_expandloadu_pd,avx512f,True,stable,avx512f.rs
x86,_mm256_mask_expandloadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm256_maskz_expandloadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_mask_expandloadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm_maskz_expandloadu_pd,avx512f,avx512vl,True,stable,avx512f.rs
x86,_mm512_setr_pd,avx512f,False,stable,avx512f.rs
x86,_mm512_set_pd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_move_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_move_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_move_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_move_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_add_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_add_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_add_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_add_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_mul_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_mul_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_mul_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_mul_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_div_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_div_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_div_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_div_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_max_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_max_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_max_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_max_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_min_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_min_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_min_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_min_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sqrt_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sqrt_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_sd,avx512f,False,stable,avx512f.rs
x86,_mm_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_rcp14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_rcp14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_rcp14_ss,avx512f,False,stable,avx512f.rs
x86,_mm_rcp14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_rcp14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_rcp14_sd,avx512f,False,stable,avx512f.rs
x86,_mm_getexp_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getexp_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getexp_ss,avx512f,False,stable,avx512f.rs
x86,_mm_getexp_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getexp_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getexp_sd,avx512f,False,stable,avx512f.rs
x86,_mm_getmant_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getmant_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getmant_ss,avx512f,False,stable,avx512f.rs
x86,_mm_getmant_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getmant_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getmant_sd,avx512f,False,stable,avx512f.rs
x86,_mm_roundscale_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_roundscale_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_ss,avx512f,False,stable,avx512f.rs
x86,_mm_roundscale_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_roundscale_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_sd,avx512f,False,stable,avx512f.rs
x86,_mm_scalef_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_scalef_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_scalef_ss,avx512f,False,stable,avx512f.rs
x86,_mm_scalef_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_scalef_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_scalef_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_sd,avx512f,False,stable,avx512f.rs
x86,_mm_add_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_add_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_add_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_add_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_add_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_add_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_sub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_sub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mul_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_mul_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_mul_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mul_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_mul_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_mul_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_div_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_div_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_div_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_div_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_div_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_div_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_max_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_max_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_max_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_max_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_max_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_max_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_min_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_min_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_min_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_min_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_min_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_min_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask3_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86,_mm_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cvtss_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_cvtss_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cvtsd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_cvtsd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_mask_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_maskz_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundss_si32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundss_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundss_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtss_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtss_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundsd_si32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundsd_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundsd_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtsd_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtsd_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundi32_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundsi32_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvt_roundu32_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvti32_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvti32_sd,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundss_si32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundss_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundss_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvttss_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvttss_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundsd_si32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundsd_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtt_roundsd_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvttsd_i32,avx512f,False,stable,avx512f.rs
x86,_mm_cvttsd_u32,avx512f,False,stable,avx512f.rs
x86,_mm_cvtu32_ss,avx512f,False,stable,avx512f.rs
x86,_mm_cvtu32_sd,avx512f,False,stable,avx512f.rs
x86,_mm_comi_round_ss,avx512f,False,stable,avx512f.rs
x86,_mm_comi_round_sd,avx512f,False,stable,avx512f.rs
x86,_mm_set_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_set_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_set_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_set_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_set1_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_set1_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_set1_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_setr_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_setr_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_setr_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_setzero_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_setzero_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_setzero_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_undefined_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_undefined_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_undefined_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castsi128_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castsi256_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castsi512_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_castph_si128,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castph_si256,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph_si512,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castph256_ph128,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph512_ph128,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph512_ph256,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_castph128_ph256,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph128_ph512,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_castph256_ph512,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_zextph128_ph256,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_zextph256_ph512,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_zextph128_ph512,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmp_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cmp_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cmp_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cmp_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cmp_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cmp_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cmp_round_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cmp_round_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmp_round_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cmp_round_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmp_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cmp_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comi_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comi_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comieq_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comige_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comigt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comile_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comilt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_comineq_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomieq_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomige_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomigt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomile_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomilt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_ucomineq_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_load_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm256_load_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm512_load_ph,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_load_sh,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_mask_load_sh,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_maskz_load_sh,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_loadu_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm256_loadu_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm512_loadu_ph,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_mask_move_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_move_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_move_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_store_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm256_store_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm512_store_ph,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_store_sh,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_mask_store_sh,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_storeu_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm256_storeu_ph,avx512fp16,avx512vl,True,unstable,avx512fp16.rs
x86,_mm512_storeu_ph,avx512fp16,True,unstable,avx512fp16.rs
x86,_mm_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_add_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_add_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_add_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_add_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_add_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_add_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_add_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_add_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_add_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_add_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_add_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_add_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_sub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_sub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_sub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_sub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_sub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_sub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_sub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_sub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_sub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_sub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_sub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_mul_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_mul_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_mul_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mul_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_mul_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_mul_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_div_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_div_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_div_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_div_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_div_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_div_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_div_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_div_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_div_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_div_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_div_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_div_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_div_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_mul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_mul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_mul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_mul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_mul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_mul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_mul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_mul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fcmul_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fcmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fcmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fcmul_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fcmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fcmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fcmul_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmul_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmul_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_abs_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_abs_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_abs_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_conj_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_conj_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_conj_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_conj_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fcmadd_pch,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fcmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fcmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fcmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fcmadd_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fcmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fcmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fcmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fcmadd_round_pch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fcmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmadd_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fcmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fcmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fcmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fcmadd_round_sch,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fnmadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fnmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fnmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fnmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fnmadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fnmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fnmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fnmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fnmadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmadd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmadd_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fnmsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fnmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fnmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fnmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fnmsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fnmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fnmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fnmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fnmsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmsub_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fnmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fnmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask3_fnmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_fnmsub_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmaddsub_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmaddsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmaddsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmaddsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmaddsub_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmaddsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmaddsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmaddsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmaddsub_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask3_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask3_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_fmsubadd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fmsubadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmsubadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmsubadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmsubadd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_fmsubadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fmsubadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask3_fmsubadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_fmsubadd_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_rcp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_rcp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_rcp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_rcp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_rcp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_rcp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_rcp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_rsqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_rsqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_rsqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_rsqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_rsqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_rsqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_rsqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_sqrt_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_sqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_sqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_sqrt_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_sqrt_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_sqrt_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_sqrt_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_sqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_sqrt_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_sqrt_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_sqrt_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_sqrt_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_max_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_max_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_max_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_max_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_max_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_max_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_max_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_max_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_max_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_max_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_max_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_max_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_min_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_min_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_min_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_min_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_min_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_min_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_min_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_min_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_min_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_min_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_min_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_min_round_sh,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_getexp_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_getexp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_getexp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_getexp_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_getexp_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_getexp_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_getexp_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_getexp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_getexp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_getexp_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_getexp_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_getexp_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_getexp_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_getmant_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_getmant_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_getmant_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_getmant_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_getmant_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_getmant_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_getmant_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_getmant_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_getmant_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_getmant_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_getmant_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_getmant_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_getmant_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_roundscale_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_roundscale_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_roundscale_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_roundscale_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_roundscale_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_roundscale_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_roundscale_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_roundscale_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_roundscale_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_roundscale_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_roundscale_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_roundscale_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_roundscale_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_scalef_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_scalef_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_scalef_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_scalef_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_scalef_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_scalef_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_scalef_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_scalef_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_scalef_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_scalef_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_scalef_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_scalef_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_scalef_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_reduce_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_reduce_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_reduce_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_reduce_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_reduce_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_reduce_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_reduce_round_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_reduce_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_reduce_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_reduce_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_reduce_round_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_reduce_add_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_reduce_add_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_reduce_mul_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_reduce_mul_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_reduce_min_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_reduce_min_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_reduce_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_reduce_max_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_reduce_max_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fpclass_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_fpclass_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_fpclass_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_fpclass_ph_mask,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_fpclass_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_fpclass_ph_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_fpclass_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_fpclass_sh_mask,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_blend_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_blend_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_mask_blend_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_permutex2var_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_permutex2var_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_permutex2var_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_permutexvar_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_permutexvar_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_permutexvar_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepi16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepi16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepu16_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepu16_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepi32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepi32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvti32_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundi32_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepu32_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepu32_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtu32_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundu32_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepi64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepi64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtepu64_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundepu64_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtxps_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtxps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtxps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtxps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtx_roundps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtx_roundps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtx_roundps_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvt_roundss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvt_roundss_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtpd_ph,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundpd_ph,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvt_roundsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvt_roundsd_sh,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epi16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epi16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epu16,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epu16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsh_i32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundsh_i32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsh_u32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundsh_u32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epi32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epi32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttsh_i32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtt_roundsh_i32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epu32,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epu32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttsh_u32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtt_roundsh_u32,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epi64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epi64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvttph_epu64,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvttph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvttph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvttph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtt_roundph_epu64,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtxph_ps,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtxph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtxph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtxph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtx_roundph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtx_roundph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtx_roundph_ps,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvt_roundsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvt_roundsh_ss,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_mask_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm256_maskz_cvtph_pd,avx512fp16,avx512vl,False,unstable,avx512fp16.rs
x86,_mm512_cvtph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvtph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvtph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvt_roundph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_mask_cvt_roundph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_maskz_cvt_roundph_pd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvtsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvtsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvt_roundsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_mask_cvt_roundsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_maskz_cvt_roundsh_sd,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsh_h,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm256_cvtsh_h,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_cvtsh_h,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsi128_si16,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm_cvtsi16_si128,avx512fp16,False,unstable,avx512fp16.rs
x86,_mm512_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm512_mask_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm512_maskz_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm512_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm512_mask_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm512_maskz_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86,_mm256_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86,_mm256_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm256_mask_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm256_maskz_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm256_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86,_mm256_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm256_mask_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm256_maskz_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86,_mm_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_mask_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_maskz_madd52hi_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86,_mm_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_mask_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm_maskz_madd52lo_epu64,avx512ifma,avx512vl,False,stable,avx512ifma.rs
x86,_mm512_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_mask_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_maskz_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_mask2_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm256_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_mask_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_maskz_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_mask2_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_mask_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_maskz_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_mask2_permutex2var_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm512_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_mask_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_maskz_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm256_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_mask_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_maskz_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_mask_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_maskz_permutexvar_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm512_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_mask_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm512_maskz_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86,_mm256_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_mask_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm256_maskz_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_mask_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm_maskz_multishift_epi64_epi8,avx512vbmi,avx512vl,False,stable,avx512vbmi.rs
x86,_mm512_mask_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm512_maskz_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm256_mask_expandloadu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm256_maskz_expandloadu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_mask_expandloadu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_maskz_expandloadu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm512_mask_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm512_maskz_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm256_mask_expandloadu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm256_maskz_expandloadu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_mask_expandloadu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_maskz_expandloadu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm512_mask_compressstoreu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm256_mask_compressstoreu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_mask_compressstoreu_epi16,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm512_mask_compressstoreu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86,_mm256_mask_compressstoreu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm_mask_compressstoreu_epi8,avx512vbmi2,avx512vl,True,stable,avx512vbmi2.rs
x86,_mm512_mask_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_mask_compress_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_compress_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_compress_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_compress_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_mask_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_mask_compress_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_compress_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_compress_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_compress_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_mask_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_mask_expand_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_expand_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_expand_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_expand_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_mask_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_mask_expand_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_expand_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_expand_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_expand_epi8,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdv_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdv_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdv_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdv_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdv_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdv_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shldi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shldi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shldi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shldi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdi_epi64,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdi_epi64,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdi_epi32,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdi_epi32,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_shrdi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_mask_shrdi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm512_maskz_shrdi_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86,_mm256_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_mask_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm256_maskz_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_mask_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm_maskz_shrdi_epi16,avx512vbmi2,avx512vl,False,stable,avx512vbmi2.rs
x86,_mm512_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_mask_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_maskz_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm256_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm256_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_mask_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_maskz_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_mask_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_maskz_dpwssd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm512_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_mask_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_maskz_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm256_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm256_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_mask_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_maskz_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_mask_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_maskz_dpwssds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm512_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_mask_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_maskz_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm256_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm256_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_mask_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_maskz_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_mask_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_maskz_dpbusd_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm512_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_mask_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm512_maskz_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86,_mm256_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm256_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_mask_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm256_maskz_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86,_mm_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_mask_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_maskz_dpbusds_epi32,avx512vnni,avx512vl,False,stable,avx512vnni.rs
x86,_mm_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm256_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86,_mm_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm256_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86,_mm512_popcnt_epi32,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm512_maskz_popcnt_epi32,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm512_mask_popcnt_epi32,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm256_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm256_maskz_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm256_mask_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_maskz_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_mask_popcnt_epi32,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm512_popcnt_epi64,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm512_maskz_popcnt_epi64,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm512_mask_popcnt_epi64,avx512vpopcntdq,False,stable,avx512vpopcntdq.rs
x86,_mm256_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm256_maskz_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm256_mask_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_maskz_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_mask_popcnt_epi64,avx512vpopcntdq,avx512vl,False,stable,avx512vpopcntdq.rs
x86,_mm_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm256_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm256_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86,_mm256_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86,_mm_cvtneeph_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm256_cvtneeph_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86,_mm256_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86,_mm_cvtneoph_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm256_cvtneoph_ps,avxneconvert,True,unstable,avxneconvert.rs
x86,_mm_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
x86,_mm256_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
x86,_bextr_u32,bmi1,False,stable,bmi1.rs
x86,_bextr2_u32,bmi1,False,stable,bmi1.rs
x86,_andn_u32,bmi1,False,stable,bmi1.rs
x86,_blsi_u32,bmi1,False,stable,bmi1.rs
x86,_blsmsk_u32,bmi1,False,stable,bmi1.rs
x86,_blsr_u32,bmi1,False,stable,bmi1.rs
x86,_tzcnt_u16,bmi1,False,stable,bmi1.rs
x86,_tzcnt_u32,bmi1,False,stable,bmi1.rs
x86,_mm_tzcnt_32,bmi1,False,stable,bmi1.rs
x86,_mulx_u32,bmi2,False,stable,bmi2.rs
x86,_bzhi_u32,bmi2,False,stable,bmi2.rs
x86,_pdep_u32,bmi2,False,stable,bmi2.rs
x86,_pext_u32,bmi2,False,stable,bmi2.rs
x86,_mm_cvtph_ps,f16c,False,stable,f16c.rs
x86,_mm256_cvtph_ps,f16c,False,stable,f16c.rs
x86,_mm_cvtps_ph,f16c,False,stable,f16c.rs
x86,_mm256_cvtps_ph,f16c,False,stable,f16c.rs
x86,_mm_fmadd_pd,fma,False,stable,fma.rs
x86,_mm256_fmadd_pd,fma,False,stable,fma.rs
x86,_mm_fmadd_ps,fma,False,stable,fma.rs
x86,_mm256_fmadd_ps,fma,False,stable,fma.rs
x86,_mm_fmadd_sd,fma,False,stable,fma.rs
x86,_mm_fmadd_ss,fma,False,stable,fma.rs
x86,_mm_fmaddsub_pd,fma,False,stable,fma.rs
x86,_mm256_fmaddsub_pd,fma,False,stable,fma.rs
x86,_mm_fmaddsub_ps,fma,False,stable,fma.rs
x86,_mm256_fmaddsub_ps,fma,False,stable,fma.rs
x86,_mm_fmsub_pd,fma,False,stable,fma.rs
x86,_mm256_fmsub_pd,fma,False,stable,fma.rs
x86,_mm_fmsub_ps,fma,False,stable,fma.rs
x86,_mm256_fmsub_ps,fma,False,stable,fma.rs
x86,_mm_fmsub_sd,fma,False,stable,fma.rs
x86,_mm_fmsub_ss,fma,False,stable,fma.rs
x86,_mm_fmsubadd_pd,fma,False,stable,fma.rs
x86,_mm256_fmsubadd_pd,fma,False,stable,fma.rs
x86,_mm_fmsubadd_ps,fma,False,stable,fma.rs
x86,_mm256_fmsubadd_ps,fma,False,stable,fma.rs
x86,_mm_fnmadd_pd,fma,False,stable,fma.rs
x86,_mm256_fnmadd_pd,fma,False,stable,fma.rs
x86,_mm_fnmadd_ps,fma,False,stable,fma.rs
x86,_mm256_fnmadd_ps,fma,False,stable,fma.rs
x86,_mm_fnmadd_sd,fma,False,stable,fma.rs
x86,_mm_fnmadd_ss,fma,False,stable,fma.rs
x86,_mm_fnmsub_pd,fma,False,stable,fma.rs
x86,_mm256_fnmsub_pd,fma,False,stable,fma.rs
x86,_mm_fnmsub_ps,fma,False,stable,fma.rs
x86,_mm256_fnmsub_ps,fma,False,stable,fma.rs
x86,_mm_fnmsub_sd,fma,False,stable,fma.rs
x86,_mm_fnmsub_ss,fma,False,stable,fma.rs
x86,_fxsave,fxsr,True,stable,fxsr.rs
x86,_fxrstor,fxsr,True,stable,fxsr.rs
x86,_mm512_gf2p8mul_epi8,gfni,avx512f,False,stable,gfni.rs
x86,_mm512_mask_gf2p8mul_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm512_maskz_gf2p8mul_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm256_gf2p8mul_epi8,gfni,avx,False,stable,gfni.rs
x86,_mm256_mask_gf2p8mul_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm256_maskz_gf2p8mul_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_gf2p8mul_epi8,gfni,False,stable,gfni.rs
x86,_mm_mask_gf2p8mul_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_maskz_gf2p8mul_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm512_gf2p8affine_epi64_epi8,gfni,avx512f,False,stable,gfni.rs
x86,_mm512_maskz_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm512_mask_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm256_gf2p8affine_epi64_epi8,gfni,avx,False,stable,gfni.rs
x86,_mm256_maskz_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm256_mask_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_gf2p8affine_epi64_epi8,gfni,False,stable,gfni.rs
x86,_mm_maskz_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_mask_gf2p8affine_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm512_gf2p8affineinv_epi64_epi8,gfni,avx512f,False,stable,gfni.rs
x86,_mm512_maskz_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm512_mask_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512f,False,stable,gfni.rs
x86,_mm256_gf2p8affineinv_epi64_epi8,gfni,avx,False,stable,gfni.rs
x86,_mm256_maskz_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm256_mask_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_gf2p8affineinv_epi64_epi8,gfni,False,stable,gfni.rs
x86,_mm_maskz_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_mask_gf2p8affineinv_epi64_epi8,gfni,avx512bw,avx512vl,False,stable,gfni.rs
x86,_mm_loadiwkey,kl,True,stable,kl.rs
x86,_mm_encodekey128_u32,kl,True,stable,kl.rs
x86,_mm_encodekey256_u32,kl,True,stable,kl.rs
x86,_mm_aesenc128kl_u8,kl,True,stable,kl.rs
x86,_mm_aesdec128kl_u8,kl,True,stable,kl.rs
x86,_mm_aesenc256kl_u8,kl,True,stable,kl.rs
x86,_mm_aesdec256kl_u8,kl,True,stable,kl.rs
x86,_mm_aesencwide128kl_u8,widekl,True,stable,kl.rs
x86,_mm_aesdecwide128kl_u8,widekl,True,stable,kl.rs
x86,_mm_aesencwide256kl_u8,widekl,True,stable,kl.rs
x86,_mm_aesdecwide256kl_u8,widekl,True,stable,kl.rs
x86,_mm_clmulepi64_si128,pclmulqdq,False,stable,pclmulqdq.rs
x86,_rdrand16_step,rdrand,False,stable,rdrand.rs
x86,_rdrand32_step,rdrand,False,stable,rdrand.rs
x86,_rdseed16_step,rdseed,False,stable,rdrand.rs
x86,_rdseed32_step,rdseed,False,stable,rdrand.rs
x86,_xbegin,rtm,True,unstable,rtm.rs
x86,_xend,rtm,True,unstable,rtm.rs
x86,_xabort,rtm,True,unstable,rtm.rs
x86,_xtest,rtm,True,unstable,rtm.rs
x86,_mm_sha1msg1_epu32,sha,False,stable,sha.rs
x86,_mm_sha1msg2_epu32,sha,False,stable,sha.rs
x86,_mm_sha1nexte_epu32,sha,False,stable,sha.rs
x86,_mm_sha1rnds4_epu32,sha,False,stable,sha.rs
x86,_mm_sha256msg1_epu32,sha,False,stable,sha.rs
x86,_mm_sha256msg2_epu32,sha,False,stable,sha.rs
x86,_mm_sha256rnds2_epu32,sha,False,stable,sha.rs
x86,_mm256_sha512msg1_epi64,sha512,avx,False,stable,sha.rs
x86,_mm256_sha512msg2_epi64,sha512,avx,False,stable,sha.rs
x86,_mm256_sha512rnds2_epi64,sha512,avx,False,stable,sha.rs
x86,_mm_sm3msg1_epi32,sm3,avx,False,stable,sha.rs
x86,_mm_sm3msg2_epi32,sm3,avx,False,stable,sha.rs
x86,_mm_sm3rnds2_epi32,sm3,avx,False,stable,sha.rs
x86,_mm_sm4key4_epi32,sm4,avx,False,stable,sha.rs
x86,_mm256_sm4key4_epi32,sm4,avx,False,stable,sha.rs
x86,_mm_sm4rnds4_epi32,sm4,avx,False,stable,sha.rs
x86,_mm256_sm4rnds4_epi32,sm4,avx,False,stable,sha.rs
x86,_mm_add_ss,sse,False,stable,sse.rs
x86,_mm_add_ps,sse,False,stable,sse.rs
x86,_mm_sub_ss,sse,False,stable,sse.rs
x86,_mm_sub_ps,sse,False,stable,sse.rs
x86,_mm_mul_ss,sse,False,stable,sse.rs
x86,_mm_mul_ps,sse,False,stable,sse.rs
x86,_mm_div_ss,sse,False,stable,sse.rs
x86,_mm_div_ps,sse,False,stable,sse.rs
x86,_mm_sqrt_ss,sse,False,stable,sse.rs
x86,_mm_sqrt_ps,sse,False,stable,sse.rs
x86,_mm_rcp_ss,sse,False,stable,sse.rs
x86,_mm_rcp_ps,sse,False,stable,sse.rs
x86,_mm_rsqrt_ss,sse,False,stable,sse.rs
x86,_mm_rsqrt_ps,sse,False,stable,sse.rs
x86,_mm_min_ss,sse,False,stable,sse.rs
x86,_mm_min_ps,sse,False,stable,sse.rs
x86,_mm_max_ss,sse,False,stable,sse.rs
x86,_mm_max_ps,sse,False,stable,sse.rs
x86,_mm_and_ps,sse,False,stable,sse.rs
x86,_mm_andnot_ps,sse,False,stable,sse.rs
x86,_mm_or_ps,sse,False,stable,sse.rs
x86,_mm_xor_ps,sse,False,stable,sse.rs
x86,_mm_cmpeq_ss,sse,False,stable,sse.rs
x86,_mm_cmplt_ss,sse,False,stable,sse.rs
x86,_mm_cmple_ss,sse,False,stable,sse.rs
x86,_mm_cmpgt_ss,sse,False,stable,sse.rs
x86,_mm_cmpge_ss,sse,False,stable,sse.rs
x86,_mm_cmpneq_ss,sse,False,stable,sse.rs
x86,_mm_cmpnlt_ss,sse,False,stable,sse.rs
x86,_mm_cmpnle_ss,sse,False,stable,sse.rs
x86,_mm_cmpngt_ss,sse,False,stable,sse.rs
x86,_mm_cmpnge_ss,sse,False,stable,sse.rs
x86,_mm_cmpord_ss,sse,False,stable,sse.rs
x86,_mm_cmpunord_ss,sse,False,stable,sse.rs
x86,_mm_cmpeq_ps,sse,False,stable,sse.rs
x86,_mm_cmplt_ps,sse,False,stable,sse.rs
x86,_mm_cmple_ps,sse,False,stable,sse.rs
x86,_mm_cmpgt_ps,sse,False,stable,sse.rs
x86,_mm_cmpge_ps,sse,False,stable,sse.rs
x86,_mm_cmpneq_ps,sse,False,stable,sse.rs
x86,_mm_cmpnlt_ps,sse,False,stable,sse.rs
x86,_mm_cmpnle_ps,sse,False,stable,sse.rs
x86,_mm_cmpngt_ps,sse,False,stable,sse.rs
x86,_mm_cmpnge_ps,sse,False,stable,sse.rs
x86,_mm_cmpord_ps,sse,False,stable,sse.rs
x86,_mm_cmpunord_ps,sse,False,stable,sse.rs
x86,_mm_comieq_ss,sse,False,stable,sse.rs
x86,_mm_comilt_ss,sse,False,stable,sse.rs
x86,_mm_comile_ss,sse,False,stable,sse.rs
x86,_mm_comigt_ss,sse,False,stable,sse.rs
x86,_mm_comige_ss,sse,False,stable,sse.rs
x86,_mm_comineq_ss,sse,False,stable,sse.rs
x86,_mm_ucomieq_ss,sse,False,stable,sse.rs
x86,_mm_ucomilt_ss,sse,False,stable,sse.rs
x86,_mm_ucomile_ss,sse,False,stable,sse.rs
x86,_mm_ucomigt_ss,sse,False,stable,sse.rs
x86,_mm_ucomige_ss,sse,False,stable,sse.rs
x86,_mm_ucomineq_ss,sse,False,stable,sse.rs
x86,_mm_cvtss_si32,sse,False,stable,sse.rs
x86,_mm_cvt_ss2si,sse,False,stable,sse.rs
x86,_mm_cvttss_si32,sse,False,stable,sse.rs
x86,_mm_cvtt_ss2si,sse,False,stable,sse.rs
x86,_mm_cvtss_f32,sse,False,stable,sse.rs
x86,_mm_cvtsi32_ss,sse,False,stable,sse.rs
x86,_mm_cvt_si2ss,sse,False,stable,sse.rs
x86,_mm_set_ss,sse,False,stable,sse.rs
x86,_mm_set1_ps,sse,False,stable,sse.rs
x86,_mm_set_ps1,sse,False,stable,sse.rs
x86,_mm_set_ps,sse,False,stable,sse.rs
x86,_mm_setr_ps,sse,False,stable,sse.rs
x86,_mm_setzero_ps,sse,False,stable,sse.rs
x86,_mm_shuffle_ps,sse,False,stable,sse.rs
x86,_mm_unpackhi_ps,sse,False,stable,sse.rs
x86,_mm_unpacklo_ps,sse,False,stable,sse.rs
x86,_mm_movehl_ps,sse,False,stable,sse.rs
x86,_mm_movelh_ps,sse,False,stable,sse.rs
x86,_mm_movemask_ps,sse,False,stable,sse.rs
x86,_mm_load_ss,sse,True,stable,sse.rs
x86,_mm_load1_ps,sse,True,stable,sse.rs
x86,_mm_load_ps1,sse,True,stable,sse.rs
x86,_mm_load_ps,sse,True,stable,sse.rs
x86,_mm_loadu_ps,sse,True,stable,sse.rs
x86,_mm_loadr_ps,sse,True,stable,sse.rs
x86,_mm_store_ss,sse,True,stable,sse.rs
x86,_mm_store1_ps,sse,True,stable,sse.rs
x86,_mm_store_ps1,sse,True,stable,sse.rs
x86,_mm_store_ps,sse,True,stable,sse.rs
x86,_mm_storeu_ps,sse,True,stable,sse.rs
x86,_mm_storer_ps,sse,True,stable,sse.rs
x86,_mm_move_ss,sse,False,stable,sse.rs
x86,_mm_sfence,sse,False,stable,sse.rs
x86,_mm_getcsr,sse,True,stable,sse.rs
x86,_mm_setcsr,sse,True,stable,sse.rs
x86,_MM_GET_EXCEPTION_MASK,sse,True,stable,sse.rs
x86,_MM_GET_EXCEPTION_STATE,sse,True,stable,sse.rs
x86,_MM_GET_FLUSH_ZERO_MODE,sse,True,stable,sse.rs
x86,_MM_GET_ROUNDING_MODE,sse,True,stable,sse.rs
x86,_MM_SET_EXCEPTION_MASK,sse,True,stable,sse.rs
x86,_MM_SET_EXCEPTION_STATE,sse,True,stable,sse.rs
x86,_MM_SET_FLUSH_ZERO_MODE,sse,True,stable,sse.rs
x86,_MM_SET_ROUNDING_MODE,sse,True,stable,sse.rs
x86,_mm_prefetch,sse,False,stable,sse.rs
x86,_mm_undefined_ps,sse,False,stable,sse.rs
x86,_MM_TRANSPOSE4_PS,sse,False,stable,sse.rs
x86,_mm_stream_ps,sse,True,stable,sse.rs
x86,_mm_clflush,sse2,True,stable,sse2.rs
x86,_mm_lfence,sse2,False,stable,sse2.rs
x86,_mm_mfence,sse2,False,stable,sse2.rs
x86,_mm_add_epi8,sse2,False,stable,sse2.rs
x86,_mm_add_epi16,sse2,False,stable,sse2.rs
x86,_mm_add_epi32,sse2,False,stable,sse2.rs
x86,_mm_add_epi64,sse2,False,stable,sse2.rs
x86,_mm_adds_epi8,sse2,False,stable,sse2.rs
x86,_mm_adds_epi16,sse2,False,stable,sse2.rs
x86,_mm_adds_epu8,sse2,False,stable,sse2.rs
x86,_mm_adds_epu16,sse2,False,stable,sse2.rs
x86,_mm_avg_epu8,sse2,False,stable,sse2.rs
x86,_mm_avg_epu16,sse2,False,stable,sse2.rs
x86,_mm_madd_epi16,sse2,False,stable,sse2.rs
x86,_mm_max_epi16,sse2,False,stable,sse2.rs
x86,_mm_max_epu8,sse2,False,stable,sse2.rs
x86,_mm_min_epi16,sse2,False,stable,sse2.rs
x86,_mm_min_epu8,sse2,False,stable,sse2.rs
x86,_mm_mulhi_epi16,sse2,False,stable,sse2.rs
x86,_mm_mulhi_epu16,sse2,False,stable,sse2.rs
x86,_mm_mullo_epi16,sse2,False,stable,sse2.rs
x86,_mm_mul_epu32,sse2,False,stable,sse2.rs
x86,_mm_sad_epu8,sse2,False,stable,sse2.rs
x86,_mm_sub_epi8,sse2,False,stable,sse2.rs
x86,_mm_sub_epi16,sse2,False,stable,sse2.rs
x86,_mm_sub_epi32,sse2,False,stable,sse2.rs
x86,_mm_sub_epi64,sse2,False,stable,sse2.rs
x86,_mm_subs_epi8,sse2,False,stable,sse2.rs
x86,_mm_subs_epi16,sse2,False,stable,sse2.rs
x86,_mm_subs_epu8,sse2,False,stable,sse2.rs
x86,_mm_subs_epu16,sse2,False,stable,sse2.rs
x86,_mm_slli_si128,sse2,False,stable,sse2.rs
x86,_mm_bslli_si128,sse2,False,stable,sse2.rs
x86,_mm_bsrli_si128,sse2,False,stable,sse2.rs
x86,_mm_slli_epi16,sse2,False,stable,sse2.rs
x86,_mm_sll_epi16,sse2,False,stable,sse2.rs
x86,_mm_slli_epi32,sse2,False,stable,sse2.rs
x86,_mm_sll_epi32,sse2,False,stable,sse2.rs
x86,_mm_slli_epi64,sse2,False,stable,sse2.rs
x86,_mm_sll_epi64,sse2,False,stable,sse2.rs
x86,_mm_srai_epi16,sse2,False,stable,sse2.rs
x86,_mm_sra_epi16,sse2,False,stable,sse2.rs
x86,_mm_srai_epi32,sse2,False,stable,sse2.rs
x86,_mm_sra_epi32,sse2,False,stable,sse2.rs
x86,_mm_srli_si128,sse2,False,stable,sse2.rs
x86,_mm_srli_epi16,sse2,False,stable,sse2.rs
x86,_mm_srl_epi16,sse2,False,stable,sse2.rs
x86,_mm_srli_epi32,sse2,False,stable,sse2.rs
x86,_mm_srl_epi32,sse2,False,stable,sse2.rs
x86,_mm_srli_epi64,sse2,False,stable,sse2.rs
x86,_mm_srl_epi64,sse2,False,stable,sse2.rs
x86,_mm_and_si128,sse2,False,stable,sse2.rs
x86,_mm_andnot_si128,sse2,False,stable,sse2.rs
x86,_mm_or_si128,sse2,False,stable,sse2.rs
x86,_mm_xor_si128,sse2,False,stable,sse2.rs
x86,_mm_cmpeq_epi8,sse2,False,stable,sse2.rs
x86,_mm_cmpeq_epi16,sse2,False,stable,sse2.rs
x86,_mm_cmpeq_epi32,sse2,False,stable,sse2.rs
x86,_mm_cmpgt_epi8,sse2,False,stable,sse2.rs
x86,_mm_cmpgt_epi16,sse2,False,stable,sse2.rs
x86,_mm_cmpgt_epi32,sse2,False,stable,sse2.rs
x86,_mm_cmplt_epi8,sse2,False,stable,sse2.rs
x86,_mm_cmplt_epi16,sse2,False,stable,sse2.rs
x86,_mm_cmplt_epi32,sse2,False,stable,sse2.rs
x86,_mm_cvtepi32_pd,sse2,False,stable,sse2.rs
x86,_mm_cvtsi32_sd,sse2,False,stable,sse2.rs
x86,_mm_cvtepi32_ps,sse2,False,stable,sse2.rs
x86,_mm_cvtps_epi32,sse2,False,stable,sse2.rs
x86,_mm_cvtsi32_si128,sse2,False,stable,sse2.rs
x86,_mm_cvtsi128_si32,sse2,False,stable,sse2.rs
x86,_mm_set_epi64x,sse2,False,stable,sse2.rs
x86,_mm_set_epi32,sse2,False,stable,sse2.rs
x86,_mm_set_epi16,sse2,False,stable,sse2.rs
x86,_mm_set_epi8,sse2,False,stable,sse2.rs
x86,_mm_set1_epi64x,sse2,False,stable,sse2.rs
x86,_mm_set1_epi32,sse2,False,stable,sse2.rs
x86,_mm_set1_epi16,sse2,False,stable,sse2.rs
x86,_mm_set1_epi8,sse2,False,stable,sse2.rs
x86,_mm_setr_epi32,sse2,False,stable,sse2.rs
x86,_mm_setr_epi16,sse2,False,stable,sse2.rs
x86,_mm_setr_epi8,sse2,False,stable,sse2.rs
x86,_mm_setzero_si128,sse2,False,stable,sse2.rs
x86,_mm_loadl_epi64,sse2,True,stable,sse2.rs
x86,_mm_load_si128,sse2,True,stable,sse2.rs
x86,_mm_loadu_si128,sse2,True,stable,sse2.rs
x86,_mm_maskmoveu_si128,sse2,True,stable,sse2.rs
x86,_mm_store_si128,sse2,True,stable,sse2.rs
x86,_mm_storeu_si128,sse2,True,stable,sse2.rs
x86,_mm_storel_epi64,sse2,True,stable,sse2.rs
x86,_mm_stream_si128,sse2,True,stable,sse2.rs
x86,_mm_stream_si32,sse2,True,stable,sse2.rs
x86,_mm_move_epi64,sse2,False,stable,sse2.rs
x86,_mm_packs_epi16,sse2,False,stable,sse2.rs
x86,_mm_packs_epi32,sse2,False,stable,sse2.rs
x86,_mm_packus_epi16,sse2,False,stable,sse2.rs
x86,_mm_extract_epi16,sse2,False,stable,sse2.rs
x86,_mm_insert_epi16,sse2,False,stable,sse2.rs
x86,_mm_movemask_epi8,sse2,False,stable,sse2.rs
x86,_mm_shuffle_epi32,sse2,False,stable,sse2.rs
x86,_mm_shufflehi_epi16,sse2,False,stable,sse2.rs
x86,_mm_shufflelo_epi16,sse2,False,stable,sse2.rs
x86,_mm_unpackhi_epi8,sse2,False,stable,sse2.rs
x86,_mm_unpackhi_epi16,sse2,False,stable,sse2.rs
x86,_mm_unpackhi_epi32,sse2,False,stable,sse2.rs
x86,_mm_unpackhi_epi64,sse2,False,stable,sse2.rs
x86,_mm_unpacklo_epi8,sse2,False,stable,sse2.rs
x86,_mm_unpacklo_epi16,sse2,False,stable,sse2.rs
x86,_mm_unpacklo_epi32,sse2,False,stable,sse2.rs
x86,_mm_unpacklo_epi64,sse2,False,stable,sse2.rs
x86,_mm_add_sd,sse2,False,stable,sse2.rs
x86,_mm_add_pd,sse2,False,stable,sse2.rs
x86,_mm_div_sd,sse2,False,stable,sse2.rs
x86,_mm_div_pd,sse2,False,stable,sse2.rs
x86,_mm_max_sd,sse2,False,stable,sse2.rs
x86,_mm_max_pd,sse2,False,stable,sse2.rs
x86,_mm_min_sd,sse2,False,stable,sse2.rs
x86,_mm_min_pd,sse2,False,stable,sse2.rs
x86,_mm_mul_sd,sse2,False,stable,sse2.rs
x86,_mm_mul_pd,sse2,False,stable,sse2.rs
x86,_mm_sqrt_sd,sse2,False,stable,sse2.rs
x86,_mm_sqrt_pd,sse2,False,stable,sse2.rs
x86,_mm_sub_sd,sse2,False,stable,sse2.rs
x86,_mm_sub_pd,sse2,False,stable,sse2.rs
x86,_mm_and_pd,sse2,False,stable,sse2.rs
x86,_mm_andnot_pd,sse2,False,stable,sse2.rs
x86,_mm_or_pd,sse2,False,stable,sse2.rs
x86,_mm_xor_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpeq_sd,sse2,False,stable,sse2.rs
x86,_mm_cmplt_sd,sse2,False,stable,sse2.rs
x86,_mm_cmple_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpgt_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpge_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpord_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpunord_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpneq_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpnlt_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpnle_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpngt_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpnge_sd,sse2,False,stable,sse2.rs
x86,_mm_cmpeq_pd,sse2,False,stable,sse2.rs
x86,_mm_cmplt_pd,sse2,False,stable,sse2.rs
x86,_mm_cmple_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpgt_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpge_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpord_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpunord_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpneq_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpnlt_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpnle_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpngt_pd,sse2,False,stable,sse2.rs
x86,_mm_cmpnge_pd,sse2,False,stable,sse2.rs
x86,_mm_comieq_sd,sse2,False,stable,sse2.rs
x86,_mm_comilt_sd,sse2,False,stable,sse2.rs
x86,_mm_comile_sd,sse2,False,stable,sse2.rs
x86,_mm_comigt_sd,sse2,False,stable,sse2.rs
x86,_mm_comige_sd,sse2,False,stable,sse2.rs
x86,_mm_comineq_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomieq_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomilt_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomile_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomigt_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomige_sd,sse2,False,stable,sse2.rs
x86,_mm_ucomineq_sd,sse2,False,stable,sse2.rs
x86,_mm_cvtpd_ps,sse2,False,stable,sse2.rs
x86,_mm_cvtps_pd,sse2,False,stable,sse2.rs
x86,_mm_cvtpd_epi32,sse2,False,stable,sse2.rs
x86,_mm_cvtsd_si32,sse2,False,stable,sse2.rs
x86,_mm_cvtsd_ss,sse2,False,stable,sse2.rs
x86,_mm_cvtsd_f64,sse2,False,stable,sse2.rs
x86,_mm_cvtss_sd,sse2,False,stable,sse2.rs
x86,_mm_cvttpd_epi32,sse2,False,stable,sse2.rs
x86,_mm_cvttsd_si32,sse2,False,stable,sse2.rs
x86,_mm_cvttps_epi32,sse2,False,stable,sse2.rs
x86,_mm_set_sd,sse2,False,stable,sse2.rs
x86,_mm_set1_pd,sse2,False,stable,sse2.rs
x86,_mm_set_pd1,sse2,False,stable,sse2.rs
x86,_mm_set_pd,sse2,False,stable,sse2.rs
x86,_mm_setr_pd,sse2,False,stable,sse2.rs
x86,_mm_setzero_pd,sse2,False,stable,sse2.rs
x86,_mm_movemask_pd,sse2,False,stable,sse2.rs
x86,_mm_load_pd,sse2,True,stable,sse2.rs
x86,_mm_load_sd,sse2,True,stable,sse2.rs
x86,_mm_loadh_pd,sse2,True,stable,sse2.rs
x86,_mm_loadl_pd,sse2,True,stable,sse2.rs
x86,_mm_stream_pd,sse2,True,stable,sse2.rs
x86,_mm_store_sd,sse2,True,stable,sse2.rs
x86,_mm_store_pd,sse2,True,stable,sse2.rs
x86,_mm_storeu_pd,sse2,True,stable,sse2.rs
x86,_mm_storeu_si16,sse2,True,stable,sse2.rs
x86,_mm_storeu_si32,sse2,True,stable,sse2.rs
x86,_mm_storeu_si64,sse2,True,stable,sse2.rs
x86,_mm_store1_pd,sse2,True,stable,sse2.rs
x86,_mm_store_pd1,sse2,True,stable,sse2.rs
x86,_mm_storer_pd,sse2,True,stable,sse2.rs
x86,_mm_storeh_pd,sse2,True,stable,sse2.rs
x86,_mm_storel_pd,sse2,True,stable,sse2.rs
x86,_mm_load1_pd,sse2,True,stable,sse2.rs
x86,_mm_load_pd1,sse2,True,stable,sse2.rs
x86,_mm_loadr_pd,sse2,True,stable,sse2.rs
x86,_mm_loadu_pd,sse2,True,stable,sse2.rs
x86,_mm_loadu_si16,sse2,True,stable,sse2.rs
x86,_mm_loadu_si32,sse2,True,stable,sse2.rs
x86,_mm_loadu_si64,sse2,True,stable,sse2.rs
x86,_mm_shuffle_pd,sse2,False,stable,sse2.rs
x86,_mm_move_sd,sse2,False,stable,sse2.rs
x86,_mm_castpd_ps,sse2,False,stable,sse2.rs
x86,_mm_castpd_si128,sse2,False,stable,sse2.rs
x86,_mm_castps_pd,sse2,False,stable,sse2.rs
x86,_mm_castps_si128,sse2,False,stable,sse2.rs
x86,_mm_castsi128_pd,sse2,False,stable,sse2.rs
x86,_mm_castsi128_ps,sse2,False,stable,sse2.rs
x86,_mm_undefined_pd,sse2,False,stable,sse2.rs
x86,_mm_undefined_si128,sse2,False,stable,sse2.rs
x86,_mm_unpackhi_pd,sse2,False,stable,sse2.rs
x86,_mm_unpacklo_pd,sse2,False,stable,sse2.rs
x86,_mm_addsub_ps,sse3,False,stable,sse3.rs
x86,_mm_addsub_pd,sse3,False,stable,sse3.rs
x86,_mm_hadd_pd,sse3,False,stable,sse3.rs
x86,_mm_hadd_ps,sse3,False,stable,sse3.rs
x86,_mm_hsub_pd,sse3,False,stable,sse3.rs
x86,_mm_hsub_ps,sse3,False,stable,sse3.rs
x86,_mm_lddqu_si128,sse3,True,stable,sse3.rs
x86,_mm_movedup_pd,sse3,False,stable,sse3.rs
x86,_mm_loaddup_pd,sse3,True,stable,sse3.rs
x86,_mm_movehdup_ps,sse3,False,stable,sse3.rs
x86,_mm_moveldup_ps,sse3,False,stable,sse3.rs
x86,_mm_blendv_epi8,sse4.1,False,stable,sse41.rs
x86,_mm_blend_epi16,sse4.1,False,stable,sse41.rs
x86,_mm_blendv_pd,sse4.1,False,stable,sse41.rs
x86,_mm_blendv_ps,sse4.1,False,stable,sse41.rs
x86,_mm_blend_pd,sse4.1,False,stable,sse41.rs
x86,_mm_blend_ps,sse4.1,False,stable,sse41.rs
x86,_mm_extract_ps,sse4.1,False,stable,sse41.rs
x86,_mm_extract_epi8,sse4.1,False,stable,sse41.rs
x86,_mm_extract_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_insert_ps,sse4.1,False,stable,sse41.rs
x86,_mm_insert_epi8,sse4.1,False,stable,sse41.rs
x86,_mm_insert_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_max_epi8,sse4.1,False,stable,sse41.rs
x86,_mm_max_epu16,sse4.1,False,stable,sse41.rs
x86,_mm_max_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_max_epu32,sse4.1,False,stable,sse41.rs
x86,_mm_min_epi8,sse4.1,False,stable,sse41.rs
x86,_mm_min_epu16,sse4.1,False,stable,sse41.rs
x86,_mm_min_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_min_epu32,sse4.1,False,stable,sse41.rs
x86,_mm_packus_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_cmpeq_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi8_epi16,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi8_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi8_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi16_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi16_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepi32_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu8_epi16,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu8_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu8_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu16_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu16_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_cvtepu32_epi64,sse4.1,False,stable,sse41.rs
x86,_mm_dp_pd,sse4.1,False,stable,sse41.rs
x86,_mm_dp_ps,sse4.1,False,stable,sse41.rs
x86,_mm_floor_pd,sse4.1,False,stable,sse41.rs
x86,_mm_floor_ps,sse4.1,False,stable,sse41.rs
x86,_mm_floor_sd,sse4.1,False,stable,sse41.rs
x86,_mm_floor_ss,sse4.1,False,stable,sse41.rs
x86,_mm_ceil_pd,sse4.1,False,stable,sse41.rs
x86,_mm_ceil_ps,sse4.1,False,stable,sse41.rs
x86,_mm_ceil_sd,sse4.1,False,stable,sse41.rs
x86,_mm_ceil_ss,sse4.1,False,stable,sse41.rs
x86,_mm_round_pd,sse4.1,False,stable,sse41.rs
x86,_mm_round_ps,sse4.1,False,stable,sse41.rs
x86,_mm_round_sd,sse4.1,False,stable,sse41.rs
x86,_mm_round_ss,sse4.1,False,stable,sse41.rs
x86,_mm_minpos_epu16,sse4.1,False,stable,sse41.rs
x86,_mm_mul_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_mullo_epi32,sse4.1,False,stable,sse41.rs
x86,_mm_mpsadbw_epu8,sse4.1,False,stable,sse41.rs
x86,_mm_testz_si128,sse4.1,False,stable,sse41.rs
x86,_mm_testc_si128,sse4.1,False,stable,sse41.rs
x86,_mm_testnzc_si128,sse4.1,False,stable,sse41.rs
x86,_mm_test_all_zeros,sse4.1,False,stable,sse41.rs
x86,_mm_test_all_ones,sse4.1,False,stable,sse41.rs
x86,_mm_test_mix_ones_zeros,sse4.1,False,stable,sse41.rs
x86,_mm_stream_load_si128,sse4.1,True,stable,sse41.rs
x86,_mm_cmpistrm,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistri,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistrz,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistrc,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistrs,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistro,sse4.2,False,stable,sse42.rs
x86,_mm_cmpistra,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestrm,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestri,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestrz,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestrc,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestrs,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestro,sse4.2,False,stable,sse42.rs
x86,_mm_cmpestra,sse4.2,False,stable,sse42.rs
x86,_mm_crc32_u8,sse4.2,False,stable,sse42.rs
x86,_mm_crc32_u16,sse4.2,False,stable,sse42.rs
x86,_mm_crc32_u32,sse4.2,False,stable,sse42.rs
x86,_mm_cmpgt_epi64,sse4.2,False,stable,sse42.rs
x86,_mm_extract_si64,sse4a,False,stable,sse4a.rs
x86,_mm_extracti_si64,sse4a,False,stable,sse4a.rs
x86,_mm_insert_si64,sse4a,False,stable,sse4a.rs
x86,_mm_inserti_si64,sse4a,False,stable,sse4a.rs
x86,_mm_stream_sd,sse4a,True,stable,sse4a.rs
x86,_mm_stream_ss,sse4a,True,stable,sse4a.rs
x86,_mm_abs_epi8,ssse3,False,stable,ssse3.rs
x86,_mm_abs_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_abs_epi32,ssse3,False,stable,ssse3.rs
x86,_mm_shuffle_epi8,ssse3,False,stable,ssse3.rs
x86,_mm_alignr_epi8,ssse3,False,stable,ssse3.rs
x86,_mm_hadd_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_hadds_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_hadd_epi32,ssse3,False,stable,ssse3.rs
x86,_mm_hsub_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_hsubs_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_hsub_epi32,ssse3,False,stable,ssse3.rs
x86,_mm_maddubs_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_mulhrs_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_sign_epi8,ssse3,False,stable,ssse3.rs
x86,_mm_sign_epi16,ssse3,False,stable,ssse3.rs
x86,_mm_sign_epi32,ssse3,False,stable,ssse3.rs
x86,_bextri_u32,tbm,False,stable,tbm.rs
x86,_blcfill_u32,tbm,False,stable,tbm.rs
x86,_blci_u32,tbm,False,stable,tbm.rs
x86,_blcic_u32,tbm,False,stable,tbm.rs
x86,_blcmsk_u32,tbm,False,stable,tbm.rs
x86,_blcs_u32,tbm,False,stable,tbm.rs
x86,_blsfill_u32,tbm,False,stable,tbm.rs
x86,_blsic_u32,tbm,False,stable,tbm.rs
x86,_t1mskc_u32,tbm,False,stable,tbm.rs
x86,_tzmsk_u32,tbm,False,stable,tbm.rs
x86,_mm256_aesenc_epi128,vaes,False,stable,vaes.rs
x86,_mm256_aesenclast_epi128,vaes,False,stable,vaes.rs
x86,_mm256_aesdec_epi128,vaes,False,stable,vaes.rs
x86,_mm256_aesdeclast_epi128,vaes,False,stable,vaes.rs
x86,_mm512_aesenc_epi128,vaes,avx512f,False,stable,vaes.rs
x86,_mm512_aesenclast_epi128,vaes,avx512f,False,stable,vaes.rs
x86,_mm512_aesdec_epi128,vaes,avx512f,False,stable,vaes.rs
x86,_mm512_aesdeclast_epi128,vaes,avx512f,False,stable,vaes.rs
x86,_mm512_clmulepi64_epi128,vpclmulqdq,avx512f,False,stable,vpclmulqdq.rs
x86,_mm256_clmulepi64_epi128,vpclmulqdq,False,stable,vpclmulqdq.rs
x86,_xsave,xsave,True,stable,xsave.rs
x86,_xrstor,xsave,True,stable,xsave.rs
x86,_xsetbv,xsave,True,stable,xsave.rs
x86,_xgetbv,xsave,True,stable,xsave.rs
x86,_xsaveopt,xsave,xsaveopt,True,stable,xsave.rs
x86,_xsavec,xsave,xsavec,True,stable,xsave.rs
x86,_xsaves,xsave,xsaves,True,stable,xsave.rs
x86,_xrstors,xsave,xsaves,True,stable,xsave.rs
x86_64,_lzcnt_u64,lzcnt,False,stable,abm.rs
x86_64,_popcnt64,popcnt,False,stable,abm.rs
x86_64,_addcarryx_u64,adx,False,stable,adx.rs
x86_64,_tile_loadconfig,amx-tile,True,unstable,amx.rs
x86_64,_tile_storeconfig,amx-tile,True,unstable,amx.rs
x86_64,_tile_loadd,amx-tile,True,unstable,amx.rs
x86_64,_tile_release,amx-tile,True,unstable,amx.rs
x86_64,_tile_stored,amx-tile,True,unstable,amx.rs
x86_64,_tile_stream_loadd,amx-tile,True,unstable,amx.rs
x86_64,_tile_zero,amx-tile,True,unstable,amx.rs
x86_64,_tile_dpbf16ps,amx-bf16,True,unstable,amx.rs
x86_64,_tile_dpbssd,amx-int8,True,unstable,amx.rs
x86_64,_tile_dpbsud,amx-int8,True,unstable,amx.rs
x86_64,_tile_dpbusd,amx-int8,True,unstable,amx.rs
x86_64,_tile_dpbuud,amx-int8,True,unstable,amx.rs
x86_64,_tile_dpfp16ps,amx-fp16,True,unstable,amx.rs
x86_64,_tile_cmmimfp16ps,amx-complex,True,unstable,amx.rs
x86_64,_tile_cmmrlfp16ps,amx-complex,True,unstable,amx.rs
x86_64,_tile_dpbf8ps,amx-fp8,True,unstable,amx.rs
x86_64,_tile_dpbhf8ps,amx-fp8,True,unstable,amx.rs
x86_64,_tile_dphbf8ps,amx-fp8,True,unstable,amx.rs
x86_64,_tile_dphf8ps,amx-fp8,True,unstable,amx.rs
x86_64,_tile_loaddrs,amx-movrs,True,unstable,amx.rs
x86_64,_tile_stream_loaddrs,amx-movrs,True,unstable,amx.rs
x86_64,_tile_mmultf32ps,amx-tf32,True,unstable,amx.rs
x86_64,_tile_cvtrowd2ps,amx-avx512,avx10.2,True,unstable,amx.rs
x86_64,_tile_cvtrowps2phh,amx-avx512,avx10.2,True,unstable,amx.rs
x86_64,_tile_cvtrowps2phl,amx-avx512,avx10.2,True,unstable,amx.rs
x86_64,_tile_movrow,amx-avx512,avx10.2,True,unstable,amx.rs
x86_64,_mm256_insert_epi64,avx,False,stable,avx.rs
x86_64,_mm256_extract_epi64,avx,False,stable,avx.rs
x86_64,_cvtmask64_u64,avx512bw,False,stable,avx512bw.rs
x86_64,_cvtu64_mask64,avx512bw,False,stable,avx512bw.rs
x86_64,_mm_cvtsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvti64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvti64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtu64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtu64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundi64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsi64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundi64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundu64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsi64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundu64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvti64_sh,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvt_roundi64_sh,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvtu64_sh,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvt_roundu64_sh,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvtsh_i64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_i64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvtsh_u64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_u64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvttsh_i64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_i64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvttsh_u64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_u64,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_bextr_u64,bmi1,False,stable,bmi.rs
x86_64,_bextr2_u64,bmi1,False,stable,bmi.rs
x86_64,_andn_u64,bmi1,False,stable,bmi.rs
x86_64,_blsi_u64,bmi1,False,stable,bmi.rs
x86_64,_blsmsk_u64,bmi1,False,stable,bmi.rs
x86_64,_blsr_u64,bmi1,False,stable,bmi.rs
x86_64,_tzcnt_u64,bmi1,False,stable,bmi.rs
x86_64,_mm_tzcnt_64,bmi1,False,stable,bmi.rs
x86_64,_mulx_u64,bmi2,False,stable,bmi2.rs
x86_64,_bzhi_u64,bmi2,False,stable,bmi2.rs
x86_64,_pdep_u64,bmi2,False,stable,bmi2.rs
x86_64,_pext_u64,bmi2,False,stable,bmi2.rs
x86_64,cmpxchg16b,cmpxchg16b,True,stable,cmpxchg16b.rs
x86_64,_fxsave64,fxsr,True,stable,fxsr.rs
x86_64,_fxrstor64,fxsr,True,stable,fxsr.rs
x86_64,_rdrand64_step,rdrand,False,stable,rdrand.rs
x86_64,_rdseed64_step,rdseed,False,stable,rdrand.rs
x86_64,_mm_cvtss_si64,sse,False,stable,sse.rs
x86_64,_mm_cvttss_si64,sse,False,stable,sse.rs
x86_64,_mm_cvtsi64_ss,sse,False,stable,sse.rs
x86_64,_mm_cvtsd_si64,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsd_si64x,sse2,False,stable,sse2.rs
x86_64,_mm_cvttsd_si64,sse2,False,stable,sse2.rs
x86_64,_mm_cvttsd_si64x,sse2,False,stable,sse2.rs
x86_64,_mm_stream_si64,sse2,True,stable,sse2.rs
x86_64,_mm_cvtsi64_si128,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsi64x_si128,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsi128_si64,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsi128_si64x,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsi64_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsi64x_sd,sse2,False,stable,sse2.rs
x86_64,_mm_extract_epi64,sse4.1,False,stable,sse41.rs
x86_64,_mm_insert_epi64,sse4.1,False,stable,sse41.rs
x86_64,_mm_crc32_u64,sse4.2,False,stable,sse42.rs
x86_64,_bextri_u64,tbm,False,stable,tbm.rs
x86_64,_blcfill_u64,tbm,False,stable,tbm.rs
x86_64,_blci_u64,tbm,False,stable,tbm.rs
x86_64,_blcic_u64,tbm,False,stable,tbm.rs
x86_64,_blcmsk_u64,tbm,False,stable,tbm.rs
x86_64,_blcs_u64,tbm,False,stable,tbm.rs
x86_64,_blsfill_u64,tbm,False,stable,tbm.rs
x86_64,_blsic_u64,tbm,False,stable,tbm.rs
x86_64,_t1mskc_u64,tbm,False,stable,tbm.rs
x86_64,_tzmsk_u64,tbm,False,stable,tbm.rs
x86_64,_xsave64,xsave,True,stable,xsave.rs
x86_64,_xrstor64,xsave,True,stable,xsave.rs
x86_64,_xsaveopt64,xsave,xsaveopt,True,stable,xsave.rs
x86_64,_xsavec64,xsave,xsavec,True,stable,xsave.rs
x86_64,_xsaves64,xsave,xsaves,True,stable,xsave.rs
x86_64,_xrstors64,xsave,xsaves,True,stable,xsave.rs
aarch64,__crc32b,crc,False,unknown,neon/generated.rs
aarch64,__crc32cb,crc,False,unknown,neon/generated.rs
aarch64,__crc32cd,crc,False,unknown,neon/generated.rs
aarch64,__crc32ch,crc,False,unknown,neon/generated.rs
aarch64,__crc32cw,crc,False,unknown,neon/generated.rs
aarch64,__crc32d,crc,False,unknown,neon/generated.rs
aarch64,__crc32h,crc,False,unknown,neon/generated.rs
aarch64,__crc32w,crc,False,unknown,neon/generated.rs
aarch64,vaba_s16,neon,False,unknown,neon/generated.rs
aarch64,vaba_s32,neon,False,unknown,neon/generated.rs
aarch64,vaba_s8,neon,False,unknown,neon/generated.rs
aarch64,vaba_u16,neon,False,unknown,neon/generated.rs
aarch64,vaba_u32,neon,False,unknown,neon/generated.rs
aarch64,vaba_u8,neon,False,unknown,neon/generated.rs
aarch64,vabal_s8,neon,False,unknown,neon/generated.rs
aarch64,vabal_s16,neon,False,unknown,neon/generated.rs
aarch64,vabal_s32,neon,False,unknown,neon/generated.rs
aarch64,vabal_u8,neon,False,unknown,neon/generated.rs
aarch64,vabal_u16,neon,False,unknown,neon/generated.rs
aarch64,vabal_u32,neon,False,unknown,neon/generated.rs
aarch64,vabaq_s16,neon,False,unknown,neon/generated.rs
aarch64,vabaq_s32,neon,False,unknown,neon/generated.rs
aarch64,vabaq_s8,neon,False,unknown,neon/generated.rs
aarch64,vabaq_u16,neon,False,unknown,neon/generated.rs
aarch64,vabaq_u32,neon,False,unknown,neon/generated.rs
aarch64,vabaq_u8,neon,False,unknown,neon/generated.rs
aarch64,vabd_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vabdq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vabd_f32,neon,False,unknown,neon/generated.rs
aarch64,vabdq_f32,neon,False,unknown,neon/generated.rs
aarch64,vabd_s8,neon,False,unknown,neon/generated.rs
aarch64,vabdq_s8,neon,False,unknown,neon/generated.rs
aarch64,vabd_s16,neon,False,unknown,neon/generated.rs
aarch64,vabdq_s16,neon,False,unknown,neon/generated.rs
aarch64,vabd_s32,neon,False,unknown,neon/generated.rs
aarch64,vabdq_s32,neon,False,unknown,neon/generated.rs
aarch64,vabd_u8,neon,False,unknown,neon/generated.rs
aarch64,vabdq_u8,neon,False,unknown,neon/generated.rs
aarch64,vabd_u16,neon,False,unknown,neon/generated.rs
aarch64,vabdq_u16,neon,False,unknown,neon/generated.rs
aarch64,vabd_u32,neon,False,unknown,neon/generated.rs
aarch64,vabdq_u32,neon,False,unknown,neon/generated.rs
aarch64,vabdl_s8,neon,False,unknown,neon/generated.rs
aarch64,vabdl_s16,neon,False,unknown,neon/generated.rs
aarch64,vabdl_s32,neon,False,unknown,neon/generated.rs
aarch64,vabdl_u8,neon,False,unknown,neon/generated.rs
aarch64,vabdl_u16,neon,False,unknown,neon/generated.rs
aarch64,vabdl_u32,neon,False,unknown,neon/generated.rs
aarch64,vabs_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vabsq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vabs_f32,neon,False,unknown,neon/generated.rs
aarch64,vabsq_f32,neon,False,unknown,neon/generated.rs
aarch64,vabs_s8,neon,False,unknown,neon/generated.rs
aarch64,vabsq_s8,neon,False,unknown,neon/generated.rs
aarch64,vabs_s16,neon,False,unknown,neon/generated.rs
aarch64,vabsq_s16,neon,False,unknown,neon/generated.rs
aarch64,vabs_s32,neon,False,unknown,neon/generated.rs
aarch64,vabsq_s32,neon,False,unknown,neon/generated.rs
aarch64,vabsh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vadd_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vaddq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vadd_f32,neon,False,unknown,neon/generated.rs
aarch64,vadd_s16,neon,False,unknown,neon/generated.rs
aarch64,vadd_s32,neon,False,unknown,neon/generated.rs
aarch64,vadd_s8,neon,False,unknown,neon/generated.rs
aarch64,vadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vaddq_f32,neon,False,unknown,neon/generated.rs
aarch64,vaddq_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddq_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddq_s64,neon,False,unknown,neon/generated.rs
aarch64,vaddq_s8,neon,False,unknown,neon/generated.rs
aarch64,vaddq_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddq_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddq_u64,neon,False,unknown,neon/generated.rs
aarch64,vaddq_u8,neon,False,unknown,neon/generated.rs
aarch64,vadd_p8,neon,False,unknown,neon/generated.rs
aarch64,vaddq_p8,neon,False,unknown,neon/generated.rs
aarch64,vadd_p16,neon,False,unknown,neon/generated.rs
aarch64,vaddq_p16,neon,False,unknown,neon/generated.rs
aarch64,vadd_p64,neon,False,unknown,neon/generated.rs
aarch64,vaddq_p64,neon,False,unknown,neon/generated.rs
aarch64,vaddh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vaddhn_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_high_s64,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_high_u64,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_s64,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_s8,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddl_high_u8,neon,False,unknown,neon/generated.rs
aarch64,vaddl_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddl_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddl_s8,neon,False,unknown,neon/generated.rs
aarch64,vaddl_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddl_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddl_u8,neon,False,unknown,neon/generated.rs
aarch64,vaddq_p128,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_s8,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddw_high_u8,neon,False,unknown,neon/generated.rs
aarch64,vaddw_s16,neon,False,unknown,neon/generated.rs
aarch64,vaddw_s32,neon,False,unknown,neon/generated.rs
aarch64,vaddw_s8,neon,False,unknown,neon/generated.rs
aarch64,vaddw_u16,neon,False,unknown,neon/generated.rs
aarch64,vaddw_u32,neon,False,unknown,neon/generated.rs
aarch64,vaddw_u8,neon,False,unknown,neon/generated.rs
aarch64,vaesdq_u8,aes,False,unknown,neon/generated.rs
aarch64,vaeseq_u8,aes,False,unknown,neon/generated.rs
aarch64,vaesimcq_u8,aes,False,unknown,neon/generated.rs
aarch64,vaesmcq_u8,aes,False,unknown,neon/generated.rs
aarch64,vand_s8,neon,False,unknown,neon/generated.rs
aarch64,vandq_s8,neon,False,unknown,neon/generated.rs
aarch64,vand_s16,neon,False,unknown,neon/generated.rs
aarch64,vandq_s16,neon,False,unknown,neon/generated.rs
aarch64,vand_s32,neon,False,unknown,neon/generated.rs
aarch64,vandq_s32,neon,False,unknown,neon/generated.rs
aarch64,vand_s64,neon,False,unknown,neon/generated.rs
aarch64,vandq_s64,neon,False,unknown,neon/generated.rs
aarch64,vand_u8,neon,False,unknown,neon/generated.rs
aarch64,vandq_u8,neon,False,unknown,neon/generated.rs
aarch64,vand_u16,neon,False,unknown,neon/generated.rs
aarch64,vandq_u16,neon,False,unknown,neon/generated.rs
aarch64,vand_u32,neon,False,unknown,neon/generated.rs
aarch64,vandq_u32,neon,False,unknown,neon/generated.rs
aarch64,vand_u64,neon,False,unknown,neon/generated.rs
aarch64,vandq_u64,neon,False,unknown,neon/generated.rs
aarch64,vbic_s16,neon,False,unknown,neon/generated.rs
aarch64,vbic_s32,neon,False,unknown,neon/generated.rs
aarch64,vbic_s64,neon,False,unknown,neon/generated.rs
aarch64,vbic_s8,neon,False,unknown,neon/generated.rs
aarch64,vbicq_s16,neon,False,unknown,neon/generated.rs
aarch64,vbicq_s32,neon,False,unknown,neon/generated.rs
aarch64,vbicq_s64,neon,False,unknown,neon/generated.rs
aarch64,vbicq_s8,neon,False,unknown,neon/generated.rs
aarch64,vbic_u16,neon,False,unknown,neon/generated.rs
aarch64,vbic_u32,neon,False,unknown,neon/generated.rs
aarch64,vbic_u64,neon,False,unknown,neon/generated.rs
aarch64,vbic_u8,neon,False,unknown,neon/generated.rs
aarch64,vbicq_u16,neon,False,unknown,neon/generated.rs
aarch64,vbicq_u32,neon,False,unknown,neon/generated.rs
aarch64,vbicq_u64,neon,False,unknown,neon/generated.rs
aarch64,vbicq_u8,neon,False,unknown,neon/generated.rs
aarch64,vbsl_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vbslq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vbsl_f32,neon,False,unknown,neon/generated.rs
aarch64,vbsl_p16,neon,False,unknown,neon/generated.rs
aarch64,vbsl_p8,neon,False,unknown,neon/generated.rs
aarch64,vbsl_s16,neon,False,unknown,neon/generated.rs
aarch64,vbsl_s32,neon,False,unknown,neon/generated.rs
aarch64,vbsl_s64,neon,False,unknown,neon/generated.rs
aarch64,vbsl_s8,neon,False,unknown,neon/generated.rs
aarch64,vbslq_f32,neon,False,unknown,neon/generated.rs
aarch64,vbslq_p16,neon,False,unknown,neon/generated.rs
aarch64,vbslq_p8,neon,False,unknown,neon/generated.rs
aarch64,vbslq_s16,neon,False,unknown,neon/generated.rs
aarch64,vbslq_s32,neon,False,unknown,neon/generated.rs
aarch64,vbslq_s64,neon,False,unknown,neon/generated.rs
aarch64,vbslq_s8,neon,False,unknown,neon/generated.rs
aarch64,vbsl_u16,neon,False,unknown,neon/generated.rs
aarch64,vbsl_u32,neon,False,unknown,neon/generated.rs
aarch64,vbsl_u64,neon,False,unknown,neon/generated.rs
aarch64,vbsl_u8,neon,False,unknown,neon/generated.rs
aarch64,vbslq_u16,neon,False,unknown,neon/generated.rs
aarch64,vbslq_u32,neon,False,unknown,neon/generated.rs
aarch64,vbslq_u64,neon,False,unknown,neon/generated.rs
aarch64,vbslq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcage_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcageq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcage_f32,neon,False,unknown,neon/generated.rs
aarch64,vcageq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcagt_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcagtq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcagt_f32,neon,False,unknown,neon/generated.rs
aarch64,vcagtq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcale_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcaleq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcale_f32,neon,False,unknown,neon/generated.rs
aarch64,vcaleq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcalt_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcaltq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcalt_f32,neon,False,unknown,neon/generated.rs
aarch64,vcaltq_f32,neon,False,unknown,neon/generated.rs
aarch64,vceq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceqq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceq_f32,neon,False,unknown,neon/generated.rs
aarch64,vceqq_f32,neon,False,unknown,neon/generated.rs
aarch64,vceq_s8,neon,False,unknown,neon/generated.rs
aarch64,vceqq_s8,neon,False,unknown,neon/generated.rs
aarch64,vceq_s16,neon,False,unknown,neon/generated.rs
aarch64,vceqq_s16,neon,False,unknown,neon/generated.rs
aarch64,vceq_s32,neon,False,unknown,neon/generated.rs
aarch64,vceqq_s32,neon,False,unknown,neon/generated.rs
aarch64,vceq_u8,neon,False,unknown,neon/generated.rs
aarch64,vceqq_u8,neon,False,unknown,neon/generated.rs
aarch64,vceq_u16,neon,False,unknown,neon/generated.rs
aarch64,vceqq_u16,neon,False,unknown,neon/generated.rs
aarch64,vceq_u32,neon,False,unknown,neon/generated.rs
aarch64,vceqq_u32,neon,False,unknown,neon/generated.rs
aarch64,vceq_p8,neon,False,unknown,neon/generated.rs
aarch64,vceqq_p8,neon,False,unknown,neon/generated.rs
aarch64,vcge_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgeq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcge_f32,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcge_s8,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_s8,neon,False,unknown,neon/generated.rs
aarch64,vcge_s16,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_s16,neon,False,unknown,neon/generated.rs
aarch64,vcge_s32,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_s32,neon,False,unknown,neon/generated.rs
aarch64,vcge_u8,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcge_u16,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_u16,neon,False,unknown,neon/generated.rs
aarch64,vcge_u32,neon,False,unknown,neon/generated.rs
aarch64,vcgeq_u32,neon,False,unknown,neon/generated.rs
aarch64,vcgez_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgezq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgt_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgtq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgt_f32,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcgt_s8,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_s8,neon,False,unknown,neon/generated.rs
aarch64,vcgt_s16,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_s16,neon,False,unknown,neon/generated.rs
aarch64,vcgt_s32,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_s32,neon,False,unknown,neon/generated.rs
aarch64,vcgt_u8,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcgt_u16,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_u16,neon,False,unknown,neon/generated.rs
aarch64,vcgt_u32,neon,False,unknown,neon/generated.rs
aarch64,vcgtq_u32,neon,False,unknown,neon/generated.rs
aarch64,vcgtz_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgtzq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcle_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcleq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcle_f32,neon,False,unknown,neon/generated.rs
aarch64,vcleq_f32,neon,False,unknown,neon/generated.rs
aarch64,vcle_s8,neon,False,unknown,neon/generated.rs
aarch64,vcleq_s8,neon,False,unknown,neon/generated.rs
aarch64,vcle_s16,neon,False,unknown,neon/generated.rs
aarch64,vcleq_s16,neon,False,unknown,neon/generated.rs
aarch64,vcle_s32,neon,False,unknown,neon/generated.rs
aarch64,vcleq_s32,neon,False,unknown,neon/generated.rs
aarch64,vcle_u8,neon,False,unknown,neon/generated.rs
aarch64,vcleq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcle_u16,neon,False,unknown,neon/generated.rs
aarch64,vcleq_u16,neon,False,unknown,neon/generated.rs
aarch64,vcle_u32,neon,False,unknown,neon/generated.rs
aarch64,vcleq_u32,neon,False,unknown,neon/generated.rs
aarch64,vclez_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclezq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcls_s8,neon,False,unknown,neon/generated.rs
aarch64,vclsq_s8,neon,False,unknown,neon/generated.rs
aarch64,vcls_s16,neon,False,unknown,neon/generated.rs
aarch64,vclsq_s16,neon,False,unknown,neon/generated.rs
aarch64,vcls_s32,neon,False,unknown,neon/generated.rs
aarch64,vclsq_s32,neon,False,unknown,neon/generated.rs
aarch64,vcls_u8,neon,False,unknown,neon/generated.rs
aarch64,vclsq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcls_u16,neon,False,unknown,neon/generated.rs
aarch64,vclsq_u16,neon,False,unknown,neon/generated.rs
aarch64,vcls_u32,neon,False,unknown,neon/generated.rs
aarch64,vclsq_u32,neon,False,unknown,neon/generated.rs
aarch64,vclt_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcltq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclt_f32,neon,False,unknown,neon/generated.rs
aarch64,vcltq_f32,neon,False,unknown,neon/generated.rs
aarch64,vclt_s8,neon,False,unknown,neon/generated.rs
aarch64,vcltq_s8,neon,False,unknown,neon/generated.rs
aarch64,vclt_s16,neon,False,unknown,neon/generated.rs
aarch64,vcltq_s16,neon,False,unknown,neon/generated.rs
aarch64,vclt_s32,neon,False,unknown,neon/generated.rs
aarch64,vcltq_s32,neon,False,unknown,neon/generated.rs
aarch64,vclt_u8,neon,False,unknown,neon/generated.rs
aarch64,vcltq_u8,neon,False,unknown,neon/generated.rs
aarch64,vclt_u16,neon,False,unknown,neon/generated.rs
aarch64,vcltq_u16,neon,False,unknown,neon/generated.rs
aarch64,vclt_u32,neon,False,unknown,neon/generated.rs
aarch64,vcltq_u32,neon,False,unknown,neon/generated.rs
aarch64,vcltz_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcltzq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclz_s8,neon,False,unknown,neon/generated.rs
aarch64,vclzq_s8,neon,False,unknown,neon/generated.rs
aarch64,vclz_s16,neon,False,unknown,neon/generated.rs
aarch64,vclzq_s16,neon,False,unknown,neon/generated.rs
aarch64,vclz_s32,neon,False,unknown,neon/generated.rs
aarch64,vclzq_s32,neon,False,unknown,neon/generated.rs
aarch64,vclz_u16,neon,False,unknown,neon/generated.rs
aarch64,vclz_u16,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u16,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u16,neon,False,unknown,neon/generated.rs
aarch64,vclz_u32,neon,False,unknown,neon/generated.rs
aarch64,vclz_u32,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u32,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u32,neon,False,unknown,neon/generated.rs
aarch64,vclz_u8,neon,False,unknown,neon/generated.rs
aarch64,vclz_u8,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u8,neon,False,unknown,neon/generated.rs
aarch64,vclzq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcnt_s8,neon,False,unknown,neon/generated.rs
aarch64,vcntq_s8,neon,False,unknown,neon/generated.rs
aarch64,vcnt_u8,neon,False,unknown,neon/generated.rs
aarch64,vcnt_u8,neon,False,unknown,neon/generated.rs
aarch64,vcntq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcntq_u8,neon,False,unknown,neon/generated.rs
aarch64,vcnt_p8,neon,False,unknown,neon/generated.rs
aarch64,vcnt_p8,neon,False,unknown,neon/generated.rs
aarch64,vcntq_p8,neon,False,unknown,neon/generated.rs
aarch64,vcntq_p8,neon,False,unknown,neon/generated.rs
aarch64,vcombine_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcombine_f32,neon,False,unknown,neon/generated.rs
aarch64,vcombine_s8,neon,False,unknown,neon/generated.rs
aarch64,vcombine_s16,neon,False,unknown,neon/generated.rs
aarch64,vcombine_s32,neon,False,unknown,neon/generated.rs
aarch64,vcombine_s64,neon,False,unknown,neon/generated.rs
aarch64,vcombine_u8,neon,False,unknown,neon/generated.rs
aarch64,vcombine_u16,neon,False,unknown,neon/generated.rs
aarch64,vcombine_u32,neon,False,unknown,neon/generated.rs
aarch64,vcombine_u64,neon,False,unknown,neon/generated.rs
aarch64,vcombine_p8,neon,False,unknown,neon/generated.rs
aarch64,vcombine_p16,neon,False,unknown,neon/generated.rs
aarch64,vcombine_p64,neon,False,unknown,neon/generated.rs
aarch64,vcreate_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcreate_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcreate_f32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_f32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_s64,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u32,neon,False,unknown,neon/generated.rs
aarch64,vcreate_u64,neon,False,unknown,neon/generated.rs
aarch64,vcreate_p8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_p8,neon,False,unknown,neon/generated.rs
aarch64,vcreate_p16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_p16,neon,False,unknown,neon/generated.rs
aarch64,vcreate_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vcvt_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vcvtq_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vcvt_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vcvtq_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vcvt_n_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_n_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_n_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_n_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_n_f32_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvtq_n_f32_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvt_n_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_f32_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvtq_n_f32_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvt_n_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_n_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_n_s32_f32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvtq_n_s32_f32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvt_n_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_n_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_n_u32_f32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvtq_n_u32_f32,neon,v7,False,unstable,neon/generated.rs
aarch64,vcvt_n_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vcvtq_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vcvt_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vcvtq_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vdot_lane_s32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdotq_lane_s32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdot_lane_u32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdotq_lane_u32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdot_s32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdotq_s32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdot_u32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdotq_u32,neon,dotprod,False,unknown,neon/generated.rs
aarch64,vdup_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdupq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdup_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vdup_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdupq_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdup_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_p16,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_p16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_p8,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_s8,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_u8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_p8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_s8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_u8,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_s64,neon,False,unknown,neon/generated.rs
aarch64,vdup_laneq_u64,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdupq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdup_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_p16,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_p8,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vdup_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_p16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_p8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vdupq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vdupq_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_s64,neon,False,unknown,neon/generated.rs
aarch64,vdupq_laneq_u64,neon,False,unknown,neon/generated.rs
aarch64,veor_s8,neon,False,unknown,neon/generated.rs
aarch64,veorq_s8,neon,False,unknown,neon/generated.rs
aarch64,veor_s16,neon,False,unknown,neon/generated.rs
aarch64,veorq_s16,neon,False,unknown,neon/generated.rs
aarch64,veor_s32,neon,False,unknown,neon/generated.rs
aarch64,veorq_s32,neon,False,unknown,neon/generated.rs
aarch64,veor_s64,neon,False,unknown,neon/generated.rs
aarch64,veorq_s64,neon,False,unknown,neon/generated.rs
aarch64,veor_u8,neon,False,unknown,neon/generated.rs
aarch64,veorq_u8,neon,False,unknown,neon/generated.rs
aarch64,veor_u16,neon,False,unknown,neon/generated.rs
aarch64,veorq_u16,neon,False,unknown,neon/generated.rs
aarch64,veor_u32,neon,False,unknown,neon/generated.rs
aarch64,veorq_u32,neon,False,unknown,neon/generated.rs
aarch64,veor_u64,neon,False,unknown,neon/generated.rs
aarch64,veorq_u64,neon,False,unknown,neon/generated.rs
aarch64,vext_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vext_f32,neon,False,unknown,neon/generated.rs
aarch64,vext_s32,neon,False,unknown,neon/generated.rs
aarch64,vext_u32,neon,False,unknown,neon/generated.rs
aarch64,vext_s64,neon,True,unknown,neon/generated.rs
aarch64,vext_u64,neon,True,unknown,neon/generated.rs
aarch64,vext_s8,neon,False,unknown,neon/generated.rs
aarch64,vextq_s16,neon,False,unknown,neon/generated.rs
aarch64,vext_u8,neon,False,unknown,neon/generated.rs
aarch64,vextq_u16,neon,False,unknown,neon/generated.rs
aarch64,vext_p8,neon,False,unknown,neon/generated.rs
aarch64,vextq_p16,neon,False,unknown,neon/generated.rs
aarch64,vextq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vextq_f32,neon,False,unknown,neon/generated.rs
aarch64,vext_s16,neon,False,unknown,neon/generated.rs
aarch64,vextq_s32,neon,False,unknown,neon/generated.rs
aarch64,vext_u16,neon,False,unknown,neon/generated.rs
aarch64,vextq_u32,neon,False,unknown,neon/generated.rs
aarch64,vext_p16,neon,False,unknown,neon/generated.rs
aarch64,vextq_s64,neon,False,unknown,neon/generated.rs
aarch64,vextq_u64,neon,False,unknown,neon/generated.rs
aarch64,vextq_s8,neon,False,unknown,neon/generated.rs
aarch64,vextq_u8,neon,False,unknown,neon/generated.rs
aarch64,vextq_p8,neon,False,unknown,neon/generated.rs
aarch64,vfma_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmaq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfma_f32,neon,False,unknown,neon/generated.rs
aarch64,vfmaq_f32,neon,False,unknown,neon/generated.rs
aarch64,vfma_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vfmaq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vfms_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfms_f32,neon,False,unknown,neon/generated.rs
aarch64,vfmsq_f32,neon,False,unknown,neon/generated.rs
aarch64,vfms_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vfmsq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vget_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vget_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vget_high_f32,neon,False,unknown,neon/generated.rs
aarch64,vget_high_p16,neon,False,unknown,neon/generated.rs
aarch64,vget_high_p8,neon,False,unknown,neon/generated.rs
aarch64,vget_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vget_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vget_high_s8,neon,False,unknown,neon/generated.rs
aarch64,vget_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vget_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vget_high_u8,neon,False,unknown,neon/generated.rs
aarch64,vget_high_s64,neon,False,unknown,neon/generated.rs
aarch64,vget_high_u64,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vgetq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vget_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_p64,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vgetq_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_p64,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vget_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vget_low_f32,neon,False,unknown,neon/generated.rs
aarch64,vget_low_p16,neon,False,unknown,neon/generated.rs
aarch64,vget_low_p8,neon,False,unknown,neon/generated.rs
aarch64,vget_low_s16,neon,False,unknown,neon/generated.rs
aarch64,vget_low_s32,neon,False,unknown,neon/generated.rs
aarch64,vget_low_s8,neon,False,unknown,neon/generated.rs
aarch64,vget_low_u16,neon,False,unknown,neon/generated.rs
aarch64,vget_low_u32,neon,False,unknown,neon/generated.rs
aarch64,vget_low_u8,neon,False,unknown,neon/generated.rs
aarch64,vget_low_s64,neon,False,unknown,neon/generated.rs
aarch64,vget_low_u64,neon,False,unknown,neon/generated.rs
aarch64,vhadd_s8,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_s8,neon,False,unknown,neon/generated.rs
aarch64,vhadd_s16,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_s16,neon,False,unknown,neon/generated.rs
aarch64,vhadd_s32,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_s32,neon,False,unknown,neon/generated.rs
aarch64,vhadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_u8,neon,False,unknown,neon/generated.rs
aarch64,vhadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_u16,neon,False,unknown,neon/generated.rs
aarch64,vhadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vhaddq_u32,neon,False,unknown,neon/generated.rs
aarch64,vhsub_s16,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_s16,neon,False,unknown,neon/generated.rs
aarch64,vhsub_s32,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_s32,neon,False,unknown,neon/generated.rs
aarch64,vhsub_s8,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_s8,neon,False,unknown,neon/generated.rs
aarch64,vhsub_u8,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_u8,neon,False,unknown,neon/generated.rs
aarch64,vhsub_u16,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_u16,neon,False,unknown,neon/generated.rs
aarch64,vhsub_u32,neon,False,unknown,neon/generated.rs
aarch64,vhsubq_u32,neon,False,unknown,neon/generated.rs
aarch64,vld1_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_dup_f32,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_s16,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_s32,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_s8,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_f32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_s16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_s32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_s64,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_s8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_u64,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1_dup_s64,neon,True,unknown,neon/generated.rs
aarch64,vld1_dup_u64,neon,True,unknown,neon/generated.rs
aarch64,vld1_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_u64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_u64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_p8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_p8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_p8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_p8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_p16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_p16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_p16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_p16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_p64,neon,aes,True,unstable,neon/generated.rs
aarch64,vld1q_p64,neon,aes,True,unstable,neon/generated.rs
aarch64,vld1_f32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_f32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_f32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_f32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_f32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_f32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_lane_f32,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_s16,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_s32,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_s64,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_s8,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_u64,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_f32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_s16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_s32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_s64,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_s8,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_u64,neon,True,unknown,neon/generated.rs
aarch64,vld1q_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vld1_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1_p64,neon,aes,True,unstable,neon/generated.rs
aarch64,vld1_p64_x2,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1_p64_x3,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1_p64_x4,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x2,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x2,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x3,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x3,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x4,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1q_p64_x4,neon,aes,True,unknown,neon/generated.rs
aarch64,vld1_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1q_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld1_s8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_s8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_s8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_s16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_s16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_s16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_s32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_s32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_s32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_s64_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_s64_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_s64_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s64_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s64_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_s64_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_u64_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_u64_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_u64_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_u64_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vld1q_dup_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld2_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld2_dup_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_u64,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_f32,neon,True,stable,neon/generated.rs
aarch64,vld2q_f32,neon,True,stable,neon/generated.rs
aarch64,vld2_s8,neon,True,stable,neon/generated.rs
aarch64,vld2q_s8,neon,True,stable,neon/generated.rs
aarch64,vld2_s16,neon,True,stable,neon/generated.rs
aarch64,vld2q_s16,neon,True,stable,neon/generated.rs
aarch64,vld2_s32,neon,True,stable,neon/generated.rs
aarch64,vld2q_s32,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld2_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld2_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld2_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_u64,neon,True,unknown,neon/generated.rs
aarch64,vld2_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld2_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld2_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld2_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld2_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_p16,neon,True,unknown,neon/generated.rs
aarch64,vld2q_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_dup_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld3_dup_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_dup_u64,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3_f32,neon,True,stable,neon/generated.rs
aarch64,vld3q_f32,neon,True,stable,neon/generated.rs
aarch64,vld3_s8,neon,True,stable,neon/generated.rs
aarch64,vld3q_s8,neon,True,stable,neon/generated.rs
aarch64,vld3_s16,neon,True,stable,neon/generated.rs
aarch64,vld3q_s16,neon,True,stable,neon/generated.rs
aarch64,vld3_s32,neon,True,stable,neon/generated.rs
aarch64,vld3q_s32,neon,True,stable,neon/generated.rs
aarch64,vld3_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld3_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld3_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld3_u64,neon,True,unknown,neon/generated.rs
aarch64,vld3_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld3_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld3_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld3_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld3_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_p16,neon,True,unknown,neon/generated.rs
aarch64,vld3q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4q_dup_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_dup_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_dup_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_dup_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_dup_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_f32,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_s8,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_s16,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_s32,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld4_dup_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_dup_u64,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_dup_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4_f32,neon,True,stable,neon/generated.rs
aarch64,vld4q_f32,neon,True,stable,neon/generated.rs
aarch64,vld4_s8,neon,True,stable,neon/generated.rs
aarch64,vld4q_s8,neon,True,stable,neon/generated.rs
aarch64,vld4_s16,neon,True,stable,neon/generated.rs
aarch64,vld4q_s16,neon,True,stable,neon/generated.rs
aarch64,vld4_s32,neon,True,stable,neon/generated.rs
aarch64,vld4q_s32,neon,True,stable,neon/generated.rs
aarch64,vld4_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_lane_f16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld4_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld4_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vld4_u64,neon,True,unknown,neon/generated.rs
aarch64,vld4_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u8,neon,True,unknown,neon/generated.rs
aarch64,vld4_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u16,neon,True,unknown,neon/generated.rs
aarch64,vld4_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4q_u32,neon,True,unknown,neon/generated.rs
aarch64,vld4_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4q_p8,neon,True,unknown,neon/generated.rs
aarch64,vld4_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_p16,neon,True,unknown,neon/generated.rs
aarch64,vld4q_p16,neon,True,unknown,neon/generated.rs
aarch64,vldrq_p128,neon,True,unknown,neon/generated.rs
aarch64,vmax_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmax_f32,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmax_s8,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmax_s16,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmax_s32,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmax_u8,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_u8,neon,False,unknown,neon/generated.rs
aarch64,vmax_u16,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmax_u32,neon,False,unknown,neon/generated.rs
aarch64,vmaxq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmaxnm_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnmq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnm_f32,neon,False,unknown,neon/generated.rs
aarch64,vmaxnmq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmin_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmin_f32,neon,False,unknown,neon/generated.rs
aarch64,vminq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmin_s8,neon,False,unknown,neon/generated.rs
aarch64,vminq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmin_s16,neon,False,unknown,neon/generated.rs
aarch64,vminq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmin_s32,neon,False,unknown,neon/generated.rs
aarch64,vminq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmin_u8,neon,False,unknown,neon/generated.rs
aarch64,vminq_u8,neon,False,unknown,neon/generated.rs
aarch64,vmin_u16,neon,False,unknown,neon/generated.rs
aarch64,vminq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmin_u32,neon,False,unknown,neon/generated.rs
aarch64,vminq_u32,neon,False,unknown,neon/generated.rs
aarch64,vminnm_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnmq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnm_f32,neon,False,unknown,neon/generated.rs
aarch64,vminnmq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmla_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmla_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmla_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmla_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmla_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmla_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmla_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmla_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmla_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmla_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmla_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmla_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmla_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmla_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmla_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmla_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmla_s8,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmla_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmla_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmla_u8,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_u8,neon,False,unknown,neon/generated.rs
aarch64,vmla_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmla_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlaq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_s8,neon,False,unknown,neon/generated.rs
aarch64,vmlal_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlal_u8,neon,False,unknown,neon/generated.rs
aarch64,vmlal_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlal_u32,neon,False,unknown,neon/generated.rs
aarch64,vmls_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmls_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmls_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmls_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmls_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmls_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmls_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmls_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmls_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmls_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmls_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmls_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmls_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmls_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmls_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmls_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmls_s8,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmls_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmls_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmls_u8,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_u8,neon,False,unknown,neon/generated.rs
aarch64,vmls_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmls_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_s8,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_s16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_s32,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_u8,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_u16,neon,False,unknown,neon/generated.rs
aarch64,vmlsl_u32,neon,False,unknown,neon/generated.rs
aarch64,vmmlaq_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vmmlaq_u32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vmov_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmovq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmov_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_p16,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_p8,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vmov_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_p16,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_p8,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vmovq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vmovl_s16,neon,False,unknown,neon/generated.rs
aarch64,vmovl_s32,neon,False,unknown,neon/generated.rs
aarch64,vmovl_s8,neon,False,unknown,neon/generated.rs
aarch64,vmovl_u16,neon,False,unknown,neon/generated.rs
aarch64,vmovl_u32,neon,False,unknown,neon/generated.rs
aarch64,vmovl_u8,neon,False,unknown,neon/generated.rs
aarch64,vmovn_s16,neon,False,unknown,neon/generated.rs
aarch64,vmovn_s32,neon,False,unknown,neon/generated.rs
aarch64,vmovn_s64,neon,False,unknown,neon/generated.rs
aarch64,vmovn_u16,neon,False,unknown,neon/generated.rs
aarch64,vmovn_u32,neon,False,unknown,neon/generated.rs
aarch64,vmovn_u64,neon,False,unknown,neon/generated.rs
aarch64,vmul_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmul_f32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmul_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmul_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmul_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_laneq_f32,neon,False,unknown,neon/generated.rs
aarch64,vmul_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmul_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmul_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmul_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmul_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmul_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmul_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmul_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmul_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmul_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_n_f32,neon,False,unknown,neon/generated.rs
aarch64,vmul_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmul_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmul_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmul_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmul_p8,neon,False,unknown,neon/generated.rs
aarch64,vmulq_p8,neon,False,unknown,neon/generated.rs
aarch64,vmul_s16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmul_u16,neon,False,unknown,neon/generated.rs
aarch64,vmulq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmul_s32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmul_u32,neon,False,unknown,neon/generated.rs
aarch64,vmulq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmul_s8,neon,False,unknown,neon/generated.rs
aarch64,vmulq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmul_u8,neon,False,unknown,neon/generated.rs
aarch64,vmulq_u8,neon,False,unknown,neon/generated.rs
aarch64,vmull_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vmull_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmull_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vmull_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmull_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vmull_laneq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmull_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vmull_laneq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmull_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vmull_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vmull_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vmull_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vmull_p8,neon,False,unknown,neon/generated.rs
aarch64,vmull_s16,neon,False,unknown,neon/generated.rs
aarch64,vmull_s32,neon,False,unknown,neon/generated.rs
aarch64,vmull_s8,neon,False,unknown,neon/generated.rs
aarch64,vmull_u8,neon,False,unknown,neon/generated.rs
aarch64,vmull_u16,neon,False,unknown,neon/generated.rs
aarch64,vmull_u32,neon,False,unknown,neon/generated.rs
aarch64,vmvn_p8,neon,False,unknown,neon/generated.rs
aarch64,vmvn_s16,neon,False,unknown,neon/generated.rs
aarch64,vmvn_s32,neon,False,unknown,neon/generated.rs
aarch64,vmvn_s8,neon,False,unknown,neon/generated.rs
aarch64,vmvn_u16,neon,False,unknown,neon/generated.rs
aarch64,vmvn_u32,neon,False,unknown,neon/generated.rs
aarch64,vmvn_u8,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_p8,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_s16,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_s32,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_s8,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_u16,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_u32,neon,False,unknown,neon/generated.rs
aarch64,vmvnq_u8,neon,False,unknown,neon/generated.rs
aarch64,vneg_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vnegq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vneg_f32,neon,False,unknown,neon/generated.rs
aarch64,vnegq_f32,neon,False,unknown,neon/generated.rs
aarch64,vneg_s8,neon,False,unknown,neon/generated.rs
aarch64,vnegq_s8,neon,False,unknown,neon/generated.rs
aarch64,vneg_s16,neon,False,unknown,neon/generated.rs
aarch64,vnegq_s16,neon,False,unknown,neon/generated.rs
aarch64,vneg_s32,neon,False,unknown,neon/generated.rs
aarch64,vnegq_s32,neon,False,unknown,neon/generated.rs
aarch64,vorn_s16,neon,False,unknown,neon/generated.rs
aarch64,vorn_s32,neon,False,unknown,neon/generated.rs
aarch64,vorn_s64,neon,False,unknown,neon/generated.rs
aarch64,vorn_s8,neon,False,unknown,neon/generated.rs
aarch64,vornq_s16,neon,False,unknown,neon/generated.rs
aarch64,vornq_s32,neon,False,unknown,neon/generated.rs
aarch64,vornq_s64,neon,False,unknown,neon/generated.rs
aarch64,vornq_s8,neon,False,unknown,neon/generated.rs
aarch64,vorn_u16,neon,False,unknown,neon/generated.rs
aarch64,vorn_u32,neon,False,unknown,neon/generated.rs
aarch64,vorn_u64,neon,False,unknown,neon/generated.rs
aarch64,vorn_u8,neon,False,unknown,neon/generated.rs
aarch64,vornq_u16,neon,False,unknown,neon/generated.rs
aarch64,vornq_u32,neon,False,unknown,neon/generated.rs
aarch64,vornq_u64,neon,False,unknown,neon/generated.rs
aarch64,vornq_u8,neon,False,unknown,neon/generated.rs
aarch64,vorr_s8,neon,False,unknown,neon/generated.rs
aarch64,vorrq_s8,neon,False,unknown,neon/generated.rs
aarch64,vorr_s16,neon,False,unknown,neon/generated.rs
aarch64,vorrq_s16,neon,False,unknown,neon/generated.rs
aarch64,vorr_s32,neon,False,unknown,neon/generated.rs
aarch64,vorrq_s32,neon,False,unknown,neon/generated.rs
aarch64,vorr_s64,neon,False,unknown,neon/generated.rs
aarch64,vorrq_s64,neon,False,unknown,neon/generated.rs
aarch64,vorr_u8,neon,False,unknown,neon/generated.rs
aarch64,vorrq_u8,neon,False,unknown,neon/generated.rs
aarch64,vorr_u16,neon,False,unknown,neon/generated.rs
aarch64,vorrq_u16,neon,False,unknown,neon/generated.rs
aarch64,vorr_u32,neon,False,unknown,neon/generated.rs
aarch64,vorrq_u32,neon,False,unknown,neon/generated.rs
aarch64,vorr_u64,neon,False,unknown,neon/generated.rs
aarch64,vorrq_u64,neon,False,unknown,neon/generated.rs
aarch64,vpadal_s8,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_s8,neon,False,unknown,neon/generated.rs
aarch64,vpadal_s16,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_s16,neon,False,unknown,neon/generated.rs
aarch64,vpadal_s32,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_s32,neon,False,unknown,neon/generated.rs
aarch64,vpadal_u8,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_u8,neon,False,unknown,neon/generated.rs
aarch64,vpadal_u16,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_u16,neon,False,unknown,neon/generated.rs
aarch64,vpadal_u32,neon,False,unknown,neon/generated.rs
aarch64,vpadalq_u32,neon,False,unknown,neon/generated.rs
aarch64,vpadd_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpadd_f32,neon,False,unknown,neon/generated.rs
aarch64,vpadd_s8,neon,False,unknown,neon/generated.rs
aarch64,vpadd_s16,neon,False,unknown,neon/generated.rs
aarch64,vpadd_s32,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vpadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_s8,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_s8,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_s16,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_s16,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_s32,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_s32,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_u8,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_u8,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_u16,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_u16,neon,False,unknown,neon/generated.rs
aarch64,vpaddl_u32,neon,False,unknown,neon/generated.rs
aarch64,vpaddlq_u32,neon,False,unknown,neon/generated.rs
aarch64,vpmax_f32,neon,False,unknown,neon/generated.rs
aarch64,vpmax_s8,neon,False,unknown,neon/generated.rs
aarch64,vpmax_s16,neon,False,unknown,neon/generated.rs
aarch64,vpmax_s32,neon,False,unknown,neon/generated.rs
aarch64,vpmax_u8,neon,False,unknown,neon/generated.rs
aarch64,vpmax_u16,neon,False,unknown,neon/generated.rs
aarch64,vpmax_u32,neon,False,unknown,neon/generated.rs
aarch64,vpmin_f32,neon,False,unknown,neon/generated.rs
aarch64,vpmin_s8,neon,False,unknown,neon/generated.rs
aarch64,vpmin_s16,neon,False,unknown,neon/generated.rs
aarch64,vpmin_s32,neon,False,unknown,neon/generated.rs
aarch64,vpmin_u8,neon,False,unknown,neon/generated.rs
aarch64,vpmin_u16,neon,False,unknown,neon/generated.rs
aarch64,vpmin_u32,neon,False,unknown,neon/generated.rs
aarch64,vqabs_s8,neon,False,unknown,neon/generated.rs
aarch64,vqabsq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqabs_s16,neon,False,unknown,neon/generated.rs
aarch64,vqabsq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqabs_s32,neon,False,unknown,neon/generated.rs
aarch64,vqabsq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqadd_s8,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqadd_s16,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqadd_s32,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqadd_s64,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_s64,neon,False,unknown,neon/generated.rs
aarch64,vqadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_u8,neon,False,unknown,neon/generated.rs
aarch64,vqadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_u16,neon,False,unknown,neon/generated.rs
aarch64,vqadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_u32,neon,False,unknown,neon/generated.rs
aarch64,vqadd_u64,neon,False,unknown,neon/generated.rs
aarch64,vqaddq_u64,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlal_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmlsl_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmulh_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmulhq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_s16,neon,False,unknown,neon/generated.rs
aarch64,vqdmull_s32,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_s16,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_s32,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_s64,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_u16,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_u32,neon,False,unknown,neon/generated.rs
aarch64,vqmovn_u64,neon,False,unknown,neon/generated.rs
aarch64,vqmovun_s16,neon,False,unknown,neon/generated.rs
aarch64,vqmovun_s32,neon,False,unknown,neon/generated.rs
aarch64,vqmovun_s64,neon,False,unknown,neon/generated.rs
aarch64,vqneg_s8,neon,False,unknown,neon/generated.rs
aarch64,vqnegq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqneg_s16,neon,False,unknown,neon/generated.rs
aarch64,vqnegq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqneg_s32,neon,False,unknown,neon/generated.rs
aarch64,vqnegq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_laneq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_laneq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulh_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrdmulhq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_s8,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_s64,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_s64,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_u8,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_u8,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_u16,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_u16,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_u32,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_u32,neon,False,unknown,neon/generated.rs
aarch64,vqrshl_u64,neon,False,unknown,neon/generated.rs
aarch64,vqrshlq_u64,neon,False,unknown,neon/generated.rs
aarch64,vqrshrn_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrn_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrun_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrun_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqrshrun_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshl_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vqshl_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vqshl_s8,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqshl_s16,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqshl_s32,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqshl_s64,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_s64,neon,False,unknown,neon/generated.rs
aarch64,vqshl_u8,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_u8,neon,False,unknown,neon/generated.rs
aarch64,vqshl_u16,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_u16,neon,False,unknown,neon/generated.rs
aarch64,vqshl_u32,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_u32,neon,False,unknown,neon/generated.rs
aarch64,vqshl_u64,neon,False,unknown,neon/generated.rs
aarch64,vqshlq_u64,neon,False,unknown,neon/generated.rs
aarch64,vqshlu_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshluq_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshlu_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshluq_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshlu_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshluq_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshlu_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshluq_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshlu_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshluq_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshlu_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshluq_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshlu_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshluq_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlu_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshluq_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrn_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshrun_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrun_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrun_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vqshrun_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrun_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrun_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqsub_s8,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_s8,neon,False,unknown,neon/generated.rs
aarch64,vqsub_s16,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_s16,neon,False,unknown,neon/generated.rs
aarch64,vqsub_s32,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_s32,neon,False,unknown,neon/generated.rs
aarch64,vqsub_s64,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_s64,neon,False,unknown,neon/generated.rs
aarch64,vqsub_u8,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_u8,neon,False,unknown,neon/generated.rs
aarch64,vqsub_u16,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_u16,neon,False,unknown,neon/generated.rs
aarch64,vqsub_u32,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_u32,neon,False,unknown,neon/generated.rs
aarch64,vqsub_u64,neon,False,unknown,neon/generated.rs
aarch64,vqsubq_u64,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_s64,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_high_u64,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_s16,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_s32,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_s64,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vraddhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vrecpe_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecpeq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecpe_f32,neon,False,unknown,neon/generated.rs
aarch64,vrecpeq_f32,neon,False,unknown,neon/generated.rs
aarch64,vrecpe_u32,neon,False,unknown,neon/generated.rs
aarch64,vrecpeq_u32,neon,False,unknown,neon/generated.rs
aarch64,vrecps_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecpsq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecps_f32,neon,False,unknown,neon/generated.rs
aarch64,vrecpsq_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p8_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p8,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p128,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p128,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_p64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p128_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p128_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_p64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_p64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_p64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f32_p128,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_p128,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_f32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_s64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u32,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_u64,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p8,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_f32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_s64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_u64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_f32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p16,neon,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p128,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_s32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_s64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_u32,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_u64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p8,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p64_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p64_p16,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_s32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_u32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpret_p16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p128_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_s32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_u32_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p8_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vreinterpretq_p16_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vrev16_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev16_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev16_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev16q_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev16q_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev16q_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev32_p16,neon,False,unknown,neon/generated.rs
aarch64,vrev32_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev32_s16,neon,False,unknown,neon/generated.rs
aarch64,vrev32_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev32_u16,neon,False,unknown,neon/generated.rs
aarch64,vrev32_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_p16,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_s16,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_u16,neon,False,unknown,neon/generated.rs
aarch64,vrev32q_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev64_f32,neon,False,unknown,neon/generated.rs
aarch64,vrev64_p16,neon,False,unknown,neon/generated.rs
aarch64,vrev64_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev64_s16,neon,False,unknown,neon/generated.rs
aarch64,vrev64_s32,neon,False,unknown,neon/generated.rs
aarch64,vrev64_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev64_u16,neon,False,unknown,neon/generated.rs
aarch64,vrev64_u32,neon,False,unknown,neon/generated.rs
aarch64,vrev64_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_f32,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_p16,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_p8,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_s16,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_s32,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_s8,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_u16,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_u32,neon,False,unknown,neon/generated.rs
aarch64,vrev64q_u8,neon,False,unknown,neon/generated.rs
aarch64,vrev64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrev64q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrhadd_s8,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_s8,neon,False,unknown,neon/generated.rs
aarch64,vrhadd_s16,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_s16,neon,False,unknown,neon/generated.rs
aarch64,vrhadd_s32,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_s32,neon,False,unknown,neon/generated.rs
aarch64,vrhadd_u8,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_u8,neon,False,unknown,neon/generated.rs
aarch64,vrhadd_u16,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_u16,neon,False,unknown,neon/generated.rs
aarch64,vrhadd_u32,neon,False,unknown,neon/generated.rs
aarch64,vrhaddq_u32,neon,False,unknown,neon/generated.rs
aarch64,vrndn_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndnq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndn_f32,neon,False,unknown,neon/generated.rs
aarch64,vrndnq_f32,neon,False,unknown,neon/generated.rs
aarch64,vrshl_s8,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_s8,neon,False,unknown,neon/generated.rs
aarch64,vrshl_s16,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_s16,neon,False,unknown,neon/generated.rs
aarch64,vrshl_s32,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_s32,neon,False,unknown,neon/generated.rs
aarch64,vrshl_s64,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_s64,neon,False,unknown,neon/generated.rs
aarch64,vrshl_u8,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_u8,neon,False,unknown,neon/generated.rs
aarch64,vrshl_u16,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_u16,neon,False,unknown,neon/generated.rs
aarch64,vrshl_u32,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_u32,neon,False,unknown,neon/generated.rs
aarch64,vrshl_u64,neon,False,unknown,neon/generated.rs
aarch64,vrshlq_u64,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vrshr_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vrshrq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vrshrn_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vrshrn_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vrshrn_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vrshrn_n_s16,neon,False,stable,neon/generated.rs
aarch64,vrshrn_n_s32,neon,False,stable,neon/generated.rs
aarch64,vrshrn_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrshrn_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vrshrn_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vrshrn_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vrsqrte_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsqrteq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsqrte_f32,neon,False,unknown,neon/generated.rs
aarch64,vrsqrteq_f32,neon,False,unknown,neon/generated.rs
aarch64,vrsqrte_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsqrteq_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsqrts_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsqrtsq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsqrts_f32,neon,False,unknown,neon/generated.rs
aarch64,vrsqrtsq_f32,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsra_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vrsraq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_s16,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_s32,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_s64,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vrsubhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsetq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vset_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_f32,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_s8,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_s16,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_s32,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_u8,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_u16,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_u32,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_p8,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_p16,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vset_lane_s64,neon,False,unknown,neon/generated.rs
aarch64,vset_lane_u64,neon,False,unknown,neon/generated.rs
aarch64,vsetq_lane_p64,neon,aes,False,unknown,neon/generated.rs
aarch64,vsha1cq_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha1h_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha1mq_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha1pq_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha1su0q_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha1su1q_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha256h2q_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha256hq_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha256su0q_u32,sha2,False,unknown,neon/generated.rs
aarch64,vsha256su1q_u32,sha2,False,unknown,neon/generated.rs
aarch64,vshl_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshl_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vshlq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vshl_s8,neon,False,unknown,neon/generated.rs
aarch64,vshlq_s8,neon,False,unknown,neon/generated.rs
aarch64,vshl_s16,neon,False,unknown,neon/generated.rs
aarch64,vshlq_s16,neon,False,unknown,neon/generated.rs
aarch64,vshl_s32,neon,False,unknown,neon/generated.rs
aarch64,vshlq_s32,neon,False,unknown,neon/generated.rs
aarch64,vshl_s64,neon,False,unknown,neon/generated.rs
aarch64,vshlq_s64,neon,False,unknown,neon/generated.rs
aarch64,vshl_u8,neon,False,unknown,neon/generated.rs
aarch64,vshlq_u8,neon,False,unknown,neon/generated.rs
aarch64,vshl_u16,neon,False,unknown,neon/generated.rs
aarch64,vshlq_u16,neon,False,unknown,neon/generated.rs
aarch64,vshl_u32,neon,False,unknown,neon/generated.rs
aarch64,vshlq_u32,neon,False,unknown,neon/generated.rs
aarch64,vshl_u64,neon,False,unknown,neon/generated.rs
aarch64,vshlq_u64,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshll_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshr_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vshrq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vshrn_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vsli_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsli_n_p16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsliq_n_p16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsra_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_s8,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_s16,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_s32,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_s64,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_u8,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_u16,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_u32,neon,False,unknown,neon/generated.rs
aarch64,vsra_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vsraq_n_u64,neon,False,unknown,neon/generated.rs
aarch64,vsri_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_s16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_s32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_s64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_u16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_u32,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_u64,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vsri_n_p16,neon,v7,False,unstable,neon/generated.rs
aarch64,vsriq_n_p16,neon,v7,False,unstable,neon/generated.rs
aarch64,vst1_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x2,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x3,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16_x4,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f32,neon,True,unstable,neon/generated.rs
aarch64,vst1q_f32,neon,True,unstable,neon/generated.rs
aarch64,vst1_s8,neon,True,unstable,neon/generated.rs
aarch64,vst1q_s8,neon,True,unstable,neon/generated.rs
aarch64,vst1_s16,neon,True,unstable,neon/generated.rs
aarch64,vst1q_s16,neon,True,unstable,neon/generated.rs
aarch64,vst1_s32,neon,True,unstable,neon/generated.rs
aarch64,vst1q_s32,neon,True,unstable,neon/generated.rs
aarch64,vst1_s64,neon,True,unstable,neon/generated.rs
aarch64,vst1q_s64,neon,True,unstable,neon/generated.rs
aarch64,vst1_u8,neon,True,unstable,neon/generated.rs
aarch64,vst1q_u8,neon,True,unstable,neon/generated.rs
aarch64,vst1_u16,neon,True,unstable,neon/generated.rs
aarch64,vst1q_u16,neon,True,unstable,neon/generated.rs
aarch64,vst1_u32,neon,True,unstable,neon/generated.rs
aarch64,vst1q_u32,neon,True,unstable,neon/generated.rs
aarch64,vst1_u64,neon,True,unstable,neon/generated.rs
aarch64,vst1q_u64,neon,True,unstable,neon/generated.rs
aarch64,vst1_p8,neon,True,unstable,neon/generated.rs
aarch64,vst1q_p8,neon,True,unstable,neon/generated.rs
aarch64,vst1_p16,neon,True,unstable,neon/generated.rs
aarch64,vst1q_p16,neon,True,unstable,neon/generated.rs
aarch64,vst1_p64,neon,True,unstable,neon/generated.rs
aarch64,vst1q_p64,neon,True,unstable,neon/generated.rs
aarch64,vst1_f32_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_f32_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_f32_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_f32_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_f32_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_f32_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_f32_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_f32_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_f32_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_f32_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_lane_f32,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_f32,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_s8,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_s8,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_s16,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_s16,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_s32,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_s32,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_s64,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_u64,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1_lane_s64,neon,True,unknown,neon/generated.rs
aarch64,vst1_lane_u64,neon,True,unknown,neon/generated.rs
aarch64,vst1_p64_x2,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1_p64_x3,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1_p64_x4,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1q_p64_x2,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1q_p64_x3,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1q_p64_x4,neon,aes,True,unknown,neon/generated.rs
aarch64,vst1_s8_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_s8_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_s16_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_s16_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_s32_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_s32_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_s64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_s64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_s8_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s8_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s16_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s16_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s32_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s32_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s64_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s64_x2,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s8_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_s8_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_s16_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_s16_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_s32_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_s32_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_s64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_s64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_s8_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s8_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s16_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s16_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s32_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s32_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s64_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s64_x3,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s8_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_s8_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_s16_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_s16_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_s32_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_s32_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_s64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_s64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_s8_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s8_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s16_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s16_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s32_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s32_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_s64_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1q_s64_x4,neon,v7,True,unstable,neon/generated.rs
aarch64,vst1_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u8_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u8_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u8_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u16_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u16_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u16_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u32_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u32_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u32_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1_u64_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_u64_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_u64_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u64_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u64_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_u64_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p8_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p8_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p8_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p16_x2,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p16_x3,neon,True,unknown,neon/generated.rs
aarch64,vst1q_p16_x4,neon,True,unknown,neon/generated.rs
aarch64,vst1q_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst2_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2_f32,neon,True,stable,neon/generated.rs
aarch64,vst2q_f32,neon,True,stable,neon/generated.rs
aarch64,vst2_s8,neon,True,stable,neon/generated.rs
aarch64,vst2q_s8,neon,True,stable,neon/generated.rs
aarch64,vst2_s16,neon,True,stable,neon/generated.rs
aarch64,vst2q_s16,neon,True,stable,neon/generated.rs
aarch64,vst2_s32,neon,True,stable,neon/generated.rs
aarch64,vst2q_s32,neon,True,stable,neon/generated.rs
aarch64,vst2_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst2_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vst2_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst2q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst2_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst2q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst2_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vst2_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst2q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst2_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst2_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vst2_s64,neon,True,stable,neon/generated.rs
aarch64,vst2_u64,neon,True,unknown,neon/generated.rs
aarch64,vst2_u8,neon,True,unknown,neon/generated.rs
aarch64,vst2q_u8,neon,True,unknown,neon/generated.rs
aarch64,vst2_u16,neon,True,unknown,neon/generated.rs
aarch64,vst2q_u16,neon,True,unknown,neon/generated.rs
aarch64,vst2_u32,neon,True,unknown,neon/generated.rs
aarch64,vst2q_u32,neon,True,unknown,neon/generated.rs
aarch64,vst2_p8,neon,True,unknown,neon/generated.rs
aarch64,vst2q_p8,neon,True,unknown,neon/generated.rs
aarch64,vst2_p16,neon,True,unknown,neon/generated.rs
aarch64,vst2q_p16,neon,True,unknown,neon/generated.rs
aarch64,vst3_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_f32,neon,True,stable,neon/generated.rs
aarch64,vst3q_f32,neon,True,stable,neon/generated.rs
aarch64,vst3_s8,neon,True,stable,neon/generated.rs
aarch64,vst3q_s8,neon,True,stable,neon/generated.rs
aarch64,vst3_s16,neon,True,stable,neon/generated.rs
aarch64,vst3q_s16,neon,True,stable,neon/generated.rs
aarch64,vst3_s32,neon,True,stable,neon/generated.rs
aarch64,vst3q_s32,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst3_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vst3_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst3q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst3_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst3q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst3_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vst3_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst3q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst3_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst3_s64,neon,True,stable,neon/generated.rs
aarch64,vst3_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vst3_u64,neon,True,unknown,neon/generated.rs
aarch64,vst3_u8,neon,True,unknown,neon/generated.rs
aarch64,vst3q_u8,neon,True,unknown,neon/generated.rs
aarch64,vst3_u16,neon,True,unknown,neon/generated.rs
aarch64,vst3q_u16,neon,True,unknown,neon/generated.rs
aarch64,vst3_u32,neon,True,unknown,neon/generated.rs
aarch64,vst3q_u32,neon,True,unknown,neon/generated.rs
aarch64,vst3_p8,neon,True,unknown,neon/generated.rs
aarch64,vst3q_p8,neon,True,unknown,neon/generated.rs
aarch64,vst3_p16,neon,True,unknown,neon/generated.rs
aarch64,vst3q_p16,neon,True,unknown,neon/generated.rs
aarch64,vst4_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_f32,neon,True,stable,neon/generated.rs
aarch64,vst4q_f32,neon,True,stable,neon/generated.rs
aarch64,vst4_s8,neon,True,stable,neon/generated.rs
aarch64,vst4q_s8,neon,True,stable,neon/generated.rs
aarch64,vst4_s16,neon,True,stable,neon/generated.rs
aarch64,vst4q_s16,neon,True,stable,neon/generated.rs
aarch64,vst4_s32,neon,True,stable,neon/generated.rs
aarch64,vst4q_s32,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4q_lane_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst4_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_lane_f32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_lane_s8,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_lane_s16,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4q_lane_s32,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_f32,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s16,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s32,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_u8,neon,True,unknown,neon/generated.rs
aarch64,vst4_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst4q_lane_u16,neon,True,unknown,neon/generated.rs
aarch64,vst4_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst4q_lane_u32,neon,True,unknown,neon/generated.rs
aarch64,vst4_lane_p8,neon,True,unknown,neon/generated.rs
aarch64,vst4_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst4q_lane_p16,neon,True,unknown,neon/generated.rs
aarch64,vst4_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst4_s64,neon,v7,True,unstable,neon/generated.rs
aarch64,vst4_s64,neon,True,stable,neon/generated.rs
aarch64,vst4_u64,neon,True,unknown,neon/generated.rs
aarch64,vst4_u8,neon,True,unknown,neon/generated.rs
aarch64,vst4q_u8,neon,True,unknown,neon/generated.rs
aarch64,vst4_u16,neon,True,unknown,neon/generated.rs
aarch64,vst4q_u16,neon,True,unknown,neon/generated.rs
aarch64,vst4_u32,neon,True,unknown,neon/generated.rs
aarch64,vst4q_u32,neon,True,unknown,neon/generated.rs
aarch64,vst4_p8,neon,True,unknown,neon/generated.rs
aarch64,vst4q_p8,neon,True,unknown,neon/generated.rs
aarch64,vst4_p16,neon,True,unknown,neon/generated.rs
aarch64,vst4q_p16,neon,True,unknown,neon/generated.rs
aarch64,vstrq_p128,neon,True,unknown,neon/generated.rs
aarch64,vsub_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsubq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsub_f32,neon,False,unknown,neon/generated.rs
aarch64,vsubq_f32,neon,False,unknown,neon/generated.rs
aarch64,vsub_s16,neon,False,unknown,neon/generated.rs
aarch64,vsubq_s16,neon,False,unknown,neon/generated.rs
aarch64,vsub_u16,neon,False,unknown,neon/generated.rs
aarch64,vsubq_u16,neon,False,unknown,neon/generated.rs
aarch64,vsub_s32,neon,False,unknown,neon/generated.rs
aarch64,vsubq_s32,neon,False,unknown,neon/generated.rs
aarch64,vsub_u32,neon,False,unknown,neon/generated.rs
aarch64,vsubq_u32,neon,False,unknown,neon/generated.rs
aarch64,vsub_s64,neon,False,unknown,neon/generated.rs
aarch64,vsubq_s64,neon,False,unknown,neon/generated.rs
aarch64,vsub_u64,neon,False,unknown,neon/generated.rs
aarch64,vsubq_u64,neon,False,unknown,neon/generated.rs
aarch64,vsub_s8,neon,False,unknown,neon/generated.rs
aarch64,vsubq_s8,neon,False,unknown,neon/generated.rs
aarch64,vsub_u8,neon,False,unknown,neon/generated.rs
aarch64,vsubq_u8,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_s16,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_s32,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_s64,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_u16,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_u32,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_high_u64,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_s16,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_s32,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_s64,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_u16,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_u32,neon,False,unknown,neon/generated.rs
aarch64,vsubhn_u64,neon,False,unknown,neon/generated.rs
aarch64,vsubl_s8,neon,False,unknown,neon/generated.rs
aarch64,vsubl_s16,neon,False,unknown,neon/generated.rs
aarch64,vsubl_s32,neon,False,unknown,neon/generated.rs
aarch64,vsubl_u8,neon,False,unknown,neon/generated.rs
aarch64,vsubl_u16,neon,False,unknown,neon/generated.rs
aarch64,vsubl_u32,neon,False,unknown,neon/generated.rs
aarch64,vsubw_s8,neon,False,unknown,neon/generated.rs
aarch64,vsubw_s16,neon,False,unknown,neon/generated.rs
aarch64,vsubw_s32,neon,False,unknown,neon/generated.rs
aarch64,vsubw_u8,neon,False,unknown,neon/generated.rs
aarch64,vsubw_u16,neon,False,unknown,neon/generated.rs
aarch64,vsubw_u32,neon,False,unknown,neon/generated.rs
aarch64,vsudot_lane_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vsudotq_lane_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vtbl1_s8,neon,False,unstable,neon/generated.rs
aarch64,vtbl1_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl1_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl1_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl1_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl2_s8,neon,False,unstable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl3_s8,neon,False,unstable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl4_s8,neon,False,unstable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,unstable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,unstable,neon/generated.rs
aarch64,vtbx1_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx1_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx1_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx1_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx1_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx2_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx2_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx2_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx2_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx2_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx3_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx3_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx3_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx3_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx3_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_s8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_u8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtbx4_p8,neon,v7,False,unstable,neon/generated.rs
aarch64,vtrn_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrnq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrn_f32,neon,False,unknown,neon/generated.rs
aarch64,vtrn_s32,neon,False,unknown,neon/generated.rs
aarch64,vtrn_u32,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_f32,neon,False,unknown,neon/generated.rs
aarch64,vtrn_s8,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_s8,neon,False,unknown,neon/generated.rs
aarch64,vtrn_s16,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_s16,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_s32,neon,False,unknown,neon/generated.rs
aarch64,vtrn_u8,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_u8,neon,False,unknown,neon/generated.rs
aarch64,vtrn_u16,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_u16,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_u32,neon,False,unknown,neon/generated.rs
aarch64,vtrn_p8,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_p8,neon,False,unknown,neon/generated.rs
aarch64,vtrn_p16,neon,False,unknown,neon/generated.rs
aarch64,vtrnq_p16,neon,False,unknown,neon/generated.rs
aarch64,vtst_s8,neon,False,unknown,neon/generated.rs
aarch64,vtstq_s8,neon,False,unknown,neon/generated.rs
aarch64,vtst_s16,neon,False,unknown,neon/generated.rs
aarch64,vtstq_s16,neon,False,unknown,neon/generated.rs
aarch64,vtst_s32,neon,False,unknown,neon/generated.rs
aarch64,vtstq_s32,neon,False,unknown,neon/generated.rs
aarch64,vtst_p8,neon,False,unknown,neon/generated.rs
aarch64,vtstq_p8,neon,False,unknown,neon/generated.rs
aarch64,vtst_p16,neon,False,unknown,neon/generated.rs
aarch64,vtstq_p16,neon,False,unknown,neon/generated.rs
aarch64,vtst_u8,neon,False,unknown,neon/generated.rs
aarch64,vtstq_u8,neon,False,unknown,neon/generated.rs
aarch64,vtst_u16,neon,False,unknown,neon/generated.rs
aarch64,vtstq_u16,neon,False,unknown,neon/generated.rs
aarch64,vtst_u32,neon,False,unknown,neon/generated.rs
aarch64,vtstq_u32,neon,False,unknown,neon/generated.rs
aarch64,vusdot_lane_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vusdotq_lane_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vusdot_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vusdotq_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vusmmlaq_s32,neon,i8mm,False,unknown,neon/generated.rs
aarch64,vuzp_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzpq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzp_f32,neon,False,unknown,neon/generated.rs
aarch64,vuzp_s32,neon,False,unknown,neon/generated.rs
aarch64,vuzp_u32,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_f32,neon,False,unknown,neon/generated.rs
aarch64,vuzp_s8,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_s8,neon,False,unknown,neon/generated.rs
aarch64,vuzp_s16,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_s16,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_s32,neon,False,unknown,neon/generated.rs
aarch64,vuzp_u8,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_u8,neon,False,unknown,neon/generated.rs
aarch64,vuzp_u16,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_u16,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_u32,neon,False,unknown,neon/generated.rs
aarch64,vuzp_p8,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_p8,neon,False,unknown,neon/generated.rs
aarch64,vuzp_p16,neon,False,unknown,neon/generated.rs
aarch64,vuzpq_p16,neon,False,unknown,neon/generated.rs
aarch64,vzip_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzipq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzip_f32,neon,False,unknown,neon/generated.rs
aarch64,vzip_s32,neon,False,unknown,neon/generated.rs
aarch64,vzip_u32,neon,False,unknown,neon/generated.rs
aarch64,vzip_s8,neon,False,unknown,neon/generated.rs
aarch64,vzip_s16,neon,False,unknown,neon/generated.rs
aarch64,vzip_u8,neon,False,unknown,neon/generated.rs
aarch64,vzip_u16,neon,False,unknown,neon/generated.rs
aarch64,vzip_p8,neon,False,unknown,neon/generated.rs
aarch64,vzip_p16,neon,False,unknown,neon/generated.rs
aarch64,vzipq_f32,neon,False,unknown,neon/generated.rs
aarch64,vzipq_s8,neon,False,unknown,neon/generated.rs
aarch64,vzipq_s16,neon,False,unknown,neon/generated.rs
aarch64,vzipq_s32,neon,False,unknown,neon/generated.rs
aarch64,vzipq_u8,neon,False,unknown,neon/generated.rs
aarch64,vzipq_u16,neon,False,unknown,neon/generated.rs
aarch64,vzipq_u32,neon,False,unknown,neon/generated.rs
aarch64,vzipq_p8,neon,False,unknown,neon/generated.rs
aarch64,vzipq_p16,neon,False,unknown,neon/generated.rs
aarch64,__arm_mte_create_random_tag,mte,True,unstable,mte.rs
aarch64,__arm_mte_increment_tag,mte,True,unstable,mte.rs
aarch64,__arm_mte_exclude_tag,mte,True,unstable,mte.rs
aarch64,__arm_mte_set_tag,mte,True,unstable,mte.rs
aarch64,__arm_mte_get_tag,mte,True,unstable,mte.rs
aarch64,__arm_mte_ptrdiff,mte,True,unstable,mte.rs
aarch64,__crc32cd,crc,False,stable,neon/generated.rs
aarch64,__crc32d,crc,False,stable,neon/generated.rs
aarch64,__jcvt,jsconv,False,unstable,neon/generated.rs
aarch64,vabal_high_s8,neon,False,stable,neon/generated.rs
aarch64,vabal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vabal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u8,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u16,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u32,neon,False,stable,neon/generated.rs
aarch64,vabd_f64,neon,False,stable,neon/generated.rs
aarch64,vabdq_f64,neon,False,stable,neon/generated.rs
aarch64,vabdd_f64,neon,False,stable,neon/generated.rs
aarch64,vabds_f32,neon,False,stable,neon/generated.rs
aarch64,vabdh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vabdl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vabs_f64,neon,False,stable,neon/generated.rs
aarch64,vabsq_f64,neon,False,stable,neon/generated.rs
aarch64,vabs_s64,neon,False,stable,neon/generated.rs
aarch64,vabsq_s64,neon,False,stable,neon/generated.rs
aarch64,vabsd_s64,neon,False,stable,neon/generated.rs
aarch64,vaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s8,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s8,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u8,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u8,neon,False,stable,neon/generated.rs
aarch64,vaddv_f32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_f32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_f64,neon,False,stable,neon/generated.rs
aarch64,vaddv_s32,neon,False,stable,neon/generated.rs
aarch64,vaddv_s8,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s8,neon,False,stable,neon/generated.rs
aarch64,vaddv_s16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s32,neon,False,stable,neon/generated.rs
aarch64,vaddv_u32,neon,False,stable,neon/generated.rs
aarch64,vaddv_u8,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u8,neon,False,stable,neon/generated.rs
aarch64,vaddv_u16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s64,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u64,neon,False,stable,neon/generated.rs
aarch64,vamax_f32,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vamaxq_f32,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vamaxq_f64,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vamin_f32,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vaminq_f32,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vaminq_f64,neon,faminmax,False,unstable,neon/generated.rs
aarch64,vbcaxq_s8,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_s16,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_s32,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_s64,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_u8,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_u16,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_u32,neon,sha3,False,stable,neon/generated.rs
aarch64,vbcaxq_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vcadd_rot270_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcadd_rot270_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcadd_rot90_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcadd_rot90_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcage_f64,neon,False,stable,neon/generated.rs
aarch64,vcageq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaged_f64,neon,False,stable,neon/generated.rs
aarch64,vcages_f32,neon,False,stable,neon/generated.rs
aarch64,vcageh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcagt_f64,neon,False,stable,neon/generated.rs
aarch64,vcagtq_f64,neon,False,stable,neon/generated.rs
aarch64,vcagtd_f64,neon,False,stable,neon/generated.rs
aarch64,vcagts_f32,neon,False,stable,neon/generated.rs
aarch64,vcagth_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcale_f64,neon,False,stable,neon/generated.rs
aarch64,vcaleq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaled_f64,neon,False,stable,neon/generated.rs
aarch64,vcales_f32,neon,False,stable,neon/generated.rs
aarch64,vcaleh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcalt_f64,neon,False,stable,neon/generated.rs
aarch64,vcaltq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaltd_f64,neon,False,stable,neon/generated.rs
aarch64,vcalts_f32,neon,False,stable,neon/generated.rs
aarch64,vcalth_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceq_f64,neon,False,stable,neon/generated.rs
aarch64,vceqq_f64,neon,False,stable,neon/generated.rs
aarch64,vceq_s64,neon,False,stable,neon/generated.rs
aarch64,vceqq_s64,neon,False,stable,neon/generated.rs
aarch64,vceq_u64,neon,False,stable,neon/generated.rs
aarch64,vceqq_u64,neon,False,stable,neon/generated.rs
aarch64,vceq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqd_f64,neon,False,stable,neon/generated.rs
aarch64,vceqs_f32,neon,False,stable,neon/generated.rs
aarch64,vceqd_s64,neon,False,stable,neon/generated.rs
aarch64,vceqd_u64,neon,False,stable,neon/generated.rs
aarch64,vceqh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceqz_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceqzq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceqz_f32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_f32,neon,False,stable,neon/generated.rs
aarch64,vceqz_f64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_f64,neon,False,stable,neon/generated.rs
aarch64,vceqz_s8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s8,neon,False,stable,neon/generated.rs
aarch64,vceqz_s16,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s16,neon,False,stable,neon/generated.rs
aarch64,vceqz_s32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s32,neon,False,stable,neon/generated.rs
aarch64,vceqz_s64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s64,neon,False,stable,neon/generated.rs
aarch64,vceqz_p8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_p8,neon,False,stable,neon/generated.rs
aarch64,vceqz_p64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqz_u8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u8,neon,False,stable,neon/generated.rs
aarch64,vceqz_u16,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u16,neon,False,stable,neon/generated.rs
aarch64,vceqz_u32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u32,neon,False,stable,neon/generated.rs
aarch64,vceqz_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzd_s64,neon,False,stable,neon/generated.rs
aarch64,vceqzd_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vceqzs_f32,neon,False,stable,neon/generated.rs
aarch64,vceqzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcge_f64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_f64,neon,False,stable,neon/generated.rs
aarch64,vcge_s64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_s64,neon,False,stable,neon/generated.rs
aarch64,vcge_u64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_u64,neon,False,stable,neon/generated.rs
aarch64,vcged_f64,neon,False,stable,neon/generated.rs
aarch64,vcges_f32,neon,False,stable,neon/generated.rs
aarch64,vcged_s64,neon,False,stable,neon/generated.rs
aarch64,vcged_u64,neon,False,stable,neon/generated.rs
aarch64,vcgeh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgez_f32,neon,False,stable,neon/generated.rs
aarch64,vcgezq_f32,neon,False,stable,neon/generated.rs
aarch64,vcgez_f64,neon,False,stable,neon/generated.rs
aarch64,vcgezq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgez_s8,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s8,neon,False,stable,neon/generated.rs
aarch64,vcgez_s16,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s16,neon,False,stable,neon/generated.rs
aarch64,vcgez_s32,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s32,neon,False,stable,neon/generated.rs
aarch64,vcgez_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgezs_f32,neon,False,stable,neon/generated.rs
aarch64,vcgezd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgt_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgt_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgt_u64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_u64,neon,False,stable,neon/generated.rs
aarch64,vcgtd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgts_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtd_u64,neon,False,stable,neon/generated.rs
aarch64,vcgth_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcgtz_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtz_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s8,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s8,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s16,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s16,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s32,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s32,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtzs_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtzd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcle_f64,neon,False,stable,neon/generated.rs
aarch64,vcleq_f64,neon,False,stable,neon/generated.rs
aarch64,vcle_s64,neon,False,stable,neon/generated.rs
aarch64,vcleq_s64,neon,False,stable,neon/generated.rs
aarch64,vcle_u64,neon,False,stable,neon/generated.rs
aarch64,vcleq_u64,neon,False,stable,neon/generated.rs
aarch64,vcled_f64,neon,False,stable,neon/generated.rs
aarch64,vcles_f32,neon,False,stable,neon/generated.rs
aarch64,vcled_u64,neon,False,stable,neon/generated.rs
aarch64,vcled_s64,neon,False,stable,neon/generated.rs
aarch64,vcleh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclez_f32,neon,False,stable,neon/generated.rs
aarch64,vclezq_f32,neon,False,stable,neon/generated.rs
aarch64,vclez_f64,neon,False,stable,neon/generated.rs
aarch64,vclezq_f64,neon,False,stable,neon/generated.rs
aarch64,vclez_s8,neon,False,stable,neon/generated.rs
aarch64,vclezq_s8,neon,False,stable,neon/generated.rs
aarch64,vclez_s16,neon,False,stable,neon/generated.rs
aarch64,vclezq_s16,neon,False,stable,neon/generated.rs
aarch64,vclez_s32,neon,False,stable,neon/generated.rs
aarch64,vclezq_s32,neon,False,stable,neon/generated.rs
aarch64,vclez_s64,neon,False,stable,neon/generated.rs
aarch64,vclezq_s64,neon,False,stable,neon/generated.rs
aarch64,vclezd_f64,neon,False,stable,neon/generated.rs
aarch64,vclezs_f32,neon,False,stable,neon/generated.rs
aarch64,vclezd_s64,neon,False,stable,neon/generated.rs
aarch64,vclezh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclt_f64,neon,False,stable,neon/generated.rs
aarch64,vcltq_f64,neon,False,stable,neon/generated.rs
aarch64,vclt_s64,neon,False,stable,neon/generated.rs
aarch64,vcltq_s64,neon,False,stable,neon/generated.rs
aarch64,vclt_u64,neon,False,stable,neon/generated.rs
aarch64,vcltq_u64,neon,False,stable,neon/generated.rs
aarch64,vcltd_u64,neon,False,stable,neon/generated.rs
aarch64,vcltd_s64,neon,False,stable,neon/generated.rs
aarch64,vclth_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vclts_f32,neon,False,stable,neon/generated.rs
aarch64,vcltd_f64,neon,False,stable,neon/generated.rs
aarch64,vcltz_f32,neon,False,stable,neon/generated.rs
aarch64,vcltzq_f32,neon,False,stable,neon/generated.rs
aarch64,vcltz_f64,neon,False,stable,neon/generated.rs
aarch64,vcltzq_f64,neon,False,stable,neon/generated.rs
aarch64,vcltz_s8,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s8,neon,False,stable,neon/generated.rs
aarch64,vcltz_s16,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s16,neon,False,stable,neon/generated.rs
aarch64,vcltz_s32,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s32,neon,False,stable,neon/generated.rs
aarch64,vcltz_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcltzs_f32,neon,False,stable,neon/generated.rs
aarch64,vcltzd_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcmla_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot180_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot270_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f64,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_lane_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_lane_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_laneq_f16,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmla_rot90_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_laneq_f32,neon,fcma,False,unstable,neon/generated.rs
aarch64,vcopy_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_p16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vcreate_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f16_f32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_high_f32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvt_high_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvta_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtaq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvta_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvta_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvta_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtaq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvta_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvta_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtah_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtah_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtah_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtah_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtah_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtah_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtas_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtad_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtas_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtad_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtd_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvts_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvth_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u32,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_n_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvth_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtm_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtm_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtm_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtm_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtm_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtm_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmh_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmh_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmh_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmh_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmh_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtmh_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtms_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtms_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtn_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtn_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtn_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtn_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtn_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtn_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnh_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnh_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnh_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnh_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnh_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtnh_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtns_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtns_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtp_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtpq_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtp_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtp_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtp_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtpq_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtp_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtp_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtph_s16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtph_s32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtph_s64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtph_u16_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtph_u32_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtph_u64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vcvtps_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtps_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtx_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtx_high_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtxd_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vdiv_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdivq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdiv_f32,neon,False,stable,neon/generated.rs
aarch64,vdivq_f32,neon,False,stable,neon/generated.rs
aarch64,vdiv_f64,neon,False,stable,neon/generated.rs
aarch64,vdivq_f64,neon,False,stable,neon/generated.rs
aarch64,vdivh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdot_laneq_s32,neon,dotprod,False,unstable,neon/generated.rs
aarch64,vdotq_laneq_s32,neon,dotprod,False,unstable,neon/generated.rs
aarch64,vdot_laneq_u32,neon,dotprod,False,unstable,neon/generated.rs
aarch64,vdotq_laneq_u32,neon,dotprod,False,unstable,neon/generated.rs
aarch64,vdup_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdup_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vdup_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdup_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_s64,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_u64,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vduph_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vdupq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdupq_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vdupq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdupq_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_s64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_u64,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_p16,neon,False,stable,neon/generated.rs
aarch64,veor3q_s8,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_s16,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_s32,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_s64,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_u8,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_u16,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_u32,neon,sha3,False,stable,neon/generated.rs
aarch64,veor3q_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vextq_f64,neon,False,stable,neon/generated.rs
aarch64,vextq_p64,neon,False,stable,neon/generated.rs
aarch64,vfma_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfma_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmaq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmaq_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfma_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfma_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmaq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfma_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmad_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmah_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmah_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmah_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmaq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmaq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmaq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmas_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmas_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmad_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmlal_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlal_lane_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlal_laneq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_lane_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_laneq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlal_lane_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlal_laneq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_lane_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_laneq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlal_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlalq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_lane_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_laneq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_lane_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_laneq_high_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_lane_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_laneq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_lane_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_laneq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlsl_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmlslq_low_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfms_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfms_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsq_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfms_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfms_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfms_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsh_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsh_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vfmsq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmss_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmss_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vld1_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vld1_f32,neon,True,stable,neon/generated.rs
aarch64,vld1q_f32,neon,True,stable,neon/generated.rs
aarch64,vld1_f64,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64,neon,True,stable,neon/generated.rs
aarch64,vld1_s8,neon,True,stable,neon/generated.rs
aarch64,vld1q_s8,neon,True,stable,neon/generated.rs
aarch64,vld1_s16,neon,True,stable,neon/generated.rs
aarch64,vld1q_s16,neon,True,stable,neon/generated.rs
aarch64,vld1_s32,neon,True,stable,neon/generated.rs
aarch64,vld1q_s32,neon,True,stable,neon/generated.rs
aarch64,vld1_s64,neon,True,stable,neon/generated.rs
aarch64,vld1q_s64,neon,True,stable,neon/generated.rs
aarch64,vld1_u8,neon,True,stable,neon/generated.rs
aarch64,vld1q_u8,neon,True,stable,neon/generated.rs
aarch64,vld1_u16,neon,True,stable,neon/generated.rs
aarch64,vld1q_u16,neon,True,stable,neon/generated.rs
aarch64,vld1_u32,neon,True,stable,neon/generated.rs
aarch64,vld1q_u32,neon,True,stable,neon/generated.rs
aarch64,vld1_u64,neon,True,stable,neon/generated.rs
aarch64,vld1q_u64,neon,True,stable,neon/generated.rs
aarch64,vld1_p8,neon,True,stable,neon/generated.rs
aarch64,vld1q_p8,neon,True,stable,neon/generated.rs
aarch64,vld1_p16,neon,True,stable,neon/generated.rs
aarch64,vld1q_p16,neon,True,stable,neon/generated.rs
aarch64,vld1_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld1q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld1_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vld1_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vld1_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_f64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_s64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld2q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld2q_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_u64,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_f64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_s64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld3q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld3q_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_u64,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_f64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld4_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld4q_dup_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld4q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_s64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vld4q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld4q_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld4q_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vld4q_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_u64,neon,True,stable,neon/generated.rs
aarch64,vluti2_lane_s8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_s8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2_lane_s16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_s16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2_lane_u8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_u8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2_lane_u16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_u16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2_lane_p8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_p8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2_lane_p16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti2q_lane_p16,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_f16_x2,neon,lut,fp16,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_u16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_p16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_s16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_s8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_u8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_lane_p8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_f16_x2,neon,lut,fp16,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_u16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_p16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_s16_x2,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_s8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_u8,neon,lut,True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_p8,neon,lut,True,unstable,neon/generated.rs
aarch64,vmax_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnm_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnmv_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnmvq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxnmv_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxnmvq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmvq_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxv_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxvq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmaxv_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s8,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s8,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s16,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s16,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s32,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u8,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u8,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u16,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u16,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u32,neon,False,stable,neon/generated.rs
aarch64,vmin_f64,neon,False,stable,neon/generated.rs
aarch64,vminq_f64,neon,False,stable,neon/generated.rs
aarch64,vminh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnm_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnmv_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnmvq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminnmv_f32,neon,False,stable,neon/generated.rs
aarch64,vminnmvq_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmvq_f32,neon,False,stable,neon/generated.rs
aarch64,vminv_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminvq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vminv_f32,neon,False,stable,neon/generated.rs
aarch64,vminvq_f32,neon,False,stable,neon/generated.rs
aarch64,vminvq_f64,neon,False,stable,neon/generated.rs
aarch64,vminv_s8,neon,False,stable,neon/generated.rs
aarch64,vminvq_s8,neon,False,stable,neon/generated.rs
aarch64,vminv_s16,neon,False,stable,neon/generated.rs
aarch64,vminvq_s16,neon,False,stable,neon/generated.rs
aarch64,vminv_s32,neon,False,stable,neon/generated.rs
aarch64,vminvq_s32,neon,False,stable,neon/generated.rs
aarch64,vminv_u8,neon,False,stable,neon/generated.rs
aarch64,vminvq_u8,neon,False,stable,neon/generated.rs
aarch64,vminv_u16,neon,False,stable,neon/generated.rs
aarch64,vminvq_u16,neon,False,stable,neon/generated.rs
aarch64,vminv_u32,neon,False,stable,neon/generated.rs
aarch64,vminvq_u32,neon,False,stable,neon/generated.rs
aarch64,vmla_f64,neon,False,stable,neon/generated.rs
aarch64,vmlaq_f64,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmls_f64,neon,False,stable,neon/generated.rs
aarch64,vmlsq_f64,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vmul_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulq_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmul_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_n_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vmuld_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulh_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulh_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmull_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vmull_high_p8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vmulq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmuls_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmuls_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmuld_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulx_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulx_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulx_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxq_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxq_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulx_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulx_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxq_n_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxd_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxs_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxs_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxs_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxh_lane_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxh_laneq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vmulxq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vneg_f64,neon,False,stable,neon/generated.rs
aarch64,vnegq_f64,neon,False,stable,neon/generated.rs
aarch64,vneg_s64,neon,False,stable,neon/generated.rs
aarch64,vnegq_s64,neon,False,stable,neon/generated.rs
aarch64,vnegd_s64,neon,False,stable,neon/generated.rs
aarch64,vnegh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpaddd_f64,neon,False,stable,neon/generated.rs
aarch64,vpadds_f32,neon,False,stable,neon/generated.rs
aarch64,vpaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vpaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpaddq_f32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_f64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vpmax_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpmaxq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpmaxnm_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpmaxnmq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpmaxnm_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmq_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxnms_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s8,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s16,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u8,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u16,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u32,neon,False,stable,neon/generated.rs
aarch64,vpmaxqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxs_f32,neon,False,stable,neon/generated.rs
aarch64,vpmin_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpminq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpminnm_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpminnmq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vpminnm_f32,neon,False,stable,neon/generated.rs
aarch64,vpminnmq_f32,neon,False,stable,neon/generated.rs
aarch64,vpminnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vpminnmqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpminnms_f32,neon,False,stable,neon/generated.rs
aarch64,vpminq_f32,neon,False,stable,neon/generated.rs
aarch64,vpminq_f64,neon,False,stable,neon/generated.rs
aarch64,vpminq_s8,neon,False,stable,neon/generated.rs
aarch64,vpminq_s16,neon,False,stable,neon/generated.rs
aarch64,vpminq_s32,neon,False,stable,neon/generated.rs
aarch64,vpminq_u8,neon,False,stable,neon/generated.rs
aarch64,vpminq_u16,neon,False,stable,neon/generated.rs
aarch64,vpminq_u32,neon,False,stable,neon/generated.rs
aarch64,vpminqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmins_f32,neon,False,stable,neon/generated.rs
aarch64,vqabs_s64,neon,False,stable,neon/generated.rs
aarch64,vqabsq_s64,neon,False,stable,neon/generated.rs
aarch64,vqabsb_s8,neon,False,stable,neon/generated.rs
aarch64,vqabsh_s16,neon,False,stable,neon/generated.rs
aarch64,vqabss_s32,neon,False,stable,neon/generated.rs
aarch64,vqabsd_s64,neon,False,stable,neon/generated.rs
aarch64,vqaddb_s8,neon,False,stable,neon/generated.rs
aarch64,vqaddh_s16,neon,False,stable,neon/generated.rs
aarch64,vqaddb_u8,neon,False,stable,neon/generated.rs
aarch64,vqaddh_u16,neon,False,stable,neon/generated.rs
aarch64,vqadds_s32,neon,False,stable,neon/generated.rs
aarch64,vqaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vqadds_u32,neon,False,stable,neon/generated.rs
aarch64,vqaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhq_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulh_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhq_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vqmovnd_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovnd_u64,neon,False,stable,neon/generated.rs
aarch64,vqmovnh_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovns_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovnh_u16,neon,False,stable,neon/generated.rs
aarch64,vqmovns_u32,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovunh_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovuns_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovund_s64,neon,False,stable,neon/generated.rs
aarch64,vqneg_s64,neon,False,stable,neon/generated.rs
aarch64,vqnegq_s64,neon,False,stable,neon/generated.rs
aarch64,vqnegb_s8,neon,False,stable,neon/generated.rs
aarch64,vqnegh_s16,neon,False,stable,neon/generated.rs
aarch64,vqnegs_s32,neon,False,stable,neon/generated.rs
aarch64,vqnegd_s64,neon,False,stable,neon/generated.rs
aarch64,vqrdmlah_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmulhh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhh_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshlb_s8,neon,False,stable,neon/generated.rs
aarch64,vqrshlh_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshlb_u8,neon,False,stable,neon/generated.rs
aarch64,vqrshlh_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshld_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshls_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshls_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshld_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrnd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrnh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshrns_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshrnh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrnd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrund_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrunh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshruns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshld_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshlh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshls_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_n_u8,neon,False,stable,neon/generated.rs
aarch64,vqshld_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshlh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshls_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_s8,neon,False,stable,neon/generated.rs
aarch64,vqshlh_s16,neon,False,stable,neon/generated.rs
aarch64,vqshls_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_u8,neon,False,stable,neon/generated.rs
aarch64,vqshlh_u16,neon,False,stable,neon/generated.rs
aarch64,vqshls_u32,neon,False,stable,neon/generated.rs
aarch64,vqshld_s64,neon,False,stable,neon/generated.rs
aarch64,vqshld_u64,neon,False,stable,neon/generated.rs
aarch64,vqshlub_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshlud_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshluh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshlus_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshrnd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrnd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshrnh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrnh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshrns_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrund_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrunh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshruns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqsubb_s8,neon,False,stable,neon/generated.rs
aarch64,vqsubh_s16,neon,False,stable,neon/generated.rs
aarch64,vqsubb_u8,neon,False,stable,neon/generated.rs
aarch64,vqsubh_u16,neon,False,stable,neon/generated.rs
aarch64,vqsubs_s32,neon,False,stable,neon/generated.rs
aarch64,vqsubd_s64,neon,False,stable,neon/generated.rs
aarch64,vqsubs_u32,neon,False,stable,neon/generated.rs
aarch64,vqsubd_u64,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_p8,neon,False,stable,neon/generated.rs
aarch64,vrax1q_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vrbit_s8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_s8,neon,False,stable,neon/generated.rs
aarch64,vrbit_u8,neon,False,stable,neon/generated.rs
aarch64,vrbit_u8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_u8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_u8,neon,False,stable,neon/generated.rs
aarch64,vrbit_p8,neon,False,stable,neon/generated.rs
aarch64,vrbit_p8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_p8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_p8,neon,False,stable,neon/generated.rs
aarch64,vrecpe_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpeq_f64,neon,False,stable,neon/generated.rs
aarch64,vrecped_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpes_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpeh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecps_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpsq_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpsd_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpss_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpsh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrecpxd_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpxs_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpxh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f64_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_f64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpret_f16_f64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_f64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f16_f64,neon,fp16,False,unstable,neon/generated.rs
aarch64,vreinterpretq_f64_p128,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p128,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p128_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p128_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vrnd32x_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32xq_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32xq_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32x_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32z_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32zq_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32zq_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd32z_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64x_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64xq_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64xq_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64x_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64z_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64zq_f32,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64zq_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd64z_f64,neon,frintts,False,unstable,neon/generated.rs
aarch64,vrnd_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrnd_f32,neon,False,stable,neon/generated.rs
aarch64,vrndq_f32,neon,False,stable,neon/generated.rs
aarch64,vrnd_f64,neon,False,stable,neon/generated.rs
aarch64,vrndq_f64,neon,False,stable,neon/generated.rs
aarch64,vrnda_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndaq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrnda_f32,neon,False,stable,neon/generated.rs
aarch64,vrndaq_f32,neon,False,stable,neon/generated.rs
aarch64,vrnda_f64,neon,False,stable,neon/generated.rs
aarch64,vrndaq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndah_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndi_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndiq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndi_f32,neon,False,stable,neon/generated.rs
aarch64,vrndiq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndi_f64,neon,False,stable,neon/generated.rs
aarch64,vrndiq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndih_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndm_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndmq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndm_f32,neon,False,stable,neon/generated.rs
aarch64,vrndmq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndm_f64,neon,False,stable,neon/generated.rs
aarch64,vrndmq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndmh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndn_f64,neon,False,stable,neon/generated.rs
aarch64,vrndnq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndnh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndns_f32,neon,False,stable,neon/generated.rs
aarch64,vrndp_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndpq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndp_f32,neon,False,stable,neon/generated.rs
aarch64,vrndpq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndp_f64,neon,False,stable,neon/generated.rs
aarch64,vrndpq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndph_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndx_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndxq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrndx_f32,neon,False,stable,neon/generated.rs
aarch64,vrndxq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndx_f64,neon,False,stable,neon/generated.rs
aarch64,vrndxq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndxh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrshld_s64,neon,False,stable,neon/generated.rs
aarch64,vrshld_u64,neon,False,stable,neon/generated.rs
aarch64,vrshrd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrshrd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrsqrte_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrteq_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrted_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtes_f32,neon,False,stable,neon/generated.rs
aarch64,vrsqrteh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsqrts_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsq_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsd_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtss_f32,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vrsrad_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrsrad_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vset_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vsetq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vsha512h2q_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vsha512hq_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vsha512su0q_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vsha512su1q_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vshld_s64,neon,False,stable,neon/generated.rs
aarch64,vshld_u64,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s8,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u8,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vsliq_n_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vslid_n_s64,neon,False,stable,neon/generated.rs
aarch64,vslid_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsm3partw1q_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3partw2q_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3ss1q_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3tt1aq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3tt1bq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3tt2aq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm3tt2bq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm4ekeyq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsm4eq_u32,neon,sm4,False,unstable,neon/generated.rs
aarch64,vsqadd_u8,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u16,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u32,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u64,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vsqaddb_u8,neon,False,stable,neon/generated.rs
aarch64,vsqaddh_u16,neon,False,stable,neon/generated.rs
aarch64,vsqaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vsqadds_u32,neon,False,stable,neon/generated.rs
aarch64,vsqrt_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsqrtq_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsqrt_f32,neon,False,stable,neon/generated.rs
aarch64,vsqrtq_f32,neon,False,stable,neon/generated.rs
aarch64,vsqrt_f64,neon,False,stable,neon/generated.rs
aarch64,vsqrtq_f64,neon,False,stable,neon/generated.rs
aarch64,vsqrth_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsri_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vsriq_n_p64,neon,aes,False,stable,neon/generated.rs
aarch64,vsrid_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsrid_n_u64,neon,False,stable,neon/generated.rs
aarch64,vst1_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1q_f16,neon,fp16,True,unstable,neon/generated.rs
aarch64,vst1_f32,neon,True,stable,neon/generated.rs
aarch64,vst1q_f32,neon,True,stable,neon/generated.rs
aarch64,vst1_f64,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64,neon,True,stable,neon/generated.rs
aarch64,vst1_s8,neon,True,stable,neon/generated.rs
aarch64,vst1q_s8,neon,True,stable,neon/generated.rs
aarch64,vst1_s16,neon,True,stable,neon/generated.rs
aarch64,vst1q_s16,neon,True,stable,neon/generated.rs
aarch64,vst1_s32,neon,True,stable,neon/generated.rs
aarch64,vst1q_s32,neon,True,stable,neon/generated.rs
aarch64,vst1_s64,neon,True,stable,neon/generated.rs
aarch64,vst1q_s64,neon,True,stable,neon/generated.rs
aarch64,vst1_u8,neon,True,stable,neon/generated.rs
aarch64,vst1q_u8,neon,True,stable,neon/generated.rs
aarch64,vst1_u16,neon,True,stable,neon/generated.rs
aarch64,vst1q_u16,neon,True,stable,neon/generated.rs
aarch64,vst1_u32,neon,True,stable,neon/generated.rs
aarch64,vst1q_u32,neon,True,stable,neon/generated.rs
aarch64,vst1_u64,neon,True,stable,neon/generated.rs
aarch64,vst1q_u64,neon,True,stable,neon/generated.rs
aarch64,vst1_p8,neon,True,stable,neon/generated.rs
aarch64,vst1q_p8,neon,True,stable,neon/generated.rs
aarch64,vst1_p16,neon,True,stable,neon/generated.rs
aarch64,vst1q_p16,neon,True,stable,neon/generated.rs
aarch64,vst1_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vst1q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vst1_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst1q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vst2_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst2q_f64,neon,True,stable,neon/generated.rs
aarch64,vst2q_s64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vst2q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst2q_p64,neon,aes,True,stable,neon/generated.rs
aarch64,vst2q_u64,neon,True,stable,neon/generated.rs
aarch64,vst3_f64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst3_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst3q_f64,neon,True,stable,neon/generated.rs
aarch64,vst3q_s64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst3q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst3q_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst3q_u64,neon,True,stable,neon/generated.rs
aarch64,vst4_f64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst4_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst4q_f64,neon,True,stable,neon/generated.rs
aarch64,vst4q_s64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst4q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst4q_p64,neon,aes,True,unknown,neon/generated.rs
aarch64,vst4q_u64,neon,True,stable,neon/generated.rs
aarch64,vsub_f64,neon,False,stable,neon/generated.rs
aarch64,vsubq_f64,neon,False,stable,neon/generated.rs
aarch64,vsubd_s64,neon,False,stable,neon/generated.rs
aarch64,vsubd_u64,neon,False,stable,neon/generated.rs
aarch64,vsubh_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vsubl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s8,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s16,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s32,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u8,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u16,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u32,neon,False,stable,neon/generated.rs
aarch64,vsudot_laneq_s32,neon,i8mm,False,unstable,neon/generated.rs
aarch64,vsudotq_laneq_s32,neon,i8mm,False,unstable,neon/generated.rs
aarch64,vtbl1_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl1_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl1_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrn1q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrn1_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_f64,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s64,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u64,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p64,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn2_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrn2q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vtrn2_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_f64,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s64,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u64,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p64,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p16,neon,False,stable,neon/generated.rs
aarch64,vtst_s64,neon,False,stable,neon/generated.rs
aarch64,vtstq_s64,neon,False,stable,neon/generated.rs
aarch64,vtst_p64,neon,False,stable,neon/generated.rs
aarch64,vtstq_p64,neon,False,stable,neon/generated.rs
aarch64,vtst_u64,neon,False,stable,neon/generated.rs
aarch64,vtstq_u64,neon,False,stable,neon/generated.rs
aarch64,vtstd_s64,neon,False,stable,neon/generated.rs
aarch64,vtstd_u64,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s8,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s8,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s16,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s16,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s32,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s32,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s64,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s64,neon,False,stable,neon/generated.rs
aarch64,vuqaddb_s8,neon,False,stable,neon/generated.rs
aarch64,vuqaddh_s16,neon,False,stable,neon/generated.rs
aarch64,vuqaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vuqadds_s32,neon,False,stable,neon/generated.rs
aarch64,vusdot_laneq_s32,neon,i8mm,False,unstable,neon/generated.rs
aarch64,vusdotq_laneq_s32,neon,i8mm,False,unstable,neon/generated.rs
aarch64,vuzp1_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzp1q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzp1_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_f64,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s64,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u64,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p64,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp2_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzp2q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vuzp2_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_f64,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s64,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u64,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p64,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p16,neon,False,stable,neon/generated.rs
aarch64,vxarq_u64,neon,sha3,False,stable,neon/generated.rs
aarch64,vzip1_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzip1q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzip1_f32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_f32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_f64,neon,False,stable,neon/generated.rs
aarch64,vzip1_s8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s8,neon,False,stable,neon/generated.rs
aarch64,vzip1_s16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s16,neon,False,stable,neon/generated.rs
aarch64,vzip1_s32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s64,neon,False,stable,neon/generated.rs
aarch64,vzip1_u8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u8,neon,False,stable,neon/generated.rs
aarch64,vzip1_u16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u16,neon,False,stable,neon/generated.rs
aarch64,vzip1_u32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u64,neon,False,stable,neon/generated.rs
aarch64,vzip1_p8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p8,neon,False,stable,neon/generated.rs
aarch64,vzip1_p16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p64,neon,False,stable,neon/generated.rs
aarch64,vzip2_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzip2q_f16,neon,fp16,False,unstable,neon/generated.rs
aarch64,vzip2_f32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_f32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_f64,neon,False,stable,neon/generated.rs
aarch64,vzip2_s8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s8,neon,False,stable,neon/generated.rs
aarch64,vzip2_s16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s16,neon,False,stable,neon/generated.rs
aarch64,vzip2_s32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s64,neon,False,stable,neon/generated.rs
aarch64,vzip2_u8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u8,neon,False,stable,neon/generated.rs
aarch64,vzip2_u16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u16,neon,False,stable,neon/generated.rs
aarch64,vzip2_u32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u64,neon,False,stable,neon/generated.rs
aarch64,vzip2_p8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p8,neon,False,stable,neon/generated.rs
aarch64,vzip2_p16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p64,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_u64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_p64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_s64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_u64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_p64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_f64,neon,False,stable,neon/mod.rs
aarch64,vld1_dup_f64,neon,True,stable,neon/mod.rs
aarch64,vld1q_dup_f64,neon,True,stable,neon/mod.rs
aarch64,vld1_lane_f64,neon,True,stable,neon/mod.rs
aarch64,vld1q_lane_f64,neon,True,stable,neon/mod.rs
aarch64,vbsl_f64,neon,False,stable,neon/mod.rs
aarch64,vbsl_p64,neon,False,stable,neon/mod.rs
aarch64,vbslq_f64,neon,False,stable,neon/mod.rs
aarch64,vbslq_p64,neon,False,stable,neon/mod.rs
aarch64,vadd_f64,neon,False,stable,neon/mod.rs
aarch64,vaddq_f64,neon,False,stable,neon/mod.rs
aarch64,vadd_s64,neon,False,stable,neon/mod.rs
aarch64,vadd_u64,neon,False,stable,neon/mod.rs
aarch64,vaddd_s64,neon,False,stable,neon/mod.rs
aarch64,vaddd_u64,neon,False,stable,neon/mod.rs
aarch64,vext_p64,neon,False,stable,neon/mod.rs
aarch64,vext_f64,neon,False,stable,neon/mod.rs
aarch64,vdup_n_p64,neon,False,stable,neon/mod.rs
aarch64,vdup_n_f64,neon,False,stable,neon/mod.rs
aarch64,vdupq_n_p64,neon,False,stable,neon/mod.rs
aarch64,vdupq_n_f64,neon,False,stable,neon/mod.rs
aarch64,vmov_n_p64,neon,False,stable,neon/mod.rs
aarch64,vmov_n_f64,neon,False,stable,neon/mod.rs
aarch64,vmovq_n_p64,neon,False,stable,neon/mod.rs
aarch64,vmovq_n_f64,neon,False,stable,neon/mod.rs
aarch64,vget_high_f64,neon,False,stable,neon/mod.rs
aarch64,vget_high_p64,neon,False,stable,neon/mod.rs
aarch64,vget_low_f64,neon,False,stable,neon/mod.rs
aarch64,vget_low_p64,neon,False,stable,neon/mod.rs
aarch64,vget_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vgetq_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vcombine_f64,neon,False,stable,neon/mod.rs
aarch64,vshld_n_s64,neon,False,stable,neon/mod.rs
aarch64,vshld_n_u64,neon,False,stable,neon/mod.rs
aarch64,vshrd_n_s64,neon,False,stable,neon/mod.rs
aarch64,vshrd_n_u64,neon,False,stable,neon/mod.rs
aarch64,vsrad_n_s64,neon,False,stable,neon/mod.rs
aarch64,vsrad_n_u64,neon,False,stable,neon/mod.rs
wasm32,memory_atomic_wait32,atomics,True,unstable,atomic.rs
wasm32,memory_atomic_wait64,atomics,True,unstable,atomic.rs
wasm32,memory_atomic_notify,atomics,True,unstable,atomic.rs
wasm32,i8x16_relaxed_swizzle,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i32x4_relaxed_trunc_f32x4,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u32x4_relaxed_trunc_f32x4,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i32x4_relaxed_trunc_f64x2_zero,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u32x4_relaxed_trunc_f64x2_zero,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f32x4_relaxed_madd,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f32x4_relaxed_nmadd,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f64x2_relaxed_madd,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f64x2_relaxed_nmadd,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i8x16_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i16x8_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i32x4_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i64x2_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f32x4_relaxed_min,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f32x4_relaxed_max,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f64x2_relaxed_min,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,f64x2_relaxed_max,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i16x8_relaxed_q15mulr,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i16x8_relaxed_dot_i8x16_i7x16,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,i32x4_relaxed_dot_i8x16_i7x16_add,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u8x16_relaxed_swizzle,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u8x16_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u16x8_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u32x4_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u64x2_relaxed_laneselect,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u16x8_relaxed_q15mulr,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u16x8_relaxed_dot_i8x16_i7x16,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,u32x4_relaxed_dot_i8x16_i7x16_add,relaxed-simd,False,stable,relaxed_simd.rs
wasm32,v128_load,simd128,True,stable,simd128.rs
wasm32,i16x8_load_extend_i8x8,simd128,True,stable,simd128.rs
wasm32,i16x8_load_extend_u8x8,simd128,True,stable,simd128.rs
wasm32,i32x4_load_extend_i16x4,simd128,True,stable,simd128.rs
wasm32,i32x4_load_extend_u16x4,simd128,True,stable,simd128.rs
wasm32,i64x2_load_extend_i32x2,simd128,True,stable,simd128.rs
wasm32,i64x2_load_extend_u32x2,simd128,True,stable,simd128.rs
wasm32,v128_load8_splat,simd128,True,stable,simd128.rs
wasm32,v128_load16_splat,simd128,True,stable,simd128.rs
wasm32,v128_load32_splat,simd128,True,stable,simd128.rs
wasm32,v128_load64_splat,simd128,True,stable,simd128.rs
wasm32,v128_load32_zero,simd128,True,stable,simd128.rs
wasm32,v128_load64_zero,simd128,True,stable,simd128.rs
wasm32,v128_store,simd128,True,stable,simd128.rs
wasm32,v128_load8_lane,simd128,True,stable,simd128.rs
wasm32,v128_load16_lane,simd128,True,stable,simd128.rs
wasm32,v128_load32_lane,simd128,True,stable,simd128.rs
wasm32,v128_load64_lane,simd128,True,stable,simd128.rs
wasm32,v128_store8_lane,simd128,True,stable,simd128.rs
wasm32,v128_store16_lane,simd128,True,stable,simd128.rs
wasm32,v128_store32_lane,simd128,True,stable,simd128.rs
wasm32,v128_store64_lane,simd128,True,stable,simd128.rs
wasm32,i8x16_shuffle,simd128,False,stable,simd128.rs
wasm32,i16x8_shuffle,simd128,False,stable,simd128.rs
wasm32,i32x4_shuffle,simd128,False,stable,simd128.rs
wasm32,i64x2_shuffle,simd128,False,stable,simd128.rs
wasm32,i8x16_extract_lane,simd128,False,stable,simd128.rs
wasm32,u8x16_extract_lane,simd128,False,stable,simd128.rs
wasm32,i8x16_replace_lane,simd128,False,stable,simd128.rs
wasm32,u8x16_replace_lane,simd128,False,stable,simd128.rs
wasm32,i16x8_extract_lane,simd128,False,stable,simd128.rs
wasm32,u16x8_extract_lane,simd128,False,stable,simd128.rs
wasm32,i16x8_replace_lane,simd128,False,stable,simd128.rs
wasm32,u16x8_replace_lane,simd128,False,stable,simd128.rs
wasm32,i32x4_extract_lane,simd128,False,stable,simd128.rs
wasm32,u32x4_extract_lane,simd128,False,stable,simd128.rs
wasm32,i32x4_replace_lane,simd128,False,stable,simd128.rs
wasm32,u32x4_replace_lane,simd128,False,stable,simd128.rs
wasm32,i64x2_extract_lane,simd128,False,stable,simd128.rs
wasm32,u64x2_extract_lane,simd128,False,stable,simd128.rs
wasm32,i64x2_replace_lane,simd128,False,stable,simd128.rs
wasm32,u64x2_replace_lane,simd128,False,stable,simd128.rs
wasm32,f32x4_extract_lane,simd128,False,stable,simd128.rs
wasm32,f32x4_replace_lane,simd128,False,stable,simd128.rs
wasm32,f64x2_extract_lane,simd128,False,stable,simd128.rs
wasm32,f64x2_replace_lane,simd128,False,stable,simd128.rs
wasm32,i8x16_swizzle,simd128,False,stable,simd128.rs
wasm32,i8x16_splat,simd128,False,stable,simd128.rs
wasm32,u8x16_splat,simd128,False,stable,simd128.rs
wasm32,i16x8_splat,simd128,False,stable,simd128.rs
wasm32,u16x8_splat,simd128,False,stable,simd128.rs
wasm32,i32x4_splat,simd128,False,stable,simd128.rs
wasm32,u32x4_splat,simd128,False,stable,simd128.rs
wasm32,i64x2_splat,simd128,False,stable,simd128.rs
wasm32,u64x2_splat,simd128,False,stable,simd128.rs
wasm32,f32x4_splat,simd128,False,stable,simd128.rs
wasm32,f64x2_splat,simd128,False,stable,simd128.rs
wasm32,i8x16_eq,simd128,False,stable,simd128.rs
wasm32,i8x16_ne,simd128,False,stable,simd128.rs
wasm32,i8x16_lt,simd128,False,stable,simd128.rs
wasm32,u8x16_lt,simd128,False,stable,simd128.rs
wasm32,i8x16_gt,simd128,False,stable,simd128.rs
wasm32,u8x16_gt,simd128,False,stable,simd128.rs
wasm32,i8x16_le,simd128,False,stable,simd128.rs
wasm32,u8x16_le,simd128,False,stable,simd128.rs
wasm32,i8x16_ge,simd128,False,stable,simd128.rs
wasm32,u8x16_ge,simd128,False,stable,simd128.rs
wasm32,i16x8_eq,simd128,False,stable,simd128.rs
wasm32,i16x8_ne,simd128,False,stable,simd128.rs
wasm32,i16x8_lt,simd128,False,stable,simd128.rs
wasm32,u16x8_lt,simd128,False,stable,simd128.rs
wasm32,i16x8_gt,simd128,False,stable,simd128.rs
wasm32,u16x8_gt,simd128,False,stable,simd128.rs
wasm32,i16x8_le,simd128,False,stable,simd128.rs
wasm32,u16x8_le,simd128,False,stable,simd128.rs
wasm32,i16x8_ge,simd128,False,stable,simd128.rs
wasm32,u16x8_ge,simd128,False,stable,simd128.rs
wasm32,i32x4_eq,simd128,False,stable,simd128.rs
wasm32,i32x4_ne,simd128,False,stable,simd128.rs
wasm32,i32x4_lt,simd128,False,stable,simd128.rs
wasm32,u32x4_lt,simd128,False,stable,simd128.rs
wasm32,i32x4_gt,simd128,False,stable,simd128.rs
wasm32,u32x4_gt,simd128,False,stable,simd128.rs
wasm32,i32x4_le,simd128,False,stable,simd128.rs
wasm32,u32x4_le,simd128,False,stable,simd128.rs
wasm32,i32x4_ge,simd128,False,stable,simd128.rs
wasm32,u32x4_ge,simd128,False,stable,simd128.rs
wasm32,i64x2_eq,simd128,False,stable,simd128.rs
wasm32,i64x2_ne,simd128,False,stable,simd128.rs
wasm32,i64x2_lt,simd128,False,stable,simd128.rs
wasm32,i64x2_gt,simd128,False,stable,simd128.rs
wasm32,i64x2_le,simd128,False,stable,simd128.rs
wasm32,i64x2_ge,simd128,False,stable,simd128.rs
wasm32,f32x4_eq,simd128,False,stable,simd128.rs
wasm32,f32x4_ne,simd128,False,stable,simd128.rs
wasm32,f32x4_lt,simd128,False,stable,simd128.rs
wasm32,f32x4_gt,simd128,False,stable,simd128.rs
wasm32,f32x4_le,simd128,False,stable,simd128.rs
wasm32,f32x4_ge,simd128,False,stable,simd128.rs
wasm32,f64x2_eq,simd128,False,stable,simd128.rs
wasm32,f64x2_ne,simd128,False,stable,simd128.rs
wasm32,f64x2_lt,simd128,False,stable,simd128.rs
wasm32,f64x2_gt,simd128,False,stable,simd128.rs
wasm32,f64x2_le,simd128,False,stable,simd128.rs
wasm32,f64x2_ge,simd128,False,stable,simd128.rs
wasm32,v128_not,simd128,False,stable,simd128.rs
wasm32,v128_and,simd128,False,stable,simd128.rs
wasm32,v128_andnot,simd128,False,stable,simd128.rs
wasm32,v128_or,simd128,False,stable,simd128.rs
wasm32,v128_xor,simd128,False,stable,simd128.rs
wasm32,v128_bitselect,simd128,False,stable,simd128.rs
wasm32,v128_any_true,simd128,False,stable,simd128.rs
wasm32,i8x16_abs,simd128,False,stable,simd128.rs
wasm32,i8x16_neg,simd128,False,stable,simd128.rs
wasm32,i8x16_popcnt,simd128,False,stable,simd128.rs
wasm32,i8x16_all_true,simd128,False,stable,simd128.rs
wasm32,i8x16_bitmask,simd128,False,stable,simd128.rs
wasm32,i8x16_narrow_i16x8,simd128,False,stable,simd128.rs
wasm32,u8x16_narrow_i16x8,simd128,False,stable,simd128.rs
wasm32,i8x16_shl,simd128,False,stable,simd128.rs
wasm32,i8x16_shr,simd128,False,stable,simd128.rs
wasm32,u8x16_shr,simd128,False,stable,simd128.rs
wasm32,i8x16_add,simd128,False,stable,simd128.rs
wasm32,i8x16_add_sat,simd128,False,stable,simd128.rs
wasm32,u8x16_add_sat,simd128,False,stable,simd128.rs
wasm32,i8x16_sub,simd128,False,stable,simd128.rs
wasm32,i8x16_sub_sat,simd128,False,stable,simd128.rs
wasm32,u8x16_sub_sat,simd128,False,stable,simd128.rs
wasm32,i8x16_min,simd128,False,stable,simd128.rs
wasm32,u8x16_min,simd128,False,stable,simd128.rs
wasm32,i8x16_max,simd128,False,stable,simd128.rs
wasm32,u8x16_max,simd128,False,stable,simd128.rs
wasm32,u8x16_avgr,simd128,False,stable,simd128.rs
wasm32,i16x8_extadd_pairwise_i8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extadd_pairwise_u8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_abs,simd128,False,stable,simd128.rs
wasm32,i16x8_neg,simd128,False,stable,simd128.rs
wasm32,i16x8_q15mulr_sat,simd128,False,stable,simd128.rs
wasm32,i16x8_all_true,simd128,False,stable,simd128.rs
wasm32,i16x8_bitmask,simd128,False,stable,simd128.rs
wasm32,i16x8_narrow_i32x4,simd128,False,stable,simd128.rs
wasm32,u16x8_narrow_i32x4,simd128,False,stable,simd128.rs
wasm32,i16x8_extend_low_i8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extend_high_i8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extend_low_u8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extend_high_u8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_shl,simd128,False,stable,simd128.rs
wasm32,i16x8_shr,simd128,False,stable,simd128.rs
wasm32,u16x8_shr,simd128,False,stable,simd128.rs
wasm32,i16x8_add,simd128,False,stable,simd128.rs
wasm32,i16x8_add_sat,simd128,False,stable,simd128.rs
wasm32,u16x8_add_sat,simd128,False,stable,simd128.rs
wasm32,i16x8_sub,simd128,False,stable,simd128.rs
wasm32,i16x8_sub_sat,simd128,False,stable,simd128.rs
wasm32,u16x8_sub_sat,simd128,False,stable,simd128.rs
wasm32,i16x8_mul,simd128,False,stable,simd128.rs
wasm32,i16x8_min,simd128,False,stable,simd128.rs
wasm32,u16x8_min,simd128,False,stable,simd128.rs
wasm32,i16x8_max,simd128,False,stable,simd128.rs
wasm32,u16x8_max,simd128,False,stable,simd128.rs
wasm32,u16x8_avgr,simd128,False,stable,simd128.rs
wasm32,i16x8_extmul_low_i8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extmul_high_i8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extmul_low_u8x16,simd128,False,stable,simd128.rs
wasm32,i16x8_extmul_high_u8x16,simd128,False,stable,simd128.rs
wasm32,i32x4_extadd_pairwise_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extadd_pairwise_u16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_abs,simd128,False,stable,simd128.rs
wasm32,i32x4_neg,simd128,False,stable,simd128.rs
wasm32,i32x4_all_true,simd128,False,stable,simd128.rs
wasm32,i32x4_bitmask,simd128,False,stable,simd128.rs
wasm32,i32x4_extend_low_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extend_high_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extend_low_u16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extend_high_u16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_shl,simd128,False,stable,simd128.rs
wasm32,i32x4_shr,simd128,False,stable,simd128.rs
wasm32,u32x4_shr,simd128,False,stable,simd128.rs
wasm32,i32x4_add,simd128,False,stable,simd128.rs
wasm32,i32x4_sub,simd128,False,stable,simd128.rs
wasm32,i32x4_mul,simd128,False,stable,simd128.rs
wasm32,i32x4_min,simd128,False,stable,simd128.rs
wasm32,u32x4_min,simd128,False,stable,simd128.rs
wasm32,i32x4_max,simd128,False,stable,simd128.rs
wasm32,u32x4_max,simd128,False,stable,simd128.rs
wasm32,i32x4_dot_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extmul_low_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extmul_high_i16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extmul_low_u16x8,simd128,False,stable,simd128.rs
wasm32,i32x4_extmul_high_u16x8,simd128,False,stable,simd128.rs
wasm32,i64x2_abs,simd128,False,stable,simd128.rs
wasm32,i64x2_neg,simd128,False,stable,simd128.rs
wasm32,i64x2_all_true,simd128,False,stable,simd128.rs
wasm32,i64x2_bitmask,simd128,False,stable,simd128.rs
wasm32,i64x2_extend_low_i32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extend_high_i32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extend_low_u32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extend_high_u32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_shl,simd128,False,stable,simd128.rs
wasm32,i64x2_shr,simd128,False,stable,simd128.rs
wasm32,u64x2_shr,simd128,False,stable,simd128.rs
wasm32,i64x2_add,simd128,False,stable,simd128.rs
wasm32,i64x2_sub,simd128,False,stable,simd128.rs
wasm32,i64x2_mul,simd128,False,stable,simd128.rs
wasm32,i64x2_extmul_low_i32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extmul_high_i32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extmul_low_u32x4,simd128,False,stable,simd128.rs
wasm32,i64x2_extmul_high_u32x4,simd128,False,stable,simd128.rs
wasm32,f32x4_ceil,simd128,False,stable,simd128.rs
wasm32,f32x4_floor,simd128,False,stable,simd128.rs
wasm32,f32x4_trunc,simd128,False,stable,simd128.rs
wasm32,f32x4_nearest,simd128,False,stable,simd128.rs
wasm32,f32x4_abs,simd128,False,stable,simd128.rs
wasm32,f32x4_neg,simd128,False,stable,simd128.rs
wasm32,f32x4_sqrt,simd128,False,stable,simd128.rs
wasm32,f32x4_add,simd128,False,stable,simd128.rs
wasm32,f32x4_sub,simd128,False,stable,simd128.rs
wasm32,f32x4_mul,simd128,False,stable,simd128.rs
wasm32,f32x4_div,simd128,False,stable,simd128.rs
wasm32,f32x4_min,simd128,False,stable,simd128.rs
wasm32,f32x4_max,simd128,False,stable,simd128.rs
wasm32,f32x4_pmin,simd128,False,stable,simd128.rs
wasm32,f32x4_pmax,simd128,False,stable,simd128.rs
wasm32,f64x2_ceil,simd128,False,stable,simd128.rs
wasm32,f64x2_floor,simd128,False,stable,simd128.rs
wasm32,f64x2_trunc,simd128,False,stable,simd128.rs
wasm32,f64x2_nearest,simd128,False,stable,simd128.rs
wasm32,f64x2_abs,simd128,False,stable,simd128.rs
wasm32,f64x2_neg,simd128,False,stable,simd128.rs
wasm32,f64x2_sqrt,simd128,False,stable,simd128.rs
wasm32,f64x2_add,simd128,False,stable,simd128.rs
wasm32,f64x2_sub,simd128,False,stable,simd128.rs
wasm32,f64x2_mul,simd128,False,stable,simd128.rs
wasm32,f64x2_div,simd128,False,stable,simd128.rs
wasm32,f64x2_min,simd128,False,stable,simd128.rs
wasm32,f64x2_max,simd128,False,stable,simd128.rs
wasm32,f64x2_pmin,simd128,False,stable,simd128.rs
wasm32,f64x2_pmax,simd128,False,stable,simd128.rs
wasm32,i32x4_trunc_sat_f32x4,simd128,False,stable,simd128.rs
wasm32,u32x4_trunc_sat_f32x4,simd128,False,stable,simd128.rs
wasm32,f32x4_convert_i32x4,simd128,False,stable,simd128.rs
wasm32,f32x4_convert_u32x4,simd128,False,stable,simd128.rs
wasm32,i32x4_trunc_sat_f64x2_zero,simd128,False,stable,simd128.rs
wasm32,u32x4_trunc_sat_f64x2_zero,simd128,False,stable,simd128.rs
wasm32,f64x2_convert_low_i32x4,simd128,False,stable,simd128.rs
wasm32,f64x2_convert_low_u32x4,simd128,False,stable,simd128.rs
wasm32,f32x4_demote_f64x2_zero,simd128,False,stable,simd128.rs
wasm32,f64x2_promote_low_f32x4,simd128,False,stable,simd128.rs
wasm32,u16x8_load_extend_u8x8,simd128,True,stable,simd128.rs
wasm32,u32x4_load_extend_u16x4,simd128,True,stable,simd128.rs
wasm32,u64x2_load_extend_u32x2,simd128,True,stable,simd128.rs
wasm32,u8x16_shuffle,simd128,False,stable,simd128.rs
wasm32,u16x8_shuffle,simd128,False,stable,simd128.rs
wasm32,u32x4_shuffle,simd128,False,stable,simd128.rs
wasm32,u64x2_shuffle,simd128,False,stable,simd128.rs
wasm32,u8x16_swizzle,simd128,False,stable,simd128.rs
wasm32,u8x16_eq,simd128,False,stable,simd128.rs
wasm32,u8x16_ne,simd128,False,stable,simd128.rs
wasm32,u16x8_eq,simd128,False,stable,simd128.rs
wasm32,u16x8_ne,simd128,False,stable,simd128.rs
wasm32,u32x4_eq,simd128,False,stable,simd128.rs
wasm32,u32x4_ne,simd128,False,stable,simd128.rs
wasm32,u64x2_eq,simd128,False,stable,simd128.rs
wasm32,u64x2_ne,simd128,False,stable,simd128.rs
wasm32,u8x16_popcnt,simd128,False,stable,simd128.rs
wasm32,u8x16_all_true,simd128,False,stable,simd128.rs
wasm32,u8x16_bitmask,simd128,False,stable,simd128.rs
wasm32,u8x16_shl,simd128,False,stable,simd128.rs
wasm32,u8x16_add,simd128,False,stable,simd128.rs
wasm32,u8x16_sub,simd128,False,stable,simd128.rs
wasm32,u16x8_extadd_pairwise_u8x16,simd128,False,stable,simd128.rs
wasm32,u16x8_all_true,simd128,False,stable,simd128.rs
wasm32,u16x8_bitmask,simd128,False,stable,simd128.rs
wasm32,u16x8_extend_low_u8x16,simd128,False,stable,simd128.rs
wasm32,u16x8_extend_high_u8x16,simd128,False,stable,simd128.rs
wasm32,u16x8_shl,simd128,False,stable,simd128.rs
wasm32,u16x8_add,simd128,False,stable,simd128.rs
wasm32,u16x8_sub,simd128,False,stable,simd128.rs
wasm32,u16x8_mul,simd128,False,stable,simd128.rs
wasm32,u16x8_extmul_low_u8x16,simd128,False,stable,simd128.rs
wasm32,u16x8_extmul_high_u8x16,simd128,False,stable,simd128.rs
wasm32,u32x4_extadd_pairwise_u16x8,simd128,False,stable,simd128.rs
wasm32,u32x4_all_true,simd128,False,stable,simd128.rs
wasm32,u32x4_bitmask,simd128,False,stable,simd128.rs
wasm32,u32x4_extend_low_u16x8,simd128,False,stable,simd128.rs
wasm32,u32x4_extend_high_u16x8,simd128,False,stable,simd128.rs
wasm32,u32x4_shl,simd128,False,stable,simd128.rs
wasm32,u32x4_add,simd128,False,stable,simd128.rs
wasm32,u32x4_sub,simd128,False,stable,simd128.rs
wasm32,u32x4_mul,simd128,False,stable,simd128.rs
wasm32,u32x4_extmul_low_u16x8,simd128,False,stable,simd128.rs
wasm32,u32x4_extmul_high_u16x8,simd128,False,stable,simd128.rs
wasm32,u64x2_all_true,simd128,False,stable,simd128.rs
wasm32,u64x2_bitmask,simd128,False,stable,simd128.rs
wasm32,u64x2_extend_low_u32x4,simd128,False,stable,simd128.rs
wasm32,u64x2_extend_high_u32x4,simd128,False,stable,simd128.rs
wasm32,u64x2_shl,simd128,False,stable,simd128.rs
wasm32,u64x2_add,simd128,False,stable,simd128.rs
wasm32,u64x2_sub,simd128,False,stable,simd128.rs
wasm32,u64x2_mul,simd128,False,stable,simd128.rs
wasm32,u64x2_extmul_low_u32x4,simd128,False,stable,simd128.rs
wasm32,u64x2_extmul_high_u32x4,simd128,False,stable,simd128.rs
