
Sevenseg_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004b2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000004b2  00000546  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  0080006a  0080006a  00000550  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 eb       	ldi	r30, 0xB2	; 178
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	aa e6       	ldi	r26, 0x6A	; 106
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 36       	cpi	r26, 0x6C	; 108
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 1e 02 	call	0x43c	; 0x43c <main>
  8a:	0c 94 57 02 	jmp	0x4ae	; 0x4ae <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_set_pin_direction>:
  92:	81 30       	cpi	r24, 0x01	; 1
  94:	09 f1       	breq	.+66     	; 0xd8 <DIO_set_pin_direction+0x46>
  96:	81 30       	cpi	r24, 0x01	; 1
  98:	30 f0       	brcs	.+12     	; 0xa6 <DIO_set_pin_direction+0x14>
  9a:	82 30       	cpi	r24, 0x02	; 2
  9c:	b1 f1       	breq	.+108    	; 0x10a <DIO_set_pin_direction+0x78>
  9e:	83 30       	cpi	r24, 0x03	; 3
  a0:	09 f0       	breq	.+2      	; 0xa4 <DIO_set_pin_direction+0x12>
  a2:	64 c0       	rjmp	.+200    	; 0x16c <DIO_set_pin_direction+0xda>
  a4:	4b c0       	rjmp	.+150    	; 0x13c <DIO_set_pin_direction+0xaa>
  a6:	44 23       	and	r20, r20
  a8:	59 f0       	breq	.+22     	; 0xc0 <DIO_set_pin_direction+0x2e>
  aa:	2a b3       	in	r18, 0x1a	; 26
  ac:	81 e0       	ldi	r24, 0x01	; 1
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	02 c0       	rjmp	.+4      	; 0xb6 <DIO_set_pin_direction+0x24>
  b2:	88 0f       	add	r24, r24
  b4:	99 1f       	adc	r25, r25
  b6:	6a 95       	dec	r22
  b8:	e2 f7       	brpl	.-8      	; 0xb2 <DIO_set_pin_direction+0x20>
  ba:	28 2b       	or	r18, r24
  bc:	2a bb       	out	0x1a, r18	; 26
  be:	08 95       	ret
  c0:	2a b3       	in	r18, 0x1a	; 26
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <DIO_set_pin_direction+0x3a>
  c8:	88 0f       	add	r24, r24
  ca:	99 1f       	adc	r25, r25
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <DIO_set_pin_direction+0x36>
  d0:	80 95       	com	r24
  d2:	82 23       	and	r24, r18
  d4:	8a bb       	out	0x1a, r24	; 26
  d6:	08 95       	ret
  d8:	44 23       	and	r20, r20
  da:	59 f0       	breq	.+22     	; 0xf2 <DIO_set_pin_direction+0x60>
  dc:	27 b3       	in	r18, 0x17	; 23
  de:	81 e0       	ldi	r24, 0x01	; 1
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <DIO_set_pin_direction+0x56>
  e4:	88 0f       	add	r24, r24
  e6:	99 1f       	adc	r25, r25
  e8:	6a 95       	dec	r22
  ea:	e2 f7       	brpl	.-8      	; 0xe4 <DIO_set_pin_direction+0x52>
  ec:	28 2b       	or	r18, r24
  ee:	27 bb       	out	0x17, r18	; 23
  f0:	08 95       	ret
  f2:	27 b3       	in	r18, 0x17	; 23
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	02 c0       	rjmp	.+4      	; 0xfe <DIO_set_pin_direction+0x6c>
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	6a 95       	dec	r22
 100:	e2 f7       	brpl	.-8      	; 0xfa <DIO_set_pin_direction+0x68>
 102:	80 95       	com	r24
 104:	82 23       	and	r24, r18
 106:	87 bb       	out	0x17, r24	; 23
 108:	08 95       	ret
 10a:	44 23       	and	r20, r20
 10c:	59 f0       	breq	.+22     	; 0x124 <DIO_set_pin_direction+0x92>
 10e:	24 b3       	in	r18, 0x14	; 20
 110:	81 e0       	ldi	r24, 0x01	; 1
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	02 c0       	rjmp	.+4      	; 0x11a <DIO_set_pin_direction+0x88>
 116:	88 0f       	add	r24, r24
 118:	99 1f       	adc	r25, r25
 11a:	6a 95       	dec	r22
 11c:	e2 f7       	brpl	.-8      	; 0x116 <DIO_set_pin_direction+0x84>
 11e:	28 2b       	or	r18, r24
 120:	24 bb       	out	0x14, r18	; 20
 122:	08 95       	ret
 124:	24 b3       	in	r18, 0x14	; 20
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	02 c0       	rjmp	.+4      	; 0x130 <DIO_set_pin_direction+0x9e>
 12c:	88 0f       	add	r24, r24
 12e:	99 1f       	adc	r25, r25
 130:	6a 95       	dec	r22
 132:	e2 f7       	brpl	.-8      	; 0x12c <DIO_set_pin_direction+0x9a>
 134:	80 95       	com	r24
 136:	82 23       	and	r24, r18
 138:	84 bb       	out	0x14, r24	; 20
 13a:	08 95       	ret
 13c:	44 23       	and	r20, r20
 13e:	59 f0       	breq	.+22     	; 0x156 <DIO_set_pin_direction+0xc4>
 140:	21 b3       	in	r18, 0x11	; 17
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	02 c0       	rjmp	.+4      	; 0x14c <DIO_set_pin_direction+0xba>
 148:	88 0f       	add	r24, r24
 14a:	99 1f       	adc	r25, r25
 14c:	6a 95       	dec	r22
 14e:	e2 f7       	brpl	.-8      	; 0x148 <DIO_set_pin_direction+0xb6>
 150:	28 2b       	or	r18, r24
 152:	21 bb       	out	0x11, r18	; 17
 154:	08 95       	ret
 156:	21 b3       	in	r18, 0x11	; 17
 158:	81 e0       	ldi	r24, 0x01	; 1
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	02 c0       	rjmp	.+4      	; 0x162 <DIO_set_pin_direction+0xd0>
 15e:	88 0f       	add	r24, r24
 160:	99 1f       	adc	r25, r25
 162:	6a 95       	dec	r22
 164:	e2 f7       	brpl	.-8      	; 0x15e <DIO_set_pin_direction+0xcc>
 166:	80 95       	com	r24
 168:	82 23       	and	r24, r18
 16a:	81 bb       	out	0x11, r24	; 17
 16c:	08 95       	ret

0000016e <DIO_read_pin_value>:
 16e:	81 30       	cpi	r24, 0x01	; 1
 170:	51 f0       	breq	.+20     	; 0x186 <DIO_read_pin_value+0x18>
 172:	81 30       	cpi	r24, 0x01	; 1
 174:	30 f0       	brcs	.+12     	; 0x182 <DIO_read_pin_value+0x14>
 176:	82 30       	cpi	r24, 0x02	; 2
 178:	41 f0       	breq	.+16     	; 0x18a <DIO_read_pin_value+0x1c>
 17a:	83 30       	cpi	r24, 0x03	; 3
 17c:	79 f0       	breq	.+30     	; 0x19c <DIO_read_pin_value+0x2e>
 17e:	80 e0       	ldi	r24, 0x00	; 0
 180:	08 95       	ret
 182:	89 b3       	in	r24, 0x19	; 25
 184:	03 c0       	rjmp	.+6      	; 0x18c <DIO_read_pin_value+0x1e>
 186:	86 b3       	in	r24, 0x16	; 22
 188:	01 c0       	rjmp	.+2      	; 0x18c <DIO_read_pin_value+0x1e>
 18a:	83 b3       	in	r24, 0x13	; 19
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	02 c0       	rjmp	.+4      	; 0x194 <DIO_read_pin_value+0x26>
 190:	95 95       	asr	r25
 192:	87 95       	ror	r24
 194:	6a 95       	dec	r22
 196:	e2 f7       	brpl	.-8      	; 0x190 <DIO_read_pin_value+0x22>
 198:	81 70       	andi	r24, 0x01	; 1
 19a:	08 95       	ret
 19c:	80 b3       	in	r24, 0x10	; 16
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <DIO_read_pin_value+0x38>
 1a2:	95 95       	asr	r25
 1a4:	87 95       	ror	r24
 1a6:	6a 95       	dec	r22
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <DIO_read_pin_value+0x34>
 1aa:	81 70       	andi	r24, 0x01	; 1
 1ac:	08 95       	ret

000001ae <DIO_write_pin_value>:
 1ae:	81 30       	cpi	r24, 0x01	; 1
 1b0:	09 f1       	breq	.+66     	; 0x1f4 <DIO_write_pin_value+0x46>
 1b2:	81 30       	cpi	r24, 0x01	; 1
 1b4:	30 f0       	brcs	.+12     	; 0x1c2 <DIO_write_pin_value+0x14>
 1b6:	82 30       	cpi	r24, 0x02	; 2
 1b8:	b1 f1       	breq	.+108    	; 0x226 <DIO_write_pin_value+0x78>
 1ba:	83 30       	cpi	r24, 0x03	; 3
 1bc:	09 f0       	breq	.+2      	; 0x1c0 <DIO_write_pin_value+0x12>
 1be:	64 c0       	rjmp	.+200    	; 0x288 <DIO_write_pin_value+0xda>
 1c0:	4b c0       	rjmp	.+150    	; 0x258 <DIO_write_pin_value+0xaa>
 1c2:	44 23       	and	r20, r20
 1c4:	59 f0       	breq	.+22     	; 0x1dc <DIO_write_pin_value+0x2e>
 1c6:	2b b3       	in	r18, 0x1b	; 27
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <DIO_write_pin_value+0x24>
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	6a 95       	dec	r22
 1d4:	e2 f7       	brpl	.-8      	; 0x1ce <DIO_write_pin_value+0x20>
 1d6:	28 2b       	or	r18, r24
 1d8:	2b bb       	out	0x1b, r18	; 27
 1da:	08 95       	ret
 1dc:	2b b3       	in	r18, 0x1b	; 27
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	90 e0       	ldi	r25, 0x00	; 0
 1e2:	02 c0       	rjmp	.+4      	; 0x1e8 <DIO_write_pin_value+0x3a>
 1e4:	88 0f       	add	r24, r24
 1e6:	99 1f       	adc	r25, r25
 1e8:	6a 95       	dec	r22
 1ea:	e2 f7       	brpl	.-8      	; 0x1e4 <DIO_write_pin_value+0x36>
 1ec:	80 95       	com	r24
 1ee:	82 23       	and	r24, r18
 1f0:	8b bb       	out	0x1b, r24	; 27
 1f2:	08 95       	ret
 1f4:	44 23       	and	r20, r20
 1f6:	59 f0       	breq	.+22     	; 0x20e <DIO_write_pin_value+0x60>
 1f8:	28 b3       	in	r18, 0x18	; 24
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	02 c0       	rjmp	.+4      	; 0x204 <DIO_write_pin_value+0x56>
 200:	88 0f       	add	r24, r24
 202:	99 1f       	adc	r25, r25
 204:	6a 95       	dec	r22
 206:	e2 f7       	brpl	.-8      	; 0x200 <DIO_write_pin_value+0x52>
 208:	28 2b       	or	r18, r24
 20a:	28 bb       	out	0x18, r18	; 24
 20c:	08 95       	ret
 20e:	28 b3       	in	r18, 0x18	; 24
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	02 c0       	rjmp	.+4      	; 0x21a <DIO_write_pin_value+0x6c>
 216:	88 0f       	add	r24, r24
 218:	99 1f       	adc	r25, r25
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <DIO_write_pin_value+0x68>
 21e:	80 95       	com	r24
 220:	82 23       	and	r24, r18
 222:	88 bb       	out	0x18, r24	; 24
 224:	08 95       	ret
 226:	44 23       	and	r20, r20
 228:	59 f0       	breq	.+22     	; 0x240 <DIO_write_pin_value+0x92>
 22a:	25 b3       	in	r18, 0x15	; 21
 22c:	81 e0       	ldi	r24, 0x01	; 1
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	02 c0       	rjmp	.+4      	; 0x236 <DIO_write_pin_value+0x88>
 232:	88 0f       	add	r24, r24
 234:	99 1f       	adc	r25, r25
 236:	6a 95       	dec	r22
 238:	e2 f7       	brpl	.-8      	; 0x232 <DIO_write_pin_value+0x84>
 23a:	28 2b       	or	r18, r24
 23c:	25 bb       	out	0x15, r18	; 21
 23e:	08 95       	ret
 240:	25 b3       	in	r18, 0x15	; 21
 242:	81 e0       	ldi	r24, 0x01	; 1
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	02 c0       	rjmp	.+4      	; 0x24c <DIO_write_pin_value+0x9e>
 248:	88 0f       	add	r24, r24
 24a:	99 1f       	adc	r25, r25
 24c:	6a 95       	dec	r22
 24e:	e2 f7       	brpl	.-8      	; 0x248 <DIO_write_pin_value+0x9a>
 250:	80 95       	com	r24
 252:	82 23       	and	r24, r18
 254:	85 bb       	out	0x15, r24	; 21
 256:	08 95       	ret
 258:	44 23       	and	r20, r20
 25a:	59 f0       	breq	.+22     	; 0x272 <DIO_write_pin_value+0xc4>
 25c:	22 b3       	in	r18, 0x12	; 18
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	02 c0       	rjmp	.+4      	; 0x268 <DIO_write_pin_value+0xba>
 264:	88 0f       	add	r24, r24
 266:	99 1f       	adc	r25, r25
 268:	6a 95       	dec	r22
 26a:	e2 f7       	brpl	.-8      	; 0x264 <DIO_write_pin_value+0xb6>
 26c:	28 2b       	or	r18, r24
 26e:	22 bb       	out	0x12, r18	; 18
 270:	08 95       	ret
 272:	22 b3       	in	r18, 0x12	; 18
 274:	81 e0       	ldi	r24, 0x01	; 1
 276:	90 e0       	ldi	r25, 0x00	; 0
 278:	02 c0       	rjmp	.+4      	; 0x27e <DIO_write_pin_value+0xd0>
 27a:	88 0f       	add	r24, r24
 27c:	99 1f       	adc	r25, r25
 27e:	6a 95       	dec	r22
 280:	e2 f7       	brpl	.-8      	; 0x27a <DIO_write_pin_value+0xcc>
 282:	80 95       	com	r24
 284:	82 23       	and	r24, r18
 286:	82 bb       	out	0x12, r24	; 18
 288:	08 95       	ret

0000028a <DIO_toggle_pin_value>:
 28a:	81 30       	cpi	r24, 0x01	; 1
 28c:	91 f0       	breq	.+36     	; 0x2b2 <DIO_toggle_pin_value+0x28>
 28e:	81 30       	cpi	r24, 0x01	; 1
 290:	28 f0       	brcs	.+10     	; 0x29c <DIO_toggle_pin_value+0x12>
 292:	82 30       	cpi	r24, 0x02	; 2
 294:	c9 f0       	breq	.+50     	; 0x2c8 <DIO_toggle_pin_value+0x3e>
 296:	83 30       	cpi	r24, 0x03	; 3
 298:	61 f5       	brne	.+88     	; 0x2f2 <DIO_toggle_pin_value+0x68>
 29a:	21 c0       	rjmp	.+66     	; 0x2de <DIO_toggle_pin_value+0x54>
 29c:	2b b3       	in	r18, 0x1b	; 27
 29e:	81 e0       	ldi	r24, 0x01	; 1
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <DIO_toggle_pin_value+0x1e>
 2a4:	88 0f       	add	r24, r24
 2a6:	99 1f       	adc	r25, r25
 2a8:	6a 95       	dec	r22
 2aa:	e2 f7       	brpl	.-8      	; 0x2a4 <DIO_toggle_pin_value+0x1a>
 2ac:	28 27       	eor	r18, r24
 2ae:	2b bb       	out	0x1b, r18	; 27
 2b0:	08 95       	ret
 2b2:	28 b3       	in	r18, 0x18	; 24
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <DIO_toggle_pin_value+0x34>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	6a 95       	dec	r22
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <DIO_toggle_pin_value+0x30>
 2c2:	28 27       	eor	r18, r24
 2c4:	28 bb       	out	0x18, r18	; 24
 2c6:	08 95       	ret
 2c8:	25 b3       	in	r18, 0x15	; 21
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_toggle_pin_value+0x4a>
 2d0:	88 0f       	add	r24, r24
 2d2:	99 1f       	adc	r25, r25
 2d4:	6a 95       	dec	r22
 2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_toggle_pin_value+0x46>
 2d8:	28 27       	eor	r18, r24
 2da:	25 bb       	out	0x15, r18	; 21
 2dc:	08 95       	ret
 2de:	22 b3       	in	r18, 0x12	; 18
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	02 c0       	rjmp	.+4      	; 0x2ea <DIO_toggle_pin_value+0x60>
 2e6:	88 0f       	add	r24, r24
 2e8:	99 1f       	adc	r25, r25
 2ea:	6a 95       	dec	r22
 2ec:	e2 f7       	brpl	.-8      	; 0x2e6 <DIO_toggle_pin_value+0x5c>
 2ee:	28 27       	eor	r18, r24
 2f0:	22 bb       	out	0x12, r18	; 18
 2f2:	08 95       	ret

000002f4 <DIO_set_port_direction>:
 2f4:	81 30       	cpi	r24, 0x01	; 1
 2f6:	49 f0       	breq	.+18     	; 0x30a <DIO_set_port_direction+0x16>
 2f8:	81 30       	cpi	r24, 0x01	; 1
 2fa:	28 f0       	brcs	.+10     	; 0x306 <DIO_set_port_direction+0x12>
 2fc:	82 30       	cpi	r24, 0x02	; 2
 2fe:	39 f0       	breq	.+14     	; 0x30e <DIO_set_port_direction+0x1a>
 300:	83 30       	cpi	r24, 0x03	; 3
 302:	41 f4       	brne	.+16     	; 0x314 <DIO_set_port_direction+0x20>
 304:	06 c0       	rjmp	.+12     	; 0x312 <DIO_set_port_direction+0x1e>
 306:	6a bb       	out	0x1a, r22	; 26
 308:	08 95       	ret
 30a:	67 bb       	out	0x17, r22	; 23
 30c:	08 95       	ret
 30e:	64 bb       	out	0x14, r22	; 20
 310:	08 95       	ret
 312:	61 bb       	out	0x11, r22	; 17
 314:	08 95       	ret

00000316 <DIO_read_port_value>:
 316:	81 30       	cpi	r24, 0x01	; 1
 318:	51 f0       	breq	.+20     	; 0x32e <DIO_read_port_value+0x18>
 31a:	81 30       	cpi	r24, 0x01	; 1
 31c:	30 f0       	brcs	.+12     	; 0x32a <DIO_read_port_value+0x14>
 31e:	82 30       	cpi	r24, 0x02	; 2
 320:	41 f0       	breq	.+16     	; 0x332 <DIO_read_port_value+0x1c>
 322:	83 30       	cpi	r24, 0x03	; 3
 324:	41 f0       	breq	.+16     	; 0x336 <DIO_read_port_value+0x20>
 326:	80 e0       	ldi	r24, 0x00	; 0
 328:	08 95       	ret
 32a:	89 b3       	in	r24, 0x19	; 25
 32c:	08 95       	ret
 32e:	86 b3       	in	r24, 0x16	; 22
 330:	08 95       	ret
 332:	83 b3       	in	r24, 0x13	; 19
 334:	08 95       	ret
 336:	80 b3       	in	r24, 0x10	; 16
 338:	08 95       	ret

0000033a <DIO_write_port_value>:
 33a:	81 30       	cpi	r24, 0x01	; 1
 33c:	49 f0       	breq	.+18     	; 0x350 <DIO_write_port_value+0x16>
 33e:	81 30       	cpi	r24, 0x01	; 1
 340:	28 f0       	brcs	.+10     	; 0x34c <DIO_write_port_value+0x12>
 342:	82 30       	cpi	r24, 0x02	; 2
 344:	39 f0       	breq	.+14     	; 0x354 <DIO_write_port_value+0x1a>
 346:	83 30       	cpi	r24, 0x03	; 3
 348:	41 f4       	brne	.+16     	; 0x35a <DIO_write_port_value+0x20>
 34a:	06 c0       	rjmp	.+12     	; 0x358 <DIO_write_port_value+0x1e>
 34c:	6b bb       	out	0x1b, r22	; 27
 34e:	08 95       	ret
 350:	68 bb       	out	0x18, r22	; 24
 352:	08 95       	ret
 354:	65 bb       	out	0x15, r22	; 21
 356:	08 95       	ret
 358:	62 bb       	out	0x12, r22	; 18
 35a:	08 95       	ret

0000035c <SEVENSEG_displayNumber>:
 35c:	bf 92       	push	r11
 35e:	cf 92       	push	r12
 360:	df 92       	push	r13
 362:	ef 92       	push	r14
 364:	ff 92       	push	r15
 366:	0f 93       	push	r16
 368:	1f 93       	push	r17
 36a:	cf 93       	push	r28
 36c:	df 93       	push	r29
 36e:	b8 2e       	mov	r11, r24
 370:	f6 2e       	mov	r15, r22
 372:	c4 2e       	mov	r12, r20
 374:	d2 2e       	mov	r13, r18
 376:	80 2f       	mov	r24, r16
 378:	6a e0       	ldi	r22, 0x0A	; 10
 37a:	0e 94 4b 02 	call	0x496	; 0x496 <__udivmodqi4>
 37e:	28 2f       	mov	r18, r24
 380:	80 2f       	mov	r24, r16
 382:	0e 94 4b 02 	call	0x496	; 0x496 <__udivmodqi4>
 386:	ee 24       	eor	r14, r14
 388:	09 2f       	mov	r16, r25
 38a:	10 e0       	ldi	r17, 0x00	; 0
 38c:	00 5a       	subi	r16, 0xA0	; 160
 38e:	1f 4f       	sbci	r17, 0xFF	; 255
 390:	c2 2f       	mov	r28, r18
 392:	d0 e0       	ldi	r29, 0x00	; 0
 394:	c0 5a       	subi	r28, 0xA0	; 160
 396:	df 4f       	sbci	r29, 0xFF	; 255
 398:	8f 2d       	mov	r24, r15
 39a:	6c 2d       	mov	r22, r12
 39c:	41 e0       	ldi	r20, 0x01	; 1
 39e:	0e 94 d7 00 	call	0x1ae	; 0x1ae <DIO_write_pin_value>
 3a2:	8f 2d       	mov	r24, r15
 3a4:	6d 2d       	mov	r22, r13
 3a6:	40 e0       	ldi	r20, 0x00	; 0
 3a8:	0e 94 d7 00 	call	0x1ae	; 0x1ae <DIO_write_pin_value>
 3ac:	8b 2d       	mov	r24, r11
 3ae:	f8 01       	movw	r30, r16
 3b0:	60 81       	ld	r22, Z
 3b2:	0e 94 9d 01 	call	0x33a	; 0x33a <DIO_write_port_value>
 3b6:	80 e0       	ldi	r24, 0x00	; 0
 3b8:	90 e0       	ldi	r25, 0x00	; 0
 3ba:	00 00       	nop
 3bc:	01 96       	adiw	r24, 0x01	; 1
 3be:	ff e1       	ldi	r31, 0x1F	; 31
 3c0:	80 34       	cpi	r24, 0x40	; 64
 3c2:	9f 07       	cpc	r25, r31
 3c4:	d1 f7       	brne	.-12     	; 0x3ba <SEVENSEG_displayNumber+0x5e>
 3c6:	8f 2d       	mov	r24, r15
 3c8:	6c 2d       	mov	r22, r12
 3ca:	40 e0       	ldi	r20, 0x00	; 0
 3cc:	0e 94 d7 00 	call	0x1ae	; 0x1ae <DIO_write_pin_value>
 3d0:	8f 2d       	mov	r24, r15
 3d2:	6d 2d       	mov	r22, r13
 3d4:	41 e0       	ldi	r20, 0x01	; 1
 3d6:	0e 94 d7 00 	call	0x1ae	; 0x1ae <DIO_write_pin_value>
 3da:	8b 2d       	mov	r24, r11
 3dc:	68 81       	ld	r22, Y
 3de:	0e 94 9d 01 	call	0x33a	; 0x33a <DIO_write_port_value>
 3e2:	80 e0       	ldi	r24, 0x00	; 0
 3e4:	90 e0       	ldi	r25, 0x00	; 0
 3e6:	00 00       	nop
 3e8:	01 96       	adiw	r24, 0x01	; 1
 3ea:	2f e1       	ldi	r18, 0x1F	; 31
 3ec:	80 34       	cpi	r24, 0x40	; 64
 3ee:	92 07       	cpc	r25, r18
 3f0:	d1 f7       	brne	.-12     	; 0x3e6 <SEVENSEG_displayNumber+0x8a>
 3f2:	e3 94       	inc	r14
 3f4:	82 e3       	ldi	r24, 0x32	; 50
 3f6:	e8 16       	cp	r14, r24
 3f8:	79 f6       	brne	.-98     	; 0x398 <SEVENSEG_displayNumber+0x3c>
 3fa:	df 91       	pop	r29
 3fc:	cf 91       	pop	r28
 3fe:	1f 91       	pop	r17
 400:	0f 91       	pop	r16
 402:	ff 90       	pop	r15
 404:	ef 90       	pop	r14
 406:	df 90       	pop	r13
 408:	cf 90       	pop	r12
 40a:	bf 90       	pop	r11
 40c:	08 95       	ret

0000040e <SEVENSEG_init>:
 40e:	ff 92       	push	r15
 410:	0f 93       	push	r16
 412:	1f 93       	push	r17
 414:	16 2f       	mov	r17, r22
 416:	04 2f       	mov	r16, r20
 418:	f2 2e       	mov	r15, r18
 41a:	6f ef       	ldi	r22, 0xFF	; 255
 41c:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <DIO_set_port_direction>
 420:	81 2f       	mov	r24, r17
 422:	60 2f       	mov	r22, r16
 424:	41 e0       	ldi	r20, 0x01	; 1
 426:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_pin_direction>
 42a:	81 2f       	mov	r24, r17
 42c:	6f 2d       	mov	r22, r15
 42e:	41 e0       	ldi	r20, 0x01	; 1
 430:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_pin_direction>
 434:	1f 91       	pop	r17
 436:	0f 91       	pop	r16
 438:	ff 90       	pop	r15
 43a:	08 95       	ret

0000043c <main>:
 43c:	0f 93       	push	r16
 43e:	80 e0       	ldi	r24, 0x00	; 0
 440:	62 e0       	ldi	r22, 0x02	; 2
 442:	46 e0       	ldi	r20, 0x06	; 6
 444:	27 e0       	ldi	r18, 0x07	; 7
 446:	0e 94 07 02 	call	0x40e	; 0x40e <SEVENSEG_init>
 44a:	80 91 6b 00 	lds	r24, 0x006B
 44e:	88 23       	and	r24, r24
 450:	09 f5       	brne	.+66     	; 0x494 <__stack+0x35>
 452:	62 e0       	ldi	r22, 0x02	; 2
 454:	46 e0       	ldi	r20, 0x06	; 6
 456:	27 e0       	ldi	r18, 0x07	; 7
 458:	00 91 6a 00 	lds	r16, 0x006A
 45c:	0e 94 ae 01 	call	0x35c	; 0x35c <SEVENSEG_displayNumber>
 460:	80 e0       	ldi	r24, 0x00	; 0
 462:	90 e0       	ldi	r25, 0x00	; 0
 464:	a0 e0       	ldi	r26, 0x00	; 0
 466:	b0 e0       	ldi	r27, 0x00	; 0
 468:	00 00       	nop
 46a:	01 96       	adiw	r24, 0x01	; 1
 46c:	a1 1d       	adc	r26, r1
 46e:	b1 1d       	adc	r27, r1
 470:	80 30       	cpi	r24, 0x00	; 0
 472:	23 e5       	ldi	r18, 0x53	; 83
 474:	92 07       	cpc	r25, r18
 476:	27 e0       	ldi	r18, 0x07	; 7
 478:	a2 07       	cpc	r26, r18
 47a:	20 e0       	ldi	r18, 0x00	; 0
 47c:	b2 07       	cpc	r27, r18
 47e:	a1 f7       	brne	.-24     	; 0x468 <__stack+0x9>
 480:	80 91 6a 00 	lds	r24, 0x006A
 484:	8f 5f       	subi	r24, 0xFF	; 255
 486:	80 93 6a 00 	sts	0x006A, r24
 48a:	84 36       	cpi	r24, 0x64	; 100
 48c:	f1 f6       	brne	.-68     	; 0x44a <main+0xe>
 48e:	10 92 6a 00 	sts	0x006A, r1
 492:	db cf       	rjmp	.-74     	; 0x44a <main+0xe>
 494:	ff cf       	rjmp	.-2      	; 0x494 <__stack+0x35>

00000496 <__udivmodqi4>:
 496:	99 1b       	sub	r25, r25
 498:	79 e0       	ldi	r23, 0x09	; 9
 49a:	04 c0       	rjmp	.+8      	; 0x4a4 <__udivmodqi4_ep>

0000049c <__udivmodqi4_loop>:
 49c:	99 1f       	adc	r25, r25
 49e:	96 17       	cp	r25, r22
 4a0:	08 f0       	brcs	.+2      	; 0x4a4 <__udivmodqi4_ep>
 4a2:	96 1b       	sub	r25, r22

000004a4 <__udivmodqi4_ep>:
 4a4:	88 1f       	adc	r24, r24
 4a6:	7a 95       	dec	r23
 4a8:	c9 f7       	brne	.-14     	; 0x49c <__udivmodqi4_loop>
 4aa:	80 95       	com	r24
 4ac:	08 95       	ret

000004ae <_exit>:
 4ae:	f8 94       	cli

000004b0 <__stop_program>:
 4b0:	ff cf       	rjmp	.-2      	; 0x4b0 <__stop_program>
