{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479466361294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479466361295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:52:40 2016 " "Processing started: Fri Nov 18 10:52:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479466361295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1479466361295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top --analyze_file=C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top --analyze_file=C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1479466361295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1479466361680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1479466361680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_10.v(18) " "Verilog HDL Declaration information at bin2bcd_10.v(18): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "C:/George/VERI_EIE2/part_1/ex_4/bin2bcd_10.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1479466369953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479466369956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:52:49 2016 " "Processing ended: Fri Nov 18 10:52:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479466369956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479466369956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479466369956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1479466369956 ""}
