Classic Timing Analyzer report for sram_control
Thu Sep 22 09:43:52 2011
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock_50Mhz'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.669 ns                                       ; write_data         ; state.write1      ; --          ; clock_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.603 ns                                       ; data_out_value[12] ; sram_data[12]     ; clock_50Mhz ; --          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.586 ns                                      ; write_data         ; sram_data[1]      ; --          ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.535 ns                                      ; data_in[7]         ; data_out_value[7] ; --          ; clock_50Mhz ; 0            ;
; Clock Setup: 'clock_50Mhz'   ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read3        ; CS~reg0           ; clock_50Mhz ; clock_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                   ;             ;             ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50Mhz     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50Mhz'                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------+--------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read3  ; CS~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write2 ; WE~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write3 ; CS~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read2  ; CS~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write1 ; state.write2 ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read4  ; state.read5  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write4 ; state.idle   ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read4  ; OE~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write2 ; state.write3 ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write2 ; CS~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.idle   ; state.write1 ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.idle   ; state.read1  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read3  ; state.read4  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write3 ; WE~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read1  ; state.read2  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.write3 ; state.write4 ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read3  ; OE~reg0      ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read2  ; state.read3  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.read5  ; state.idle   ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+--------------+--------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+---------------+--------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                 ; To Clock    ;
+-------+--------------+------------+---------------+--------------------+-------------+
; N/A   ; None         ; 5.669 ns   ; write_data    ; state.write1       ; clock_50Mhz ;
; N/A   ; None         ; 5.631 ns   ; write_data    ; state.read1        ; clock_50Mhz ;
; N/A   ; None         ; 3.419 ns   ; sram_data[1]  ; data_in_temp[1]    ; clock_50Mhz ;
; N/A   ; None         ; 3.324 ns   ; sram_data[12] ; data_in_temp[12]   ; clock_50Mhz ;
; N/A   ; None         ; 3.305 ns   ; sram_data[9]  ; data_in_temp[9]    ; clock_50Mhz ;
; N/A   ; None         ; 3.298 ns   ; data_in[5]    ; data_out_value[5]  ; clock_50Mhz ;
; N/A   ; None         ; 3.297 ns   ; data_in[9]    ; data_out_value[9]  ; clock_50Mhz ;
; N/A   ; None         ; 3.285 ns   ; sram_data[13] ; data_in_temp[13]   ; clock_50Mhz ;
; N/A   ; None         ; 3.280 ns   ; sram_data[14] ; data_in_temp[14]   ; clock_50Mhz ;
; N/A   ; None         ; 3.278 ns   ; sram_data[11] ; data_in_temp[11]   ; clock_50Mhz ;
; N/A   ; None         ; 3.255 ns   ; data_in[3]    ; data_out_value[3]  ; clock_50Mhz ;
; N/A   ; None         ; 3.246 ns   ; data_in[13]   ; data_out_value[13] ; clock_50Mhz ;
; N/A   ; None         ; 3.198 ns   ; sram_data[7]  ; data_in_temp[7]    ; clock_50Mhz ;
; N/A   ; None         ; 3.185 ns   ; data_in[0]    ; data_out_value[0]  ; clock_50Mhz ;
; N/A   ; None         ; 3.185 ns   ; sram_data[0]  ; data_in_temp[0]    ; clock_50Mhz ;
; N/A   ; None         ; 3.183 ns   ; sram_data[4]  ; data_in_temp[4]    ; clock_50Mhz ;
; N/A   ; None         ; 3.179 ns   ; sram_data[6]  ; data_in_temp[6]    ; clock_50Mhz ;
; N/A   ; None         ; 3.177 ns   ; data_in[12]   ; data_out_value[12] ; clock_50Mhz ;
; N/A   ; None         ; 3.165 ns   ; sram_data[5]  ; data_in_temp[5]    ; clock_50Mhz ;
; N/A   ; None         ; 3.150 ns   ; data_in[2]    ; data_out_value[2]  ; clock_50Mhz ;
; N/A   ; None         ; 3.142 ns   ; data_in[14]   ; data_out_value[14] ; clock_50Mhz ;
; N/A   ; None         ; 3.138 ns   ; data_in[1]    ; data_out_value[1]  ; clock_50Mhz ;
; N/A   ; None         ; 3.137 ns   ; data_in[11]   ; data_out_value[11] ; clock_50Mhz ;
; N/A   ; None         ; 3.134 ns   ; sram_data[3]  ; data_in_temp[3]    ; clock_50Mhz ;
; N/A   ; None         ; 3.123 ns   ; sram_data[2]  ; data_in_temp[2]    ; clock_50Mhz ;
; N/A   ; None         ; 3.074 ns   ; data_in[10]   ; data_out_value[10] ; clock_50Mhz ;
; N/A   ; None         ; 3.051 ns   ; sram_data[8]  ; data_in_temp[8]    ; clock_50Mhz ;
; N/A   ; None         ; 2.859 ns   ; data_in[15]   ; data_out_value[15] ; clock_50Mhz ;
; N/A   ; None         ; 2.859 ns   ; data_in[6]    ; data_out_value[6]  ; clock_50Mhz ;
; N/A   ; None         ; 2.856 ns   ; sram_data[10] ; data_in_temp[10]   ; clock_50Mhz ;
; N/A   ; None         ; 2.849 ns   ; sram_data[15] ; data_in_temp[15]   ; clock_50Mhz ;
; N/A   ; None         ; 2.833 ns   ; data_in[8]    ; data_out_value[8]  ; clock_50Mhz ;
; N/A   ; None         ; 2.810 ns   ; data_in[4]    ; data_out_value[4]  ; clock_50Mhz ;
; N/A   ; None         ; 2.765 ns   ; data_in[7]    ; data_out_value[7]  ; clock_50Mhz ;
+-------+--------------+------------+---------------+--------------------+-------------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+--------------------+---------------+-------------+
; Slack ; Required tco ; Actual tco ; From               ; To            ; From Clock  ;
+-------+--------------+------------+--------------------+---------------+-------------+
; N/A   ; None         ; 6.603 ns   ; data_out_value[12] ; sram_data[12] ; clock_50Mhz ;
; N/A   ; None         ; 6.558 ns   ; data_in_temp[13]   ; data_out[13]  ; clock_50Mhz ;
; N/A   ; None         ; 6.491 ns   ; data_out_value[1]  ; sram_data[1]  ; clock_50Mhz ;
; N/A   ; None         ; 6.409 ns   ; data_in_temp[7]    ; data_out[7]   ; clock_50Mhz ;
; N/A   ; None         ; 6.408 ns   ; data_in_temp[1]    ; data_out[1]   ; clock_50Mhz ;
; N/A   ; None         ; 6.400 ns   ; data_in_temp[12]   ; data_out[12]  ; clock_50Mhz ;
; N/A   ; None         ; 6.382 ns   ; data_out_value[9]  ; sram_data[9]  ; clock_50Mhz ;
; N/A   ; None         ; 6.375 ns   ; WE~reg0            ; WE            ; clock_50Mhz ;
; N/A   ; None         ; 6.374 ns   ; data_in_temp[5]    ; data_out[5]   ; clock_50Mhz ;
; N/A   ; None         ; 6.372 ns   ; data_in_temp[9]    ; data_out[9]   ; clock_50Mhz ;
; N/A   ; None         ; 6.372 ns   ; data_in_temp[0]    ; data_out[0]   ; clock_50Mhz ;
; N/A   ; None         ; 6.368 ns   ; OE~reg0            ; OE            ; clock_50Mhz ;
; N/A   ; None         ; 6.367 ns   ; data_out_value[13] ; sram_data[13] ; clock_50Mhz ;
; N/A   ; None         ; 6.367 ns   ; data_out_value[5]  ; sram_data[5]  ; clock_50Mhz ;
; N/A   ; None         ; 6.367 ns   ; CS~reg0            ; CS            ; clock_50Mhz ;
; N/A   ; None         ; 6.359 ns   ; data_out_value[0]  ; sram_data[0]  ; clock_50Mhz ;
; N/A   ; None         ; 6.359 ns   ; data_in_temp[2]    ; data_out[2]   ; clock_50Mhz ;
; N/A   ; None         ; 6.358 ns   ; data_out_value[2]  ; sram_data[2]  ; clock_50Mhz ;
; N/A   ; None         ; 6.356 ns   ; data_out_value[3]  ; sram_data[3]  ; clock_50Mhz ;
; N/A   ; None         ; 6.356 ns   ; data_in_temp[14]   ; data_out[14]  ; clock_50Mhz ;
; N/A   ; None         ; 6.347 ns   ; data_out_value[14] ; sram_data[14] ; clock_50Mhz ;
; N/A   ; None         ; 6.335 ns   ; data_in_temp[3]    ; data_out[3]   ; clock_50Mhz ;
; N/A   ; None         ; 6.333 ns   ; data_out_value[11] ; sram_data[11] ; clock_50Mhz ;
; N/A   ; None         ; 6.332 ns   ; data_in_temp[11]   ; data_out[11]  ; clock_50Mhz ;
; N/A   ; None         ; 6.287 ns   ; data_in_temp[6]    ; data_out[6]   ; clock_50Mhz ;
; N/A   ; None         ; 6.278 ns   ; data_in_temp[4]    ; data_out[4]   ; clock_50Mhz ;
; N/A   ; None         ; 6.269 ns   ; data_out_value[10] ; sram_data[10] ; clock_50Mhz ;
; N/A   ; None         ; 6.233 ns   ; data_out_value[6]  ; sram_data[6]  ; clock_50Mhz ;
; N/A   ; None         ; 6.210 ns   ; data_out_value[15] ; sram_data[15] ; clock_50Mhz ;
; N/A   ; None         ; 6.122 ns   ; data_out_value[7]  ; sram_data[7]  ; clock_50Mhz ;
; N/A   ; None         ; 6.090 ns   ; data_out_value[4]  ; sram_data[4]  ; clock_50Mhz ;
; N/A   ; None         ; 6.081 ns   ; data_in_temp[10]   ; data_out[10]  ; clock_50Mhz ;
; N/A   ; None         ; 6.080 ns   ; data_in_temp[8]    ; data_out[8]   ; clock_50Mhz ;
; N/A   ; None         ; 6.064 ns   ; data_out_value[8]  ; sram_data[8]  ; clock_50Mhz ;
; N/A   ; None         ; 6.064 ns   ; data_in_temp[15]   ; data_out[15]  ; clock_50Mhz ;
+-------+--------------+------------+--------------------+---------------+-------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+------------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To            ;
+-------+-------------------+-----------------+------------+---------------+
; N/A   ; None              ; 10.586 ns       ; write_data ; sram_data[7]  ;
; N/A   ; None              ; 10.586 ns       ; write_data ; sram_data[1]  ;
; N/A   ; None              ; 10.203 ns       ; write_data ; sram_data[10] ;
; N/A   ; None              ; 10.120 ns       ; write_data ; sram_data[15] ;
; N/A   ; None              ; 9.895 ns        ; write_data ; sram_data[8]  ;
; N/A   ; None              ; 9.723 ns        ; write_data ; sram_data[0]  ;
; N/A   ; None              ; 9.710 ns        ; write_data ; sram_data[5]  ;
; N/A   ; None              ; 9.667 ns        ; write_data ; sram_data[11] ;
; N/A   ; None              ; 9.616 ns        ; write_data ; sram_data[6]  ;
; N/A   ; None              ; 9.496 ns        ; write_data ; sram_data[3]  ;
; N/A   ; None              ; 9.120 ns        ; write_data ; sram_data[12] ;
; N/A   ; None              ; 9.120 ns        ; write_data ; sram_data[9]  ;
; N/A   ; None              ; 9.100 ns        ; write_data ; sram_data[13] ;
; N/A   ; None              ; 9.089 ns        ; write_data ; sram_data[2]  ;
; N/A   ; None              ; 9.079 ns        ; write_data ; sram_data[14] ;
; N/A   ; None              ; 8.774 ns        ; write_data ; sram_data[4]  ;
+-------+-------------------+-----------------+------------+---------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+---------------+--------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                 ; To Clock    ;
+---------------+-------------+-----------+---------------+--------------------+-------------+
; N/A           ; None        ; -2.535 ns ; data_in[7]    ; data_out_value[7]  ; clock_50Mhz ;
; N/A           ; None        ; -2.580 ns ; data_in[4]    ; data_out_value[4]  ; clock_50Mhz ;
; N/A           ; None        ; -2.603 ns ; data_in[8]    ; data_out_value[8]  ; clock_50Mhz ;
; N/A           ; None        ; -2.619 ns ; sram_data[15] ; data_in_temp[15]   ; clock_50Mhz ;
; N/A           ; None        ; -2.626 ns ; sram_data[10] ; data_in_temp[10]   ; clock_50Mhz ;
; N/A           ; None        ; -2.629 ns ; data_in[15]   ; data_out_value[15] ; clock_50Mhz ;
; N/A           ; None        ; -2.629 ns ; data_in[6]    ; data_out_value[6]  ; clock_50Mhz ;
; N/A           ; None        ; -2.821 ns ; sram_data[8]  ; data_in_temp[8]    ; clock_50Mhz ;
; N/A           ; None        ; -2.844 ns ; data_in[10]   ; data_out_value[10] ; clock_50Mhz ;
; N/A           ; None        ; -2.893 ns ; sram_data[2]  ; data_in_temp[2]    ; clock_50Mhz ;
; N/A           ; None        ; -2.904 ns ; sram_data[3]  ; data_in_temp[3]    ; clock_50Mhz ;
; N/A           ; None        ; -2.907 ns ; data_in[11]   ; data_out_value[11] ; clock_50Mhz ;
; N/A           ; None        ; -2.908 ns ; data_in[1]    ; data_out_value[1]  ; clock_50Mhz ;
; N/A           ; None        ; -2.912 ns ; data_in[14]   ; data_out_value[14] ; clock_50Mhz ;
; N/A           ; None        ; -2.920 ns ; data_in[2]    ; data_out_value[2]  ; clock_50Mhz ;
; N/A           ; None        ; -2.935 ns ; sram_data[5]  ; data_in_temp[5]    ; clock_50Mhz ;
; N/A           ; None        ; -2.947 ns ; data_in[12]   ; data_out_value[12] ; clock_50Mhz ;
; N/A           ; None        ; -2.949 ns ; sram_data[6]  ; data_in_temp[6]    ; clock_50Mhz ;
; N/A           ; None        ; -2.953 ns ; sram_data[4]  ; data_in_temp[4]    ; clock_50Mhz ;
; N/A           ; None        ; -2.955 ns ; data_in[0]    ; data_out_value[0]  ; clock_50Mhz ;
; N/A           ; None        ; -2.955 ns ; sram_data[0]  ; data_in_temp[0]    ; clock_50Mhz ;
; N/A           ; None        ; -2.968 ns ; sram_data[7]  ; data_in_temp[7]    ; clock_50Mhz ;
; N/A           ; None        ; -3.016 ns ; data_in[13]   ; data_out_value[13] ; clock_50Mhz ;
; N/A           ; None        ; -3.025 ns ; data_in[3]    ; data_out_value[3]  ; clock_50Mhz ;
; N/A           ; None        ; -3.048 ns ; sram_data[11] ; data_in_temp[11]   ; clock_50Mhz ;
; N/A           ; None        ; -3.050 ns ; sram_data[14] ; data_in_temp[14]   ; clock_50Mhz ;
; N/A           ; None        ; -3.055 ns ; sram_data[13] ; data_in_temp[13]   ; clock_50Mhz ;
; N/A           ; None        ; -3.067 ns ; data_in[9]    ; data_out_value[9]  ; clock_50Mhz ;
; N/A           ; None        ; -3.068 ns ; data_in[5]    ; data_out_value[5]  ; clock_50Mhz ;
; N/A           ; None        ; -3.075 ns ; sram_data[9]  ; data_in_temp[9]    ; clock_50Mhz ;
; N/A           ; None        ; -3.094 ns ; sram_data[12] ; data_in_temp[12]   ; clock_50Mhz ;
; N/A           ; None        ; -3.189 ns ; sram_data[1]  ; data_in_temp[1]    ; clock_50Mhz ;
; N/A           ; None        ; -5.401 ns ; write_data    ; state.read1        ; clock_50Mhz ;
; N/A           ; None        ; -5.439 ns ; write_data    ; state.write1       ; clock_50Mhz ;
+---------------+-------------+-----------+---------------+--------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Sep 22 09:43:51 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram_control -c sram_control --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50Mhz" is an undefined clock
Info: Clock "clock_50Mhz" Internal fmax is restricted to 420.17 MHz between source register "state.read3" and destination register "CS~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.028 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N3; Fanout = 3; REG Node = 'state.read3'
            Info: 2: + IC(0.506 ns) + CELL(0.438 ns) = 0.944 ns; Loc. = LCCOMB_X23_Y1_N4; Fanout = 1; COMB Node = 'WideOr0~1'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.028 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 1; REG Node = 'CS~reg0'
            Info: Total cell delay = 0.522 ns ( 50.78 % )
            Info: Total interconnect delay = 0.506 ns ( 49.22 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock_50Mhz" to destination register is 2.704 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 45; COMB Node = 'clock_50Mhz~clkctrl'
                Info: 3: + IC(1.050 ns) + CELL(0.537 ns) = 2.704 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 1; REG Node = 'CS~reg0'
                Info: Total cell delay = 1.536 ns ( 56.80 % )
                Info: Total interconnect delay = 1.168 ns ( 43.20 % )
            Info: - Longest clock path from clock "clock_50Mhz" to source register is 2.704 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 45; COMB Node = 'clock_50Mhz~clkctrl'
                Info: 3: + IC(1.050 ns) + CELL(0.537 ns) = 2.704 ns; Loc. = LCFF_X23_Y1_N3; Fanout = 3; REG Node = 'state.read3'
                Info: Total cell delay = 1.536 ns ( 56.80 % )
                Info: Total interconnect delay = 1.168 ns ( 43.20 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "state.write1" (data pin = "write_data", clock pin = "clock_50Mhz") is 5.669 ns
    Info: + Longest pin to register delay is 8.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B17; Fanout = 18; PIN Node = 'write_data'
        Info: 2: + IC(7.037 ns) + CELL(0.438 ns) = 8.325 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'state~29'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.409 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 1; REG Node = 'state.write1'
        Info: Total cell delay = 1.372 ns ( 16.32 % )
        Info: Total interconnect delay = 7.037 ns ( 83.68 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50Mhz" to destination register is 2.704 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 45; COMB Node = 'clock_50Mhz~clkctrl'
        Info: 3: + IC(1.050 ns) + CELL(0.537 ns) = 2.704 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 1; REG Node = 'state.write1'
        Info: Total cell delay = 1.536 ns ( 56.80 % )
        Info: Total interconnect delay = 1.168 ns ( 43.20 % )
Info: tco from clock "clock_50Mhz" to destination pin "sram_data[12]" through register "data_out_value[12]" is 6.603 ns
    Info: + Longest clock path from clock "clock_50Mhz" to source register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 45; COMB Node = 'clock_50Mhz~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X59_Y35_N1; Fanout = 1; REG Node = 'data_out_value[12]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N1; Fanout = 1; REG Node = 'data_out_value[12]'
        Info: 2: + IC(0.845 ns) + CELL(2.818 ns) = 3.663 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'sram_data[12]'
        Info: Total cell delay = 2.818 ns ( 76.93 % )
        Info: Total interconnect delay = 0.845 ns ( 23.07 % )
Info: Longest tpd from source pin "write_data" to destination pin "sram_data[7]" is 10.586 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B17; Fanout = 18; PIN Node = 'write_data'
    Info: 2: + IC(7.044 ns) + CELL(2.692 ns) = 10.586 ns; Loc. = PIN_AD24; Fanout = 0; PIN Node = 'sram_data[7]'
    Info: Total cell delay = 3.542 ns ( 33.46 % )
    Info: Total interconnect delay = 7.044 ns ( 66.54 % )
Info: th for register "data_out_value[7]" (data pin = "data_in[7]", clock pin = "clock_50Mhz") is -2.535 ns
    Info: + Longest clock path from clock "clock_50Mhz" to destination register is 2.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 45; COMB Node = 'clock_50Mhz~clkctrl'
        Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.702 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'data_out_value[7]'
        Info: Total cell delay = 1.536 ns ( 56.85 % )
        Info: Total interconnect delay = 1.166 ns ( 43.15 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC23; Fanout = 1; PIN Node = 'data_in[7]'
        Info: 2: + IC(4.418 ns) + CELL(0.149 ns) = 5.419 ns; Loc. = LCCOMB_X64_Y2_N0; Fanout = 1; COMB Node = 'data_out_value[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.503 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'data_out_value[7]'
        Info: Total cell delay = 1.085 ns ( 19.72 % )
        Info: Total interconnect delay = 4.418 ns ( 80.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Thu Sep 22 09:43:53 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


