#ifndef MX_DEFINE_H
#define MX_DEFINE_H

/************************************************************************/
#define HWC_OFFSET					0x1010
#define CSF_OFFSET					0x1200
#define EXE_OFFSET					0x4000
#define IMG_OFFSET				   0x10000

#define FLASH_PROGRAM_SIZE			0xC000
#define MAX_HWC_SIZE				(CSF_OFFSET - HWC_OFFSET)
#define MAX_CSF_SIZE				(EXE_OFFSET - CSF_OFFSET)

typedef enum 
{
	MX_UNKNOW = -1,
	MX_MX25_TO1 = 0,
	MX_MX25_TO11,
	MX_MX27_TO1,
	MX_MX27_TO2,
	MX_MX31_TO1,
	MX_MX31_TO2,
	MX_MX31_TO201,
	MX_MX32,
	MX_MX35_TO1,
	MX_MX35_TO2,
	MX_MX37,
	MX_MX51_TO1,
	MX_MX51_TO2,
	MX_MAX,
} MX_T;

struct mx_desc {
	int vendor;
	int product;
	MX_T mxType;
};

static struct mx_desc mx_descs[MX_MAX] = {
    {0x15A2, 0x003A, MX_MX25_TO1},
    {0x15A2, 0x003A, MX_MX25_TO11},
	{0x0425, 0x21FF, MX_MX27_TO1},
	{0x0425, 0x21FF, MX_MX27_TO2},
	{0x0425, 0x21FF, MX_MX31_TO1},
	{0x0425, 0x21FF, MX_MX31_TO2},
    {0x0425, 0x21FF, MX_MX31_TO201},
	{0x15A2, 0x0028, MX_MX32},
	{0x15A2, 0x0030, MX_MX35_TO1},
	{0x15A2, 0x0030, MX_MX35_TO2},
	{0x15A2, 0x002C, MX_MX37},
    {0x15A2, 0x002C, MX_MX51_TO1},
	{0x15A2, 0x0041, MX_MX51_TO2},
};

//define ram memory type
typedef enum 
{ 
	MM_DDR = 0, 
	MM_SDRAM, 
	MM_CUSTOM, 
	MM_DDR2, 
	MM_MDDR, 
}MM_T;

// UART configurations for each processor
static char uart_conf[MX_MAX] = 
{
	1, /* MX25_TO1*/
	1, /* MX25_TO11*/
	1, /* MX27_TO1*/
	1, /* MX27_TO2*/
	0, /* MX31_TO1*/
	1, /* MX31_TO2*/
	1, /* MX31_TO201*/
	1, /* MX32*/
	1, /*MX35_TO1 */
	1, /*MX35_TO2 */
	1, /*MX37 */
	1, /*MX51_TO1 */
	1 /* MX51_TO2*/
};

static int uart_baudrate[MX_MAX] = 
{
	CBR_57600,  /* MX25_TO1*/
	CBR_115200, /* MX25_TO11*/
	CBR_115200, /* MX27_TO1*/
	CBR_115200, /* MX27_TO2*/
	CBR_115200, /* MX31_TO1*/
	CBR_115200, /* MX31_TO2*/
	CBR_115200, /* MX31_TO201*/
	CBR_115200, /* MX32*/
	CBR_115200, /* MX35_TO1*/
	CBR_115200, /* MX35_TO2*/
	CBR_115200, /* MX37*/
	CBR_115200, /* MX51_TO1*/
	CBR_115200, /* MX51_TO2*/
};

// MX type string value
static char *mx_string[MX_MAX] = {
	"MX25_TO1",
	"MX25_TO11",
	"MX27",
	"MX27",
	"MX31",
	"MX31",
	"MX31",
	"MX32",
	"MX35_TO1",
	"MX35_TO2",
	"MX37",
	"MX51_TO1",
	"MX51_TO2"
};

// define each MX chip memory address
/*
static unsigned long mm_addrs[MX_MAX][10] = {
	{MX25_MEMORY_START_ADDR, MX25_MEMORY_END_ADDR, MX25_DEF_RKL_ADDR, MX25_DEF_HWC_ADDR,
		MX25_DEF_CSF_ADDR, MX25_MEMORY_START_ADDR, MX25_DEF_NOR_FLASH_ADDR,
		MX25_INT_RAM_START, MX25_INT_RAM_END},
	{MX25_MEMORY_START_ADDR, MX25_MEMORY_END_ADDR, MX25_DEF_RKL_ADDR, MX25_DEF_HWC_ADDR,
		MX25_DEF_CSF_ADDR, MX25_MEMORY_START_ADDR, MX25_DEF_NOR_FLASH_ADDR,
		MX25_INT_RAM_START, MX25_INT_RAM_END},
	{MX27_MEMORY_START_ADDR, MX27_MEMORY_END_ADDR, MX27_DEF_RKL_ADDR, MX27_DEF_HWC_ADDR,
		MX27_DEF_CSF_ADDR, MX27_MEMORY_START_ADDR, MX27_DEF_NOR_FLASH_ADDR,
		MX27_INT_RAM_START, MX27_INT_RAM_END},
	{MX27_MEMORY_START_ADDR, MX27_MEMORY_END_ADDR, MX27_DEF_RKL_ADDR, MX27_DEF_HWC_ADDR,
		MX27_DEF_CSF_ADDR, MX27_MEMORY_START_ADDR, MX27_DEF_NOR_FLASH_ADDR,
		MX27_INT_RAM_START, MX27_INT_RAM_END},
	{MX31_MEMORY_START_ADDR, MX31_MEMORY_END_ADDR, MX31_DEF_RKL_ADDR, MX31_DEF_HWC_ADDR,
		MX31_DEF_CSF_ADDR, MX31_MEMORY_START_ADDR, MX31_DEF_NOR_FLASH_ADDR,
		MX31_INT_RAM_START, MX31_INT_RAM_END},
	{MX31_MEMORY_START_ADDR, MX31_MEMORY_END_ADDR, MX31_DEF_RKL_ADDR, MX31_DEF_HWC_ADDR,
		MX31_DEF_CSF_ADDR, MX31_MEMORY_START_ADDR, MX31_DEF_NOR_FLASH_ADDR,
		MX31_INT_RAM_START, MX31_INT_RAM_END},
	{MX31_MEMORY_START_ADDR, MX31_MEMORY_END_ADDR, MX31_DEF_RKL_ADDR, MX31_DEF_HWC_ADDR,
		MX31_DEF_CSF_ADDR, MX31_MEMORY_START_ADDR, MX31_DEF_NOR_FLASH_ADDR,
		MX31_INT_RAM_START, MX31_INT_RAM_END},
	{MX31_MEMORY_START_ADDR, MX31_MEMORY_END_ADDR, MX31_DEF_RKL_ADDR, MX31_DEF_HWC_ADDR,
		MX31_DEF_CSF_ADDR, MX31_MEMORY_START_ADDR, MX31_DEF_NOR_FLASH_ADDR,
		MX31_INT_RAM_START, MX31_INT_RAM_END},
	{MX35_MEMORY_START_ADDR, MX35_MEMORY_END_ADDR, MX35_DEF_RKL_ADDR, MX35_DEF_HWC_ADDR,
		MX35_DEF_CSF_ADDR, MX35_MEMORY_START_ADDR, MX35_DEF_NOR_FLASH_ADDR,
		MX35_INT_RAM_START, MX35_INT_RAM_END},
	{MX35_MEMORY_START_ADDR, MX35_MEMORY_END_ADDR, MX35_DEF_RKL_ADDR, MX35_DEF_HWC_ADDR,
		MX35_DEF_CSF_ADDR, MX35_MEMORY_START_ADDR, MX35_DEF_NOR_FLASH_ADDR,
		MX35_INT_RAM_START, MX35_INT_RAM_END},
	{MX37_MEMORY_START_ADDR, MX37_MEMORY_END_ADDR, MX37_DEF_RKL_ADDR, MX37_DEF_HWC_ADDR,
		MX37_DEF_CSF_ADDR, MX37_MEMORY_START_ADDR, MX37_DEF_NOR_FLASH_ADDR,
		MX37_INT_RAM_START, MX37_INT_RAM_END},
	{MX51_MEMORY_START_ADDR, MX51_MEMORY_END_ADDR, MX51_DEF_RKL_ADDR, MX51_DEF_HWC_ADDR,
		MX51_DEF_CSF_ADDR, MX51_MEMORY_START_ADDR, MX51_DEF_NOR_FLASH_ADDR,
		MX51_INT_RAM_START, MX51_INT_RAM_END},
	{MX51_MEMORY_START_ADDR, MX51_MEMORY_END_ADDR, MX51_DEF_RKL_ADDR, MX51_DEF_HWC_ADDR,
		MX51_DEF_CSF_ADDR, MX51_MEMORY_START_ADDR, MX51_DEF_NOR_FLASH_ADDR,
		MX51_INT_RAM_START_TO2, MX51_INT_RAM_END_TO2},
};
*/
#endif
