<stg><name>compute_layer.0.0</name>


<trans_list>

<trans id="269" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="5">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:0  %data_31_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:1  %data_30_V_read31 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read31"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:2  %data_29_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:3  %data_28_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:4  %data_27_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:5  %data_26_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:6  %data_25_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:7  %data_24_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:8  %data_23_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:9  %data_22_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:10  %data_21_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:11  %data_20_V_read21 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read21"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:12  %data_19_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:13  %data_18_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:14  %data_17_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:15  %data_16_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:16  %data_15_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:17  %data_14_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:18  %data_13_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:19  %data_12_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:20  %data_11_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:21  %data_10_V_read11 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:22  %data_9_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:23  %data_8_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:24  %data_7_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:25  %data_6_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:26  %data_5_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:27  %data_4_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:28  %data_3_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:29  %data_2_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:30  %data_1_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:31  %data_0_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
arrayctor.loop4.preheader:36  %p_shl10 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %data_0_V_read_2, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop4.preheader:37  %p_shl12_cast = sext i24 %p_shl10 to i25

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
arrayctor.loop4.preheader:38  %p_shl12 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_0_V_read_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="20">
<![CDATA[
arrayctor.loop4.preheader:39  %p_shl14_cast = sext i20 %p_shl12 to i25

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:40  %p_Val2_1 = sub i25 %p_shl14_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:41  %tmp_5 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_1, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:43  %OP1_V_1_cast = sext i18 %data_1_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:44  %p_Val2_1_1 = mul i27 %OP1_V_1_cast, -143

]]></Node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:53  %OP1_V_3_cast = sext i18 %data_3_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:54  %p_Val2_1_3 = mul i27 %OP1_V_3_cast, -181

]]></Node>
<StgValue><ssdm name="p_Val2_1_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
arrayctor.loop4.preheader:57  %p_shl7 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %data_4_V_read_3, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop4.preheader:58  %p_shl7_cast = sext i24 %p_shl7 to i25

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader:59  %p_shl8 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %data_4_V_read_3, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="19">
<![CDATA[
arrayctor.loop4.preheader:60  %p_shl8_cast = sext i19 %p_shl8 to i25

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:61  %p_Val2_1_4 = add i25 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:62  %tmp_14 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_1_4, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:64  %OP1_V_5_cast = sext i18 %data_5_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:65  %p_Val2_1_5 = mul i27 %OP1_V_5_cast, 191

]]></Node>
<StgValue><ssdm name="p_Val2_1_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="18" op_2_bw="7">
<![CDATA[
arrayctor.loop4.preheader:68  %p_shl5 = call i25 @_ssdm_op_BitConcatenate.i25.i18.i7(i18 %data_6_V_read_3, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="25">
<![CDATA[
arrayctor.loop4.preheader:69  %p_shl5_cast = sext i25 %p_shl5 to i26

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
arrayctor.loop4.preheader:70  %p_shl6 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %data_6_V_read_3, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="23">
<![CDATA[
arrayctor.loop4.preheader:71  %p_shl6_cast = sext i23 %p_shl6 to i26

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:72  %p_Val2_1_6 = add i26 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:73  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:75  %OP1_V_7_cast = sext i18 %data_7_V_read_3 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:76  %p_Val2_1_7 = mul i28 %OP1_V_7_cast, -366

]]></Node>
<StgValue><ssdm name="p_Val2_1_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:78  %OP1_V_8_cast = sext i18 %data_8_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:79  %p_Val2_1_8 = mul i27 %OP1_V_8_cast, -174

]]></Node>
<StgValue><ssdm name="p_Val2_1_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:82  %OP1_V_9_cast = sext i18 %data_9_V_read_3 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:83  %p_Val2_1_9 = mul i28 %OP1_V_9_cast, -333

]]></Node>
<StgValue><ssdm name="p_Val2_1_9"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:85  %OP1_V_cast = sext i18 %data_10_V_read11 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:86  %p_Val2_1_s = mul i27 %OP1_V_cast, 242

]]></Node>
<StgValue><ssdm name="p_Val2_1_s"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="25" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:89  %OP1_V_10_cast = sext i18 %data_11_V_read_2 to i25

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
arrayctor.loop4.preheader:90  %p_shl4 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %data_11_V_read_2, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop4.preheader:91  %p_shl4_cast = sext i24 %p_shl4 to i25

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:92  %p_Val2_1_10 = add i25 %p_shl4_cast, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:93  %tmp_29 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_1_10, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:95  %OP1_V_11_cast = sext i18 %data_12_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:96  %p_Val2_1_11 = mul i28 %OP1_V_11_cast, -397

]]></Node>
<StgValue><ssdm name="p_Val2_1_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:98  %OP1_V_12_cast = sext i18 %data_13_V_read_2 to i21

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
arrayctor.loop4.preheader:99  %p_shl3 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_13_V_read_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="20">
<![CDATA[
arrayctor.loop4.preheader:100  %p_shl3_cast = sext i20 %p_shl3 to i21

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
arrayctor.loop4.preheader:101  %p_neg = sub i21 0, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
arrayctor.loop4.preheader:102  %p_Val2_1_12 = sub i21 %p_neg, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:103  %tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %p_Val2_1_12, i32 10, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:105  %OP1_V_13_cast = sext i18 %data_14_V_read_2 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:106  %p_Val2_1_13 = mul i27 %OP1_V_13_cast, -164

]]></Node>
<StgValue><ssdm name="p_Val2_1_13"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:109  %OP1_V_14_cast = sext i18 %data_15_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_14_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:110  %p_Val2_1_14 = mul i26 %OP1_V_14_cast, 92

]]></Node>
<StgValue><ssdm name="p_Val2_1_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:113  %tmp_41 = call i15 @_ssdm_op_PartSelect.i15.i18.i32.i32(i18 %data_16_V_read_2, i32 3, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:115  %OP1_V_16_cast = sext i18 %data_17_V_read_2 to i24

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:116  %p_Val2_1_15 = mul i24 %OP1_V_16_cast, 25

]]></Node>
<StgValue><ssdm name="p_Val2_1_15"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:119  %OP1_V_17_cast = sext i18 %data_18_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_17_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:120  %p_Val2_1_16 = mul i28 %OP1_V_17_cast, -438

]]></Node>
<StgValue><ssdm name="p_Val2_1_16"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
arrayctor.loop4.preheader:122  %p_shl2 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %data_19_V_read_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="22" op_0_bw="21">
<![CDATA[
arrayctor.loop4.preheader:123  %p_shl2_cast = sext i21 %p_shl2 to i22

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop4.preheader:124  %p_Val2_1_17 = sub i22 0, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_17"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:125  %tmp_143 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %p_Val2_1_17, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:127  %OP1_V_19_cast = sext i18 %data_20_V_read21 to i25

]]></Node>
<StgValue><ssdm name="OP1_V_19_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:128  %p_Val2_1_18 = mul i25 %OP1_V_19_cast, 50

]]></Node>
<StgValue><ssdm name="p_Val2_1_18"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:131  %OP1_V_20_cast = sext i18 %data_21_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_20_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:132  %p_Val2_1_19 = mul i26 %OP1_V_20_cast, -97

]]></Node>
<StgValue><ssdm name="p_Val2_1_19"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:135  %OP1_V_21_cast = sext i18 %data_22_V_read_2 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_21_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:136  %p_Val2_1_20 = mul i27 %OP1_V_21_cast, -245

]]></Node>
<StgValue><ssdm name="p_Val2_1_20"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:139  %OP1_V_22_cast = sext i18 %data_23_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_22_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:140  %p_Val2_1_21 = mul i28 %OP1_V_22_cast, -300

]]></Node>
<StgValue><ssdm name="p_Val2_1_21"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:142  %OP1_V_23_cast = sext i18 %data_24_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_23_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:143  %p_Val2_1_22 = mul i28 %OP1_V_23_cast, -330

]]></Node>
<StgValue><ssdm name="p_Val2_1_22"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:145  %OP1_V_24_cast = sext i18 %data_25_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_24_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:146  %p_Val2_1_23 = mul i28 %OP1_V_24_cast, -377

]]></Node>
<StgValue><ssdm name="p_Val2_1_23"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:148  %OP1_V_25_cast = sext i18 %data_26_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_25_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:149  %p_Val2_1_24 = mul i26 %OP1_V_25_cast, 74

]]></Node>
<StgValue><ssdm name="p_Val2_1_24"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:152  %OP1_V_26_cast = sext i18 %data_27_V_read_2 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_26_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:153  %p_Val2_1_25 = mul i27 %OP1_V_26_cast, 159

]]></Node>
<StgValue><ssdm name="p_Val2_1_25"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="25" op_1_bw="18" op_2_bw="7">
<![CDATA[
arrayctor.loop4.preheader:156  %p_shl = call i25 @_ssdm_op_BitConcatenate.i25.i18.i7(i18 %data_28_V_read_2, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="25">
<![CDATA[
arrayctor.loop4.preheader:157  %p_shl_cast = sext i25 %p_shl to i26

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
arrayctor.loop4.preheader:158  %p_shl1 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %data_28_V_read_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="21">
<![CDATA[
arrayctor.loop4.preheader:159  %p_shl1_cast = sext i21 %p_shl1 to i26

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:160  %p_Val2_1_26 = sub i26 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_26"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:161  %tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:163  %OP1_V_28_cast = sext i18 %data_29_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_28_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:164  %p_Val2_1_27 = mul i26 %OP1_V_28_cast, -105

]]></Node>
<StgValue><ssdm name="p_Val2_1_27"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="27" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:167  %OP1_V_29_cast = sext i18 %data_30_V_read31 to i27

]]></Node>
<StgValue><ssdm name="OP1_V_29_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:168  %p_Val2_1_28 = mul i27 %OP1_V_29_cast, -186

]]></Node>
<StgValue><ssdm name="p_Val2_1_28"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:171  %OP1_V_30_cast = sext i18 %data_31_V_read_2 to i24

]]></Node>
<StgValue><ssdm name="OP1_V_30_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:172  %p_Val2_1_29 = mul i24 %OP1_V_30_cast, 29

]]></Node>
<StgValue><ssdm name="p_Val2_1_29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="124" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:44  %p_Val2_1_1 = mul i27 %OP1_V_1_cast, -143

]]></Node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:54  %p_Val2_1_3 = mul i27 %OP1_V_3_cast, -181

]]></Node>
<StgValue><ssdm name="p_Val2_1_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:65  %p_Val2_1_5 = mul i27 %OP1_V_5_cast, 191

]]></Node>
<StgValue><ssdm name="p_Val2_1_5"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:76  %p_Val2_1_7 = mul i28 %OP1_V_7_cast, -366

]]></Node>
<StgValue><ssdm name="p_Val2_1_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:79  %p_Val2_1_8 = mul i27 %OP1_V_8_cast, -174

]]></Node>
<StgValue><ssdm name="p_Val2_1_8"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:83  %p_Val2_1_9 = mul i28 %OP1_V_9_cast, -333

]]></Node>
<StgValue><ssdm name="p_Val2_1_9"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:86  %p_Val2_1_s = mul i27 %OP1_V_cast, 242

]]></Node>
<StgValue><ssdm name="p_Val2_1_s"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:96  %p_Val2_1_11 = mul i28 %OP1_V_11_cast, -397

]]></Node>
<StgValue><ssdm name="p_Val2_1_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:106  %p_Val2_1_13 = mul i27 %OP1_V_13_cast, -164

]]></Node>
<StgValue><ssdm name="p_Val2_1_13"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:110  %p_Val2_1_14 = mul i26 %OP1_V_14_cast, 92

]]></Node>
<StgValue><ssdm name="p_Val2_1_14"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:116  %p_Val2_1_15 = mul i24 %OP1_V_16_cast, 25

]]></Node>
<StgValue><ssdm name="p_Val2_1_15"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:120  %p_Val2_1_16 = mul i28 %OP1_V_17_cast, -438

]]></Node>
<StgValue><ssdm name="p_Val2_1_16"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:128  %p_Val2_1_18 = mul i25 %OP1_V_19_cast, 50

]]></Node>
<StgValue><ssdm name="p_Val2_1_18"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:132  %p_Val2_1_19 = mul i26 %OP1_V_20_cast, -97

]]></Node>
<StgValue><ssdm name="p_Val2_1_19"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:136  %p_Val2_1_20 = mul i27 %OP1_V_21_cast, -245

]]></Node>
<StgValue><ssdm name="p_Val2_1_20"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:140  %p_Val2_1_21 = mul i28 %OP1_V_22_cast, -300

]]></Node>
<StgValue><ssdm name="p_Val2_1_21"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:143  %p_Val2_1_22 = mul i28 %OP1_V_23_cast, -330

]]></Node>
<StgValue><ssdm name="p_Val2_1_22"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:146  %p_Val2_1_23 = mul i28 %OP1_V_24_cast, -377

]]></Node>
<StgValue><ssdm name="p_Val2_1_23"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:149  %p_Val2_1_24 = mul i26 %OP1_V_25_cast, 74

]]></Node>
<StgValue><ssdm name="p_Val2_1_24"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:153  %p_Val2_1_25 = mul i27 %OP1_V_26_cast, 159

]]></Node>
<StgValue><ssdm name="p_Val2_1_25"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:164  %p_Val2_1_27 = mul i26 %OP1_V_28_cast, -105

]]></Node>
<StgValue><ssdm name="p_Val2_1_27"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:168  %p_Val2_1_28 = mul i27 %OP1_V_29_cast, -186

]]></Node>
<StgValue><ssdm name="p_Val2_1_28"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:172  %p_Val2_1_29 = mul i24 %OP1_V_30_cast, 29

]]></Node>
<StgValue><ssdm name="p_Val2_1_29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="147" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:44  %p_Val2_1_1 = mul i27 %OP1_V_1_cast, -143

]]></Node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:45  %tmp_8 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_1, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="27" op_0_bw="27" op_1_bw="18" op_2_bw="9">
<![CDATA[
arrayctor.loop4.preheader:47  %p_shl9 = call i27 @_ssdm_op_BitConcatenate.i27.i18.i9(i18 %data_2_V_read_3, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="27">
<![CDATA[
arrayctor.loop4.preheader:48  %p_shl9_cast = sext i27 %p_shl9 to i28

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
arrayctor.loop4.preheader:49  %p_shl11 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %data_2_V_read_3, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="24">
<![CDATA[
arrayctor.loop4.preheader:50  %p_shl11_cast = sext i24 %p_shl11 to i28

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:51  %p_Val2_1_2 = sub i28 %p_shl11_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_2"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:52  %tmp_10_2 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_2, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:54  %p_Val2_1_3 = mul i27 %OP1_V_3_cast, -181

]]></Node>
<StgValue><ssdm name="p_Val2_1_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:55  %tmp_11 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_3, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:65  %p_Val2_1_5 = mul i27 %OP1_V_5_cast, 191

]]></Node>
<StgValue><ssdm name="p_Val2_1_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:66  %tmp_17 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_5, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:76  %p_Val2_1_7 = mul i28 %OP1_V_7_cast, -366

]]></Node>
<StgValue><ssdm name="p_Val2_1_7"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:77  %tmp_10_7 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_7, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:79  %p_Val2_1_8 = mul i27 %OP1_V_8_cast, -174

]]></Node>
<StgValue><ssdm name="p_Val2_1_8"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:80  %tmp_23 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_8, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:83  %p_Val2_1_9 = mul i28 %OP1_V_9_cast, -333

]]></Node>
<StgValue><ssdm name="p_Val2_1_9"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:84  %tmp_10_9 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_9, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:86  %p_Val2_1_s = mul i27 %OP1_V_cast, 242

]]></Node>
<StgValue><ssdm name="p_Val2_1_s"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:87  %tmp_26 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_s, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:96  %p_Val2_1_11 = mul i28 %OP1_V_11_cast, -397

]]></Node>
<StgValue><ssdm name="p_Val2_1_11"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:97  %tmp_10_s = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_11, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:106  %p_Val2_1_13 = mul i27 %OP1_V_13_cast, -164

]]></Node>
<StgValue><ssdm name="p_Val2_1_13"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:107  %tmp_35 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_13, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:110  %p_Val2_1_14 = mul i26 %OP1_V_14_cast, 92

]]></Node>
<StgValue><ssdm name="p_Val2_1_14"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:111  %tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop4.preheader:114  %tmp_10_15_cast = sext i15 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="tmp_10_15_cast"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:116  %p_Val2_1_15 = mul i24 %OP1_V_16_cast, 25

]]></Node>
<StgValue><ssdm name="p_Val2_1_15"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:117  %tmp_43 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %p_Val2_1_15, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:120  %p_Val2_1_16 = mul i28 %OP1_V_17_cast, -438

]]></Node>
<StgValue><ssdm name="p_Val2_1_16"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:121  %tmp_10_1 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_16, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader:126  %tmp_47_cast = sext i12 %tmp_143 to i16

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop4.preheader:128  %p_Val2_1_18 = mul i25 %OP1_V_19_cast, 50

]]></Node>
<StgValue><ssdm name="p_Val2_1_18"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:129  %tmp_144 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_1_18, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop4.preheader:130  %tmp_50_cast = sext i15 %tmp_144 to i16

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:132  %p_Val2_1_19 = mul i26 %OP1_V_20_cast, -97

]]></Node>
<StgValue><ssdm name="p_Val2_1_19"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:133  %tmp_48 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:136  %p_Val2_1_20 = mul i27 %OP1_V_21_cast, -245

]]></Node>
<StgValue><ssdm name="p_Val2_1_20"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:137  %tmp_50 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_20, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:140  %p_Val2_1_21 = mul i28 %OP1_V_22_cast, -300

]]></Node>
<StgValue><ssdm name="p_Val2_1_21"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:141  %tmp_10_3 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_21, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:143  %p_Val2_1_22 = mul i28 %OP1_V_23_cast, -330

]]></Node>
<StgValue><ssdm name="p_Val2_1_22"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:144  %tmp_10_4 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_22, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop4.preheader:146  %p_Val2_1_23 = mul i28 %OP1_V_24_cast, -377

]]></Node>
<StgValue><ssdm name="p_Val2_1_23"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:147  %tmp_10_5 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1_23, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:149  %p_Val2_1_24 = mul i26 %OP1_V_25_cast, 74

]]></Node>
<StgValue><ssdm name="p_Val2_1_24"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:150  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:153  %p_Val2_1_25 = mul i27 %OP1_V_26_cast, 159

]]></Node>
<StgValue><ssdm name="p_Val2_1_25"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:154  %tmp_53 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_25, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop4.preheader:164  %p_Val2_1_27 = mul i26 %OP1_V_28_cast, -105

]]></Node>
<StgValue><ssdm name="p_Val2_1_27"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:165  %tmp_57 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_1_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop4.preheader:168  %p_Val2_1_28 = mul i27 %OP1_V_29_cast, -186

]]></Node>
<StgValue><ssdm name="p_Val2_1_28"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:169  %tmp_59 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %p_Val2_1_28, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop4.preheader:172  %p_Val2_1_29 = mul i24 %OP1_V_30_cast, 29

]]></Node>
<StgValue><ssdm name="p_Val2_1_29"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:173  %tmp_145 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %p_Val2_1_29, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop4.preheader:174  %tmp_68_cast = sext i14 %tmp_145 to i16

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop4.preheader:192  %tmp34 = add i16 %tmp_47_cast, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop4.preheader:203  %tmp45 = add i16 %tmp_10_15_cast, -122

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop4.preheader:204  %tmp44 = add i16 %tmp45, %tmp_68_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="15">
<![CDATA[
arrayctor.loop4.preheader:42  %tmp_6 = sext i15 %tmp_5 to i18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:46  %tmp_9 = sext i17 %tmp_8 to i18

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:56  %tmp_12 = sext i17 %tmp_11 to i18

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="15">
<![CDATA[
arrayctor.loop4.preheader:63  %tmp_15 = sext i15 %tmp_14 to i18

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:67  %tmp_18 = sext i17 %tmp_17 to i18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:74  %tmp_21 = sext i16 %tmp_20 to i18

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:81  %tmp_24 = sext i17 %tmp_23 to i18

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:88  %tmp_27 = sext i17 %tmp_26 to i18

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="15">
<![CDATA[
arrayctor.loop4.preheader:94  %tmp_30 = sext i15 %tmp_29 to i18

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader:104  %tmp_33 = sext i11 %tmp_32 to i18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:108  %tmp_36 = sext i17 %tmp_35 to i18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:112  %tmp_39 = sext i16 %tmp_38 to i18

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="14">
<![CDATA[
arrayctor.loop4.preheader:118  %tmp_44 = sext i14 %tmp_43 to i18

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:134  %tmp_49 = sext i16 %tmp_48 to i18

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:138  %tmp_51 = sext i17 %tmp_50 to i18

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:151  %tmp_52 = sext i16 %tmp_s to i18

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:155  %tmp_54 = sext i17 %tmp_53 to i18

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:162  %tmp_56 = sext i16 %tmp_55 to i18

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:166  %tmp_58 = sext i16 %tmp_57 to i18

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop4.preheader:170  %tmp_60 = sext i17 %tmp_59 to i18

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:176  %tmp18 = add i18 %tmp_6, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:177  %tmp19 = add i18 %tmp_10_2, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:178  %tmp17 = add i18 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:179  %tmp21 = add i18 %tmp_15, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:180  %tmp22 = add i18 %tmp_21, %tmp_10_7

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:181  %tmp20 = add i18 %tmp22, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:182  %tmp16 = add i18 %tmp20, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:183  %tmp25 = add i18 %tmp_24, %tmp_10_9

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:184  %tmp26 = add i18 %tmp_27, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:185  %tmp24 = add i18 %tmp26, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:186  %tmp28 = add i18 %tmp_10_s, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:187  %tmp29 = add i18 %tmp_36, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:188  %tmp27 = add i18 %tmp29, %tmp28

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:189  %tmp23 = add i18 %tmp27, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:191  %tmp33 = add i18 %tmp_44, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:193  %tmp34_cast = sext i16 %tmp34 to i18

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:194  %tmp32 = add i18 %tmp34_cast, %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:195  %tmp36 = add i18 %tmp_49, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:196  %tmp37 = add i18 %tmp_10_3, %tmp_10_4

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:197  %tmp35 = add i18 %tmp37, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:199  %tmp40 = add i18 %tmp_10_5, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:200  %tmp41 = add i18 %tmp_54, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:201  %tmp39 = add i18 %tmp41, %tmp40

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:202  %tmp43 = add i18 %tmp_58, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop4.preheader:205  %tmp44_cast = sext i16 %tmp44 to i18

]]></Node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:206  %tmp42 = add i18 %tmp44_cast, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:207  %tmp38 = add i18 %tmp42, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:32  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop4.preheader:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop4.preheader:34  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str8, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:35  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:175  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:190  %tmp15 = add i18 %tmp23, %tmp16

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:198  %tmp31 = add i18 %tmp35, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:208  %tmp30 = add i18 %tmp38, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:209  %res_V_write_assign = add i18 %tmp30, %tmp15

]]></Node>
<StgValue><ssdm name="res_V_write_assign"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:210  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="18">
<![CDATA[
arrayctor.loop4.preheader:211  ret i18 %res_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
