Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system_top"
Output Format                      : NGC
Target Device                      : xc7z010-3-clg400

---- Source Options
Top Module Name                    : system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../dataCatapultC/Catapult/Comp_Decomp_noW.v1/psr_vhdl_impl" "../../../dataCatapultC/Catapult_1/Ondelette.v1/psr_vhdl_impl" "../../vhd/coregen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/zybo_simple/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/packageVGA.vhd" into library work
Parsing package <packageVGA>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/VGA_generator.vhd" into library work
Parsing entity <VGA_generator>.
Parsing architecture <Behavioral> of entity <vga_generator>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/multiplexer_RGB.vhd" into library work
Parsing entity <multiplexer_RGB>.
Parsing architecture <Behavioral> of entity <multiplexer_rgb>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/coregen/mem_lum_opt.vhd" into library work
Parsing entity <mem_lum_opt>.
Parsing architecture <mem_lum_opt_a> of entity <mem_lum_opt>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/clk_pll.vhd" into library work
Parsing entity <clk_pll>.
Parsing architecture <xilinx> of entity <clk_pll>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/camera_capture.vhd" into library work
Parsing entity <Camera_Capture>.
Parsing architecture <Behavioral> of entity <camera_capture>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" into library work
Parsing entity <system_top>.
Parsing architecture <STRUCTURE> of entity <system_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_top> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:1127 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 409: Assignment to we_1 ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 510: doutb_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 515: doutb_3 should be on the sensitivity list of the process

Elaborating entity <system> (architecture <>) from library <work>.

Elaborating entity <clk_pll> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Camera_Capture> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 194: <ram_init> remains a black-box since it has no binding entity.

Elaborating entity <mem_lum_opt> (architecture <mem_lum_opt_a>) from library <work>.

Elaborating entity <multiplexer_RGB> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 163: <main_trans_ond_opt> remains a black-box since it has no binding entity.
WARNING:Xst:2972 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590. All outputs of instance <capture> of block <Camera_Capture> are unconnected in block <system_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_top>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <system_i>.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <addr> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <data_out> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <coord_x> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <coord_y> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <we> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 590: Output port <writting> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <nbLevels_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Src_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Dst_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Vga_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Src_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Src_rsc_singleport_we> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Dst_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 663: Output port <Vga_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <etat_comp_q>.
    Found 3-bit register for signal <nbLev_sig_q>.
    Found 1-bit register for signal <start_signal>.
    Found finite state machine <FSM_0> for signal <etat_comp_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_VGA (rising_edge)                          |
    | Reset              | rst_VGA (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | rst                                            |
    | Power Up State     | rst                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <nbLev_sig_q[2]_GND_8_o_add_11_OUT> created at line 352.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <system_top> synthesized.

Synthesizing Unit <clk_pll>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/clk_pll.vhd".
    Summary:
	no macro.
Unit <clk_pll> synthesized.

Synthesizing Unit <VGA_generator>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/VGA_generator.vhd".
    Found 32-bit register for signal <Hcnt>.
    Found 32-bit register for signal <Vcnt>.
    Found 1-bit register for signal <Hsync>.
    Found 1-bit register for signal <Vsync>.
    Found 10-bit register for signal <coord_x>.
    Found 9-bit register for signal <coord_y>.
    Found 17-bit register for signal <addr>.
    Found 1-bit register for signal <activeArea>.
    Found 1-bit register for signal <reset>.
    Found 32-bit adder for signal <Hcnt[31]_GND_42_o_add_1_OUT> created at line 68.
    Found 32-bit adder for signal <Vcnt[31]_GND_42_o_add_3_OUT> created at line 72.
    Found 17-bit adder for signal <GND_42_o_PWR_12_o_add_8_OUT> created at line 41.
    Found 32-bit subtractor for signal <Hcnt[31]_GND_42_o_sub_19_OUT<31:0>> created at line 92.
    Found 32-bit subtractor for signal <Vcnt[31]_GND_42_o_sub_23_OUT<31:0>> created at line 103.
    Found 9x8-bit multiplier for signal <n0081> created at line 41.
    Found 32-bit comparator lessequal for signal <n0016> created at line 90
    Found 32-bit comparator lessequal for signal <n0018> created at line 90
    Found 32-bit comparator lessequal for signal <n0023> created at line 101
    Found 32-bit comparator lessequal for signal <n0025> created at line 101
    Found 32-bit comparator lessequal for signal <n0030> created at line 113
    Found 32-bit comparator greater for signal <n0032> created at line 113
    Found 32-bit comparator lessequal for signal <n0035> created at line 123
    Found 32-bit comparator greater for signal <n0037> created at line 123
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_generator> synthesized.

Synthesizing Unit <multiplexer_RGB>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/multiplexer_RGB.vhd".
WARNING:Xst:647 - Input <coord_x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coord_y<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coord_y<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <green_q>.
    Found 5-bit register for signal <blue_q>.
    Found 1-bit register for signal <hs_q>.
    Found 1-bit register for signal <vs_q>.
    Found 16-bit register for signal <data_q>.
    Found 5-bit register for signal <red_q>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <multiplexer_RGB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
# Registers                                            : 17
 1-bit register                                        : 7
 10-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 5-bit register                                        : 2
 6-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system.ngc>.
EXCEPTION:Xdm:ModelImp.c:853:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::InvalidFileFormat format=binary file='system.ngc'
