
BPMidiCtrl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a148  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001540  0800a2e8  0800a2e8  0001a2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b828  0800b828  00020190  2**0
                  CONTENTS
  4 .ARM          00000008  0800b828  0800b828  0001b828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b830  0800b830  00020190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b830  0800b830  0001b830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b834  0800b834  0001b834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  0800b838  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a3c  20000190  0800b9c8  00020190  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002bcc  0800b9c8  00022bcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b93b  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e5e  00000000  00000000  0003bafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0003f960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001cb62  00000000  00000000  00040af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000184e8  00000000  00000000  0005d652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a1252  00000000  00000000  00075b3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00116d8c  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000fe8  00000000  00000000  00116de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005240  00000000  00000000  00117dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000190 	.word	0x20000190
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a2d0 	.word	0x0800a2d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000194 	.word	0x20000194
 80001dc:	0800a2d0 	.word	0x0800a2d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b96e 	b.w	8000f10 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f806 	bl	8000c4c <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9d08      	ldr	r5, [sp, #32]
 8000c52:	4604      	mov	r4, r0
 8000c54:	468c      	mov	ip, r1
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f040 8083 	bne.w	8000d62 <__udivmoddi4+0x116>
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	4617      	mov	r7, r2
 8000c60:	d947      	bls.n	8000cf2 <__udivmoddi4+0xa6>
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	b142      	cbz	r2, 8000c7a <__udivmoddi4+0x2e>
 8000c68:	f1c2 0020 	rsb	r0, r2, #32
 8000c6c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c70:	4091      	lsls	r1, r2
 8000c72:	4097      	lsls	r7, r2
 8000c74:	ea40 0c01 	orr.w	ip, r0, r1
 8000c78:	4094      	lsls	r4, r2
 8000c7a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c7e:	0c23      	lsrs	r3, r4, #16
 8000c80:	fbbc f6f8 	udiv	r6, ip, r8
 8000c84:	fa1f fe87 	uxth.w	lr, r7
 8000c88:	fb08 c116 	mls	r1, r8, r6, ip
 8000c8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c90:	fb06 f10e 	mul.w	r1, r6, lr
 8000c94:	4299      	cmp	r1, r3
 8000c96:	d909      	bls.n	8000cac <__udivmoddi4+0x60>
 8000c98:	18fb      	adds	r3, r7, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 8119 	bcs.w	8000ed4 <__udivmoddi4+0x288>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 8116 	bls.w	8000ed4 <__udivmoddi4+0x288>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	443b      	add	r3, r7
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x8c>
 8000cc4:	193c      	adds	r4, r7, r4
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 8105 	bcs.w	8000ed8 <__udivmoddi4+0x28c>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f240 8102 	bls.w	8000ed8 <__udivmoddi4+0x28c>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cdc:	eba4 040e 	sub.w	r4, r4, lr
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa0>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	b902      	cbnz	r2, 8000cf6 <__udivmoddi4+0xaa>
 8000cf4:	deff      	udf	#255	; 0xff
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	2a00      	cmp	r2, #0
 8000cfc:	d150      	bne.n	8000da0 <__udivmoddi4+0x154>
 8000cfe:	1bcb      	subs	r3, r1, r7
 8000d00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d04:	fa1f f887 	uxth.w	r8, r7
 8000d08:	2601      	movs	r6, #1
 8000d0a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d0e:	0c21      	lsrs	r1, r4, #16
 8000d10:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d18:	fb08 f30c 	mul.w	r3, r8, ip
 8000d1c:	428b      	cmp	r3, r1
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0xe4>
 8000d20:	1879      	adds	r1, r7, r1
 8000d22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0xe2>
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	f200 80e9 	bhi.w	8000f00 <__udivmoddi4+0x2b4>
 8000d2e:	4684      	mov	ip, r0
 8000d30:	1ac9      	subs	r1, r1, r3
 8000d32:	b2a3      	uxth	r3, r4
 8000d34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d38:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d3c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d40:	fb08 f800 	mul.w	r8, r8, r0
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x10c>
 8000d48:	193c      	adds	r4, r7, r4
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x10a>
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	f200 80d9 	bhi.w	8000f08 <__udivmoddi4+0x2bc>
 8000d56:	4618      	mov	r0, r3
 8000d58:	eba4 0408 	sub.w	r4, r4, r8
 8000d5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d60:	e7bf      	b.n	8000ce2 <__udivmoddi4+0x96>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x12e>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80b1 	beq.w	8000ece <__udivmoddi4+0x282>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x1cc>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0x140>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80b8 	bhi.w	8000efc <__udivmoddi4+0x2b0>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	468c      	mov	ip, r1
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0a8      	beq.n	8000cec <__udivmoddi4+0xa0>
 8000d9a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0xa0>
 8000da0:	f1c2 0320 	rsb	r3, r2, #32
 8000da4:	fa20 f603 	lsr.w	r6, r0, r3
 8000da8:	4097      	lsls	r7, r2
 8000daa:	fa01 f002 	lsl.w	r0, r1, r2
 8000dae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db2:	40d9      	lsrs	r1, r3
 8000db4:	4330      	orrs	r0, r6
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dbc:	fa1f f887 	uxth.w	r8, r7
 8000dc0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc8:	fb06 f108 	mul.w	r1, r6, r8
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x19c>
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dda:	f080 808d 	bcs.w	8000ef8 <__udivmoddi4+0x2ac>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 808a 	bls.w	8000ef8 <__udivmoddi4+0x2ac>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	443b      	add	r3, r7
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b281      	uxth	r1, r0
 8000dec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb00 f308 	mul.w	r3, r0, r8
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d907      	bls.n	8000e10 <__udivmoddi4+0x1c4>
 8000e00:	1879      	adds	r1, r7, r1
 8000e02:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e06:	d273      	bcs.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d971      	bls.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	4439      	add	r1, r7
 8000e10:	1acb      	subs	r3, r1, r3
 8000e12:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e16:	e778      	b.n	8000d0a <__udivmoddi4+0xbe>
 8000e18:	f1c6 0c20 	rsb	ip, r6, #32
 8000e1c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e20:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e24:	431c      	orrs	r4, r3
 8000e26:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e32:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e36:	431f      	orrs	r7, r3
 8000e38:	0c3b      	lsrs	r3, r7, #16
 8000e3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3e:	fa1f f884 	uxth.w	r8, r4
 8000e42:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e46:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e4a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e4e:	458a      	cmp	sl, r1
 8000e50:	fa02 f206 	lsl.w	r2, r2, r6
 8000e54:	fa00 f306 	lsl.w	r3, r0, r6
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x220>
 8000e5a:	1861      	adds	r1, r4, r1
 8000e5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e60:	d248      	bcs.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e62:	458a      	cmp	sl, r1
 8000e64:	d946      	bls.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e66:	f1a9 0902 	sub.w	r9, r9, #2
 8000e6a:	4421      	add	r1, r4
 8000e6c:	eba1 010a 	sub.w	r1, r1, sl
 8000e70:	b2bf      	uxth	r7, r7
 8000e72:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e76:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e7a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e7e:	fb00 f808 	mul.w	r8, r0, r8
 8000e82:	45b8      	cmp	r8, r7
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x24a>
 8000e86:	19e7      	adds	r7, r4, r7
 8000e88:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e8c:	d22e      	bcs.n	8000eec <__udivmoddi4+0x2a0>
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d92c      	bls.n	8000eec <__udivmoddi4+0x2a0>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4427      	add	r7, r4
 8000e96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e9a:	eba7 0708 	sub.w	r7, r7, r8
 8000e9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000ea2:	454f      	cmp	r7, r9
 8000ea4:	46c6      	mov	lr, r8
 8000ea6:	4649      	mov	r1, r9
 8000ea8:	d31a      	bcc.n	8000ee0 <__udivmoddi4+0x294>
 8000eaa:	d017      	beq.n	8000edc <__udivmoddi4+0x290>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x27a>
 8000eae:	ebb3 020e 	subs.w	r2, r3, lr
 8000eb2:	eb67 0701 	sbc.w	r7, r7, r1
 8000eb6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eba:	40f2      	lsrs	r2, r6
 8000ebc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ec0:	40f7      	lsrs	r7, r6
 8000ec2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ec6:	2600      	movs	r6, #0
 8000ec8:	4631      	mov	r1, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	462e      	mov	r6, r5
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	e70b      	b.n	8000cec <__udivmoddi4+0xa0>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	e6e9      	b.n	8000cac <__udivmoddi4+0x60>
 8000ed8:	4618      	mov	r0, r3
 8000eda:	e6fd      	b.n	8000cd8 <__udivmoddi4+0x8c>
 8000edc:	4543      	cmp	r3, r8
 8000ede:	d2e5      	bcs.n	8000eac <__udivmoddi4+0x260>
 8000ee0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ee4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ee8:	3801      	subs	r0, #1
 8000eea:	e7df      	b.n	8000eac <__udivmoddi4+0x260>
 8000eec:	4608      	mov	r0, r1
 8000eee:	e7d2      	b.n	8000e96 <__udivmoddi4+0x24a>
 8000ef0:	4660      	mov	r0, ip
 8000ef2:	e78d      	b.n	8000e10 <__udivmoddi4+0x1c4>
 8000ef4:	4681      	mov	r9, r0
 8000ef6:	e7b9      	b.n	8000e6c <__udivmoddi4+0x220>
 8000ef8:	4666      	mov	r6, ip
 8000efa:	e775      	b.n	8000de8 <__udivmoddi4+0x19c>
 8000efc:	4630      	mov	r0, r6
 8000efe:	e74a      	b.n	8000d96 <__udivmoddi4+0x14a>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	4439      	add	r1, r7
 8000f06:	e713      	b.n	8000d30 <__udivmoddi4+0xe4>
 8000f08:	3802      	subs	r0, #2
 8000f0a:	443c      	add	r4, r7
 8000f0c:	e724      	b.n	8000d58 <__udivmoddi4+0x10c>
 8000f0e:	bf00      	nop

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <KnobMap>:
//uint8_t Knob_Map(Knob *k) {
//	return k->value * k->max_range / (k->max_values - 1);
//}

// Maps values from (0, max_values-1) to (0, m)
uint8_t KnobMap(Knob *k, uint8_t value, uint8_t m) {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
 8000f20:	4613      	mov	r3, r2
 8000f22:	70bb      	strb	r3, [r7, #2]
	return value * m / (k->max_values - 1);
 8000f24:	78fb      	ldrb	r3, [r7, #3]
 8000f26:	78ba      	ldrb	r2, [r7, #2]
 8000f28:	fb02 f203 	mul.w	r2, r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7edb      	ldrb	r3, [r3, #27]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f36:	b2db      	uxtb	r3, r3
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <ADC_Read_Knobs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Polls each channel NUM_ADC_SAMPLES times and saves the average ADC reading
void ADC_Read_Knobs() {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08e      	sub	sp, #56	; 0x38
 8000f48:	af00      	add	r7, sp, #0
    for (uint8_t channel = 0; channel < NUM_ADC_CHANNELS; channel++) {
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000f50:	e067      	b.n	8001022 <ADC_Read_Knobs+0xde>
        uint16_t adcBuf[NUM_ADC_SAMPLES];

        // Select channel
        ADC_ChannelConfTypeDef sConfig = { 0 };
 8000f52:	f107 0320 	add.w	r3, r7, #32
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
        sConfig.Channel = adcChannels[channel];
 8000f60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f64:	4a33      	ldr	r2, [pc, #204]	; (8001034 <ADC_Read_Knobs+0xf0>)
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	623b      	str	r3, [r7, #32]
        sConfig.Rank = 1;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
        sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62bb      	str	r3, [r7, #40]	; 0x28
        if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000f74:	f107 0320 	add.w	r3, r7, #32
 8000f78:	4619      	mov	r1, r3
 8000f7a:	482f      	ldr	r0, [pc, #188]	; (8001038 <ADC_Read_Knobs+0xf4>)
 8000f7c:	f001 fcda 	bl	8002934 <HAL_ADC_ConfigChannel>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <ADC_Read_Knobs+0x46>
            Error_Handler();
 8000f86:	f000 fbdf 	bl	8001748 <Error_Handler>
        }

        // Sample the channel NUM_ADC_SAMPLES times
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f90:	e01c      	b.n	8000fcc <ADC_Read_Knobs+0x88>
            HAL_ADC_Start(&hadc1);
 8000f92:	4829      	ldr	r0, [pc, #164]	; (8001038 <ADC_Read_Knobs+0xf4>)
 8000f94:	f001 fb4e 	bl	8002634 <HAL_ADC_Start>
            HAL_ADC_PollForConversion(&hadc1, 1000);
 8000f98:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f9c:	4826      	ldr	r0, [pc, #152]	; (8001038 <ADC_Read_Knobs+0xf4>)
 8000f9e:	f001 fc30 	bl	8002802 <HAL_ADC_PollForConversion>
            adcBuf[i] = HAL_ADC_GetValue(&hadc1);
 8000fa2:	4825      	ldr	r0, [pc, #148]	; (8001038 <ADC_Read_Knobs+0xf4>)
 8000fa4:	f001 fcb8 	bl	8002918 <HAL_ADC_GetValue>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f823 2c38 	strh.w	r2, [r3, #-56]
            HAL_ADC_Stop(&hadc1);
 8000fbc:	481e      	ldr	r0, [pc, #120]	; (8001038 <ADC_Read_Knobs+0xf4>)
 8000fbe:	f001 fbed 	bl	800279c <HAL_ADC_Stop>
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8000fc2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000fcc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fd0:	2b0f      	cmp	r3, #15
 8000fd2:	d9de      	bls.n	8000f92 <ADC_Read_Knobs+0x4e>
        }

        // Calculate average of all samples for this channel
        uint16_t adc_sum = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	86bb      	strh	r3, [r7, #52]	; 0x34
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8000fd8:	2300      	movs	r3, #0
 8000fda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8000fde:	e00f      	b.n	8001000 <ADC_Read_Knobs+0xbc>
            adc_sum += adcBuf[i];
 8000fe0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000fea:	4413      	add	r3, r2
 8000fec:	f833 2c38 	ldrh.w	r2, [r3, #-56]
 8000ff0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000ff2:	4413      	add	r3, r2
 8000ff4:	86bb      	strh	r3, [r7, #52]	; 0x34
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8000ff6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001000:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001004:	2b0f      	cmp	r3, #15
 8001006:	d9eb      	bls.n	8000fe0 <ADC_Read_Knobs+0x9c>
        }

        adcAveraged[channel] = adc_sum / NUM_ADC_SAMPLES;
 8001008:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800100c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800100e:	0912      	lsrs	r2, r2, #4
 8001010:	b291      	uxth	r1, r2
 8001012:	4a0a      	ldr	r2, [pc, #40]	; (800103c <ADC_Read_Knobs+0xf8>)
 8001014:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t channel = 0; channel < NUM_ADC_CHANNELS; channel++) {
 8001018:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800101c:	3301      	adds	r3, #1
 800101e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001022:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001026:	2b03      	cmp	r3, #3
 8001028:	d993      	bls.n	8000f52 <ADC_Read_Knobs+0xe>
    }
}
 800102a:	bf00      	nop
 800102c:	bf00      	nop
 800102e:	3738      	adds	r7, #56	; 0x38
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000010 	.word	0x20000010
 8001038:	200021f4 	.word	0x200021f4
 800103c:	200001ac 	.word	0x200001ac

08001040 <MIDI_Send>:

// Sends a CC message for knob k with the specified value
void MIDI_Send(Knob *k, uint8_t value) {
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
    MX_USB_Send_Midi(k->channel, k->cc, KnobMap(k, value, k->max_range));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	7e1c      	ldrb	r4, [r3, #24]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7e5d      	ldrb	r5, [r3, #25]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7f1a      	ldrb	r2, [r3, #28]
 8001058:	78fb      	ldrb	r3, [r7, #3]
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ff59 	bl	8000f14 <KnobMap>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4629      	mov	r1, r5
 8001068:	4620      	mov	r0, r4
 800106a:	f007 fc41 	bl	80088f0 <MX_USB_Send_Midi>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001078 <MIDI_Scale_And_Filter>:

// Scales an ADC value from (0, 255) to (0, k->max_values) an applies EMA filter
uint8_t MIDI_Scale_And_Filter(Knob *k, uint8_t adc_value) {
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]
    float midi_scale_factor = 1.0 * (k->max_values) / UPPER_BOUND_ADC;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	7edb      	ldrb	r3, [r3, #27]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa53 	bl	8000534 <__aeabi_i2d>
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b45      	ldr	r3, [pc, #276]	; (80011a8 <MIDI_Scale_And_Filter+0x130>)
 8001094:	f7ff fbe2 	bl	800085c <__aeabi_ddiv>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4610      	mov	r0, r2
 800109e:	4619      	mov	r1, r3
 80010a0:	f7ff fd6c 	bl	8000b7c <__aeabi_d2f>
 80010a4:	4603      	mov	r3, r0
 80010a6:	60fb      	str	r3, [r7, #12]
    return MIN(EMA_A * midi_scale_factor * adc_value + (1 - EMA_A) * k->value, k->max_range);
 80010a8:	68f8      	ldr	r0, [r7, #12]
 80010aa:	f7ff fa55 	bl	8000558 <__aeabi_f2d>
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	4b3e      	ldr	r3, [pc, #248]	; (80011ac <MIDI_Scale_And_Filter+0x134>)
 80010b4:	f7ff faa8 	bl	8000608 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4614      	mov	r4, r2
 80010be:	461d      	mov	r5, r3
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa36 	bl	8000534 <__aeabi_i2d>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4620      	mov	r0, r4
 80010ce:	4629      	mov	r1, r5
 80010d0:	f7ff fa9a 	bl	8000608 <__aeabi_dmul>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4614      	mov	r4, r2
 80010da:	461d      	mov	r5, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7e9b      	ldrb	r3, [r3, #26]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa27 	bl	8000534 <__aeabi_i2d>
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	4b30      	ldr	r3, [pc, #192]	; (80011ac <MIDI_Scale_And_Filter+0x134>)
 80010ec:	f7ff fa8c 	bl	8000608 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4620      	mov	r0, r4
 80010f6:	4629      	mov	r1, r5
 80010f8:	f7ff f8d0 	bl	800029c <__adddf3>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4614      	mov	r4, r2
 8001102:	461d      	mov	r5, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7f1b      	ldrb	r3, [r3, #28]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fa13 	bl	8000534 <__aeabi_i2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff fce9 	bl	8000aec <__aeabi_dcmplt>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d032      	beq.n	8001186 <MIDI_Scale_And_Filter+0x10e>
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff fa19 	bl	8000558 <__aeabi_f2d>
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b20      	ldr	r3, [pc, #128]	; (80011ac <MIDI_Scale_And_Filter+0x134>)
 800112c:	f7ff fa6c 	bl	8000608 <__aeabi_dmul>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4614      	mov	r4, r2
 8001136:	461d      	mov	r5, r3
 8001138:	78fb      	ldrb	r3, [r7, #3]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff f9fa 	bl	8000534 <__aeabi_i2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4620      	mov	r0, r4
 8001146:	4629      	mov	r1, r5
 8001148:	f7ff fa5e 	bl	8000608 <__aeabi_dmul>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4614      	mov	r4, r2
 8001152:	461d      	mov	r5, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	7e9b      	ldrb	r3, [r3, #26]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f9eb 	bl	8000534 <__aeabi_i2d>
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MIDI_Scale_And_Filter+0x134>)
 8001164:	f7ff fa50 	bl	8000608 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	f7ff f894 	bl	800029c <__adddf3>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fcde 	bl	8000b3c <__aeabi_d2uiz>
 8001180:	4603      	mov	r3, r0
 8001182:	b2db      	uxtb	r3, r3
 8001184:	e00c      	b.n	80011a0 <MIDI_Scale_And_Filter+0x128>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	7f1b      	ldrb	r3, [r3, #28]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9d2 	bl	8000534 <__aeabi_i2d>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4610      	mov	r0, r2
 8001196:	4619      	mov	r1, r3
 8001198:	f7ff fcd0 	bl	8000b3c <__aeabi_d2uiz>
 800119c:	4603      	mov	r3, r0
 800119e:	b2db      	uxtb	r3, r3
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bdb0      	pop	{r4, r5, r7, pc}
 80011a8:	406f4000 	.word	0x406f4000
 80011ac:	3fe00000 	.word	0x3fe00000

080011b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0a2      	sub	sp, #136	; 0x88
 80011b4:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    Knob knobs[4] = { { .init_value = 63, .row = 0, .col = 0, .label = "Cutoff", .channel = 0, .cc = 17, .value = 0, .max_values = 128, .max_range = 127, .isLocked = 1 },
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	2280      	movs	r2, #128	; 0x80
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f008 f82b 	bl	8009218 <memset>
 80011c2:	233f      	movs	r3, #63	; 0x3f
 80011c4:	713b      	strb	r3, [r7, #4]
 80011c6:	4aa6      	ldr	r2, [pc, #664]	; (8001460 <main+0x2b0>)
 80011c8:	1dfb      	adds	r3, r7, #7
 80011ca:	6810      	ldr	r0, [r2, #0]
 80011cc:	6018      	str	r0, [r3, #0]
 80011ce:	8891      	ldrh	r1, [r2, #4]
 80011d0:	7992      	ldrb	r2, [r2, #6]
 80011d2:	8099      	strh	r1, [r3, #4]
 80011d4:	719a      	strb	r2, [r3, #6]
 80011d6:	f107 030e 	add.w	r3, r7, #14
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	2311      	movs	r3, #17
 80011e2:	777b      	strb	r3, [r7, #29]
 80011e4:	2380      	movs	r3, #128	; 0x80
 80011e6:	77fb      	strb	r3, [r7, #31]
 80011e8:	237f      	movs	r3, #127	; 0x7f
 80011ea:	f887 3020 	strb.w	r3, [r7, #32]
 80011ee:	2301      	movs	r3, #1
 80011f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80011f4:	237f      	movs	r3, #127	; 0x7f
 80011f6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80011fa:	2301      	movs	r3, #1
 80011fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001200:	4b98      	ldr	r3, [pc, #608]	; (8001464 <main+0x2b4>)
 8001202:	f107 0227 	add.w	r2, r7, #39	; 0x27
 8001206:	cb03      	ldmia	r3!, {r0, r1}
 8001208:	6010      	str	r0, [r2, #0]
 800120a:	6051      	str	r1, [r2, #4]
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	8113      	strh	r3, [r2, #8]
 8001210:	f107 0331 	add.w	r3, r7, #49	; 0x31
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	711a      	strb	r2, [r3, #4]
 800121a:	2301      	movs	r3, #1
 800121c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001220:	2312      	movs	r3, #18
 8001222:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800122c:	237f      	movs	r3, #127	; 0x7f
 800122e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8001232:	2303      	movs	r3, #3
 8001234:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8001238:	2301      	movs	r3, #1
 800123a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800123e:	4a8a      	ldr	r2, [pc, #552]	; (8001468 <main+0x2b8>)
 8001240:	f107 0347 	add.w	r3, r7, #71	; 0x47
 8001244:	6810      	ldr	r0, [r2, #0]
 8001246:	6018      	str	r0, [r3, #0]
 8001248:	8892      	ldrh	r2, [r2, #4]
 800124a:	809a      	strh	r2, [r3, #4]
 800124c:	f107 034d 	add.w	r3, r7, #77	; 0x4d
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	721a      	strb	r2, [r3, #8]
 8001258:	2302      	movs	r3, #2
 800125a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800125e:	2313      	movs	r3, #19
 8001260:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800126a:	237f      	movs	r3, #127	; 0x7f
 800126c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8001270:	2304      	movs	r3, #4
 8001272:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 8001276:	2301      	movs	r3, #1
 8001278:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 800127c:	2301      	movs	r3, #1
 800127e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001282:	4a7a      	ldr	r2, [pc, #488]	; (800146c <main+0x2bc>)
 8001284:	f107 0367 	add.w	r3, r7, #103	; 0x67
 8001288:	6810      	ldr	r0, [r2, #0]
 800128a:	6018      	str	r0, [r3, #0]
 800128c:	8892      	ldrh	r2, [r2, #4]
 800128e:	809a      	strh	r2, [r3, #4]
 8001290:	f107 036d 	add.w	r3, r7, #109	; 0x6d
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	721a      	strb	r2, [r3, #8]
 800129c:	2303      	movs	r3, #3
 800129e:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
 80012a2:	2314      	movs	r3, #20
 80012a4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
 80012a8:	2380      	movs	r3, #128	; 0x80
 80012aa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80012ae:	237f      	movs	r3, #127	; 0x7f
 80012b0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
     strncpy(knobs[i].sub_labels[9], "Pulse7", MAX_LABEL_CHARS);
     strncpy(knobs[i].sub_labels[10], "Pulse8", MAX_LABEL_CHARS);
     strncpy(knobs[i].sub_labels[11], "Pulse9", MAX_LABEL_CHARS);
     }*/

    knobs[0].sub_labels = malloc(sizeof(*knobs[0].sub_labels));
 80012b4:	200f      	movs	r0, #15
 80012b6:	f007 ffa7 	bl	8009208 <malloc>
 80012ba:	4603      	mov	r3, r0
 80012bc:	61bb      	str	r3, [r7, #24]
    strncpy(knobs[0].sub_labels[0], "Filter 1", MAX_LABEL_CHARS);
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	220e      	movs	r2, #14
 80012c2:	496b      	ldr	r1, [pc, #428]	; (8001470 <main+0x2c0>)
 80012c4:	4618      	mov	r0, r3
 80012c6:	f008 f913 	bl	80094f0 <strncpy>

    knobs[1].sub_labels = malloc(sizeof(*knobs[1].sub_labels));
 80012ca:	200f      	movs	r0, #15
 80012cc:	f007 ff9c 	bl	8009208 <malloc>
 80012d0:	4603      	mov	r3, r0
 80012d2:	63bb      	str	r3, [r7, #56]	; 0x38
    strncpy(knobs[1].sub_labels[0], "Filter 2", MAX_LABEL_CHARS);
 80012d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012d6:	220e      	movs	r2, #14
 80012d8:	4966      	ldr	r1, [pc, #408]	; (8001474 <main+0x2c4>)
 80012da:	4618      	mov	r0, r3
 80012dc:	f008 f908 	bl	80094f0 <strncpy>

    knobs[2].sub_labels = malloc(sizeof(*knobs[2].sub_labels));
 80012e0:	200f      	movs	r0, #15
 80012e2:	f007 ff91 	bl	8009208 <malloc>
 80012e6:	4603      	mov	r3, r0
 80012e8:	65bb      	str	r3, [r7, #88]	; 0x58
    strncpy(knobs[2].sub_labels[0], "Filter 3", MAX_LABEL_CHARS);
 80012ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012ec:	220e      	movs	r2, #14
 80012ee:	4962      	ldr	r1, [pc, #392]	; (8001478 <main+0x2c8>)
 80012f0:	4618      	mov	r0, r3
 80012f2:	f008 f8fd 	bl	80094f0 <strncpy>

    knobs[3].sub_labels = malloc(sizeof(*knobs[3].sub_labels));
 80012f6:	200f      	movs	r0, #15
 80012f8:	f007 ff86 	bl	8009208 <malloc>
 80012fc:	4603      	mov	r3, r0
 80012fe:	67bb      	str	r3, [r7, #120]	; 0x78
    strncpy(knobs[3].sub_labels[0], "Filter 4", MAX_LABEL_CHARS);
 8001300:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001302:	220e      	movs	r2, #14
 8001304:	495d      	ldr	r1, [pc, #372]	; (800147c <main+0x2cc>)
 8001306:	4618      	mov	r0, r3
 8001308:	f008 f8f2 	bl	80094f0 <strncpy>
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800130c:	f001 f8b8 	bl	8002480 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001310:	f000 f8ba 	bl	8001488 <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_RTC_Init();
 8001314:	f000 f9bc 	bl	8001690 <MX_RTC_Init>
    MX_GPIO_Init();
 8001318:	f000 f9e0 	bl	80016dc <MX_GPIO_Init>
    MX_ADC1_Init();
 800131c:	f000 f936 	bl	800158c <MX_ADC1_Init>
    MX_I2C1_Init();
 8001320:	f000 f988 	bl	8001634 <MX_I2C1_Init>
    MX_USB_DEVICE_Init();
 8001324:	f007 fab4 	bl	8008890 <MX_USB_DEVICE_Init>
    //MX_SDIO_SD_Init();
    /* USER CODE BEGIN 2 */
    // Init displays
    for (uint8_t i = 0; i < NUM_KNOBS; i++) {
 8001328:	2300      	movs	r3, #0
 800132a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800132e:	e017      	b.n	8001360 <main+0x1b0>
        ssd1306_Init(&hi2c1, &knobs[i]);
 8001330:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001334:	1d3a      	adds	r2, r7, #4
 8001336:	015b      	lsls	r3, r3, #5
 8001338:	4413      	add	r3, r2
 800133a:	4619      	mov	r1, r3
 800133c:	4850      	ldr	r0, [pc, #320]	; (8001480 <main+0x2d0>)
 800133e:	f000 fa1f 	bl	8001780 <ssd1306_Init>
        ssd1306_WriteKnob(&hi2c1, &knobs[i], 0);
 8001342:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001346:	1d3a      	adds	r2, r7, #4
 8001348:	015b      	lsls	r3, r3, #5
 800134a:	4413      	add	r3, r2
 800134c:	2200      	movs	r2, #0
 800134e:	4619      	mov	r1, r3
 8001350:	484b      	ldr	r0, [pc, #300]	; (8001480 <main+0x2d0>)
 8001352:	f000 fb91 	bl	8001a78 <ssd1306_WriteKnob>
    for (uint8_t i = 0; i < NUM_KNOBS; i++) {
 8001356:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800135a:	3301      	adds	r3, #1
 800135c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8001360:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001364:	2b03      	cmp	r3, #3
 8001366:	d9e3      	bls.n	8001330 <main+0x180>
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
        ADC_Read_Knobs();
 8001368:	f7ff fdec 	bl	8000f44 <ADC_Read_Knobs>

        for (uint8_t i = 0; i < NUM_ADC_CHANNELS; i++) {
 800136c:	2300      	movs	r3, #0
 800136e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8001372:	e070      	b.n	8001456 <main+0x2a6>
            uint8_t curr_MIDI_val = MIDI_Scale_And_Filter(&knobs[i], adcAveraged[i]);
 8001374:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8001378:	1d3a      	adds	r2, r7, #4
 800137a:	015b      	lsls	r3, r3, #5
 800137c:	441a      	add	r2, r3
 800137e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8001382:	4940      	ldr	r1, [pc, #256]	; (8001484 <main+0x2d4>)
 8001384:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	4619      	mov	r1, r3
 800138c:	4610      	mov	r0, r2
 800138e:	f7ff fe73 	bl	8001078 <MIDI_Scale_And_Filter>
 8001392:	4603      	mov	r3, r0
 8001394:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85

            if (curr_MIDI_val != knobs[i].value) {
 8001398:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800139c:	015b      	lsls	r3, r3, #5
 800139e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013a2:	4413      	add	r3, r2
 80013a4:	3b6a      	subs	r3, #106	; 0x6a
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d04d      	beq.n	800144c <main+0x29c>
                knobs[i].value = curr_MIDI_val;
 80013b0:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80013b4:	015b      	lsls	r3, r3, #5
 80013b6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013ba:	4413      	add	r3, r2
 80013bc:	3b6a      	subs	r3, #106	; 0x6a
 80013be:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 80013c2:	701a      	strb	r2, [r3, #0]
                ssd1306_WriteKnob(&hi2c1, &knobs[i], adcAveraged[i]);
 80013c4:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80013c8:	1d3a      	adds	r2, r7, #4
 80013ca:	015b      	lsls	r3, r3, #5
 80013cc:	18d1      	adds	r1, r2, r3
 80013ce:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80013d2:	4a2c      	ldr	r2, [pc, #176]	; (8001484 <main+0x2d4>)
 80013d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013d8:	461a      	mov	r2, r3
 80013da:	4829      	ldr	r0, [pc, #164]	; (8001480 <main+0x2d0>)
 80013dc:	f000 fb4c 	bl	8001a78 <ssd1306_WriteKnob>
                if (knobs[i].value == knobs[i].init_value) knobs[i].isLocked = false;
 80013e0:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80013e4:	015b      	lsls	r3, r3, #5
 80013e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013ea:	4413      	add	r3, r2
 80013ec:	3b6a      	subs	r3, #106	; 0x6a
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80013f4:	015b      	lsls	r3, r3, #5
 80013f6:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80013fa:	440b      	add	r3, r1
 80013fc:	3b84      	subs	r3, #132	; 0x84
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d108      	bne.n	8001416 <main+0x266>
 8001404:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8001408:	015b      	lsls	r3, r3, #5
 800140a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800140e:	4413      	add	r3, r2
 8001410:	3b67      	subs	r3, #103	; 0x67
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
                if (!knobs[i].isLocked) MIDI_Send(&knobs[i], knobs[i].value);
 8001416:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800141a:	015b      	lsls	r3, r3, #5
 800141c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001420:	4413      	add	r3, r2
 8001422:	3b67      	subs	r3, #103	; 0x67
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d110      	bne.n	800144c <main+0x29c>
 800142a:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800142e:	1d3a      	adds	r2, r7, #4
 8001430:	015b      	lsls	r3, r3, #5
 8001432:	441a      	add	r2, r3
 8001434:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8001438:	015b      	lsls	r3, r3, #5
 800143a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800143e:	440b      	add	r3, r1
 8001440:	3b6a      	subs	r3, #106	; 0x6a
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4619      	mov	r1, r3
 8001446:	4610      	mov	r0, r2
 8001448:	f7ff fdfa 	bl	8001040 <MIDI_Send>
        for (uint8_t i = 0; i < NUM_ADC_CHANNELS; i++) {
 800144c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8001450:	3301      	adds	r3, #1
 8001452:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8001456:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800145a:	2b03      	cmp	r3, #3
 800145c:	d98a      	bls.n	8001374 <main+0x1c4>
        ADC_Read_Knobs();
 800145e:	e783      	b.n	8001368 <main+0x1b8>
 8001460:	0800a318 	.word	0x0800a318
 8001464:	0800a328 	.word	0x0800a328
 8001468:	0800a338 	.word	0x0800a338
 800146c:	0800a348 	.word	0x0800a348
 8001470:	0800a2e8 	.word	0x0800a2e8
 8001474:	0800a2f4 	.word	0x0800a2f4
 8001478:	0800a300 	.word	0x0800a300
 800147c:	0800a30c 	.word	0x0800a30c
 8001480:	200021a0 	.word	0x200021a0
 8001484:	200001ac 	.word	0x200001ac

08001488 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b09a      	sub	sp, #104	; 0x68
 800148c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800148e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001492:	2230      	movs	r2, #48	; 0x30
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f007 febe 	bl	8009218 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800149c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
 80014bc:	615a      	str	r2, [r3, #20]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	4b30      	ldr	r3, [pc, #192]	; (8001584 <SystemClock_Config+0xfc>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	4a2f      	ldr	r2, [pc, #188]	; (8001584 <SystemClock_Config+0xfc>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014cc:	6413      	str	r3, [r2, #64]	; 0x40
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <SystemClock_Config+0xfc>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <SystemClock_Config+0x100>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a29      	ldr	r2, [pc, #164]	; (8001588 <SystemClock_Config+0x100>)
 80014e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	4b27      	ldr	r3, [pc, #156]	; (8001588 <SystemClock_Config+0x100>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 80014f6:	2309      	movs	r3, #9
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001500:	2301      	movs	r3, #1
 8001502:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001504:	2302      	movs	r3, #2
 8001506:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001508:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800150c:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLM = 25;
 800150e:	2319      	movs	r3, #25
 8001510:	65bb      	str	r3, [r7, #88]	; 0x58
    RCC_OscInitStruct.PLL.PLLN = 192;
 8001512:	23c0      	movs	r3, #192	; 0xc0
 8001514:	65fb      	str	r3, [r7, #92]	; 0x5c
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001516:	2302      	movs	r3, #2
 8001518:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_OscInitStruct.PLL.PLLQ = 4;
 800151a:	2304      	movs	r3, #4
 800151c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800151e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001522:	4618      	mov	r0, r3
 8001524:	f003 fe28 	bl	8005178 <HAL_RCC_OscConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0xaa>
        Error_Handler();
 800152e:	f000 f90b 	bl	8001748 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001532:	230f      	movs	r3, #15
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001536:	2302      	movs	r3, #2
 8001538:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800153e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001542:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	637b      	str	r3, [r7, #52]	; 0x34

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8001548:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154c:	2103      	movs	r1, #3
 800154e:	4618      	mov	r0, r3
 8001550:	f004 f88a 	bl	8005668 <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xd6>
        Error_Handler();
 800155a:	f000 f8f5 	bl	8001748 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800155e:	2302      	movs	r3, #2
 8001560:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001562:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001566:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	4618      	mov	r0, r3
 800156e:	f004 fa37 	bl	80059e0 <HAL_RCCEx_PeriphCLKConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0xf4>
        Error_Handler();
 8001578:	f000 f8e6 	bl	8001748 <Error_Handler>
    }
}
 800157c:	bf00      	nop
 800157e:	3768      	adds	r7, #104	; 0x68
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40023800 	.word	0x40023800
 8001588:	40007000 	.word	0x40007000

0800158c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 8001592:	463b      	mov	r3, r7
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015a0:	4a22      	ldr	r2, [pc, #136]	; (800162c <MX_ADC1_Init+0xa0>)
 80015a2:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015a4:	4b20      	ldr	r3, [pc, #128]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015aa:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80015ac:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015b2:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 80015b4:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 80015ba:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015bc:	2201      	movs	r2, #1
 80015be:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c0:	4b19      	ldr	r3, [pc, #100]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ce:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015d0:	4a17      	ldr	r2, [pc, #92]	; (8001630 <MX_ADC1_Init+0xa4>)
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015d4:	4b14      	ldr	r3, [pc, #80]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 80015da:	4b13      	ldr	r3, [pc, #76]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015dc:	2201      	movs	r2, #1
 80015de:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015e8:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80015ee:	480e      	ldr	r0, [pc, #56]	; (8001628 <MX_ADC1_Init+0x9c>)
 80015f0:	f000 ffdc 	bl	80025ac <HAL_ADC_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_ADC1_Init+0x72>
        Error_Handler();
 80015fa:	f000 f8a5 	bl	8001748 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_0;
 80015fe:	2300      	movs	r3, #0
 8001600:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8001602:	2301      	movs	r3, #1
 8001604:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800160a:	463b      	mov	r3, r7
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <MX_ADC1_Init+0x9c>)
 8001610:	f001 f990 	bl	8002934 <HAL_ADC_ConfigChannel>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_ADC1_Init+0x92>
        Error_Handler();
 800161a:	f000 f895 	bl	8001748 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200021f4 	.word	0x200021f4
 800162c:	40012000 	.word	0x40012000
 8001630:	0f000001 	.word	0x0f000001

08001634 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8001638:	4b12      	ldr	r3, [pc, #72]	; (8001684 <MX_I2C1_Init+0x50>)
 800163a:	4a13      	ldr	r2, [pc, #76]	; (8001688 <MX_I2C1_Init+0x54>)
 800163c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 900000;
 800163e:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_I2C1_Init+0x50>)
 8001640:	4a12      	ldr	r2, [pc, #72]	; (800168c <MX_I2C1_Init+0x58>)
 8001642:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <MX_I2C1_Init+0x50>)
 8001646:	2200      	movs	r2, #0
 8001648:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_I2C1_Init+0x50>)
 800164c:	2200      	movs	r2, #0
 800164e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <MX_I2C1_Init+0x50>)
 8001652:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001656:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001658:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <MX_I2C1_Init+0x50>)
 800165a:	2200      	movs	r2, #0
 800165c:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MX_I2C1_Init+0x50>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <MX_I2C1_Init+0x50>)
 8001666:	2200      	movs	r2, #0
 8001668:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_I2C1_Init+0x50>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001670:	4804      	ldr	r0, [pc, #16]	; (8001684 <MX_I2C1_Init+0x50>)
 8001672:	f001 fe23 	bl	80032bc <HAL_I2C_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_I2C1_Init+0x4c>
        Error_Handler();
 800167c:	f000 f864 	bl	8001748 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200021a0 	.word	0x200021a0
 8001688:	40005400 	.word	0x40005400
 800168c:	000dbba0 	.word	0x000dbba0

08001690 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
     */
    hrtc.Instance = RTC;
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <MX_RTC_Init+0x44>)
 8001696:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <MX_RTC_Init+0x48>)
 8001698:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <MX_RTC_Init+0x44>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <MX_RTC_Init+0x44>)
 80016a2:	227f      	movs	r2, #127	; 0x7f
 80016a4:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <MX_RTC_Init+0x44>)
 80016a8:	22ff      	movs	r2, #255	; 0xff
 80016aa:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016ac:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <MX_RTC_Init+0x44>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <MX_RTC_Init+0x44>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <MX_RTC_Init+0x44>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80016be:	4805      	ldr	r0, [pc, #20]	; (80016d4 <MX_RTC_Init+0x44>)
 80016c0:	f004 fa7e 	bl	8005bc0 <HAL_RTC_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_RTC_Init+0x3e>
        Error_Handler();
 80016ca:	f000 f83d 	bl	8001748 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2000223c 	.word	0x2000223c
 80016d8:	40002800 	.word	0x40002800

080016dc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	4b17      	ldr	r3, [pc, #92]	; (8001744 <MX_GPIO_Init+0x68>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a16      	ldr	r2, [pc, #88]	; (8001744 <MX_GPIO_Init+0x68>)
 80016ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b14      	ldr	r3, [pc, #80]	; (8001744 <MX_GPIO_Init+0x68>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	4b10      	ldr	r3, [pc, #64]	; (8001744 <MX_GPIO_Init+0x68>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a0f      	ldr	r2, [pc, #60]	; (8001744 <MX_GPIO_Init+0x68>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <MX_GPIO_Init+0x68>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <MX_GPIO_Init+0x68>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a08      	ldr	r2, [pc, #32]	; (8001744 <MX_GPIO_Init+0x68>)
 8001724:	f043 0302 	orr.w	r3, r3, #2
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <MX_GPIO_Init+0x68>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

}
 8001736:	bf00      	nop
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800174c:	b672      	cpsid	i
}
 800174e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001750:	e7fe      	b.n	8001750 <Error_Handler+0x8>

08001752 <ssd1306_WriteCommand>:

// Screen object
static SSD1306_t SSD1306;

//  Send a byte to the command register
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command) {
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af04      	add	r7, sp, #16
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 800175e:	230a      	movs	r3, #10
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	2301      	movs	r3, #1
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	1cfb      	adds	r3, r7, #3
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2301      	movs	r3, #1
 800176c:	2200      	movs	r2, #0
 800176e:	2178      	movs	r1, #120	; 0x78
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f001 ffe5 	bl	8003740 <HAL_I2C_Mem_Write>
 8001776:	4603      	mov	r3, r0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <ssd1306_Init>:

//  Initialize the oled screen
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c, Knob *k) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
    // Wait for the screen to boot
    HAL_Delay(100);
 800178a:	2064      	movs	r0, #100	; 0x64
 800178c:	f000 feea 	bl	8002564 <HAL_Delay>
    int status = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]

    // Select the screen to init
    ssd1306_Select(hi2c, k);
 8001794:	6839      	ldr	r1, [r7, #0]
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 fba0 	bl	8001edc <ssd1306_Select>

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 800179c:	21ae      	movs	r1, #174	; 0xae
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffd7 	bl	8001752 <ssd1306_WriteCommand>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 80017ae:	2120      	movs	r1, #32
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff ffce 	bl	8001752 <ssd1306_WriteCommand>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	4413      	add	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10); // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80017c0:	2110      	movs	r1, #16
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff ffc5 	bl	8001752 <ssd1306_WriteCommand>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4413      	add	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 80017d2:	21b0      	movs	r1, #176	; 0xb0
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff ffbc 	bl	8001752 <ssd1306_WriteCommand>
 80017da:	4603      	mov	r3, r0
 80017dc:	461a      	mov	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4413      	add	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 80017e4:	21c8      	movs	r1, #200	; 0xc8
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ffb3 	bl	8001752 <ssd1306_WriteCommand>
 80017ec:	4603      	mov	r3, r0
 80017ee:	461a      	mov	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	4413      	add	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 80017f6:	2100      	movs	r1, #0
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ffaa 	bl	8001752 <ssd1306_WriteCommand>
 80017fe:	4603      	mov	r3, r0
 8001800:	461a      	mov	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4413      	add	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8001808:	2110      	movs	r1, #16
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff ffa1 	bl	8001752 <ssd1306_WriteCommand>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4413      	add	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 800181a:	2140      	movs	r1, #64	; 0x40
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ff98 	bl	8001752 <ssd1306_WriteCommand>
 8001822:	4603      	mov	r3, r0
 8001824:	461a      	mov	r2, r3
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	4413      	add	r3, r2
 800182a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 800182c:	2181      	movs	r1, #129	; 0x81
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ff8f 	bl	8001752 <ssd1306_WriteCommand>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	4413      	add	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);
 800183e:	2140      	movs	r1, #64	; 0x40
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff ff86 	bl	8001752 <ssd1306_WriteCommand>
 8001846:	4603      	mov	r3, r0
 8001848:	461a      	mov	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4413      	add	r3, r2
 800184e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8001850:	21a1      	movs	r1, #161	; 0xa1
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ff7d 	bl	8001752 <ssd1306_WriteCommand>
 8001858:	4603      	mov	r3, r0
 800185a:	461a      	mov	r2, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4413      	add	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8001862:	21a6      	movs	r1, #166	; 0xa6
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ff74 	bl	8001752 <ssd1306_WriteCommand>
 800186a:	4603      	mov	r3, r0
 800186c:	461a      	mov	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4413      	add	r3, r2
 8001872:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8001874:	21a8      	movs	r1, #168	; 0xa8
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff ff6b 	bl	8001752 <ssd1306_WriteCommand>
 800187c:	4603      	mov	r3, r0
 800187e:	461a      	mov	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 8001886:	213f      	movs	r1, #63	; 0x3f
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ff62 	bl	8001752 <ssd1306_WriteCommand>
 800188e:	4603      	mov	r3, r0
 8001890:	461a      	mov	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	4413      	add	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001898:	21a4      	movs	r1, #164	; 0xa4
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ff59 	bl	8001752 <ssd1306_WriteCommand>
 80018a0:	4603      	mov	r3, r0
 80018a2:	461a      	mov	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4413      	add	r3, r2
 80018a8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 80018aa:	21d3      	movs	r1, #211	; 0xd3
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ff50 	bl	8001752 <ssd1306_WriteCommand>
 80018b2:	4603      	mov	r3, r0
 80018b4:	461a      	mov	r2, r3
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4413      	add	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 80018bc:	2100      	movs	r1, #0
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ff47 	bl	8001752 <ssd1306_WriteCommand>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4413      	add	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 80018ce:	21d5      	movs	r1, #213	; 0xd5
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff ff3e 	bl	8001752 <ssd1306_WriteCommand>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	4413      	add	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 80018e0:	21f0      	movs	r1, #240	; 0xf0
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff ff35 	bl	8001752 <ssd1306_WriteCommand>
 80018e8:	4603      	mov	r3, r0
 80018ea:	461a      	mov	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4413      	add	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 80018f2:	21d9      	movs	r1, #217	; 0xd9
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ff2c 	bl	8001752 <ssd1306_WriteCommand>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461a      	mov	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	4413      	add	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8001904:	2122      	movs	r1, #34	; 0x22
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7ff ff23 	bl	8001752 <ssd1306_WriteCommand>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4413      	add	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8001916:	21da      	movs	r1, #218	; 0xda
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ff1a 	bl	8001752 <ssd1306_WriteCommand>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4413      	add	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
#ifdef SSD1306_COM_LR_REMAP
    status += ssd1306_WriteCommand(hi2c, 0x32);   // Enable COM left/right remap
#else
    status += ssd1306_WriteCommand(hi2c, 0x12);   // Do not use COM left/right remap
 8001928:	2112      	movs	r1, #18
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff ff11 	bl	8001752 <ssd1306_WriteCommand>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4413      	add	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
#endif

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 800193a:	21db      	movs	r1, #219	; 0xdb
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff ff08 	bl	8001752 <ssd1306_WriteCommand>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4413      	add	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 800194c:	2120      	movs	r1, #32
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff feff 	bl	8001752 <ssd1306_WriteCommand>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4413      	add	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 800195e:	218d      	movs	r1, #141	; 0x8d
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f7ff fef6 	bl	8001752 <ssd1306_WriteCommand>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4413      	add	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8001970:	2114      	movs	r1, #20
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff feed 	bl	8001752 <ssd1306_WriteCommand>
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8001982:	21af      	movs	r1, #175	; 0xaf
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff fee4 	bl	8001752 <ssd1306_WriteCommand>
 800198a:	4603      	mov	r3, r0
 800198c:	461a      	mov	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4413      	add	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <ssd1306_Init+0x21e>
        return 1;
 800199a:	2301      	movs	r3, #1
 800199c:	e00f      	b.n	80019be <ssd1306_Init+0x23e>
    }

    // Clear screen
    ssd1306_Fill(Black);
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 f814 	bl	80019cc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f835 	bl	8001a14 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80019aa:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <ssd1306_Init+0x248>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <ssd1306_Init+0x248>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <ssd1306_Init+0x248>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	715a      	strb	r2, [r3, #5]

    return 0;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	200005b4 	.word	0x200005b4

080019cc <ssd1306_Fill>:

//  Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	e00d      	b.n	80019f8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <ssd1306_Fill+0x1a>
 80019e2:	2100      	movs	r1, #0
 80019e4:	e000      	b.n	80019e8 <ssd1306_Fill+0x1c>
 80019e6:	21ff      	movs	r1, #255	; 0xff
 80019e8:	4a09      	ldr	r2, [pc, #36]	; (8001a10 <ssd1306_Fill+0x44>)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4413      	add	r3, r2
 80019ee:	460a      	mov	r2, r1
 80019f0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019fe:	d3ed      	bcc.n	80019dc <ssd1306_Fill+0x10>
    }
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	200001b4 	.word	0x200001b4

08001a14 <ssd1306_UpdateScreen>:

//  Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af04      	add	r7, sp, #16
 8001a1a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++) {
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
 8001a20:	e020      	b.n	8001a64 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	3b50      	subs	r3, #80	; 0x50
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	4619      	mov	r1, r3
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fe91 	bl	8001752 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8001a30:	2100      	movs	r1, #0
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff fe8d 	bl	8001752 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8001a38:	2110      	movs	r1, #16
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fe89 	bl	8001752 <ssd1306_WriteCommand>
        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
 8001a42:	01db      	lsls	r3, r3, #7
 8001a44:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <ssd1306_UpdateScreen+0x60>)
 8001a46:	4413      	add	r3, r2
 8001a48:	2264      	movs	r2, #100	; 0x64
 8001a4a:	9202      	str	r2, [sp, #8]
 8001a4c:	2280      	movs	r2, #128	; 0x80
 8001a4e:	9201      	str	r2, [sp, #4]
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2301      	movs	r3, #1
 8001a54:	2240      	movs	r2, #64	; 0x40
 8001a56:	2178      	movs	r1, #120	; 0x78
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f001 fe71 	bl	8003740 <HAL_I2C_Mem_Write>
    for (uint8_t i = 0; i < 8; i++) {
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	3301      	adds	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	2b07      	cmp	r3, #7
 8001a68:	d9db      	bls.n	8001a22 <ssd1306_UpdateScreen+0xe>
    }
}
 8001a6a:	bf00      	nop
 8001a6c:	bf00      	nop
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200001b4 	.word	0x200001b4

08001a78 <ssd1306_WriteKnob>:

// Write a knob's values to the screen
void ssd1306_WriteKnob(I2C_HandleTypeDef *hi2c, Knob *k, uint16_t adc) {
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b08d      	sub	sp, #52	; 0x34
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	4613      	mov	r3, r2
 8001a84:	80fb      	strh	r3, [r7, #6]
    ssd1306_Select(hi2c, k);
 8001a86:	68b9      	ldr	r1, [r7, #8]
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f000 fa27 	bl	8001edc <ssd1306_Select>
    ssd1306_Fill(Black);
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff ff9c 	bl	80019cc <ssd1306_Fill>

    // Draw top line
    char channel_string[3];
    char cc_string[4];
    char init_indicator_string[16] = "       @       ";
 8001a94:	4b7c      	ldr	r3, [pc, #496]	; (8001c88 <ssd1306_WriteKnob+0x210>)
 8001a96:	f107 0414 	add.w	r4, r7, #20
 8001a9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    char value_string[4];

    snprintf(channel_string, sizeof(channel_string) / sizeof(channel_string[0]), "%.2d", (int) k->channel + 1);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	7e1b      	ldrb	r3, [r3, #24]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001aaa:	4a78      	ldr	r2, [pc, #480]	; (8001c8c <ssd1306_WriteKnob+0x214>)
 8001aac:	2103      	movs	r1, #3
 8001aae:	f007 fceb 	bl	8009488 <sniprintf>
    snprintf(cc_string, sizeof(cc_string) / sizeof(cc_string[0]), "%.3d", (int) k->cc);
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	7e5b      	ldrb	r3, [r3, #25]
 8001ab6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001aba:	4a75      	ldr	r2, [pc, #468]	; (8001c90 <ssd1306_WriteKnob+0x218>)
 8001abc:	2104      	movs	r1, #4
 8001abe:	f007 fce3 	bl	8009488 <sniprintf>
    snprintf(init_indicator_string, strlen(init_indicator_string), "%s", update_init_indicator(k));
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fb8a 	bl	80001e0 <strlen>
 8001acc:	4604      	mov	r4, r0
 8001ace:	68b8      	ldr	r0, [r7, #8]
 8001ad0:	f000 fa3c 	bl	8001f4c <update_init_indicator>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f107 0014 	add.w	r0, r7, #20
 8001ada:	4a6e      	ldr	r2, [pc, #440]	; (8001c94 <ssd1306_WriteKnob+0x21c>)
 8001adc:	4621      	mov	r1, r4
 8001ade:	f007 fcd3 	bl	8009488 <sniprintf>
    snprintf(value_string, sizeof(value_string) / sizeof(value_string[0]), "%.3d",
            (int) KnobMap(k, k->value, k->max_range));
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	7e99      	ldrb	r1, [r3, #26]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	7f1b      	ldrb	r3, [r3, #28]
 8001aea:	461a      	mov	r2, r3
 8001aec:	68b8      	ldr	r0, [r7, #8]
 8001aee:	f7ff fa11 	bl	8000f14 <KnobMap>
 8001af2:	4603      	mov	r3, r0
    snprintf(value_string, sizeof(value_string) / sizeof(value_string[0]), "%.3d",
 8001af4:	f107 0010 	add.w	r0, r7, #16
 8001af8:	4a65      	ldr	r2, [pc, #404]	; (8001c90 <ssd1306_WriteKnob+0x218>)
 8001afa:	2104      	movs	r1, #4
 8001afc:	f007 fcc4 	bl	8009488 <sniprintf>

    ssd1306_SetCursor(0, 0);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2000      	movs	r0, #0
 8001b04:	f000 f9d2 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(channel_string, NumFont_5x7, White);
 8001b08:	4a63      	ldr	r2, [pc, #396]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b0a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001b0e:	2301      	movs	r3, #1
 8001b10:	ca06      	ldmia	r2, {r1, r2}
 8001b12:	f000 f9a5 	bl	8001e60 <ssd1306_WriteString>

    ssd1306_SetCursor(0, 8);
 8001b16:	2108      	movs	r1, #8
 8001b18:	2000      	movs	r0, #0
 8001b1a:	f000 f9c7 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(cc_string, NumFont_5x7, White);
 8001b1e:	4a5e      	ldr	r2, [pc, #376]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b20:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001b24:	2301      	movs	r3, #1
 8001b26:	ca06      	ldmia	r2, {r1, r2}
 8001b28:	f000 f99a 	bl	8001e60 <ssd1306_WriteString>

    ssd1306_SetCursor((SSD1306_WIDTH - strlen(init_indicator_string) * NumFont_5x7.FontWidth) / 2, 4);
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fb55 	bl	80001e0 <strlen>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a57      	ldr	r2, [pc, #348]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b3a:	7812      	ldrb	r2, [r2, #0]
 8001b3c:	fb02 f303 	mul.w	r3, r2, r3
 8001b40:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001b44:	085b      	lsrs	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2104      	movs	r1, #4
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f9ae 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(init_indicator_string, NumFont_5x7, White);
 8001b50:	4a51      	ldr	r2, [pc, #324]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b52:	f107 0014 	add.w	r0, r7, #20
 8001b56:	2301      	movs	r3, #1
 8001b58:	ca06      	ldmia	r2, {r1, r2}
 8001b5a:	f000 f981 	bl	8001e60 <ssd1306_WriteString>

    ssd1306_SetCursor(SSD1306_WIDTH - sizeof(value_string) / sizeof(value_string[0]) * NumFont_5x7.FontWidth - 1, 4);
 8001b5e:	4b4e      	ldr	r3, [pc, #312]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	f1c3 0320 	rsb	r3, r3, #32
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2104      	movs	r1, #4
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f99a 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(value_string, NumFont_5x7, White);
 8001b78:	4a47      	ldr	r2, [pc, #284]	; (8001c98 <ssd1306_WriteKnob+0x220>)
 8001b7a:	f107 0010 	add.w	r0, r7, #16
 8001b7e:	2301      	movs	r3, #1
 8001b80:	ca06      	ldmia	r2, {r1, r2}
 8001b82:	f000 f96d 	bl	8001e60 <ssd1306_WriteString>

    uint8_t len_label = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    uint8_t x = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Draw main label
    len_label = strlen(k->label);
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	3303      	adds	r3, #3
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fb22 	bl	80001e0 <strlen>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    x = (SSD1306_WIDTH - len_label * Font_10x18.FontWidth) / 2;
 8001ba2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001ba6:	4a3d      	ldr	r2, [pc, #244]	; (8001c9c <ssd1306_WriteKnob+0x224>)
 8001ba8:	7812      	ldrb	r2, [r2, #0]
 8001baa:	fb02 f303 	mul.w	r3, r2, r3
 8001bae:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001bb2:	0fda      	lsrs	r2, r3, #31
 8001bb4:	4413      	add	r3, r2
 8001bb6:	105b      	asrs	r3, r3, #1
 8001bb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (len_label % 2 != 0) x += 5;
 8001bbc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d004      	beq.n	8001bd4 <ssd1306_WriteKnob+0x15c>
 8001bca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bce:	3305      	adds	r3, #5
 8001bd0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ssd1306_SetCursor(x, 16);
 8001bd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bd8:	2110      	movs	r1, #16
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f966 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(k->label, Font_10x18, White);
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	1cd8      	adds	r0, r3, #3
 8001be4:	4a2d      	ldr	r2, [pc, #180]	; (8001c9c <ssd1306_WriteKnob+0x224>)
 8001be6:	2301      	movs	r3, #1
 8001be8:	ca06      	ldmia	r2, {r1, r2}
 8001bea:	f000 f939 	bl	8001e60 <ssd1306_WriteString>

    // If the max number of values is restricted, we want to use
    // sub labels for each choice (e.g. osc. wave selection)
    uint8_t sl_index = (k->max_values < 128) ? k->value : 0;
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	7edb      	ldrb	r3, [r3, #27]
 8001bf2:	b25b      	sxtb	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	db02      	blt.n	8001bfe <ssd1306_WriteKnob+0x186>
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	7e9b      	ldrb	r3, [r3, #26]
 8001bfc:	e000      	b.n	8001c00 <ssd1306_WriteKnob+0x188>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    len_label = strlen(k->sub_labels[sl_index]);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	6959      	ldr	r1, [r3, #20]
 8001c08:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	011b      	lsls	r3, r3, #4
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	440b      	add	r3, r1
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fae3 	bl	80001e0 <strlen>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    x = (SSD1306_WIDTH - len_label * Font_10x18.FontWidth) / 2;
 8001c20:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c24:	4a1d      	ldr	r2, [pc, #116]	; (8001c9c <ssd1306_WriteKnob+0x224>)
 8001c26:	7812      	ldrb	r2, [r2, #0]
 8001c28:	fb02 f303 	mul.w	r3, r2, r3
 8001c2c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001c30:	0fda      	lsrs	r2, r3, #31
 8001c32:	4413      	add	r3, r2
 8001c34:	105b      	asrs	r3, r3, #1
 8001c36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (len_label % 2 != 0) x += 5;
 8001c3a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d004      	beq.n	8001c52 <ssd1306_WriteKnob+0x1da>
 8001c48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c4c:	3305      	adds	r3, #5
 8001c4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ssd1306_SetCursor(x, 40);
 8001c52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c56:	2128      	movs	r1, #40	; 0x28
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 f927 	bl	8001eac <ssd1306_SetCursor>
    ssd1306_WriteString(k->sub_labels[sl_index], Font_10x18, White);
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	6959      	ldr	r1, [r3, #20]
 8001c62:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001c66:	4613      	mov	r3, r2
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	1a9b      	subs	r3, r3, r2
 8001c6c:	18c8      	adds	r0, r1, r3
 8001c6e:	4a0b      	ldr	r2, [pc, #44]	; (8001c9c <ssd1306_WriteKnob+0x224>)
 8001c70:	2301      	movs	r3, #1
 8001c72:	ca06      	ldmia	r2, {r1, r2}
 8001c74:	f000 f8f4 	bl	8001e60 <ssd1306_WriteString>

    ssd1306_UpdateScreen(hi2c);
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f7ff fecb 	bl	8001a14 <ssd1306_UpdateScreen>
}
 8001c7e:	bf00      	nop
 8001c80:	3734      	adds	r7, #52	; 0x34
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd90      	pop	{r4, r7, pc}
 8001c86:	bf00      	nop
 8001c88:	0800a36c 	.word	0x0800a36c
 8001c8c:	0800a358 	.word	0x0800a358
 8001c90:	0800a360 	.word	0x0800a360
 8001c94:	0800a368 	.word	0x0800a368
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	20000008 	.word	0x20000008

08001ca0 <ssd1306_DrawPixel>:

//  Draw one pixel in the screenbuffer
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
 8001caa:	460b      	mov	r3, r1
 8001cac:	71bb      	strb	r3, [r7, #6]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	db48      	blt.n	8001d4c <ssd1306_DrawPixel+0xac>
 8001cba:	79bb      	ldrb	r3, [r7, #6]
 8001cbc:	2b3f      	cmp	r3, #63	; 0x3f
 8001cbe:	d845      	bhi.n	8001d4c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted) {
 8001cc0:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <ssd1306_DrawPixel+0xb8>)
 8001cc2:	791b      	ldrb	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR) !color;
 8001cc8:	797b      	ldrb	r3, [r7, #5]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	bf0c      	ite	eq
 8001cce:	2301      	moveq	r3, #1
 8001cd0:	2300      	movne	r3, #0
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White) {
 8001cd6:	797b      	ldrb	r3, [r7, #5]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d11a      	bne.n	8001d12 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001cdc:	79fa      	ldrb	r2, [r7, #7]
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	08db      	lsrs	r3, r3, #3
 8001ce2:	b2d8      	uxtb	r0, r3
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	01db      	lsls	r3, r3, #7
 8001ce8:	4413      	add	r3, r2
 8001cea:	4a1c      	ldr	r2, [pc, #112]	; (8001d5c <ssd1306_DrawPixel+0xbc>)
 8001cec:	5cd3      	ldrb	r3, [r2, r3]
 8001cee:	b25a      	sxtb	r2, r3
 8001cf0:	79bb      	ldrb	r3, [r7, #6]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	b259      	sxtb	r1, r3
 8001d02:	79fa      	ldrb	r2, [r7, #7]
 8001d04:	4603      	mov	r3, r0
 8001d06:	01db      	lsls	r3, r3, #7
 8001d08:	4413      	add	r3, r2
 8001d0a:	b2c9      	uxtb	r1, r1
 8001d0c:	4a13      	ldr	r2, [pc, #76]	; (8001d5c <ssd1306_DrawPixel+0xbc>)
 8001d0e:	54d1      	strb	r1, [r2, r3]
 8001d10:	e01d      	b.n	8001d4e <ssd1306_DrawPixel+0xae>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d12:	79fa      	ldrb	r2, [r7, #7]
 8001d14:	79bb      	ldrb	r3, [r7, #6]
 8001d16:	08db      	lsrs	r3, r3, #3
 8001d18:	b2d8      	uxtb	r0, r3
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	01db      	lsls	r3, r3, #7
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a0e      	ldr	r2, [pc, #56]	; (8001d5c <ssd1306_DrawPixel+0xbc>)
 8001d22:	5cd3      	ldrb	r3, [r2, r3]
 8001d24:	b25a      	sxtb	r2, r3
 8001d26:	79bb      	ldrb	r3, [r7, #6]
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d32:	b25b      	sxtb	r3, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	b25b      	sxtb	r3, r3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	b259      	sxtb	r1, r3
 8001d3c:	79fa      	ldrb	r2, [r7, #7]
 8001d3e:	4603      	mov	r3, r0
 8001d40:	01db      	lsls	r3, r3, #7
 8001d42:	4413      	add	r3, r2
 8001d44:	b2c9      	uxtb	r1, r1
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <ssd1306_DrawPixel+0xbc>)
 8001d48:	54d1      	strb	r1, [r2, r3]
 8001d4a:	e000      	b.n	8001d4e <ssd1306_DrawPixel+0xae>
        return;
 8001d4c:	bf00      	nop
    }
}
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	200005b4 	.word	0x200005b4
 8001d5c:	200001b4 	.word	0x200001b4

08001d60 <ssd1306_WriteChar>:

//  Draw 1 char to the screen buffer
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001d60:	b590      	push	{r4, r7, lr}
 8001d62:	b089      	sub	sp, #36	; 0x24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4604      	mov	r4, r0
 8001d68:	1d38      	adds	r0, r7, #4
 8001d6a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001d6e:	461a      	mov	r2, r3
 8001d70:	4623      	mov	r3, r4
 8001d72:	73fb      	strb	r3, [r7, #15]
 8001d74:	4613      	mov	r3, r2
 8001d76:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001d78:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	793b      	ldrb	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	2b7f      	cmp	r3, #127	; 0x7f
 8001d84:	dc06      	bgt.n	8001d94 <ssd1306_WriteChar+0x34>
    SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight)) {
 8001d86:	4b35      	ldr	r3, [pc, #212]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001d88:	885b      	ldrh	r3, [r3, #2]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	797b      	ldrb	r3, [r7, #5]
 8001d8e:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001d90:	2b3f      	cmp	r3, #63	; 0x3f
 8001d92:	dd01      	ble.n	8001d98 <ssd1306_WriteChar+0x38>
        // Not enough space on current line
        return 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e05d      	b.n	8001e54 <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++) {
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61fb      	str	r3, [r7, #28]
 8001d9c:	e04c      	b.n	8001e38 <ssd1306_WriteChar+0xd8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	3b20      	subs	r3, #32
 8001da4:	7979      	ldrb	r1, [r7, #5]
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	4619      	mov	r1, r3
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	440b      	add	r3, r1
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++) {
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e034      	b.n	8001e28 <ssd1306_WriteChar+0xc8>
            if ((b << j) & 0x8000) {
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d012      	beq.n	8001df4 <ssd1306_WriteChar+0x94>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001dce:	4b23      	ldr	r3, [pc, #140]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001dd0:	881b      	ldrh	r3, [r3, #0]
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	4413      	add	r3, r2
 8001dda:	b2d8      	uxtb	r0, r3
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001dde:	885b      	ldrh	r3, [r3, #2]
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	4413      	add	r3, r2
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	7bba      	ldrb	r2, [r7, #14]
 8001dec:	4619      	mov	r1, r3
 8001dee:	f7ff ff57 	bl	8001ca0 <ssd1306_DrawPixel>
 8001df2:	e016      	b.n	8001e22 <ssd1306_WriteChar+0xc2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) !color);
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001df6:	881b      	ldrh	r3, [r3, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	b2d8      	uxtb	r0, r3
 8001e02:	4b16      	ldr	r3, [pc, #88]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001e04:	885b      	ldrh	r3, [r3, #2]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	4413      	add	r3, r2
 8001e0e:	b2d9      	uxtb	r1, r3
 8001e10:	7bbb      	ldrb	r3, [r7, #14]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bf0c      	ite	eq
 8001e16:	2301      	moveq	r3, #1
 8001e18:	2300      	movne	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	f7ff ff3f 	bl	8001ca0 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++) {
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	3301      	adds	r3, #1
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	793b      	ldrb	r3, [r7, #4]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d3c5      	bcc.n	8001dbe <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++) {
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3301      	adds	r3, #1
 8001e36:	61fb      	str	r3, [r7, #28]
 8001e38:	797b      	ldrb	r3, [r7, #5]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d3ad      	bcc.n	8001d9e <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001e42:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001e44:	881a      	ldrh	r2, [r3, #0]
 8001e46:	793b      	ldrb	r3, [r7, #4]
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	4413      	add	r3, r2
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <ssd1306_WriteChar+0xfc>)
 8001e50:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3724      	adds	r7, #36	; 0x24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd90      	pop	{r4, r7, pc}
 8001e5c:	200005b4 	.word	0x200005b4

08001e60 <ssd1306_WriteString>:

//  Write full string to screenbuffer
char ssd1306_WriteString(char *str, FontDef Font, SSD1306_COLOR color) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	1d38      	adds	r0, r7, #4
 8001e6a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001e6e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001e70:	e012      	b.n	8001e98 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	7818      	ldrb	r0, [r3, #0]
 8001e76:	78fb      	ldrb	r3, [r7, #3]
 8001e78:	1d3a      	adds	r2, r7, #4
 8001e7a:	ca06      	ldmia	r2, {r1, r2}
 8001e7c:	f7ff ff70 	bl	8001d60 <ssd1306_WriteChar>
 8001e80:	4603      	mov	r3, r0
 8001e82:	461a      	mov	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d002      	beq.n	8001e92 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	e008      	b.n	8001ea4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	3301      	adds	r3, #1
 8001e96:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1e8      	bne.n	8001e72 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	781b      	ldrb	r3, [r3, #0]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <ssd1306_SetCursor>:
void ssd1306_InvertColors(void) {
    SSD1306.Inverted = !SSD1306.Inverted;
}

//  Set cursor position
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	460a      	mov	r2, r1
 8001eb6:	71fb      	strb	r3, [r7, #7]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <ssd1306_SetCursor+0x2c>)
 8001ec2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ec4:	79bb      	ldrb	r3, [r7, #6]
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	4b03      	ldr	r3, [pc, #12]	; (8001ed8 <ssd1306_SetCursor+0x2c>)
 8001eca:	805a      	strh	r2, [r3, #2]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	200005b4 	.word	0x200005b4

08001edc <ssd1306_Select>:

// Select a display
void ssd1306_Select(I2C_HandleTypeDef *hi2c, Knob *k) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
    i2c_Select(hi2c, I2C_MUX_MASTER_ADDR, k->row);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	785b      	ldrb	r3, [r3, #1]
 8001eea:	461a      	mov	r2, r3
 8001eec:	21e2      	movs	r1, #226	; 0xe2
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f80b 	bl	8001f0a <i2c_Select>
    i2c_Select(hi2c, I2C_MUX_SLAVE_ADDR, k->col);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	789b      	ldrb	r3, [r3, #2]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	21e0      	movs	r1, #224	; 0xe0
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f804 	bl	8001f0a <i2c_Select>
}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <i2c_Select>:

// Select an output in an i2c mux
void i2c_Select(I2C_HandleTypeDef *hi2c, uint8_t mux_addr, uint8_t i) {
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af02      	add	r7, sp, #8
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	460b      	mov	r3, r1
 8001f14:	70fb      	strb	r3, [r7, #3]
 8001f16:	4613      	mov	r3, r2
 8001f18:	70bb      	strb	r3, [r7, #2]
    if (i > 7) return;
 8001f1a:	78bb      	ldrb	r3, [r7, #2]
 8001f1c:	2b07      	cmp	r3, #7
 8001f1e:	d810      	bhi.n	8001f42 <i2c_Select+0x38>
    unsigned char temp[1];
    temp[0] = 1 << i;
 8001f20:	78bb      	ldrb	r3, [r7, #2]
 8001f22:	2201      	movs	r2, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	733b      	strb	r3, [r7, #12]
    HAL_I2C_Master_Transmit(hi2c, mux_addr, temp, 1, 100);
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	b299      	uxth	r1, r3
 8001f30:	f107 020c 	add.w	r2, r7, #12
 8001f34:	2364      	movs	r3, #100	; 0x64
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	2301      	movs	r3, #1
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f001 fb02 	bl	8003544 <HAL_I2C_Master_Transmit>
 8001f40:	e000      	b.n	8001f44 <i2c_Select+0x3a>
    if (i > 7) return;
 8001f42:	bf00      	nop
}
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <update_init_indicator>:

// Update the init value closeness indicator
char* update_init_indicator(Knob *k) {
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
    int8_t init_diff = KnobMap(k, k->init_value, 127) - KnobMap(k, k->value, 127);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	227f      	movs	r2, #127	; 0x7f
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7fe ffd9 	bl	8000f14 <KnobMap>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461c      	mov	r4, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	7e9b      	ldrb	r3, [r3, #26]
 8001f6a:	227f      	movs	r2, #127	; 0x7f
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe ffd0 	bl	8000f14 <KnobMap>
 8001f74:	4603      	mov	r3, r0
 8001f76:	1ae3      	subs	r3, r4, r3
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	73fb      	strb	r3, [r7, #15]
    uint8_t init_pct = (abs(init_diff) / 127.0f) * 100;
 8001f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	bfb8      	it	lt
 8001f84:	425b      	neglt	r3, r3
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	ee07 3a90 	vmov	s15, r3
 8001f8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f90:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800207c <update_init_indicator+0x130>
 8001f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f98:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002080 <update_init_indicator+0x134>
 8001f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa4:	edc7 7a00 	vstr	s15, [r7]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	73bb      	strb	r3, [r7, #14]

    if (init_diff == 0) return "       @       ";
 8001fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d101      	bne.n	8001fb8 <update_init_indicator+0x6c>
 8001fb4:	4b33      	ldr	r3, [pc, #204]	; (8002084 <update_init_indicator+0x138>)
 8001fb6:	e05c      	b.n	8002072 <update_init_indicator+0x126>

    if (init_pct < 15) {
 8001fb8:	7bbb      	ldrb	r3, [r7, #14]
 8001fba:	2b0e      	cmp	r3, #14
 8001fbc:	d807      	bhi.n	8001fce <update_init_indicator+0x82>
        if (init_diff > 0) return "      >        ";
 8001fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	dd01      	ble.n	8001fca <update_init_indicator+0x7e>
 8001fc6:	4b30      	ldr	r3, [pc, #192]	; (8002088 <update_init_indicator+0x13c>)
 8001fc8:	e053      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <      ";
 8001fca:	4b30      	ldr	r3, [pc, #192]	; (800208c <update_init_indicator+0x140>)
 8001fcc:	e051      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 15 && init_pct < 30) {
 8001fce:	7bbb      	ldrb	r3, [r7, #14]
 8001fd0:	2b0e      	cmp	r3, #14
 8001fd2:	d90a      	bls.n	8001fea <update_init_indicator+0x9e>
 8001fd4:	7bbb      	ldrb	r3, [r7, #14]
 8001fd6:	2b1d      	cmp	r3, #29
 8001fd8:	d807      	bhi.n	8001fea <update_init_indicator+0x9e>
        if (init_diff > 0) return "     >>        ";
 8001fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	dd01      	ble.n	8001fe6 <update_init_indicator+0x9a>
 8001fe2:	4b2b      	ldr	r3, [pc, #172]	; (8002090 <update_init_indicator+0x144>)
 8001fe4:	e045      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<     ";
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <update_init_indicator+0x148>)
 8001fe8:	e043      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 30 && init_pct < 45) {
 8001fea:	7bbb      	ldrb	r3, [r7, #14]
 8001fec:	2b1d      	cmp	r3, #29
 8001fee:	d90a      	bls.n	8002006 <update_init_indicator+0xba>
 8001ff0:	7bbb      	ldrb	r3, [r7, #14]
 8001ff2:	2b2c      	cmp	r3, #44	; 0x2c
 8001ff4:	d807      	bhi.n	8002006 <update_init_indicator+0xba>
        if (init_diff > 0) return "    >>>        ";
 8001ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	dd01      	ble.n	8002002 <update_init_indicator+0xb6>
 8001ffe:	4b26      	ldr	r3, [pc, #152]	; (8002098 <update_init_indicator+0x14c>)
 8002000:	e037      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<<    ";
 8002002:	4b26      	ldr	r3, [pc, #152]	; (800209c <update_init_indicator+0x150>)
 8002004:	e035      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 45 && init_pct < 61) {
 8002006:	7bbb      	ldrb	r3, [r7, #14]
 8002008:	2b2c      	cmp	r3, #44	; 0x2c
 800200a:	d90a      	bls.n	8002022 <update_init_indicator+0xd6>
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	2b3c      	cmp	r3, #60	; 0x3c
 8002010:	d807      	bhi.n	8002022 <update_init_indicator+0xd6>
        if (init_diff > 0) return "   >>>>        ";
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	dd01      	ble.n	800201e <update_init_indicator+0xd2>
 800201a:	4b21      	ldr	r3, [pc, #132]	; (80020a0 <update_init_indicator+0x154>)
 800201c:	e029      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<<<   ";
 800201e:	4b21      	ldr	r3, [pc, #132]	; (80020a4 <update_init_indicator+0x158>)
 8002020:	e027      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 61 && init_pct < 77) {
 8002022:	7bbb      	ldrb	r3, [r7, #14]
 8002024:	2b3c      	cmp	r3, #60	; 0x3c
 8002026:	d90a      	bls.n	800203e <update_init_indicator+0xf2>
 8002028:	7bbb      	ldrb	r3, [r7, #14]
 800202a:	2b4c      	cmp	r3, #76	; 0x4c
 800202c:	d807      	bhi.n	800203e <update_init_indicator+0xf2>
        if (init_diff > 0) return "  >>>>>        ";
 800202e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002032:	2b00      	cmp	r3, #0
 8002034:	dd01      	ble.n	800203a <update_init_indicator+0xee>
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <update_init_indicator+0x15c>)
 8002038:	e01b      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<<<<  ";
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <update_init_indicator+0x160>)
 800203c:	e019      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 77 && init_pct < 93) {
 800203e:	7bbb      	ldrb	r3, [r7, #14]
 8002040:	2b4c      	cmp	r3, #76	; 0x4c
 8002042:	d90a      	bls.n	800205a <update_init_indicator+0x10e>
 8002044:	7bbb      	ldrb	r3, [r7, #14]
 8002046:	2b5c      	cmp	r3, #92	; 0x5c
 8002048:	d807      	bhi.n	800205a <update_init_indicator+0x10e>
        if (init_diff > 0) return " >>>>>>        ";
 800204a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800204e:	2b00      	cmp	r3, #0
 8002050:	dd01      	ble.n	8002056 <update_init_indicator+0x10a>
 8002052:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <update_init_indicator+0x164>)
 8002054:	e00d      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<<<<< ";
 8002056:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <update_init_indicator+0x168>)
 8002058:	e00b      	b.n	8002072 <update_init_indicator+0x126>
    } else if (init_pct >= 93) {
 800205a:	7bbb      	ldrb	r3, [r7, #14]
 800205c:	2b5c      	cmp	r3, #92	; 0x5c
 800205e:	d907      	bls.n	8002070 <update_init_indicator+0x124>
        if (init_diff > 0) return ">>>>>>>        ";
 8002060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002064:	2b00      	cmp	r3, #0
 8002066:	dd01      	ble.n	800206c <update_init_indicator+0x120>
 8002068:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <update_init_indicator+0x16c>)
 800206a:	e002      	b.n	8002072 <update_init_indicator+0x126>
        else return "        <<<<<<<";
 800206c:	4b13      	ldr	r3, [pc, #76]	; (80020bc <update_init_indicator+0x170>)
 800206e:	e000      	b.n	8002072 <update_init_indicator+0x126>
    } else {
        return " ";
 8002070:	4b13      	ldr	r3, [pc, #76]	; (80020c0 <update_init_indicator+0x174>)
    }
}
 8002072:	4618      	mov	r0, r3
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}
 800207a:	bf00      	nop
 800207c:	42fe0000 	.word	0x42fe0000
 8002080:	42c80000 	.word	0x42c80000
 8002084:	0800a36c 	.word	0x0800a36c
 8002088:	0800a37c 	.word	0x0800a37c
 800208c:	0800a38c 	.word	0x0800a38c
 8002090:	0800a39c 	.word	0x0800a39c
 8002094:	0800a3ac 	.word	0x0800a3ac
 8002098:	0800a3bc 	.word	0x0800a3bc
 800209c:	0800a3cc 	.word	0x0800a3cc
 80020a0:	0800a3dc 	.word	0x0800a3dc
 80020a4:	0800a3ec 	.word	0x0800a3ec
 80020a8:	0800a3fc 	.word	0x0800a3fc
 80020ac:	0800a40c 	.word	0x0800a40c
 80020b0:	0800a41c 	.word	0x0800a41c
 80020b4:	0800a42c 	.word	0x0800a42c
 80020b8:	0800a43c 	.word	0x0800a43c
 80020bc:	0800a44c 	.word	0x0800a44c
 80020c0:	0800a45c 	.word	0x0800a45c

080020c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	4b10      	ldr	r3, [pc, #64]	; (8002110 <HAL_MspInit+0x4c>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	4a0f      	ldr	r2, [pc, #60]	; (8002110 <HAL_MspInit+0x4c>)
 80020d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d8:	6453      	str	r3, [r2, #68]	; 0x44
 80020da:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_MspInit+0x4c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020e2:	607b      	str	r3, [r7, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <HAL_MspInit+0x4c>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	4a08      	ldr	r2, [pc, #32]	; (8002110 <HAL_MspInit+0x4c>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f4:	6413      	str	r3, [r2, #64]	; 0x40
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <HAL_MspInit+0x4c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40023800 	.word	0x40023800

08002114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	; 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a17      	ldr	r2, [pc, #92]	; (8002190 <HAL_ADC_MspInit+0x7c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d127      	bne.n	8002186 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b16      	ldr	r3, [pc, #88]	; (8002194 <HAL_ADC_MspInit+0x80>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213e:	4a15      	ldr	r2, [pc, #84]	; (8002194 <HAL_ADC_MspInit+0x80>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002144:	6453      	str	r3, [r2, #68]	; 0x44
 8002146:	4b13      	ldr	r3, [pc, #76]	; (8002194 <HAL_ADC_MspInit+0x80>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <HAL_ADC_MspInit+0x80>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a0e      	ldr	r2, [pc, #56]	; (8002194 <HAL_ADC_MspInit+0x80>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <HAL_ADC_MspInit+0x80>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800216e:	230f      	movs	r3, #15
 8002170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002172:	2303      	movs	r3, #3
 8002174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_ADC_MspInit+0x84>)
 8002182:	f000 ff17 	bl	8002fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3728      	adds	r7, #40	; 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40012000 	.word	0x40012000
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000

0800219c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	; 0x28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	f107 0314 	add.w	r3, r7, #20
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a19      	ldr	r2, [pc, #100]	; (8002220 <HAL_I2C_MspInit+0x84>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d12b      	bne.n	8002216 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	4b18      	ldr	r3, [pc, #96]	; (8002224 <HAL_I2C_MspInit+0x88>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a17      	ldr	r2, [pc, #92]	; (8002224 <HAL_I2C_MspInit+0x88>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b15      	ldr	r3, [pc, #84]	; (8002224 <HAL_I2C_MspInit+0x88>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	613b      	str	r3, [r7, #16]
 80021d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021da:	23c0      	movs	r3, #192	; 0xc0
 80021dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021de:	2312      	movs	r3, #18
 80021e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021ea:	2304      	movs	r3, #4
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ee:	f107 0314 	add.w	r3, r7, #20
 80021f2:	4619      	mov	r1, r3
 80021f4:	480c      	ldr	r0, [pc, #48]	; (8002228 <HAL_I2C_MspInit+0x8c>)
 80021f6:	f000 fedd 	bl	8002fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_I2C_MspInit+0x88>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	4a08      	ldr	r2, [pc, #32]	; (8002224 <HAL_I2C_MspInit+0x88>)
 8002204:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002208:	6413      	str	r3, [r2, #64]	; 0x40
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_I2C_MspInit+0x88>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002216:	bf00      	nop
 8002218:	3728      	adds	r7, #40	; 0x28
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40005400 	.word	0x40005400
 8002224:	40023800 	.word	0x40023800
 8002228:	40020400 	.word	0x40020400

0800222c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a05      	ldr	r2, [pc, #20]	; (8002250 <HAL_RTC_MspInit+0x24>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d102      	bne.n	8002244 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800223e:	4b05      	ldr	r3, [pc, #20]	; (8002254 <HAL_RTC_MspInit+0x28>)
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	40002800 	.word	0x40002800
 8002254:	42470e3c 	.word	0x42470e3c

08002258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800225c:	e7fe      	b.n	800225c <NMI_Handler+0x4>

0800225e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002262:	e7fe      	b.n	8002262 <HardFault_Handler+0x4>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	e7fe      	b.n	8002268 <MemManage_Handler+0x4>

0800226a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226e:	e7fe      	b.n	800226e <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	e7fe      	b.n	8002274 <UsageFault_Handler+0x4>

08002276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a4:	f000 f93e 	bl	8002524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}

080022ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80022b0:	4802      	ldr	r0, [pc, #8]	; (80022bc <OTG_FS_IRQHandler+0x10>)
 80022b2:	f001 ff2e 	bl	8004112 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200027b4 	.word	0x200027b4

080022c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	e00a      	b.n	80022e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022d2:	f3af 8000 	nop.w
 80022d6:	4601      	mov	r1, r0
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	60ba      	str	r2, [r7, #8]
 80022de:	b2ca      	uxtb	r2, r1
 80022e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	3301      	adds	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	dbf0      	blt.n	80022d2 <_read+0x12>
	}

return len;
 80022f0:	687b      	ldr	r3, [r7, #4]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3718      	adds	r7, #24
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e009      	b.n	8002320 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	60ba      	str	r2, [r7, #8]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	dbf1      	blt.n	800230c <_write+0x12>
	}
	return len;
 8002328:	687b      	ldr	r3, [r7, #4]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_close>:

int _close(int file)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
	return -1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800233e:	4618      	mov	r0, r3
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
 8002352:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800235a:	605a      	str	r2, [r3, #4]
	return 0;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_isatty>:

int _isatty(int file)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
	return 1;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
	return 0;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a4:	4a14      	ldr	r2, [pc, #80]	; (80023f8 <_sbrk+0x5c>)
 80023a6:	4b15      	ldr	r3, [pc, #84]	; (80023fc <_sbrk+0x60>)
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b0:	4b13      	ldr	r3, [pc, #76]	; (8002400 <_sbrk+0x64>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d102      	bne.n	80023be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b8:	4b11      	ldr	r3, [pc, #68]	; (8002400 <_sbrk+0x64>)
 80023ba:	4a12      	ldr	r2, [pc, #72]	; (8002404 <_sbrk+0x68>)
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023be:	4b10      	ldr	r3, [pc, #64]	; (8002400 <_sbrk+0x64>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d207      	bcs.n	80023dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023cc:	f006 fef2 	bl	80091b4 <__errno>
 80023d0:	4603      	mov	r3, r0
 80023d2:	220c      	movs	r2, #12
 80023d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e009      	b.n	80023f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023dc:	4b08      	ldr	r3, [pc, #32]	; (8002400 <_sbrk+0x64>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023e2:	4b07      	ldr	r3, [pc, #28]	; (8002400 <_sbrk+0x64>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	4a05      	ldr	r2, [pc, #20]	; (8002400 <_sbrk+0x64>)
 80023ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20020000 	.word	0x20020000
 80023fc:	00000400 	.word	0x00000400
 8002400:	200005bc 	.word	0x200005bc
 8002404:	20002bd0 	.word	0x20002bd0

08002408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <SystemInit+0x20>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <SystemInit+0x20>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800242c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002464 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002430:	480d      	ldr	r0, [pc, #52]	; (8002468 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002432:	490e      	ldr	r1, [pc, #56]	; (800246c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002434:	4a0e      	ldr	r2, [pc, #56]	; (8002470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002438:	e002      	b.n	8002440 <LoopCopyDataInit>

0800243a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800243c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800243e:	3304      	adds	r3, #4

08002440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002444:	d3f9      	bcc.n	800243a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002446:	4a0b      	ldr	r2, [pc, #44]	; (8002474 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002448:	4c0b      	ldr	r4, [pc, #44]	; (8002478 <LoopFillZerobss+0x26>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800244c:	e001      	b.n	8002452 <LoopFillZerobss>

0800244e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800244e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002450:	3204      	adds	r2, #4

08002452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002454:	d3fb      	bcc.n	800244e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002456:	f7ff ffd7 	bl	8002408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800245a:	f006 feb1 	bl	80091c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800245e:	f7fe fea7 	bl	80011b0 <main>
  bx  lr    
 8002462:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002464:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800246c:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8002470:	0800b838 	.word	0x0800b838
  ldr r2, =_sbss
 8002474:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8002478:	20002bcc 	.word	0x20002bcc

0800247c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800247c:	e7fe      	b.n	800247c <ADC_IRQHandler>
	...

08002480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002484:	4b0e      	ldr	r3, [pc, #56]	; (80024c0 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0d      	ldr	r2, [pc, #52]	; (80024c0 <HAL_Init+0x40>)
 800248a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800248e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0a      	ldr	r2, [pc, #40]	; (80024c0 <HAL_Init+0x40>)
 8002496:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800249a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800249c:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <HAL_Init+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <HAL_Init+0x40>)
 80024a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a8:	2003      	movs	r0, #3
 80024aa:	f000 fd41 	bl	8002f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ae:	2000      	movs	r0, #0
 80024b0:	f000 f808 	bl	80024c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b4:	f7ff fe06 	bl	80020c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023c00 	.word	0x40023c00

080024c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024cc:	4b12      	ldr	r3, [pc, #72]	; (8002518 <HAL_InitTick+0x54>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <HAL_InitTick+0x58>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	4619      	mov	r1, r3
 80024d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024da:	fbb3 f3f1 	udiv	r3, r3, r1
 80024de:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 fd59 	bl	8002f9a <HAL_SYSTICK_Config>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e00e      	b.n	8002510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b0f      	cmp	r3, #15
 80024f6:	d80a      	bhi.n	800250e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f8:	2200      	movs	r2, #0
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002500:	f000 fd21 	bl	8002f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002504:	4a06      	ldr	r2, [pc, #24]	; (8002520 <HAL_InitTick+0x5c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	e000      	b.n	8002510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000020 	.word	0x20000020
 800251c:	20000028 	.word	0x20000028
 8002520:	20000024 	.word	0x20000024

08002524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <HAL_IncTick+0x20>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	4b06      	ldr	r3, [pc, #24]	; (8002548 <HAL_IncTick+0x24>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4413      	add	r3, r2
 8002534:	4a04      	ldr	r2, [pc, #16]	; (8002548 <HAL_IncTick+0x24>)
 8002536:	6013      	str	r3, [r2, #0]
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000028 	.word	0x20000028
 8002548:	200022e0 	.word	0x200022e0

0800254c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return uwTick;
 8002550:	4b03      	ldr	r3, [pc, #12]	; (8002560 <HAL_GetTick+0x14>)
 8002552:	681b      	ldr	r3, [r3, #0]
}
 8002554:	4618      	mov	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	200022e0 	.word	0x200022e0

08002564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800256c:	f7ff ffee 	bl	800254c <HAL_GetTick>
 8002570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800257c:	d005      	beq.n	800258a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800257e:	4b0a      	ldr	r3, [pc, #40]	; (80025a8 <HAL_Delay+0x44>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	461a      	mov	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4413      	add	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800258a:	bf00      	nop
 800258c:	f7ff ffde 	bl	800254c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	429a      	cmp	r2, r3
 800259a:	d8f7      	bhi.n	800258c <HAL_Delay+0x28>
  {
  }
}
 800259c:	bf00      	nop
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000028 	.word	0x20000028

080025ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e033      	b.n	800262a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff fda2 	bl	8002114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f003 0310 	and.w	r3, r3, #16
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d118      	bne.n	800261c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025f2:	f023 0302 	bic.w	r3, r3, #2
 80025f6:	f043 0202 	orr.w	r2, r3, #2
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 faca 	bl	8002b98 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	f023 0303 	bic.w	r3, r3, #3
 8002612:	f043 0201 	orr.w	r2, r3, #1
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	641a      	str	r2, [r3, #64]	; 0x40
 800261a:	e001      	b.n	8002620 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002628:	7bfb      	ldrb	r3, [r7, #15]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002646:	2b01      	cmp	r3, #1
 8002648:	d101      	bne.n	800264e <HAL_ADC_Start+0x1a>
 800264a:	2302      	movs	r3, #2
 800264c:	e097      	b.n	800277e <HAL_ADC_Start+0x14a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b01      	cmp	r3, #1
 8002662:	d018      	beq.n	8002696 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002674:	4b45      	ldr	r3, [pc, #276]	; (800278c <HAL_ADC_Start+0x158>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a45      	ldr	r2, [pc, #276]	; (8002790 <HAL_ADC_Start+0x15c>)
 800267a:	fba2 2303 	umull	r2, r3, r2, r3
 800267e:	0c9a      	lsrs	r2, r3, #18
 8002680:	4613      	mov	r3, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	4413      	add	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002688:	e002      	b.n	8002690 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	3b01      	subs	r3, #1
 800268e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f9      	bne.n	800268a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d15f      	bne.n	8002764 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026ac:	f023 0301 	bic.w	r3, r3, #1
 80026b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e2:	d106      	bne.n	80026f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e8:	f023 0206 	bic.w	r2, r3, #6
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	645a      	str	r2, [r3, #68]	; 0x44
 80026f0:	e002      	b.n	80026f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002700:	4b24      	ldr	r3, [pc, #144]	; (8002794 <HAL_ADC_Start+0x160>)
 8002702:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800270c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f003 031f 	and.w	r3, r3, #31
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10f      	bne.n	800273a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d129      	bne.n	800277c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	e020      	b.n	800277c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a16      	ldr	r2, [pc, #88]	; (8002798 <HAL_ADC_Start+0x164>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d11b      	bne.n	800277c <HAL_ADC_Start+0x148>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d114      	bne.n	800277c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002760:	609a      	str	r2, [r3, #8]
 8002762:	e00b      	b.n	800277c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	f043 0210 	orr.w	r2, r3, #16
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002774:	f043 0201 	orr.w	r2, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000020 	.word	0x20000020
 8002790:	431bde83 	.word	0x431bde83
 8002794:	40012300 	.word	0x40012300
 8002798:	40012000 	.word	0x40012000

0800279c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_ADC_Stop+0x16>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e021      	b.n	80027f6 <HAL_ADC_Stop+0x5a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d109      	bne.n	80027ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027e0:	f023 0301 	bic.w	r3, r3, #1
 80027e4:	f043 0201 	orr.w	r2, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800281a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800281e:	d113      	bne.n	8002848 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800282a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800282e:	d10b      	bne.n	8002848 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002834:	f043 0220 	orr.w	r2, r3, #32
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e063      	b.n	8002910 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002848:	f7ff fe80 	bl	800254c <HAL_GetTick>
 800284c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800284e:	e021      	b.n	8002894 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002856:	d01d      	beq.n	8002894 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_ADC_PollForConversion+0x6c>
 800285e:	f7ff fe75 	bl	800254c <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d212      	bcs.n	8002894 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b02      	cmp	r3, #2
 800287a:	d00b      	beq.n	8002894 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	f043 0204 	orr.w	r2, r3, #4
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e03d      	b.n	8002910 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d1d6      	bne.n	8002850 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f06f 0212 	mvn.w	r2, #18
 80028aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d123      	bne.n	800290e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d11f      	bne.n	800290e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d006      	beq.n	80028ea <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d111      	bne.n	800290e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d105      	bne.n	800290e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f043 0201 	orr.w	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002926:	4618      	mov	r0, r3
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
	...

08002934 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x1c>
 800294c:	2302      	movs	r3, #2
 800294e:	e113      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x244>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2b09      	cmp	r3, #9
 800295e:	d925      	bls.n	80029ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68d9      	ldr	r1, [r3, #12]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	b29b      	uxth	r3, r3
 800296c:	461a      	mov	r2, r3
 800296e:	4613      	mov	r3, r2
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	4413      	add	r3, r2
 8002974:	3b1e      	subs	r3, #30
 8002976:	2207      	movs	r2, #7
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43da      	mvns	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	400a      	ands	r2, r1
 8002984:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68d9      	ldr	r1, [r3, #12]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	b29b      	uxth	r3, r3
 8002996:	4618      	mov	r0, r3
 8002998:	4603      	mov	r3, r0
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	4403      	add	r3, r0
 800299e:	3b1e      	subs	r3, #30
 80029a0:	409a      	lsls	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	e022      	b.n	80029f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6919      	ldr	r1, [r3, #16]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	461a      	mov	r2, r3
 80029ba:	4613      	mov	r3, r2
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	4413      	add	r3, r2
 80029c0:	2207      	movs	r2, #7
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43da      	mvns	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	400a      	ands	r2, r1
 80029ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6919      	ldr	r1, [r3, #16]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	b29b      	uxth	r3, r3
 80029e0:	4618      	mov	r0, r3
 80029e2:	4603      	mov	r3, r0
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4403      	add	r3, r0
 80029e8:	409a      	lsls	r2, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b06      	cmp	r3, #6
 80029f8:	d824      	bhi.n	8002a44 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	3b05      	subs	r3, #5
 8002a0c:	221f      	movs	r2, #31
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	43da      	mvns	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	400a      	ands	r2, r1
 8002a1a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	4618      	mov	r0, r3
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4413      	add	r3, r2
 8002a34:	3b05      	subs	r3, #5
 8002a36:	fa00 f203 	lsl.w	r2, r0, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	635a      	str	r2, [r3, #52]	; 0x34
 8002a42:	e04c      	b.n	8002ade <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b0c      	cmp	r3, #12
 8002a4a:	d824      	bhi.n	8002a96 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3b23      	subs	r3, #35	; 0x23
 8002a5e:	221f      	movs	r2, #31
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43da      	mvns	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	400a      	ands	r2, r1
 8002a6c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4413      	add	r3, r2
 8002a86:	3b23      	subs	r3, #35	; 0x23
 8002a88:	fa00 f203 	lsl.w	r2, r0, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	631a      	str	r2, [r3, #48]	; 0x30
 8002a94:	e023      	b.n	8002ade <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3b41      	subs	r3, #65	; 0x41
 8002aa8:	221f      	movs	r2, #31
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43da      	mvns	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4413      	add	r3, r2
 8002ad0:	3b41      	subs	r3, #65	; 0x41
 8002ad2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ade:	4b29      	ldr	r3, [pc, #164]	; (8002b84 <HAL_ADC_ConfigChannel+0x250>)
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a28      	ldr	r2, [pc, #160]	; (8002b88 <HAL_ADC_ConfigChannel+0x254>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d10f      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x1d8>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b12      	cmp	r3, #18
 8002af2:	d10b      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a1d      	ldr	r2, [pc, #116]	; (8002b88 <HAL_ADC_ConfigChannel+0x254>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d12b      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x23a>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a1c      	ldr	r2, [pc, #112]	; (8002b8c <HAL_ADC_ConfigChannel+0x258>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d003      	beq.n	8002b28 <HAL_ADC_ConfigChannel+0x1f4>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b11      	cmp	r3, #17
 8002b26:	d122      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a11      	ldr	r2, [pc, #68]	; (8002b8c <HAL_ADC_ConfigChannel+0x258>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d111      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b4a:	4b11      	ldr	r3, [pc, #68]	; (8002b90 <HAL_ADC_ConfigChannel+0x25c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a11      	ldr	r2, [pc, #68]	; (8002b94 <HAL_ADC_ConfigChannel+0x260>)
 8002b50:	fba2 2303 	umull	r2, r3, r2, r3
 8002b54:	0c9a      	lsrs	r2, r3, #18
 8002b56:	4613      	mov	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b60:	e002      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f9      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	40012300 	.word	0x40012300
 8002b88:	40012000 	.word	0x40012000
 8002b8c:	10000012 	.word	0x10000012
 8002b90:	20000020 	.word	0x20000020
 8002b94:	431bde83 	.word	0x431bde83

08002b98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba0:	4b79      	ldr	r3, [pc, #484]	; (8002d88 <ADC_Init+0x1f0>)
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	021a      	lsls	r2, r3, #8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002bf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6899      	ldr	r1, [r3, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	4a58      	ldr	r2, [pc, #352]	; (8002d8c <ADC_Init+0x1f4>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d022      	beq.n	8002c76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6899      	ldr	r1, [r3, #8]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6899      	ldr	r1, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	e00f      	b.n	8002c96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0202 	bic.w	r2, r2, #2
 8002ca4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6899      	ldr	r1, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	7e1b      	ldrb	r3, [r3, #24]
 8002cb0:	005a      	lsls	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d01b      	beq.n	8002cfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cd2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ce2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	035a      	lsls	r2, r3, #13
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	e007      	b.n	8002d0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	051a      	lsls	r2, r3, #20
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6899      	ldr	r1, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d4e:	025a      	lsls	r2, r3, #9
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6899      	ldr	r1, [r3, #8]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	029a      	lsls	r2, r3, #10
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	609a      	str	r2, [r3, #8]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	40012300 	.word	0x40012300
 8002d8c:	0f000001 	.word	0x0f000001

08002d90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dac:	4013      	ands	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002db8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dc2:	4a04      	ldr	r2, [pc, #16]	; (8002dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	60d3      	str	r3, [r2, #12]
}
 8002dc8:	bf00      	nop
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	e000ed00 	.word	0xe000ed00

08002dd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ddc:	4b04      	ldr	r3, [pc, #16]	; (8002df0 <__NVIC_GetPriorityGrouping+0x18>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	0a1b      	lsrs	r3, r3, #8
 8002de2:	f003 0307 	and.w	r3, r3, #7
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	db0b      	blt.n	8002e1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e06:	79fb      	ldrb	r3, [r7, #7]
 8002e08:	f003 021f 	and.w	r2, r3, #31
 8002e0c:	4907      	ldr	r1, [pc, #28]	; (8002e2c <__NVIC_EnableIRQ+0x38>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	095b      	lsrs	r3, r3, #5
 8002e14:	2001      	movs	r0, #1
 8002e16:	fa00 f202 	lsl.w	r2, r0, r2
 8002e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	e000e100 	.word	0xe000e100

08002e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	6039      	str	r1, [r7, #0]
 8002e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	db0a      	blt.n	8002e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	490c      	ldr	r1, [pc, #48]	; (8002e7c <__NVIC_SetPriority+0x4c>)
 8002e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4e:	0112      	lsls	r2, r2, #4
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	440b      	add	r3, r1
 8002e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e58:	e00a      	b.n	8002e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	4908      	ldr	r1, [pc, #32]	; (8002e80 <__NVIC_SetPriority+0x50>)
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	3b04      	subs	r3, #4
 8002e68:	0112      	lsls	r2, r2, #4
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	761a      	strb	r2, [r3, #24]
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000e100 	.word	0xe000e100
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b089      	sub	sp, #36	; 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f1c3 0307 	rsb	r3, r3, #7
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	bf28      	it	cs
 8002ea2:	2304      	movcs	r3, #4
 8002ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d902      	bls.n	8002eb4 <NVIC_EncodePriority+0x30>
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3b03      	subs	r3, #3
 8002eb2:	e000      	b.n	8002eb6 <NVIC_EncodePriority+0x32>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	401a      	ands	r2, r3
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed6:	43d9      	mvns	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002edc:	4313      	orrs	r3, r2
         );
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3724      	adds	r7, #36	; 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002efc:	d301      	bcc.n	8002f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efe:	2301      	movs	r3, #1
 8002f00:	e00f      	b.n	8002f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <SysTick_Config+0x40>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f0a:	210f      	movs	r1, #15
 8002f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f10:	f7ff ff8e 	bl	8002e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f14:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <SysTick_Config+0x40>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f1a:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <SysTick_Config+0x40>)
 8002f1c:	2207      	movs	r2, #7
 8002f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	e000e010 	.word	0xe000e010

08002f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff ff29 	bl	8002d90 <__NVIC_SetPriorityGrouping>
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b086      	sub	sp, #24
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f58:	f7ff ff3e 	bl	8002dd8 <__NVIC_GetPriorityGrouping>
 8002f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	6978      	ldr	r0, [r7, #20]
 8002f64:	f7ff ff8e 	bl	8002e84 <NVIC_EncodePriority>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff ff5d 	bl	8002e30 <__NVIC_SetPriority>
}
 8002f76:	bf00      	nop
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff ff31 	bl	8002df4 <__NVIC_EnableIRQ>
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b082      	sub	sp, #8
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff ffa2 	bl	8002eec <SysTick_Config>
 8002fa8:	4603      	mov	r3, r0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b089      	sub	sp, #36	; 0x24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
 8002fce:	e159      	b.n	8003284 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	f040 8148 	bne.w	800327e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d005      	beq.n	8003006 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003002:	2b02      	cmp	r3, #2
 8003004:	d130      	bne.n	8003068 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	2203      	movs	r2, #3
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43db      	mvns	r3, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	4013      	ands	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	fa02 f303 	lsl.w	r3, r2, r3
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	4313      	orrs	r3, r2
 800302e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800303c:	2201      	movs	r2, #1
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	091b      	lsrs	r3, r3, #4
 8003052:	f003 0201 	and.w	r2, r3, #1
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f003 0303 	and.w	r3, r3, #3
 8003070:	2b03      	cmp	r3, #3
 8003072:	d017      	beq.n	80030a4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	2203      	movs	r2, #3
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4313      	orrs	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f003 0303 	and.w	r3, r3, #3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d123      	bne.n	80030f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	08da      	lsrs	r2, r3, #3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3208      	adds	r2, #8
 80030b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	220f      	movs	r2, #15
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	691a      	ldr	r2, [r3, #16]
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	08da      	lsrs	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3208      	adds	r2, #8
 80030f2:	69b9      	ldr	r1, [r7, #24]
 80030f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	2203      	movs	r2, #3
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43db      	mvns	r3, r3
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4013      	ands	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 0203 	and.w	r2, r3, #3
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	f000 80a2 	beq.w	800327e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	4b57      	ldr	r3, [pc, #348]	; (800329c <HAL_GPIO_Init+0x2e8>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003142:	4a56      	ldr	r2, [pc, #344]	; (800329c <HAL_GPIO_Init+0x2e8>)
 8003144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003148:	6453      	str	r3, [r2, #68]	; 0x44
 800314a:	4b54      	ldr	r3, [pc, #336]	; (800329c <HAL_GPIO_Init+0x2e8>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003156:	4a52      	ldr	r2, [pc, #328]	; (80032a0 <HAL_GPIO_Init+0x2ec>)
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	089b      	lsrs	r3, r3, #2
 800315c:	3302      	adds	r3, #2
 800315e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	220f      	movs	r2, #15
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	43db      	mvns	r3, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a49      	ldr	r2, [pc, #292]	; (80032a4 <HAL_GPIO_Init+0x2f0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d019      	beq.n	80031b6 <HAL_GPIO_Init+0x202>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a48      	ldr	r2, [pc, #288]	; (80032a8 <HAL_GPIO_Init+0x2f4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d013      	beq.n	80031b2 <HAL_GPIO_Init+0x1fe>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a47      	ldr	r2, [pc, #284]	; (80032ac <HAL_GPIO_Init+0x2f8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d00d      	beq.n	80031ae <HAL_GPIO_Init+0x1fa>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a46      	ldr	r2, [pc, #280]	; (80032b0 <HAL_GPIO_Init+0x2fc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d007      	beq.n	80031aa <HAL_GPIO_Init+0x1f6>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a45      	ldr	r2, [pc, #276]	; (80032b4 <HAL_GPIO_Init+0x300>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d101      	bne.n	80031a6 <HAL_GPIO_Init+0x1f2>
 80031a2:	2304      	movs	r3, #4
 80031a4:	e008      	b.n	80031b8 <HAL_GPIO_Init+0x204>
 80031a6:	2307      	movs	r3, #7
 80031a8:	e006      	b.n	80031b8 <HAL_GPIO_Init+0x204>
 80031aa:	2303      	movs	r3, #3
 80031ac:	e004      	b.n	80031b8 <HAL_GPIO_Init+0x204>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e002      	b.n	80031b8 <HAL_GPIO_Init+0x204>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <HAL_GPIO_Init+0x204>
 80031b6:	2300      	movs	r3, #0
 80031b8:	69fa      	ldr	r2, [r7, #28]
 80031ba:	f002 0203 	and.w	r2, r2, #3
 80031be:	0092      	lsls	r2, r2, #2
 80031c0:	4093      	lsls	r3, r2
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031c8:	4935      	ldr	r1, [pc, #212]	; (80032a0 <HAL_GPIO_Init+0x2ec>)
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	089b      	lsrs	r3, r3, #2
 80031ce:	3302      	adds	r3, #2
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031d6:	4b38      	ldr	r3, [pc, #224]	; (80032b8 <HAL_GPIO_Init+0x304>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031fa:	4a2f      	ldr	r2, [pc, #188]	; (80032b8 <HAL_GPIO_Init+0x304>)
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003200:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <HAL_GPIO_Init+0x304>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003224:	4a24      	ldr	r2, [pc, #144]	; (80032b8 <HAL_GPIO_Init+0x304>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800322a:	4b23      	ldr	r3, [pc, #140]	; (80032b8 <HAL_GPIO_Init+0x304>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800324e:	4a1a      	ldr	r2, [pc, #104]	; (80032b8 <HAL_GPIO_Init+0x304>)
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003254:	4b18      	ldr	r3, [pc, #96]	; (80032b8 <HAL_GPIO_Init+0x304>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	43db      	mvns	r3, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4013      	ands	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003278:	4a0f      	ldr	r2, [pc, #60]	; (80032b8 <HAL_GPIO_Init+0x304>)
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	3301      	adds	r3, #1
 8003282:	61fb      	str	r3, [r7, #28]
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	2b0f      	cmp	r3, #15
 8003288:	f67f aea2 	bls.w	8002fd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	3724      	adds	r7, #36	; 0x24
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	40023800 	.word	0x40023800
 80032a0:	40013800 	.word	0x40013800
 80032a4:	40020000 	.word	0x40020000
 80032a8:	40020400 	.word	0x40020400
 80032ac:	40020800 	.word	0x40020800
 80032b0:	40020c00 	.word	0x40020c00
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40013c00 	.word	0x40013c00

080032bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e12b      	b.n	8003526 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fe ff5a 	bl	800219c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2224      	movs	r2, #36	; 0x24
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0201 	bic.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800330e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800331e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003320:	f002 fb4a 	bl	80059b8 <HAL_RCC_GetPCLK1Freq>
 8003324:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4a81      	ldr	r2, [pc, #516]	; (8003530 <HAL_I2C_Init+0x274>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d807      	bhi.n	8003340 <HAL_I2C_Init+0x84>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	4a80      	ldr	r2, [pc, #512]	; (8003534 <HAL_I2C_Init+0x278>)
 8003334:	4293      	cmp	r3, r2
 8003336:	bf94      	ite	ls
 8003338:	2301      	movls	r3, #1
 800333a:	2300      	movhi	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	e006      	b.n	800334e <HAL_I2C_Init+0x92>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4a7d      	ldr	r2, [pc, #500]	; (8003538 <HAL_I2C_Init+0x27c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	bf94      	ite	ls
 8003348:	2301      	movls	r3, #1
 800334a:	2300      	movhi	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e0e7      	b.n	8003526 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4a78      	ldr	r2, [pc, #480]	; (800353c <HAL_I2C_Init+0x280>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	0c9b      	lsrs	r3, r3, #18
 8003360:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	430a      	orrs	r2, r1
 8003374:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	4a6a      	ldr	r2, [pc, #424]	; (8003530 <HAL_I2C_Init+0x274>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d802      	bhi.n	8003390 <HAL_I2C_Init+0xd4>
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	3301      	adds	r3, #1
 800338e:	e009      	b.n	80033a4 <HAL_I2C_Init+0xe8>
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	4a69      	ldr	r2, [pc, #420]	; (8003540 <HAL_I2C_Init+0x284>)
 800339c:	fba2 2303 	umull	r2, r3, r2, r3
 80033a0:	099b      	lsrs	r3, r3, #6
 80033a2:	3301      	adds	r3, #1
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	495c      	ldr	r1, [pc, #368]	; (8003530 <HAL_I2C_Init+0x274>)
 80033c0:	428b      	cmp	r3, r1
 80033c2:	d819      	bhi.n	80033f8 <HAL_I2C_Init+0x13c>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	1e59      	subs	r1, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80033d2:	1c59      	adds	r1, r3, #1
 80033d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033d8:	400b      	ands	r3, r1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <HAL_I2C_Init+0x138>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1e59      	subs	r1, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ec:	3301      	adds	r3, #1
 80033ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f2:	e051      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 80033f4:	2304      	movs	r3, #4
 80033f6:	e04f      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d111      	bne.n	8003424 <HAL_I2C_Init+0x168>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1e58      	subs	r0, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	440b      	add	r3, r1
 800340e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003412:	3301      	adds	r3, #1
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	e012      	b.n	800344a <HAL_I2C_Init+0x18e>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e58      	subs	r0, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	0099      	lsls	r1, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	fbb0 f3f3 	udiv	r3, r0, r3
 800343a:	3301      	adds	r3, #1
 800343c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf0c      	ite	eq
 8003444:	2301      	moveq	r3, #1
 8003446:	2300      	movne	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_I2C_Init+0x196>
 800344e:	2301      	movs	r3, #1
 8003450:	e022      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10e      	bne.n	8003478 <HAL_I2C_Init+0x1bc>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	1e58      	subs	r0, r3, #1
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6859      	ldr	r1, [r3, #4]
 8003462:	460b      	mov	r3, r1
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	440b      	add	r3, r1
 8003468:	fbb0 f3f3 	udiv	r3, r0, r3
 800346c:	3301      	adds	r3, #1
 800346e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003476:	e00f      	b.n	8003498 <HAL_I2C_Init+0x1dc>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1e58      	subs	r0, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	0099      	lsls	r1, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	fbb0 f3f3 	udiv	r3, r0, r3
 800348e:	3301      	adds	r3, #1
 8003490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003494:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	6809      	ldr	r1, [r1, #0]
 800349c:	4313      	orrs	r3, r2
 800349e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69da      	ldr	r2, [r3, #28]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6911      	ldr	r1, [r2, #16]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	68d2      	ldr	r2, [r2, #12]
 80034d2:	4311      	orrs	r1, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	430b      	orrs	r3, r1
 80034da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695a      	ldr	r2, [r3, #20]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2220      	movs	r2, #32
 8003512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	000186a0 	.word	0x000186a0
 8003534:	001e847f 	.word	0x001e847f
 8003538:	003d08ff 	.word	0x003d08ff
 800353c:	431bde83 	.word	0x431bde83
 8003540:	10624dd3 	.word	0x10624dd3

08003544 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b088      	sub	sp, #32
 8003548:	af02      	add	r7, sp, #8
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	607a      	str	r2, [r7, #4]
 800354e:	461a      	mov	r2, r3
 8003550:	460b      	mov	r3, r1
 8003552:	817b      	strh	r3, [r7, #10]
 8003554:	4613      	mov	r3, r2
 8003556:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003558:	f7fe fff8 	bl	800254c <HAL_GetTick>
 800355c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b20      	cmp	r3, #32
 8003568:	f040 80e0 	bne.w	800372c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	2319      	movs	r3, #25
 8003572:	2201      	movs	r2, #1
 8003574:	4970      	ldr	r1, [pc, #448]	; (8003738 <HAL_I2C_Master_Transmit+0x1f4>)
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 faf4 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003582:	2302      	movs	r3, #2
 8003584:	e0d3      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_I2C_Master_Transmit+0x50>
 8003590:	2302      	movs	r3, #2
 8003592:	e0cc      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d007      	beq.n	80035ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f042 0201 	orr.w	r2, r2, #1
 80035b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2221      	movs	r2, #33	; 0x21
 80035ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2210      	movs	r2, #16
 80035d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	893a      	ldrh	r2, [r7, #8]
 80035ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4a50      	ldr	r2, [pc, #320]	; (800373c <HAL_I2C_Master_Transmit+0x1f8>)
 80035fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035fc:	8979      	ldrh	r1, [r7, #10]
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	6a3a      	ldr	r2, [r7, #32]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f996 	bl	8003934 <I2C_MasterRequestWrite>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e08d      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003612:	2300      	movs	r3, #0
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003628:	e066      	b.n	80036f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	6a39      	ldr	r1, [r7, #32]
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 fb6e 	bl	8003d10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00d      	beq.n	8003656 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2b04      	cmp	r3, #4
 8003640:	d107      	bne.n	8003652 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003650:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e06b      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	781a      	ldrb	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	3b01      	subs	r3, #1
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b04      	cmp	r3, #4
 8003692:	d11b      	bne.n	80036cc <HAL_I2C_Master_Transmit+0x188>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003698:	2b00      	cmp	r3, #0
 800369a:	d017      	beq.n	80036cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	781a      	ldrb	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	6a39      	ldr	r1, [r7, #32]
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fb5e 	bl	8003d92 <I2C_WaitOnBTFFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00d      	beq.n	80036f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d107      	bne.n	80036f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e01a      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d194      	bne.n	800362a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800370e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	e000      	b.n	800372e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800372c:	2302      	movs	r3, #2
  }
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	00100002 	.word	0x00100002
 800373c:	ffff0000 	.word	0xffff0000

08003740 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af02      	add	r7, sp, #8
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	461a      	mov	r2, r3
 800374e:	4603      	mov	r3, r0
 8003750:	817b      	strh	r3, [r7, #10]
 8003752:	460b      	mov	r3, r1
 8003754:	813b      	strh	r3, [r7, #8]
 8003756:	4613      	mov	r3, r2
 8003758:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800375a:	f7fe fef7 	bl	800254c <HAL_GetTick>
 800375e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b20      	cmp	r3, #32
 800376a:	f040 80d9 	bne.w	8003920 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	2319      	movs	r3, #25
 8003774:	2201      	movs	r2, #1
 8003776:	496d      	ldr	r1, [pc, #436]	; (800392c <HAL_I2C_Mem_Write+0x1ec>)
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 f9f3 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
 8003786:	e0cc      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378e:	2b01      	cmp	r3, #1
 8003790:	d101      	bne.n	8003796 <HAL_I2C_Mem_Write+0x56>
 8003792:	2302      	movs	r3, #2
 8003794:	e0c5      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d007      	beq.n	80037bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2221      	movs	r2, #33	; 0x21
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2240      	movs	r2, #64	; 0x40
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a3a      	ldr	r2, [r7, #32]
 80037e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4a4d      	ldr	r2, [pc, #308]	; (8003930 <HAL_I2C_Mem_Write+0x1f0>)
 80037fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037fe:	88f8      	ldrh	r0, [r7, #6]
 8003800:	893a      	ldrh	r2, [r7, #8]
 8003802:	8979      	ldrh	r1, [r7, #10]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	9301      	str	r3, [sp, #4]
 8003808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	4603      	mov	r3, r0
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f912 	bl	8003a38 <I2C_RequestMemoryWrite>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d052      	beq.n	80038c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e081      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 fa74 	bl	8003d10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00d      	beq.n	800384a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	2b04      	cmp	r3, #4
 8003834:	d107      	bne.n	8003846 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003844:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e06b      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	781a      	ldrb	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	3b01      	subs	r3, #1
 8003866:	b29a      	uxth	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003870:	b29b      	uxth	r3, r3
 8003872:	3b01      	subs	r3, #1
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b04      	cmp	r3, #4
 8003886:	d11b      	bne.n	80038c0 <HAL_I2C_Mem_Write+0x180>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388c:	2b00      	cmp	r3, #0
 800388e:	d017      	beq.n	80038c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	781a      	ldrb	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1aa      	bne.n	800381e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 fa60 	bl	8003d92 <I2C_WaitOnBTFFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00d      	beq.n	80038f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d107      	bne.n	80038f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e016      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003902:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800391c:	2300      	movs	r3, #0
 800391e:	e000      	b.n	8003922 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003920:	2302      	movs	r3, #2
  }
}
 8003922:	4618      	mov	r0, r3
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	00100002 	.word	0x00100002
 8003930:	ffff0000 	.word	0xffff0000

08003934 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	607a      	str	r2, [r7, #4]
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	460b      	mov	r3, r1
 8003942:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003948:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b08      	cmp	r3, #8
 800394e:	d006      	beq.n	800395e <I2C_MasterRequestWrite+0x2a>
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d003      	beq.n	800395e <I2C_MasterRequestWrite+0x2a>
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800395c:	d108      	bne.n	8003970 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	e00b      	b.n	8003988 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003974:	2b12      	cmp	r3, #18
 8003976:	d107      	bne.n	8003988 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003986:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 f8e5 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00d      	beq.n	80039bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ae:	d103      	bne.n	80039b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e035      	b.n	8003a28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039c4:	d108      	bne.n	80039d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039c6:	897b      	ldrh	r3, [r7, #10]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039d4:	611a      	str	r2, [r3, #16]
 80039d6:	e01b      	b.n	8003a10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039d8:	897b      	ldrh	r3, [r7, #10]
 80039da:	11db      	asrs	r3, r3, #7
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	f003 0306 	and.w	r3, r3, #6
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f063 030f 	orn	r3, r3, #15
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	490e      	ldr	r1, [pc, #56]	; (8003a30 <I2C_MasterRequestWrite+0xfc>)
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 f90b 	bl	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e010      	b.n	8003a28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a06:	897b      	ldrh	r3, [r7, #10]
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	4907      	ldr	r1, [pc, #28]	; (8003a34 <I2C_MasterRequestWrite+0x100>)
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f000 f8fb 	bl	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	00010008 	.word	0x00010008
 8003a34:	00010002 	.word	0x00010002

08003a38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	4608      	mov	r0, r1
 8003a42:	4611      	mov	r1, r2
 8003a44:	461a      	mov	r2, r3
 8003a46:	4603      	mov	r3, r0
 8003a48:	817b      	strh	r3, [r7, #10]
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	813b      	strh	r3, [r7, #8]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f878 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00d      	beq.n	8003a96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a88:	d103      	bne.n	8003a92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e05f      	b.n	8003b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a96:	897b      	ldrh	r3, [r7, #10]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003aa4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	6a3a      	ldr	r2, [r7, #32]
 8003aaa:	492d      	ldr	r1, [pc, #180]	; (8003b60 <I2C_RequestMemoryWrite+0x128>)
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 f8b0 	bl	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e04c      	b.n	8003b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003abc:	2300      	movs	r3, #0
 8003abe:	617b      	str	r3, [r7, #20]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad4:	6a39      	ldr	r1, [r7, #32]
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f91a 	bl	8003d10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00d      	beq.n	8003afe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d107      	bne.n	8003afa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e02b      	b.n	8003b56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d105      	bne.n	8003b10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b04:	893b      	ldrh	r3, [r7, #8]
 8003b06:	b2da      	uxtb	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	611a      	str	r2, [r3, #16]
 8003b0e:	e021      	b.n	8003b54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b10:	893b      	ldrh	r3, [r7, #8]
 8003b12:	0a1b      	lsrs	r3, r3, #8
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b20:	6a39      	ldr	r1, [r7, #32]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f8f4 	bl	8003d10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00d      	beq.n	8003b4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d107      	bne.n	8003b46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e005      	b.n	8003b56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b4a:	893b      	ldrh	r3, [r7, #8]
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	00010002 	.word	0x00010002

08003b64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	4613      	mov	r3, r2
 8003b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b74:	e025      	b.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7c:	d021      	beq.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7e:	f7fe fce5 	bl	800254c <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d302      	bcc.n	8003b94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d116      	bne.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	f043 0220 	orr.w	r2, r3, #32
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e023      	b.n	8003c0a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	0c1b      	lsrs	r3, r3, #16
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d10d      	bne.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	43da      	mvns	r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	bf0c      	ite	eq
 8003bde:	2301      	moveq	r3, #1
 8003be0:	2300      	movne	r3, #0
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	e00c      	b.n	8003c02 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	43da      	mvns	r2, r3
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bf0c      	ite	eq
 8003bfa:	2301      	moveq	r3, #1
 8003bfc:	2300      	movne	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	461a      	mov	r2, r3
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d0b6      	beq.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b084      	sub	sp, #16
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	607a      	str	r2, [r7, #4]
 8003c1e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c20:	e051      	b.n	8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c30:	d123      	bne.n	8003c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c40:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c4a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f043 0204 	orr.w	r2, r3, #4
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e046      	b.n	8003d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c80:	d021      	beq.n	8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c82:	f7fe fc63 	bl	800254c <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d302      	bcc.n	8003c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d116      	bne.n	8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	f043 0220 	orr.w	r2, r3, #32
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e020      	b.n	8003d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	0c1b      	lsrs	r3, r3, #16
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d10c      	bne.n	8003cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	43da      	mvns	r2, r3
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	bf14      	ite	ne
 8003ce2:	2301      	movne	r3, #1
 8003ce4:	2300      	moveq	r3, #0
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	e00b      	b.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	43da      	mvns	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf14      	ite	ne
 8003cfc:	2301      	movne	r3, #1
 8003cfe:	2300      	moveq	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d18d      	bne.n	8003c22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d1c:	e02d      	b.n	8003d7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 f878 	bl	8003e14 <I2C_IsAcknowledgeFailed>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d001      	beq.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e02d      	b.n	8003d8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d021      	beq.n	8003d7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d36:	f7fe fc09 	bl	800254c <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d302      	bcc.n	8003d4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d116      	bne.n	8003d7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2220      	movs	r2, #32
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f043 0220 	orr.w	r2, r3, #32
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e007      	b.n	8003d8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d84:	2b80      	cmp	r3, #128	; 0x80
 8003d86:	d1ca      	bne.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b084      	sub	sp, #16
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	60f8      	str	r0, [r7, #12]
 8003d9a:	60b9      	str	r1, [r7, #8]
 8003d9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d9e:	e02d      	b.n	8003dfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 f837 	bl	8003e14 <I2C_IsAcknowledgeFailed>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e02d      	b.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db6:	d021      	beq.n	8003dfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db8:	f7fe fbc8 	bl	800254c <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d302      	bcc.n	8003dce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d116      	bne.n	8003dfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	f043 0220 	orr.w	r2, r3, #32
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e007      	b.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	2b04      	cmp	r3, #4
 8003e08:	d1ca      	bne.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e2a:	d11b      	bne.n	8003e64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e50:	f043 0204 	orr.w	r2, r3, #4
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e000      	b.n	8003e66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e74:	b08f      	sub	sp, #60	; 0x3c
 8003e76:	af0a      	add	r7, sp, #40	; 0x28
 8003e78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e10f      	b.n	80040a4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d106      	bne.n	8003ea4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f004 fe88 	bl	8008bb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2203      	movs	r2, #3
 8003ea8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d102      	bne.n	8003ebe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f002 f875 	bl	8005fb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	603b      	str	r3, [r7, #0]
 8003ece:	687e      	ldr	r6, [r7, #4]
 8003ed0:	466d      	mov	r5, sp
 8003ed2:	f106 0410 	add.w	r4, r6, #16
 8003ed6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ed8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ede:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ee2:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ee6:	1d33      	adds	r3, r6, #4
 8003ee8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eea:	6838      	ldr	r0, [r7, #0]
 8003eec:	f001 ff4d 	bl	8005d8a <USB_CoreInit>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d005      	beq.n	8003f02 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e0d0      	b.n	80040a4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2100      	movs	r1, #0
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f002 f863 	bl	8005fd4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]
 8003f12:	e04a      	b.n	8003faa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f14:	7bfa      	ldrb	r2, [r7, #15]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	333d      	adds	r3, #61	; 0x3d
 8003f24:	2201      	movs	r2, #1
 8003f26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f28:	7bfa      	ldrb	r2, [r7, #15]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	333c      	adds	r3, #60	; 0x3c
 8003f38:	7bfa      	ldrb	r2, [r7, #15]
 8003f3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
 8003f40:	b298      	uxth	r0, r3
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4613      	mov	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	3342      	adds	r3, #66	; 0x42
 8003f50:	4602      	mov	r2, r0
 8003f52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f54:	7bfa      	ldrb	r2, [r7, #15]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	333f      	adds	r3, #63	; 0x3f
 8003f64:	2200      	movs	r2, #0
 8003f66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f68:	7bfa      	ldrb	r2, [r7, #15]
 8003f6a:	6879      	ldr	r1, [r7, #4]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	3344      	adds	r3, #68	; 0x44
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f7c:	7bfa      	ldrb	r2, [r7, #15]
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	3348      	adds	r3, #72	; 0x48
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f90:	7bfa      	ldrb	r2, [r7, #15]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	3350      	adds	r3, #80	; 0x50
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	73fb      	strb	r3, [r7, #15]
 8003faa:	7bfa      	ldrb	r2, [r7, #15]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d3af      	bcc.n	8003f14 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	73fb      	strb	r3, [r7, #15]
 8003fb8:	e044      	b.n	8004044 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fba:	7bfa      	ldrb	r2, [r7, #15]
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003fcc:	2200      	movs	r2, #0
 8003fce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fd0:	7bfa      	ldrb	r2, [r7, #15]
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	00db      	lsls	r3, r3, #3
 8003fd8:	1a9b      	subs	r3, r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	440b      	add	r3, r1
 8003fde:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003fe2:	7bfa      	ldrb	r2, [r7, #15]
 8003fe4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	4613      	mov	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	1a9b      	subs	r3, r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ffc:	7bfa      	ldrb	r2, [r7, #15]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004012:	7bfa      	ldrb	r2, [r7, #15]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004028:	7bfa      	ldrb	r2, [r7, #15]
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	1a9b      	subs	r3, r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	3301      	adds	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]
 8004044:	7bfa      	ldrb	r2, [r7, #15]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	429a      	cmp	r2, r3
 800404c:	d3b5      	bcc.n	8003fba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	603b      	str	r3, [r7, #0]
 8004054:	687e      	ldr	r6, [r7, #4]
 8004056:	466d      	mov	r5, sp
 8004058:	f106 0410 	add.w	r4, r6, #16
 800405c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800405e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004062:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004064:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004068:	e885 0003 	stmia.w	r5, {r0, r1}
 800406c:	1d33      	adds	r3, r6, #4
 800406e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004070:	6838      	ldr	r0, [r7, #0]
 8004072:	f001 ffd9 	bl	8006028 <USB_DevInit>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d005      	beq.n	8004088 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e00d      	b.n	80040a4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f003 f821 	bl	80070e4 <USB_DevDisconnect>

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040ac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d101      	bne.n	80040c8 <HAL_PCD_Start+0x1c>
 80040c4:	2302      	movs	r3, #2
 80040c6:	e020      	b.n	800410a <HAL_PCD_Start+0x5e>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d109      	bne.n	80040ec <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d005      	beq.n	80040ec <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f001 ff4d 	bl	8005f90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f002 ffd1 	bl	80070a2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004112:	b590      	push	{r4, r7, lr}
 8004114:	b08d      	sub	sp, #52	; 0x34
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f003 f88f 	bl	800724c <USB_GetMode>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	f040 839d 	bne.w	8004870 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f002 fff3 	bl	8007126 <USB_ReadInterrupts>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8393 	beq.w	800486e <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f002 ffea 	bl	8007126 <USB_ReadInterrupts>
 8004152:	4603      	mov	r3, r0
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b02      	cmp	r3, #2
 800415a:	d107      	bne.n	800416c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f002 0202 	and.w	r2, r2, #2
 800416a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f002 ffd8 	bl	8007126 <USB_ReadInterrupts>
 8004176:	4603      	mov	r3, r0
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b10      	cmp	r3, #16
 800417e:	d161      	bne.n	8004244 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699a      	ldr	r2, [r3, #24]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0210 	bic.w	r2, r2, #16
 800418e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	f003 020f 	and.w	r2, r3, #15
 800419c:	4613      	mov	r3, r2
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	4413      	add	r3, r2
 80041ac:	3304      	adds	r3, #4
 80041ae:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	0c5b      	lsrs	r3, r3, #17
 80041b4:	f003 030f 	and.w	r3, r3, #15
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d124      	bne.n	8004206 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d035      	beq.n	8004234 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	461a      	mov	r2, r3
 80041da:	6a38      	ldr	r0, [r7, #32]
 80041dc:	f002 fe3e 	bl	8006e5c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	091b      	lsrs	r3, r3, #4
 80041e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041ec:	441a      	add	r2, r3
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	699a      	ldr	r2, [r3, #24]
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	091b      	lsrs	r3, r3, #4
 80041fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041fe:	441a      	add	r2, r3
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	619a      	str	r2, [r3, #24]
 8004204:	e016      	b.n	8004234 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	0c5b      	lsrs	r3, r3, #17
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	2b06      	cmp	r3, #6
 8004210:	d110      	bne.n	8004234 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004218:	2208      	movs	r2, #8
 800421a:	4619      	mov	r1, r3
 800421c:	6a38      	ldr	r0, [r7, #32]
 800421e:	f002 fe1d 	bl	8006e5c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800422e:	441a      	add	r2, r3
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0210 	orr.w	r2, r2, #16
 8004242:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	f002 ff6c 	bl	8007126 <USB_ReadInterrupts>
 800424e:	4603      	mov	r3, r0
 8004250:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004254:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004258:	d16e      	bne.n	8004338 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f002 ff72 	bl	800714c <USB_ReadDevAllOutEpInterrupt>
 8004268:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800426a:	e062      	b.n	8004332 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800426c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d057      	beq.n	8004326 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	4611      	mov	r1, r2
 8004280:	4618      	mov	r0, r3
 8004282:	f002 ff97 	bl	80071b4 <USB_ReadDevOutEPInterrupt>
 8004286:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00c      	beq.n	80042ac <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004294:	015a      	lsls	r2, r3, #5
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	4413      	add	r3, r2
 800429a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800429e:	461a      	mov	r2, r3
 80042a0:	2301      	movs	r3, #1
 80042a2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fdb0 	bl	8004e0c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00c      	beq.n	80042d0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	015a      	lsls	r2, r3, #5
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	4413      	add	r3, r2
 80042be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042c2:	461a      	mov	r2, r3
 80042c4:	2308      	movs	r3, #8
 80042c6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 feaa 	bl	8005024 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d008      	beq.n	80042ec <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	015a      	lsls	r2, r3, #5
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042e6:	461a      	mov	r2, r3
 80042e8:	2310      	movs	r3, #16
 80042ea:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d008      	beq.n	8004308 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f8:	015a      	lsls	r2, r3, #5
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	4413      	add	r3, r2
 80042fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004302:	461a      	mov	r2, r3
 8004304:	2320      	movs	r3, #32
 8004306:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004314:	015a      	lsls	r2, r3, #5
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	4413      	add	r3, r2
 800431a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800431e:	461a      	mov	r2, r3
 8004320:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004324:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	3301      	adds	r3, #1
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800432c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432e:	085b      	lsrs	r3, r3, #1
 8004330:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004334:	2b00      	cmp	r3, #0
 8004336:	d199      	bne.n	800426c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f002 fef2 	bl	8007126 <USB_ReadInterrupts>
 8004342:	4603      	mov	r3, r0
 8004344:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004348:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800434c:	f040 80c0 	bne.w	80044d0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f002 ff13 	bl	8007180 <USB_ReadDevAllInEpInterrupt>
 800435a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004360:	e0b2      	b.n	80044c8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 80a7 	beq.w	80044bc <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	4611      	mov	r1, r2
 8004378:	4618      	mov	r0, r3
 800437a:	f002 ff39 	bl	80071f0 <USB_ReadDevInEPInterrupt>
 800437e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d057      	beq.n	800443a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	f003 030f 	and.w	r3, r3, #15
 8004390:	2201      	movs	r2, #1
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800439e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	69f9      	ldr	r1, [r7, #28]
 80043a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043aa:	4013      	ands	r3, r2
 80043ac:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043ba:	461a      	mov	r2, r3
 80043bc:	2301      	movs	r3, #1
 80043be:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d132      	bne.n	800442e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	3348      	adds	r3, #72	; 0x48
 80043d8:	6819      	ldr	r1, [r3, #0]
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043de:	4613      	mov	r3, r2
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4403      	add	r3, r0
 80043e8:	3344      	adds	r3, #68	; 0x44
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4419      	add	r1, r3
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043f2:	4613      	mov	r3, r2
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4403      	add	r3, r0
 80043fc:	3348      	adds	r3, #72	; 0x48
 80043fe:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	2b00      	cmp	r3, #0
 8004404:	d113      	bne.n	800442e <HAL_PCD_IRQHandler+0x31c>
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440a:	4613      	mov	r3, r2
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	3350      	adds	r3, #80	; 0x50
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d108      	bne.n	800442e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6818      	ldr	r0, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004426:	461a      	mov	r2, r3
 8004428:	2101      	movs	r1, #1
 800442a:	f002 ff41 	bl	80072b0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	b2db      	uxtb	r3, r3
 8004432:	4619      	mov	r1, r3
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f004 fc3e 	bl	8008cb6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d008      	beq.n	8004456 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	015a      	lsls	r2, r3, #5
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	4413      	add	r3, r2
 800444c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004450:	461a      	mov	r2, r3
 8004452:	2308      	movs	r3, #8
 8004454:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f003 0310 	and.w	r3, r3, #16
 800445c:	2b00      	cmp	r3, #0
 800445e:	d008      	beq.n	8004472 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800446c:	461a      	mov	r2, r3
 800446e:	2310      	movs	r3, #16
 8004470:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004478:	2b00      	cmp	r3, #0
 800447a:	d008      	beq.n	800448e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	4413      	add	r3, r2
 8004484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004488:	461a      	mov	r2, r3
 800448a:	2340      	movs	r3, #64	; 0x40
 800448c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	015a      	lsls	r2, r3, #5
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	4413      	add	r3, r2
 80044a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044a4:	461a      	mov	r2, r3
 80044a6:	2302      	movs	r3, #2
 80044a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80044b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fc1b 	bl	8004cf2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	3301      	adds	r3, #1
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80044c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c4:	085b      	lsrs	r3, r3, #1
 80044c6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80044c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f47f af49 	bne.w	8004362 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 fe26 	bl	8007126 <USB_ReadInterrupts>
 80044da:	4603      	mov	r3, r0
 80044dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044e4:	d122      	bne.n	800452c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	69fa      	ldr	r2, [r7, #28]
 80044f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004500:	2b01      	cmp	r3, #1
 8004502:	d108      	bne.n	8004516 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800450c:	2100      	movs	r1, #0
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fe26 	bl	8005160 <HAL_PCDEx_LPM_Callback>
 8004514:	e002      	b.n	800451c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f004 fc3a 	bl	8008d90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695a      	ldr	r2, [r3, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800452a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f002 fdf8 	bl	8007126 <USB_ReadInterrupts>
 8004536:	4603      	mov	r3, r0
 8004538:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800453c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004540:	d112      	bne.n	8004568 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b01      	cmp	r3, #1
 8004550:	d102      	bne.n	8004558 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f004 fbf6 	bl	8008d44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	695a      	ldr	r2, [r3, #20]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004566:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4618      	mov	r0, r3
 800456e:	f002 fdda 	bl	8007126 <USB_ReadInterrupts>
 8004572:	4603      	mov	r3, r0
 8004574:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800457c:	f040 80c7 	bne.w	800470e <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2110      	movs	r1, #16
 800459a:	4618      	mov	r0, r3
 800459c:	f001 fea8 	bl	80062f0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045a0:	2300      	movs	r3, #0
 80045a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045a4:	e056      	b.n	8004654 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80045a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045b2:	461a      	mov	r2, r3
 80045b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045b8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80045ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045ca:	0151      	lsls	r1, r2, #5
 80045cc:	69fa      	ldr	r2, [r7, #28]
 80045ce:	440a      	add	r2, r1
 80045d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045d8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80045da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045dc:	015a      	lsls	r2, r3, #5
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	4413      	add	r3, r2
 80045e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045ea:	0151      	lsls	r1, r2, #5
 80045ec:	69fa      	ldr	r2, [r7, #28]
 80045ee:	440a      	add	r2, r1
 80045f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045f4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80045f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80045fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004606:	461a      	mov	r2, r3
 8004608:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800460c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800460e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004610:	015a      	lsls	r2, r3, #5
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	4413      	add	r3, r2
 8004616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800461e:	0151      	lsls	r1, r2, #5
 8004620:	69fa      	ldr	r2, [r7, #28]
 8004622:	440a      	add	r2, r1
 8004624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004628:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800462c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800462e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004630:	015a      	lsls	r2, r3, #5
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	4413      	add	r3, r2
 8004636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800463e:	0151      	lsls	r1, r2, #5
 8004640:	69fa      	ldr	r2, [r7, #28]
 8004642:	440a      	add	r2, r1
 8004644:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004648:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800464c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800464e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004650:	3301      	adds	r3, #1
 8004652:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800465a:	429a      	cmp	r2, r3
 800465c:	d3a3      	bcc.n	80045a6 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	69fa      	ldr	r2, [r7, #28]
 8004668:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800466c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004670:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004676:	2b00      	cmp	r3, #0
 8004678:	d016      	beq.n	80046a8 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004680:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004684:	69fa      	ldr	r2, [r7, #28]
 8004686:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800468a:	f043 030b 	orr.w	r3, r3, #11
 800468e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046a0:	f043 030b 	orr.w	r3, r3, #11
 80046a4:	6453      	str	r3, [r2, #68]	; 0x44
 80046a6:	e015      	b.n	80046d4 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	69fa      	ldr	r2, [r7, #28]
 80046b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046ba:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80046be:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	69fa      	ldr	r2, [r7, #28]
 80046ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ce:	f043 030b 	orr.w	r3, r3, #11
 80046d2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	69fa      	ldr	r2, [r7, #28]
 80046de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046e2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80046e6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046f8:	461a      	mov	r2, r3
 80046fa:	f002 fdd9 	bl	80072b0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800470c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f002 fd07 	bl	8007126 <USB_ReadInterrupts>
 8004718:	4603      	mov	r3, r0
 800471a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800471e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004722:	d124      	bne.n	800476e <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f002 fd9d 	bl	8007268 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f001 fe3d 	bl	80063b2 <USB_GetDevSpeed>
 8004738:	4603      	mov	r3, r0
 800473a:	461a      	mov	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681c      	ldr	r4, [r3, #0]
 8004744:	f001 f92c 	bl	80059a0 <HAL_RCC_GetHCLKFreq>
 8004748:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800474e:	b2db      	uxtb	r3, r3
 8004750:	461a      	mov	r2, r3
 8004752:	4620      	mov	r0, r4
 8004754:	f001 fb7a 	bl	8005e4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f004 fad4 	bl	8008d06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695a      	ldr	r2, [r3, #20]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800476c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f002 fcd7 	bl	8007126 <USB_ReadInterrupts>
 8004778:	4603      	mov	r3, r0
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	2b08      	cmp	r3, #8
 8004780:	d10a      	bne.n	8004798 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f004 fab1 	bl	8008cea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695a      	ldr	r2, [r3, #20]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f002 0208 	and.w	r2, r2, #8
 8004796:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4618      	mov	r0, r3
 800479e:	f002 fcc2 	bl	8007126 <USB_ReadInterrupts>
 80047a2:	4603      	mov	r3, r0
 80047a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047ac:	d10f      	bne.n	80047ce <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	4619      	mov	r1, r3
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f004 fb09 	bl	8008dd0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695a      	ldr	r2, [r3, #20]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80047cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f002 fca7 	bl	8007126 <USB_ReadInterrupts>
 80047d8:	4603      	mov	r3, r0
 80047da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047e2:	d10f      	bne.n	8004804 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	4619      	mov	r1, r3
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f004 fadc 	bl	8008dac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695a      	ldr	r2, [r3, #20]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004802:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4618      	mov	r0, r3
 800480a:	f002 fc8c 	bl	8007126 <USB_ReadInterrupts>
 800480e:	4603      	mov	r3, r0
 8004810:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004818:	d10a      	bne.n	8004830 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f004 faea 	bl	8008df4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695a      	ldr	r2, [r3, #20]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800482e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4618      	mov	r0, r3
 8004836:	f002 fc76 	bl	8007126 <USB_ReadInterrupts>
 800483a:	4603      	mov	r3, r0
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b04      	cmp	r3, #4
 8004842:	d115      	bne.n	8004870 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	d002      	beq.n	800485c <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f004 fada 	bl	8008e10 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6859      	ldr	r1, [r3, #4]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	430a      	orrs	r2, r1
 800486a:	605a      	str	r2, [r3, #4]
 800486c:	e000      	b.n	8004870 <HAL_PCD_IRQHandler+0x75e>
      return;
 800486e:	bf00      	nop
    }
  }
}
 8004870:	3734      	adds	r7, #52	; 0x34
 8004872:	46bd      	mov	sp, r7
 8004874:	bd90      	pop	{r4, r7, pc}

08004876 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b082      	sub	sp, #8
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	460b      	mov	r3, r1
 8004880:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_PCD_SetAddress+0x1a>
 800488c:	2302      	movs	r3, #2
 800488e:	e013      	b.n	80048b8 <HAL_PCD_SetAddress+0x42>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	4611      	mov	r1, r2
 80048a8:	4618      	mov	r0, r3
 80048aa:	f002 fbd4 	bl	8007056 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	4608      	mov	r0, r1
 80048ca:	4611      	mov	r1, r2
 80048cc:	461a      	mov	r2, r3
 80048ce:	4603      	mov	r3, r0
 80048d0:	70fb      	strb	r3, [r7, #3]
 80048d2:	460b      	mov	r3, r1
 80048d4:	803b      	strh	r3, [r7, #0]
 80048d6:	4613      	mov	r3, r2
 80048d8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048da:	2300      	movs	r3, #0
 80048dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	da0f      	bge.n	8004906 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e6:	78fb      	ldrb	r3, [r7, #3]
 80048e8:	f003 020f 	and.w	r2, r3, #15
 80048ec:	4613      	mov	r3, r2
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	1a9b      	subs	r3, r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	3338      	adds	r3, #56	; 0x38
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	3304      	adds	r3, #4
 80048fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	705a      	strb	r2, [r3, #1]
 8004904:	e00f      	b.n	8004926 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004906:	78fb      	ldrb	r3, [r7, #3]
 8004908:	f003 020f 	and.w	r2, r3, #15
 800490c:	4613      	mov	r3, r2
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	1a9b      	subs	r3, r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	4413      	add	r3, r2
 800491c:	3304      	adds	r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004926:	78fb      	ldrb	r3, [r7, #3]
 8004928:	f003 030f 	and.w	r3, r3, #15
 800492c:	b2da      	uxtb	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004932:	883a      	ldrh	r2, [r7, #0]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	78ba      	ldrb	r2, [r7, #2]
 800493c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	785b      	ldrb	r3, [r3, #1]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d004      	beq.n	8004950 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004950:	78bb      	ldrb	r3, [r7, #2]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d102      	bne.n	800495c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004962:	2b01      	cmp	r3, #1
 8004964:	d101      	bne.n	800496a <HAL_PCD_EP_Open+0xaa>
 8004966:	2302      	movs	r3, #2
 8004968:	e00e      	b.n	8004988 <HAL_PCD_EP_Open+0xc8>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68f9      	ldr	r1, [r7, #12]
 8004978:	4618      	mov	r0, r3
 800497a:	f001 fd3f 	bl	80063fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004986:	7afb      	ldrb	r3, [r7, #11]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800499c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	da0f      	bge.n	80049c4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049a4:	78fb      	ldrb	r3, [r7, #3]
 80049a6:	f003 020f 	and.w	r2, r3, #15
 80049aa:	4613      	mov	r3, r2
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	3338      	adds	r3, #56	; 0x38
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	4413      	add	r3, r2
 80049b8:	3304      	adds	r3, #4
 80049ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	705a      	strb	r2, [r3, #1]
 80049c2:	e00f      	b.n	80049e4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049c4:	78fb      	ldrb	r3, [r7, #3]
 80049c6:	f003 020f 	and.w	r2, r3, #15
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	4413      	add	r3, r2
 80049da:	3304      	adds	r3, #4
 80049dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	b2da      	uxtb	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d101      	bne.n	80049fe <HAL_PCD_EP_Close+0x6e>
 80049fa:	2302      	movs	r3, #2
 80049fc:	e00e      	b.n	8004a1c <HAL_PCD_EP_Close+0x8c>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68f9      	ldr	r1, [r7, #12]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f001 fd7d 	bl	800650c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	607a      	str	r2, [r7, #4]
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	460b      	mov	r3, r1
 8004a32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a34:	7afb      	ldrb	r3, [r7, #11]
 8004a36:	f003 020f 	and.w	r2, r3, #15
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4413      	add	r3, r2
 8004a4a:	3304      	adds	r3, #4
 8004a4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2200      	movs	r2, #0
 8004a64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a66:	7afb      	ldrb	r3, [r7, #11]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d102      	bne.n	8004a80 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a80:	7afb      	ldrb	r3, [r7, #11]
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d109      	bne.n	8004a9e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6818      	ldr	r0, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	461a      	mov	r2, r3
 8004a96:	6979      	ldr	r1, [r7, #20]
 8004a98:	f002 f858 	bl	8006b4c <USB_EP0StartXfer>
 8004a9c:	e008      	b.n	8004ab0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6818      	ldr	r0, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	6979      	ldr	r1, [r7, #20]
 8004aac:	f001 fe0a 	bl	80066c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3718      	adds	r7, #24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ac6:	78fb      	ldrb	r3, [r7, #3]
 8004ac8:	f003 020f 	and.w	r2, r3, #15
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004adc:	681b      	ldr	r3, [r3, #0]
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b086      	sub	sp, #24
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	607a      	str	r2, [r7, #4]
 8004af4:	603b      	str	r3, [r7, #0]
 8004af6:	460b      	mov	r3, r1
 8004af8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004afa:	7afb      	ldrb	r3, [r7, #11]
 8004afc:	f003 020f 	and.w	r2, r3, #15
 8004b00:	4613      	mov	r3, r2
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	1a9b      	subs	r3, r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	3338      	adds	r3, #56	; 0x38
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	3304      	adds	r3, #4
 8004b10:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	683a      	ldr	r2, [r7, #0]
 8004b1c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	2201      	movs	r2, #1
 8004b28:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b2a:	7afb      	ldrb	r3, [r7, #11]
 8004b2c:	f003 030f 	and.w	r3, r3, #15
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d102      	bne.n	8004b44 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b44:	7afb      	ldrb	r3, [r7, #11]
 8004b46:	f003 030f 	and.w	r3, r3, #15
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d109      	bne.n	8004b62 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	6979      	ldr	r1, [r7, #20]
 8004b5c:	f001 fff6 	bl	8006b4c <USB_EP0StartXfer>
 8004b60:	e008      	b.n	8004b74 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6818      	ldr	r0, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	6979      	ldr	r1, [r7, #20]
 8004b70:	f001 fda8 	bl	80066c4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3718      	adds	r7, #24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b084      	sub	sp, #16
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	460b      	mov	r3, r1
 8004b88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b8a:	78fb      	ldrb	r3, [r7, #3]
 8004b8c:	f003 020f 	and.w	r2, r3, #15
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d901      	bls.n	8004b9c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e050      	b.n	8004c3e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	da0f      	bge.n	8004bc4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	f003 020f 	and.w	r2, r3, #15
 8004baa:	4613      	mov	r3, r2
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	3338      	adds	r3, #56	; 0x38
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	705a      	strb	r2, [r3, #1]
 8004bc2:	e00d      	b.n	8004be0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004bc4:	78fa      	ldrb	r2, [r7, #3]
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	1a9b      	subs	r3, r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2201      	movs	r2, #1
 8004be4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004be6:	78fb      	ldrb	r3, [r7, #3]
 8004be8:	f003 030f 	and.w	r3, r3, #15
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_PCD_EP_SetStall+0x82>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e01e      	b.n	8004c3e <HAL_PCD_EP_SetStall+0xc0>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68f9      	ldr	r1, [r7, #12]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f002 f94d 	bl	8006eae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c14:	78fb      	ldrb	r3, [r7, #3]
 8004c16:	f003 030f 	and.w	r3, r3, #15
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10a      	bne.n	8004c34 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	b2d9      	uxtb	r1, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f002 fb3e 	bl	80072b0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
 8004c4e:	460b      	mov	r3, r1
 8004c50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c52:	78fb      	ldrb	r3, [r7, #3]
 8004c54:	f003 020f 	and.w	r2, r3, #15
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d901      	bls.n	8004c64 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e042      	b.n	8004cea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	da0f      	bge.n	8004c8c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c6c:	78fb      	ldrb	r3, [r7, #3]
 8004c6e:	f003 020f 	and.w	r2, r3, #15
 8004c72:	4613      	mov	r3, r2
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	3338      	adds	r3, #56	; 0x38
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	4413      	add	r3, r2
 8004c80:	3304      	adds	r3, #4
 8004c82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2201      	movs	r2, #1
 8004c88:	705a      	strb	r2, [r3, #1]
 8004c8a:	e00f      	b.n	8004cac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c8c:	78fb      	ldrb	r3, [r7, #3]
 8004c8e:	f003 020f 	and.w	r2, r3, #15
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	1a9b      	subs	r3, r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cb2:	78fb      	ldrb	r3, [r7, #3]
 8004cb4:	f003 030f 	and.w	r3, r3, #15
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_PCD_EP_ClrStall+0x86>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e00e      	b.n	8004cea <HAL_PCD_EP_ClrStall+0xa4>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68f9      	ldr	r1, [r7, #12]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f002 f955 	bl	8006f8a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b08a      	sub	sp, #40	; 0x28
 8004cf6:	af02      	add	r7, sp, #8
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	3338      	adds	r3, #56	; 0x38
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	4413      	add	r3, r2
 8004d16:	3304      	adds	r3, #4
 8004d18:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	699a      	ldr	r2, [r3, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d901      	bls.n	8004d2a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e06c      	b.n	8004e04 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	695a      	ldr	r2, [r3, #20]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	69fa      	ldr	r2, [r7, #28]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d902      	bls.n	8004d46 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	3303      	adds	r3, #3
 8004d4a:	089b      	lsrs	r3, r3, #2
 8004d4c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d4e:	e02b      	b.n	8004da8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d902      	bls.n	8004d6c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	3303      	adds	r3, #3
 8004d70:	089b      	lsrs	r3, r3, #2
 8004d72:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	68d9      	ldr	r1, [r3, #12]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	4603      	mov	r3, r0
 8004d8a:	6978      	ldr	r0, [r7, #20]
 8004d8c:	f002 f831 	bl	8006df2 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	441a      	add	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	699a      	ldr	r2, [r3, #24]
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	441a      	add	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	015a      	lsls	r2, r3, #5
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4413      	add	r3, r2
 8004db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d809      	bhi.n	8004dd2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	699a      	ldr	r2, [r3, #24]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d203      	bcs.n	8004dd2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1be      	bne.n	8004d50 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	695a      	ldr	r2, [r3, #20]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d811      	bhi.n	8004e02 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	2201      	movs	r2, #1
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	43db      	mvns	r3, r3
 8004df8:	6939      	ldr	r1, [r7, #16]
 8004dfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dfe:	4013      	ands	r3, r2
 8004e00:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3720      	adds	r7, #32
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	333c      	adds	r3, #60	; 0x3c
 8004e24:	3304      	adds	r3, #4
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	015a      	lsls	r2, r3, #5
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	4413      	add	r3, r2
 8004e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	f040 80a0 	bne.w	8004f84 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d015      	beq.n	8004e7a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	4a72      	ldr	r2, [pc, #456]	; (800501c <PCD_EP_OutXfrComplete_int+0x210>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	f240 80dd 	bls.w	8005012 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 80d7 	beq.w	8005012 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e70:	461a      	mov	r2, r3
 8004e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e76:	6093      	str	r3, [r2, #8]
 8004e78:	e0cb      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	f003 0320 	and.w	r3, r3, #32
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d009      	beq.n	8004e98 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	015a      	lsls	r2, r3, #5
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e90:	461a      	mov	r2, r3
 8004e92:	2320      	movs	r3, #32
 8004e94:	6093      	str	r3, [r2, #8]
 8004e96:	e0bc      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f040 80b7 	bne.w	8005012 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4a5d      	ldr	r2, [pc, #372]	; (800501c <PCD_EP_OutXfrComplete_int+0x210>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d90f      	bls.n	8004ecc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	015a      	lsls	r2, r3, #5
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec8:	6093      	str	r3, [r2, #8]
 8004eca:	e0a2      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	1a9b      	subs	r3, r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	440b      	add	r3, r1
 8004eda:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004ede:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	0159      	lsls	r1, r3, #5
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	440b      	add	r3, r1
 8004ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004ef2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	00db      	lsls	r3, r3, #3
 8004efc:	1a9b      	subs	r3, r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4403      	add	r3, r0
 8004f02:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004f06:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f1a:	6819      	ldr	r1, [r3, #0]
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4403      	add	r3, r0
 8004f2a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4419      	add	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	4613      	mov	r3, r2
 8004f38:	00db      	lsls	r3, r3, #3
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4403      	add	r3, r0
 8004f40:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f44:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d114      	bne.n	8004f76 <PCD_EP_OutXfrComplete_int+0x16a>
 8004f4c:	6879      	ldr	r1, [r7, #4]
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	4613      	mov	r3, r2
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	1a9b      	subs	r3, r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	440b      	add	r3, r1
 8004f5a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d108      	bne.n	8004f76 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6818      	ldr	r0, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f6e:	461a      	mov	r2, r3
 8004f70:	2101      	movs	r1, #1
 8004f72:	f002 f99d 	bl	80072b0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f003 fe7f 	bl	8008c80 <HAL_PCD_DataOutStageCallback>
 8004f82:	e046      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4a26      	ldr	r2, [pc, #152]	; (8005020 <PCD_EP_OutXfrComplete_int+0x214>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d124      	bne.n	8004fd6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00a      	beq.n	8004fac <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	015a      	lsls	r2, r3, #5
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fa8:	6093      	str	r3, [r2, #8]
 8004faa:	e032      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d008      	beq.n	8004fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	015a      	lsls	r2, r3, #5
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	2320      	movs	r3, #32
 8004fc6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	4619      	mov	r1, r3
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f003 fe56 	bl	8008c80 <HAL_PCD_DataOutStageCallback>
 8004fd4:	e01d      	b.n	8005012 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d114      	bne.n	8005006 <PCD_EP_OutXfrComplete_int+0x1fa>
 8004fdc:	6879      	ldr	r1, [r7, #4]
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	1a9b      	subs	r3, r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	440b      	add	r3, r1
 8004fea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d108      	bne.n	8005006 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6818      	ldr	r0, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ffe:	461a      	mov	r2, r3
 8005000:	2100      	movs	r1, #0
 8005002:	f002 f955 	bl	80072b0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	b2db      	uxtb	r3, r3
 800500a:	4619      	mov	r1, r3
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f003 fe37 	bl	8008c80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	4f54300a 	.word	0x4f54300a
 8005020:	4f54310a 	.word	0x4f54310a

08005024 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	333c      	adds	r3, #60	; 0x3c
 800503c:	3304      	adds	r3, #4
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	4413      	add	r3, r2
 800504a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	4a15      	ldr	r2, [pc, #84]	; (80050ac <PCD_EP_OutSetupPacket_int+0x88>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d90e      	bls.n	8005078 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005060:	2b00      	cmp	r3, #0
 8005062:	d009      	beq.n	8005078 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005070:	461a      	mov	r2, r3
 8005072:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005076:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f003 fdef 	bl	8008c5c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	4a0a      	ldr	r2, [pc, #40]	; (80050ac <PCD_EP_OutSetupPacket_int+0x88>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d90c      	bls.n	80050a0 <PCD_EP_OutSetupPacket_int+0x7c>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d108      	bne.n	80050a0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6818      	ldr	r0, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005098:	461a      	mov	r2, r3
 800509a:	2101      	movs	r1, #1
 800509c:	f002 f908 	bl	80072b0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	4f54300a 	.word	0x4f54300a

080050b0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	460b      	mov	r3, r1
 80050ba:	70fb      	strb	r3, [r7, #3]
 80050bc:	4613      	mov	r3, r2
 80050be:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d107      	bne.n	80050de <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80050ce:	883b      	ldrh	r3, [r7, #0]
 80050d0:	0419      	lsls	r1, r3, #16
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	430a      	orrs	r2, r1
 80050da:	629a      	str	r2, [r3, #40]	; 0x28
 80050dc:	e028      	b.n	8005130 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	0c1b      	lsrs	r3, r3, #16
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	4413      	add	r3, r2
 80050ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050ec:	2300      	movs	r3, #0
 80050ee:	73fb      	strb	r3, [r7, #15]
 80050f0:	e00d      	b.n	800510e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	3340      	adds	r3, #64	; 0x40
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4413      	add	r3, r2
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	0c1b      	lsrs	r3, r3, #16
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	4413      	add	r3, r2
 8005106:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005108:	7bfb      	ldrb	r3, [r7, #15]
 800510a:	3301      	adds	r3, #1
 800510c:	73fb      	strb	r3, [r7, #15]
 800510e:	7bfa      	ldrb	r2, [r7, #15]
 8005110:	78fb      	ldrb	r3, [r7, #3]
 8005112:	3b01      	subs	r3, #1
 8005114:	429a      	cmp	r2, r3
 8005116:	d3ec      	bcc.n	80050f2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005118:	883b      	ldrh	r3, [r7, #0]
 800511a:	0418      	lsls	r0, r3, #16
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6819      	ldr	r1, [r3, #0]
 8005120:	78fb      	ldrb	r3, [r7, #3]
 8005122:	3b01      	subs	r3, #1
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	4302      	orrs	r2, r0
 8005128:	3340      	adds	r3, #64	; 0x40
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	460b      	mov	r3, r1
 8005148:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	887a      	ldrh	r2, [r7, #2]
 8005150:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	460b      	mov	r3, r1
 800516a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e264      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d075      	beq.n	8005282 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005196:	4ba3      	ldr	r3, [pc, #652]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 030c 	and.w	r3, r3, #12
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d00c      	beq.n	80051bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051a2:	4ba0      	ldr	r3, [pc, #640]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051aa:	2b08      	cmp	r3, #8
 80051ac:	d112      	bne.n	80051d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051ae:	4b9d      	ldr	r3, [pc, #628]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051ba:	d10b      	bne.n	80051d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051bc:	4b99      	ldr	r3, [pc, #612]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d05b      	beq.n	8005280 <HAL_RCC_OscConfig+0x108>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d157      	bne.n	8005280 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e23f      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051dc:	d106      	bne.n	80051ec <HAL_RCC_OscConfig+0x74>
 80051de:	4b91      	ldr	r3, [pc, #580]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a90      	ldr	r2, [pc, #576]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	e01d      	b.n	8005228 <HAL_RCC_OscConfig+0xb0>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051f4:	d10c      	bne.n	8005210 <HAL_RCC_OscConfig+0x98>
 80051f6:	4b8b      	ldr	r3, [pc, #556]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a8a      	ldr	r2, [pc, #552]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80051fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005200:	6013      	str	r3, [r2, #0]
 8005202:	4b88      	ldr	r3, [pc, #544]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a87      	ldr	r2, [pc, #540]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	e00b      	b.n	8005228 <HAL_RCC_OscConfig+0xb0>
 8005210:	4b84      	ldr	r3, [pc, #528]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a83      	ldr	r2, [pc, #524]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005216:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800521a:	6013      	str	r3, [r2, #0]
 800521c:	4b81      	ldr	r3, [pc, #516]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a80      	ldr	r2, [pc, #512]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005222:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d013      	beq.n	8005258 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005230:	f7fd f98c 	bl	800254c <HAL_GetTick>
 8005234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005236:	e008      	b.n	800524a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005238:	f7fd f988 	bl	800254c <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b64      	cmp	r3, #100	; 0x64
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e204      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800524a:	4b76      	ldr	r3, [pc, #472]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0f0      	beq.n	8005238 <HAL_RCC_OscConfig+0xc0>
 8005256:	e014      	b.n	8005282 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005258:	f7fd f978 	bl	800254c <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005260:	f7fd f974 	bl	800254c <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	; 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e1f0      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005272:	4b6c      	ldr	r3, [pc, #432]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f0      	bne.n	8005260 <HAL_RCC_OscConfig+0xe8>
 800527e:	e000      	b.n	8005282 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d063      	beq.n	8005356 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800528e:	4b65      	ldr	r3, [pc, #404]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f003 030c 	and.w	r3, r3, #12
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00b      	beq.n	80052b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800529a:	4b62      	ldr	r3, [pc, #392]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052a2:	2b08      	cmp	r3, #8
 80052a4:	d11c      	bne.n	80052e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052a6:	4b5f      	ldr	r3, [pc, #380]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d116      	bne.n	80052e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052b2:	4b5c      	ldr	r3, [pc, #368]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d005      	beq.n	80052ca <HAL_RCC_OscConfig+0x152>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d001      	beq.n	80052ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e1c4      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052ca:	4b56      	ldr	r3, [pc, #344]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	4952      	ldr	r1, [pc, #328]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052de:	e03a      	b.n	8005356 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d020      	beq.n	800532a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052e8:	4b4f      	ldr	r3, [pc, #316]	; (8005428 <HAL_RCC_OscConfig+0x2b0>)
 80052ea:	2201      	movs	r2, #1
 80052ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ee:	f7fd f92d 	bl	800254c <HAL_GetTick>
 80052f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f4:	e008      	b.n	8005308 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052f6:	f7fd f929 	bl	800254c <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d901      	bls.n	8005308 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e1a5      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005308:	4b46      	ldr	r3, [pc, #280]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0f0      	beq.n	80052f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005314:	4b43      	ldr	r3, [pc, #268]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	00db      	lsls	r3, r3, #3
 8005322:	4940      	ldr	r1, [pc, #256]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 8005324:	4313      	orrs	r3, r2
 8005326:	600b      	str	r3, [r1, #0]
 8005328:	e015      	b.n	8005356 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800532a:	4b3f      	ldr	r3, [pc, #252]	; (8005428 <HAL_RCC_OscConfig+0x2b0>)
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005330:	f7fd f90c 	bl	800254c <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005338:	f7fd f908 	bl	800254c <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e184      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800534a:	4b36      	ldr	r3, [pc, #216]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f0      	bne.n	8005338 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0308 	and.w	r3, r3, #8
 800535e:	2b00      	cmp	r3, #0
 8005360:	d030      	beq.n	80053c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d016      	beq.n	8005398 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800536a:	4b30      	ldr	r3, [pc, #192]	; (800542c <HAL_RCC_OscConfig+0x2b4>)
 800536c:	2201      	movs	r2, #1
 800536e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005370:	f7fd f8ec 	bl	800254c <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005378:	f7fd f8e8 	bl	800254c <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e164      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800538a:	4b26      	ldr	r3, [pc, #152]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 800538c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f0      	beq.n	8005378 <HAL_RCC_OscConfig+0x200>
 8005396:	e015      	b.n	80053c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005398:	4b24      	ldr	r3, [pc, #144]	; (800542c <HAL_RCC_OscConfig+0x2b4>)
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800539e:	f7fd f8d5 	bl	800254c <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053a4:	e008      	b.n	80053b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053a6:	f7fd f8d1 	bl	800254c <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e14d      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053b8:	4b1a      	ldr	r3, [pc, #104]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80053ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1f0      	bne.n	80053a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0304 	and.w	r3, r3, #4
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 80a0 	beq.w	8005512 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053d2:	2300      	movs	r3, #0
 80053d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053d6:	4b13      	ldr	r3, [pc, #76]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80053d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10f      	bne.n	8005402 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053e2:	2300      	movs	r3, #0
 80053e4:	60bb      	str	r3, [r7, #8]
 80053e6:	4b0f      	ldr	r3, [pc, #60]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	4a0e      	ldr	r2, [pc, #56]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80053ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053f0:	6413      	str	r3, [r2, #64]	; 0x40
 80053f2:	4b0c      	ldr	r3, [pc, #48]	; (8005424 <HAL_RCC_OscConfig+0x2ac>)
 80053f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053fa:	60bb      	str	r3, [r7, #8]
 80053fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053fe:	2301      	movs	r3, #1
 8005400:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <HAL_RCC_OscConfig+0x2b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d121      	bne.n	8005452 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800540e:	4b08      	ldr	r3, [pc, #32]	; (8005430 <HAL_RCC_OscConfig+0x2b8>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a07      	ldr	r2, [pc, #28]	; (8005430 <HAL_RCC_OscConfig+0x2b8>)
 8005414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800541a:	f7fd f897 	bl	800254c <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005420:	e011      	b.n	8005446 <HAL_RCC_OscConfig+0x2ce>
 8005422:	bf00      	nop
 8005424:	40023800 	.word	0x40023800
 8005428:	42470000 	.word	0x42470000
 800542c:	42470e80 	.word	0x42470e80
 8005430:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005434:	f7fd f88a 	bl	800254c <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e106      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005446:	4b85      	ldr	r3, [pc, #532]	; (800565c <HAL_RCC_OscConfig+0x4e4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d0f0      	beq.n	8005434 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d106      	bne.n	8005468 <HAL_RCC_OscConfig+0x2f0>
 800545a:	4b81      	ldr	r3, [pc, #516]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800545c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545e:	4a80      	ldr	r2, [pc, #512]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005460:	f043 0301 	orr.w	r3, r3, #1
 8005464:	6713      	str	r3, [r2, #112]	; 0x70
 8005466:	e01c      	b.n	80054a2 <HAL_RCC_OscConfig+0x32a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	2b05      	cmp	r3, #5
 800546e:	d10c      	bne.n	800548a <HAL_RCC_OscConfig+0x312>
 8005470:	4b7b      	ldr	r3, [pc, #492]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005474:	4a7a      	ldr	r2, [pc, #488]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005476:	f043 0304 	orr.w	r3, r3, #4
 800547a:	6713      	str	r3, [r2, #112]	; 0x70
 800547c:	4b78      	ldr	r3, [pc, #480]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800547e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005480:	4a77      	ldr	r2, [pc, #476]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005482:	f043 0301 	orr.w	r3, r3, #1
 8005486:	6713      	str	r3, [r2, #112]	; 0x70
 8005488:	e00b      	b.n	80054a2 <HAL_RCC_OscConfig+0x32a>
 800548a:	4b75      	ldr	r3, [pc, #468]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800548c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800548e:	4a74      	ldr	r2, [pc, #464]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005490:	f023 0301 	bic.w	r3, r3, #1
 8005494:	6713      	str	r3, [r2, #112]	; 0x70
 8005496:	4b72      	ldr	r3, [pc, #456]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549a:	4a71      	ldr	r2, [pc, #452]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800549c:	f023 0304 	bic.w	r3, r3, #4
 80054a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d015      	beq.n	80054d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054aa:	f7fd f84f 	bl	800254c <HAL_GetTick>
 80054ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054b0:	e00a      	b.n	80054c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054b2:	f7fd f84b 	bl	800254c <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d901      	bls.n	80054c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e0c5      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054c8:	4b65      	ldr	r3, [pc, #404]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d0ee      	beq.n	80054b2 <HAL_RCC_OscConfig+0x33a>
 80054d4:	e014      	b.n	8005500 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054d6:	f7fd f839 	bl	800254c <HAL_GetTick>
 80054da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054dc:	e00a      	b.n	80054f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054de:	f7fd f835 	bl	800254c <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e0af      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054f4:	4b5a      	ldr	r3, [pc, #360]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 80054f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1ee      	bne.n	80054de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005500:	7dfb      	ldrb	r3, [r7, #23]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d105      	bne.n	8005512 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005506:	4b56      	ldr	r3, [pc, #344]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	4a55      	ldr	r2, [pc, #340]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800550c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005510:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 809b 	beq.w	8005652 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800551c:	4b50      	ldr	r3, [pc, #320]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f003 030c 	and.w	r3, r3, #12
 8005524:	2b08      	cmp	r3, #8
 8005526:	d05c      	beq.n	80055e2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	2b02      	cmp	r3, #2
 800552e:	d141      	bne.n	80055b4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005530:	4b4c      	ldr	r3, [pc, #304]	; (8005664 <HAL_RCC_OscConfig+0x4ec>)
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005536:	f7fd f809 	bl	800254c <HAL_GetTick>
 800553a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800553c:	e008      	b.n	8005550 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800553e:	f7fd f805 	bl	800254c <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b02      	cmp	r3, #2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e081      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005550:	4b43      	ldr	r3, [pc, #268]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1f0      	bne.n	800553e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	69da      	ldr	r2, [r3, #28]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	431a      	orrs	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	019b      	lsls	r3, r3, #6
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005572:	085b      	lsrs	r3, r3, #1
 8005574:	3b01      	subs	r3, #1
 8005576:	041b      	lsls	r3, r3, #16
 8005578:	431a      	orrs	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557e:	061b      	lsls	r3, r3, #24
 8005580:	4937      	ldr	r1, [pc, #220]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 8005582:	4313      	orrs	r3, r2
 8005584:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005586:	4b37      	ldr	r3, [pc, #220]	; (8005664 <HAL_RCC_OscConfig+0x4ec>)
 8005588:	2201      	movs	r2, #1
 800558a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558c:	f7fc ffde 	bl	800254c <HAL_GetTick>
 8005590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005594:	f7fc ffda 	bl	800254c <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e056      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055a6:	4b2e      	ldr	r3, [pc, #184]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0f0      	beq.n	8005594 <HAL_RCC_OscConfig+0x41c>
 80055b2:	e04e      	b.n	8005652 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055b4:	4b2b      	ldr	r3, [pc, #172]	; (8005664 <HAL_RCC_OscConfig+0x4ec>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ba:	f7fc ffc7 	bl	800254c <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c2:	f7fc ffc3 	bl	800254c <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e03f      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055d4:	4b22      	ldr	r3, [pc, #136]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f0      	bne.n	80055c2 <HAL_RCC_OscConfig+0x44a>
 80055e0:	e037      	b.n	8005652 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e032      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ee:	4b1c      	ldr	r3, [pc, #112]	; (8005660 <HAL_RCC_OscConfig+0x4e8>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d028      	beq.n	800564e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005606:	429a      	cmp	r2, r3
 8005608:	d121      	bne.n	800564e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005614:	429a      	cmp	r2, r3
 8005616:	d11a      	bne.n	800564e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800561e:	4013      	ands	r3, r2
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005624:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005626:	4293      	cmp	r3, r2
 8005628:	d111      	bne.n	800564e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005634:	085b      	lsrs	r3, r3, #1
 8005636:	3b01      	subs	r3, #1
 8005638:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800563a:	429a      	cmp	r2, r3
 800563c:	d107      	bne.n	800564e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005648:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800564a:	429a      	cmp	r2, r3
 800564c:	d001      	beq.n	8005652 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40007000 	.word	0x40007000
 8005660:	40023800 	.word	0x40023800
 8005664:	42470060 	.word	0x42470060

08005668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e0cc      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800567c:	4b68      	ldr	r3, [pc, #416]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0307 	and.w	r3, r3, #7
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	429a      	cmp	r2, r3
 8005688:	d90c      	bls.n	80056a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800568a:	4b65      	ldr	r3, [pc, #404]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005692:	4b63      	ldr	r3, [pc, #396]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0307 	and.w	r3, r3, #7
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	429a      	cmp	r2, r3
 800569e:	d001      	beq.n	80056a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e0b8      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d020      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0304 	and.w	r3, r3, #4
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056bc:	4b59      	ldr	r3, [pc, #356]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	4a58      	ldr	r2, [pc, #352]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056d4:	4b53      	ldr	r3, [pc, #332]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	4a52      	ldr	r2, [pc, #328]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80056de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056e0:	4b50      	ldr	r3, [pc, #320]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	494d      	ldr	r1, [pc, #308]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d044      	beq.n	8005788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d107      	bne.n	8005716 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005706:	4b47      	ldr	r3, [pc, #284]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d119      	bne.n	8005746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e07f      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2b02      	cmp	r3, #2
 800571c:	d003      	beq.n	8005726 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005722:	2b03      	cmp	r3, #3
 8005724:	d107      	bne.n	8005736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005726:	4b3f      	ldr	r3, [pc, #252]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d109      	bne.n	8005746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e06f      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005736:	4b3b      	ldr	r3, [pc, #236]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e067      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005746:	4b37      	ldr	r3, [pc, #220]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f023 0203 	bic.w	r2, r3, #3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	4934      	ldr	r1, [pc, #208]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005754:	4313      	orrs	r3, r2
 8005756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005758:	f7fc fef8 	bl	800254c <HAL_GetTick>
 800575c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575e:	e00a      	b.n	8005776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005760:	f7fc fef4 	bl	800254c <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	f241 3288 	movw	r2, #5000	; 0x1388
 800576e:	4293      	cmp	r3, r2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e04f      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005776:	4b2b      	ldr	r3, [pc, #172]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 020c 	and.w	r2, r3, #12
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	429a      	cmp	r2, r3
 8005786:	d1eb      	bne.n	8005760 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005788:	4b25      	ldr	r3, [pc, #148]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0307 	and.w	r3, r3, #7
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d20c      	bcs.n	80057b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005796:	4b22      	ldr	r3, [pc, #136]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 8005798:	683a      	ldr	r2, [r7, #0]
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800579e:	4b20      	ldr	r3, [pc, #128]	; (8005820 <HAL_RCC_ClockConfig+0x1b8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d001      	beq.n	80057b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e032      	b.n	8005816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d008      	beq.n	80057ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057bc:	4b19      	ldr	r3, [pc, #100]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4916      	ldr	r1, [pc, #88]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0308 	and.w	r3, r3, #8
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d009      	beq.n	80057ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057da:	4b12      	ldr	r3, [pc, #72]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	00db      	lsls	r3, r3, #3
 80057e8:	490e      	ldr	r1, [pc, #56]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057ee:	f000 f821 	bl	8005834 <HAL_RCC_GetSysClockFreq>
 80057f2:	4602      	mov	r2, r0
 80057f4:	4b0b      	ldr	r3, [pc, #44]	; (8005824 <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	091b      	lsrs	r3, r3, #4
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	490a      	ldr	r1, [pc, #40]	; (8005828 <HAL_RCC_ClockConfig+0x1c0>)
 8005800:	5ccb      	ldrb	r3, [r1, r3]
 8005802:	fa22 f303 	lsr.w	r3, r2, r3
 8005806:	4a09      	ldr	r2, [pc, #36]	; (800582c <HAL_RCC_ClockConfig+0x1c4>)
 8005808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800580a:	4b09      	ldr	r3, [pc, #36]	; (8005830 <HAL_RCC_ClockConfig+0x1c8>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f7fc fe58 	bl	80024c4 <HAL_InitTick>

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	40023c00 	.word	0x40023c00
 8005824:	40023800 	.word	0x40023800
 8005828:	0800b778 	.word	0x0800b778
 800582c:	20000020 	.word	0x20000020
 8005830:	20000024 	.word	0x20000024

08005834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005834:	b5b0      	push	{r4, r5, r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800583a:	2100      	movs	r1, #0
 800583c:	6079      	str	r1, [r7, #4]
 800583e:	2100      	movs	r1, #0
 8005840:	60f9      	str	r1, [r7, #12]
 8005842:	2100      	movs	r1, #0
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005846:	2100      	movs	r1, #0
 8005848:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800584a:	4952      	ldr	r1, [pc, #328]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 800584c:	6889      	ldr	r1, [r1, #8]
 800584e:	f001 010c 	and.w	r1, r1, #12
 8005852:	2908      	cmp	r1, #8
 8005854:	d00d      	beq.n	8005872 <HAL_RCC_GetSysClockFreq+0x3e>
 8005856:	2908      	cmp	r1, #8
 8005858:	f200 8094 	bhi.w	8005984 <HAL_RCC_GetSysClockFreq+0x150>
 800585c:	2900      	cmp	r1, #0
 800585e:	d002      	beq.n	8005866 <HAL_RCC_GetSysClockFreq+0x32>
 8005860:	2904      	cmp	r1, #4
 8005862:	d003      	beq.n	800586c <HAL_RCC_GetSysClockFreq+0x38>
 8005864:	e08e      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005866:	4b4c      	ldr	r3, [pc, #304]	; (8005998 <HAL_RCC_GetSysClockFreq+0x164>)
 8005868:	60bb      	str	r3, [r7, #8]
       break;
 800586a:	e08e      	b.n	800598a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800586c:	4b4b      	ldr	r3, [pc, #300]	; (800599c <HAL_RCC_GetSysClockFreq+0x168>)
 800586e:	60bb      	str	r3, [r7, #8]
      break;
 8005870:	e08b      	b.n	800598a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005872:	4948      	ldr	r1, [pc, #288]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 8005874:	6849      	ldr	r1, [r1, #4]
 8005876:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800587a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800587c:	4945      	ldr	r1, [pc, #276]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 800587e:	6849      	ldr	r1, [r1, #4]
 8005880:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005884:	2900      	cmp	r1, #0
 8005886:	d024      	beq.n	80058d2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005888:	4942      	ldr	r1, [pc, #264]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 800588a:	6849      	ldr	r1, [r1, #4]
 800588c:	0989      	lsrs	r1, r1, #6
 800588e:	4608      	mov	r0, r1
 8005890:	f04f 0100 	mov.w	r1, #0
 8005894:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005898:	f04f 0500 	mov.w	r5, #0
 800589c:	ea00 0204 	and.w	r2, r0, r4
 80058a0:	ea01 0305 	and.w	r3, r1, r5
 80058a4:	493d      	ldr	r1, [pc, #244]	; (800599c <HAL_RCC_GetSysClockFreq+0x168>)
 80058a6:	fb01 f003 	mul.w	r0, r1, r3
 80058aa:	2100      	movs	r1, #0
 80058ac:	fb01 f102 	mul.w	r1, r1, r2
 80058b0:	1844      	adds	r4, r0, r1
 80058b2:	493a      	ldr	r1, [pc, #232]	; (800599c <HAL_RCC_GetSysClockFreq+0x168>)
 80058b4:	fba2 0101 	umull	r0, r1, r2, r1
 80058b8:	1863      	adds	r3, r4, r1
 80058ba:	4619      	mov	r1, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	461a      	mov	r2, r3
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	f7fb f9aa 	bl	8000c1c <__aeabi_uldivmod>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4613      	mov	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
 80058d0:	e04a      	b.n	8005968 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058d2:	4b30      	ldr	r3, [pc, #192]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	099b      	lsrs	r3, r3, #6
 80058d8:	461a      	mov	r2, r3
 80058da:	f04f 0300 	mov.w	r3, #0
 80058de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058e2:	f04f 0100 	mov.w	r1, #0
 80058e6:	ea02 0400 	and.w	r4, r2, r0
 80058ea:	ea03 0501 	and.w	r5, r3, r1
 80058ee:	4620      	mov	r0, r4
 80058f0:	4629      	mov	r1, r5
 80058f2:	f04f 0200 	mov.w	r2, #0
 80058f6:	f04f 0300 	mov.w	r3, #0
 80058fa:	014b      	lsls	r3, r1, #5
 80058fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005900:	0142      	lsls	r2, r0, #5
 8005902:	4610      	mov	r0, r2
 8005904:	4619      	mov	r1, r3
 8005906:	1b00      	subs	r0, r0, r4
 8005908:	eb61 0105 	sbc.w	r1, r1, r5
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	018b      	lsls	r3, r1, #6
 8005916:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800591a:	0182      	lsls	r2, r0, #6
 800591c:	1a12      	subs	r2, r2, r0
 800591e:	eb63 0301 	sbc.w	r3, r3, r1
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f04f 0100 	mov.w	r1, #0
 800592a:	00d9      	lsls	r1, r3, #3
 800592c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005930:	00d0      	lsls	r0, r2, #3
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	1912      	adds	r2, r2, r4
 8005938:	eb45 0303 	adc.w	r3, r5, r3
 800593c:	f04f 0000 	mov.w	r0, #0
 8005940:	f04f 0100 	mov.w	r1, #0
 8005944:	0299      	lsls	r1, r3, #10
 8005946:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800594a:	0290      	lsls	r0, r2, #10
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4610      	mov	r0, r2
 8005952:	4619      	mov	r1, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	461a      	mov	r2, r3
 8005958:	f04f 0300 	mov.w	r3, #0
 800595c:	f7fb f95e 	bl	8000c1c <__aeabi_uldivmod>
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	4613      	mov	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005968:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <HAL_RCC_GetSysClockFreq+0x160>)
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	0c1b      	lsrs	r3, r3, #16
 800596e:	f003 0303 	and.w	r3, r3, #3
 8005972:	3301      	adds	r3, #1
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005980:	60bb      	str	r3, [r7, #8]
      break;
 8005982:	e002      	b.n	800598a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005984:	4b04      	ldr	r3, [pc, #16]	; (8005998 <HAL_RCC_GetSysClockFreq+0x164>)
 8005986:	60bb      	str	r3, [r7, #8]
      break;
 8005988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800598a:	68bb      	ldr	r3, [r7, #8]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bdb0      	pop	{r4, r5, r7, pc}
 8005994:	40023800 	.word	0x40023800
 8005998:	00f42400 	.word	0x00f42400
 800599c:	017d7840 	.word	0x017d7840

080059a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059a4:	4b03      	ldr	r3, [pc, #12]	; (80059b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80059a6:	681b      	ldr	r3, [r3, #0]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	20000020 	.word	0x20000020

080059b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80059bc:	f7ff fff0 	bl	80059a0 <HAL_RCC_GetHCLKFreq>
 80059c0:	4602      	mov	r2, r0
 80059c2:	4b05      	ldr	r3, [pc, #20]	; (80059d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	0a9b      	lsrs	r3, r3, #10
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	4903      	ldr	r1, [pc, #12]	; (80059dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80059ce:	5ccb      	ldrb	r3, [r1, r3]
 80059d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40023800 	.word	0x40023800
 80059dc:	0800b788 	.word	0x0800b788

080059e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d105      	bne.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d038      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a08:	4b68      	ldr	r3, [pc, #416]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a0e:	f7fc fd9d 	bl	800254c <HAL_GetTick>
 8005a12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a14:	e008      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a16:	f7fc fd99 	bl	800254c <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e0bd      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a28:	4b61      	ldr	r3, [pc, #388]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1f0      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685a      	ldr	r2, [r3, #4]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	019b      	lsls	r3, r3, #6
 8005a3e:	431a      	orrs	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	071b      	lsls	r3, r3, #28
 8005a46:	495a      	ldr	r1, [pc, #360]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a4e:	4b57      	ldr	r3, [pc, #348]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a54:	f7fc fd7a 	bl	800254c <HAL_GetTick>
 8005a58:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a5c:	f7fc fd76 	bl	800254c <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e09a      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a6e:	4b50      	ldr	r3, [pc, #320]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0f0      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 8083 	beq.w	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a88:	2300      	movs	r3, #0
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	4b48      	ldr	r3, [pc, #288]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a90:	4a47      	ldr	r2, [pc, #284]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a96:	6413      	str	r3, [r2, #64]	; 0x40
 8005a98:	4b45      	ldr	r3, [pc, #276]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005aa4:	4b43      	ldr	r3, [pc, #268]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a42      	ldr	r2, [pc, #264]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aae:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ab0:	f7fc fd4c 	bl	800254c <HAL_GetTick>
 8005ab4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ab8:	f7fc fd48 	bl	800254c <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e06c      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005aca:	4b3a      	ldr	r3, [pc, #232]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0f0      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ad6:	4b36      	ldr	r3, [pc, #216]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ade:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d02f      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d028      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005af4:	4b2e      	ldr	r3, [pc, #184]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005afc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005afe:	4b2e      	ldr	r3, [pc, #184]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b00:	2201      	movs	r2, #1
 8005b02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b04:	4b2c      	ldr	r3, [pc, #176]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b0a:	4a29      	ldr	r2, [pc, #164]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b10:	4b27      	ldr	r3, [pc, #156]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d114      	bne.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b1c:	f7fc fd16 	bl	800254c <HAL_GetTick>
 8005b20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b22:	e00a      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b24:	f7fc fd12 	bl	800254c <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e034      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b3a:	4b1d      	ldr	r3, [pc, #116]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0ee      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b52:	d10d      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005b54:	4b16      	ldr	r3, [pc, #88]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b68:	4911      	ldr	r1, [pc, #68]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	608b      	str	r3, [r1, #8]
 8005b6e:	e005      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005b70:	4b0f      	ldr	r3, [pc, #60]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	4a0e      	ldr	r2, [pc, #56]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b76:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b7a:	6093      	str	r3, [r2, #8]
 8005b7c:	4b0c      	ldr	r3, [pc, #48]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b88:	4909      	ldr	r1, [pc, #36]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	7d1a      	ldrb	r2, [r3, #20]
 8005b9e:	4b07      	ldr	r3, [pc, #28]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005ba0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	42470068 	.word	0x42470068
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	40007000 	.word	0x40007000
 8005bb8:	42470e40 	.word	0x42470e40
 8005bbc:	424711e0 	.word	0x424711e0

08005bc0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b082      	sub	sp, #8
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e083      	b.n	8005cda <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	7f5b      	ldrb	r3, [r3, #29]
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d105      	bne.n	8005be8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fc fb22 	bl	800222c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	22ca      	movs	r2, #202	; 0xca
 8005bf4:	625a      	str	r2, [r3, #36]	; 0x24
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2253      	movs	r2, #83	; 0x53
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f897 	bl	8005d32 <RTC_EnterInitMode>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d008      	beq.n	8005c1c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	22ff      	movs	r2, #255	; 0xff
 8005c10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2204      	movs	r2, #4
 8005c16:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e05e      	b.n	8005cda <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c2e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6899      	ldr	r1, [r3, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685a      	ldr	r2, [r3, #4]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	68d2      	ldr	r2, [r2, #12]
 8005c56:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6919      	ldr	r1, [r3, #16]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	041a      	lsls	r2, r3, #16
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c7a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f003 0320 	and.w	r3, r3, #32
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10e      	bne.n	8005ca8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f829 	bl	8005ce2 <HAL_RTC_WaitForSynchro>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d008      	beq.n	8005ca8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	22ff      	movs	r2, #255	; 0xff
 8005c9c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2204      	movs	r2, #4
 8005ca2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e018      	b.n	8005cda <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cb6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	699a      	ldr	r2, [r3, #24]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	22ff      	movs	r2, #255	; 0xff
 8005cd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
  }
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b084      	sub	sp, #16
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cea:	2300      	movs	r3, #0
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005cfc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005cfe:	f7fc fc25 	bl	800254c <HAL_GetTick>
 8005d02:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005d04:	e009      	b.n	8005d1a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d06:	f7fc fc21 	bl	800254c <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d14:	d901      	bls.n	8005d1a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e007      	b.n	8005d2a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0320 	and.w	r3, r3, #32
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0ee      	beq.n	8005d06 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b084      	sub	sp, #16
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d119      	bne.n	8005d80 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f04f 32ff 	mov.w	r2, #4294967295
 8005d54:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d56:	f7fc fbf9 	bl	800254c <HAL_GetTick>
 8005d5a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d5c:	e009      	b.n	8005d72 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d5e:	f7fc fbf5 	bl	800254c <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d6c:	d901      	bls.n	8005d72 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e007      	b.n	8005d82 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0ee      	beq.n	8005d5e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	f107 001c 	add.w	r0, r7, #28
 8005d98:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d122      	bne.n	8005de8 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d105      	bne.n	8005ddc <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f001 fac5 	bl	800736c <USB_CoreReset>
 8005de2:	4603      	mov	r3, r0
 8005de4:	73fb      	strb	r3, [r7, #15]
 8005de6:	e01a      	b.n	8005e1e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f001 fab9 	bl	800736c <USB_CoreReset>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005dfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d106      	bne.n	8005e12 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e08:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	639a      	str	r2, [r3, #56]	; 0x38
 8005e10:	e005      	b.n	8005e1e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d10b      	bne.n	8005e3c <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f043 0206 	orr.w	r2, r3, #6
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f043 0220 	orr.w	r2, r3, #32
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e48:	b004      	add	sp, #16
 8005e4a:	4770      	bx	lr

08005e4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	4613      	mov	r3, r2
 8005e58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005e5a:	79fb      	ldrb	r3, [r7, #7]
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d165      	bne.n	8005f2c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4a41      	ldr	r2, [pc, #260]	; (8005f68 <USB_SetTurnaroundTime+0x11c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d906      	bls.n	8005e76 <USB_SetTurnaroundTime+0x2a>
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4a40      	ldr	r2, [pc, #256]	; (8005f6c <USB_SetTurnaroundTime+0x120>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d202      	bcs.n	8005e76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005e70:	230f      	movs	r3, #15
 8005e72:	617b      	str	r3, [r7, #20]
 8005e74:	e062      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	4a3c      	ldr	r2, [pc, #240]	; (8005f6c <USB_SetTurnaroundTime+0x120>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d306      	bcc.n	8005e8c <USB_SetTurnaroundTime+0x40>
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	4a3b      	ldr	r2, [pc, #236]	; (8005f70 <USB_SetTurnaroundTime+0x124>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d202      	bcs.n	8005e8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005e86:	230e      	movs	r3, #14
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	e057      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	4a38      	ldr	r2, [pc, #224]	; (8005f70 <USB_SetTurnaroundTime+0x124>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d306      	bcc.n	8005ea2 <USB_SetTurnaroundTime+0x56>
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4a37      	ldr	r2, [pc, #220]	; (8005f74 <USB_SetTurnaroundTime+0x128>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d202      	bcs.n	8005ea2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005e9c:	230d      	movs	r3, #13
 8005e9e:	617b      	str	r3, [r7, #20]
 8005ea0:	e04c      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	4a33      	ldr	r2, [pc, #204]	; (8005f74 <USB_SetTurnaroundTime+0x128>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d306      	bcc.n	8005eb8 <USB_SetTurnaroundTime+0x6c>
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4a32      	ldr	r2, [pc, #200]	; (8005f78 <USB_SetTurnaroundTime+0x12c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d802      	bhi.n	8005eb8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005eb2:	230c      	movs	r3, #12
 8005eb4:	617b      	str	r3, [r7, #20]
 8005eb6:	e041      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	4a2f      	ldr	r2, [pc, #188]	; (8005f78 <USB_SetTurnaroundTime+0x12c>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d906      	bls.n	8005ece <USB_SetTurnaroundTime+0x82>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4a2e      	ldr	r2, [pc, #184]	; (8005f7c <USB_SetTurnaroundTime+0x130>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d802      	bhi.n	8005ece <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005ec8:	230b      	movs	r3, #11
 8005eca:	617b      	str	r3, [r7, #20]
 8005ecc:	e036      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	4a2a      	ldr	r2, [pc, #168]	; (8005f7c <USB_SetTurnaroundTime+0x130>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d906      	bls.n	8005ee4 <USB_SetTurnaroundTime+0x98>
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	4a29      	ldr	r2, [pc, #164]	; (8005f80 <USB_SetTurnaroundTime+0x134>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d802      	bhi.n	8005ee4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005ede:	230a      	movs	r3, #10
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	e02b      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4a26      	ldr	r2, [pc, #152]	; (8005f80 <USB_SetTurnaroundTime+0x134>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d906      	bls.n	8005efa <USB_SetTurnaroundTime+0xae>
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	4a25      	ldr	r2, [pc, #148]	; (8005f84 <USB_SetTurnaroundTime+0x138>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d202      	bcs.n	8005efa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ef4:	2309      	movs	r3, #9
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	e020      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	4a21      	ldr	r2, [pc, #132]	; (8005f84 <USB_SetTurnaroundTime+0x138>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d306      	bcc.n	8005f10 <USB_SetTurnaroundTime+0xc4>
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	4a20      	ldr	r2, [pc, #128]	; (8005f88 <USB_SetTurnaroundTime+0x13c>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d802      	bhi.n	8005f10 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005f0a:	2308      	movs	r3, #8
 8005f0c:	617b      	str	r3, [r7, #20]
 8005f0e:	e015      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4a1d      	ldr	r2, [pc, #116]	; (8005f88 <USB_SetTurnaroundTime+0x13c>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d906      	bls.n	8005f26 <USB_SetTurnaroundTime+0xda>
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	4a1c      	ldr	r2, [pc, #112]	; (8005f8c <USB_SetTurnaroundTime+0x140>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d202      	bcs.n	8005f26 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f20:	2307      	movs	r3, #7
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	e00a      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005f26:	2306      	movs	r3, #6
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	e007      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005f2c:	79fb      	ldrb	r3, [r7, #7]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005f32:	2309      	movs	r3, #9
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	e001      	b.n	8005f3c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005f38:	2309      	movs	r3, #9
 8005f3a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	68da      	ldr	r2, [r3, #12]
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	029b      	lsls	r3, r3, #10
 8005f50:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005f54:	431a      	orrs	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	371c      	adds	r7, #28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr
 8005f68:	00d8acbf 	.word	0x00d8acbf
 8005f6c:	00e4e1c0 	.word	0x00e4e1c0
 8005f70:	00f42400 	.word	0x00f42400
 8005f74:	01067380 	.word	0x01067380
 8005f78:	011a499f 	.word	0x011a499f
 8005f7c:	01312cff 	.word	0x01312cff
 8005f80:	014ca43f 	.word	0x014ca43f
 8005f84:	016e3600 	.word	0x016e3600
 8005f88:	01a6ab1f 	.word	0x01a6ab1f
 8005f8c:	01e84800 	.word	0x01e84800

08005f90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f043 0201 	orr.w	r2, r3, #1
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b083      	sub	sp, #12
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f023 0201 	bic.w	r2, r3, #1
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	460b      	mov	r3, r1
 8005fde:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005fec:	78fb      	ldrb	r3, [r7, #3]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d106      	bne.n	8006000 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	60da      	str	r2, [r3, #12]
 8005ffe:	e00b      	b.n	8006018 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d106      	bne.n	8006014 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	60da      	str	r2, [r3, #12]
 8006012:	e001      	b.n	8006018 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e003      	b.n	8006020 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006018:	2032      	movs	r0, #50	; 0x32
 800601a:	f7fc faa3 	bl	8002564 <HAL_Delay>

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006028:	b084      	sub	sp, #16
 800602a:	b580      	push	{r7, lr}
 800602c:	b086      	sub	sp, #24
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006036:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800603a:	2300      	movs	r3, #0
 800603c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006042:	2300      	movs	r3, #0
 8006044:	613b      	str	r3, [r7, #16]
 8006046:	e009      	b.n	800605c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	3340      	adds	r3, #64	; 0x40
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	2200      	movs	r2, #0
 8006054:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	3301      	adds	r3, #1
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b0e      	cmp	r3, #14
 8006060:	d9f2      	bls.n	8006048 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006064:	2b00      	cmp	r3, #0
 8006066:	d11c      	bne.n	80060a2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006076:	f043 0302 	orr.w	r3, r3, #2
 800607a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	639a      	str	r2, [r3, #56]	; 0x38
 80060a0:	e00b      	b.n	80060ba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060c0:	461a      	mov	r2, r3
 80060c2:	2300      	movs	r3, #0
 80060c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060cc:	4619      	mov	r1, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060d4:	461a      	mov	r2, r3
 80060d6:	680b      	ldr	r3, [r1, #0]
 80060d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d10c      	bne.n	80060fa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80060e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d104      	bne.n	80060f0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80060e6:	2100      	movs	r1, #0
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 f949 	bl	8006380 <USB_SetDevSpeed>
 80060ee:	e008      	b.n	8006102 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80060f0:	2101      	movs	r1, #1
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f944 	bl	8006380 <USB_SetDevSpeed>
 80060f8:	e003      	b.n	8006102 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80060fa:	2103      	movs	r1, #3
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f93f 	bl	8006380 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006102:	2110      	movs	r1, #16
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f8f3 	bl	80062f0 <USB_FlushTxFifo>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 f911 	bl	800633c <USB_FlushRxFifo>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800612a:	461a      	mov	r2, r3
 800612c:	2300      	movs	r3, #0
 800612e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006136:	461a      	mov	r2, r3
 8006138:	2300      	movs	r3, #0
 800613a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006142:	461a      	mov	r2, r3
 8006144:	2300      	movs	r3, #0
 8006146:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006148:	2300      	movs	r3, #0
 800614a:	613b      	str	r3, [r7, #16]
 800614c:	e043      	b.n	80061d6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4413      	add	r3, r2
 8006156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006160:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006164:	d118      	bne.n	8006198 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10a      	bne.n	8006182 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006178:	461a      	mov	r2, r3
 800617a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800617e:	6013      	str	r3, [r2, #0]
 8006180:	e013      	b.n	80061aa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	4413      	add	r3, r2
 800618a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618e:	461a      	mov	r2, r3
 8006190:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	e008      	b.n	80061aa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a4:	461a      	mov	r2, r3
 80061a6:	2300      	movs	r3, #0
 80061a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	015a      	lsls	r2, r3, #5
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4413      	add	r3, r2
 80061b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b6:	461a      	mov	r2, r3
 80061b8:	2300      	movs	r3, #0
 80061ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c8:	461a      	mov	r2, r3
 80061ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80061ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	3301      	adds	r3, #1
 80061d4:	613b      	str	r3, [r7, #16]
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d3b7      	bcc.n	800614e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061de:	2300      	movs	r3, #0
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	e043      	b.n	800626c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	015a      	lsls	r2, r3, #5
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	4413      	add	r3, r2
 80061ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061fa:	d118      	bne.n	800622e <USB_DevInit+0x206>
    {
      if (i == 0U)
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10a      	bne.n	8006218 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	4413      	add	r3, r2
 800620a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800620e:	461a      	mov	r2, r3
 8006210:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	e013      	b.n	8006240 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4413      	add	r3, r2
 8006220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006224:	461a      	mov	r2, r3
 8006226:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800622a:	6013      	str	r3, [r2, #0]
 800622c:	e008      	b.n	8006240 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	015a      	lsls	r2, r3, #5
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4413      	add	r3, r2
 8006236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800623a:	461a      	mov	r2, r3
 800623c:	2300      	movs	r3, #0
 800623e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800624c:	461a      	mov	r2, r3
 800624e:	2300      	movs	r3, #0
 8006250:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	4413      	add	r3, r2
 800625a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800625e:	461a      	mov	r2, r3
 8006260:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006264:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	3301      	adds	r3, #1
 800626a:	613b      	str	r3, [r7, #16]
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	429a      	cmp	r2, r3
 8006272:	d3b7      	bcc.n	80061e4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006286:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006294:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006298:	2b00      	cmp	r3, #0
 800629a:	d105      	bne.n	80062a8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	f043 0210 	orr.w	r2, r3, #16
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699a      	ldr	r2, [r3, #24]
 80062ac:	4b0f      	ldr	r3, [pc, #60]	; (80062ec <USB_DevInit+0x2c4>)
 80062ae:	4313      	orrs	r3, r2
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80062b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d005      	beq.n	80062c6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	f043 0208 	orr.w	r2, r3, #8
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80062c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d107      	bne.n	80062dc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062d4:	f043 0304 	orr.w	r3, r3, #4
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3718      	adds	r7, #24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062e8:	b004      	add	sp, #16
 80062ea:	4770      	bx	lr
 80062ec:	803c3800 	.word	0x803c3800

080062f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80062fa:	2300      	movs	r3, #0
 80062fc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	019b      	lsls	r3, r3, #6
 8006302:	f043 0220 	orr.w	r2, r3, #32
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3301      	adds	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	4a09      	ldr	r2, [pc, #36]	; (8006338 <USB_FlushTxFifo+0x48>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d901      	bls.n	800631c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006318:	2303      	movs	r3, #3
 800631a:	e006      	b.n	800632a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	f003 0320 	and.w	r3, r3, #32
 8006324:	2b20      	cmp	r3, #32
 8006326:	d0f0      	beq.n	800630a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3714      	adds	r7, #20
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	00030d40 	.word	0x00030d40

0800633c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2210      	movs	r2, #16
 800634c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	3301      	adds	r3, #1
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4a09      	ldr	r2, [pc, #36]	; (800637c <USB_FlushRxFifo+0x40>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d901      	bls.n	8006360 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e006      	b.n	800636e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	f003 0310 	and.w	r3, r3, #16
 8006368:	2b10      	cmp	r3, #16
 800636a:	d0f0      	beq.n	800634e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	00030d40 	.word	0x00030d40

08006380 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	460b      	mov	r3, r1
 800638a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	68f9      	ldr	r1, [r7, #12]
 800639c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063a0:	4313      	orrs	r3, r2
 80063a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b087      	sub	sp, #28
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f003 0306 	and.w	r3, r3, #6
 80063ca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d102      	bne.n	80063d8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80063d2:	2300      	movs	r3, #0
 80063d4:	75fb      	strb	r3, [r7, #23]
 80063d6:	e00a      	b.n	80063ee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d002      	beq.n	80063e4 <USB_GetDevSpeed+0x32>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2b06      	cmp	r3, #6
 80063e2:	d102      	bne.n	80063ea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80063e4:	2302      	movs	r3, #2
 80063e6:	75fb      	strb	r3, [r7, #23]
 80063e8:	e001      	b.n	80063ee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80063ea:	230f      	movs	r3, #15
 80063ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80063ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	371c      	adds	r7, #28
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	785b      	ldrb	r3, [r3, #1]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d13a      	bne.n	800648e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641e:	69da      	ldr	r2, [r3, #28]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	f003 030f 	and.w	r3, r3, #15
 8006428:	2101      	movs	r1, #1
 800642a:	fa01 f303 	lsl.w	r3, r1, r3
 800642e:	b29b      	uxth	r3, r3
 8006430:	68f9      	ldr	r1, [r7, #12]
 8006432:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006436:	4313      	orrs	r3, r2
 8006438:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d155      	bne.n	80064fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	78db      	ldrb	r3, [r3, #3]
 800646a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800646c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	059b      	lsls	r3, r3, #22
 8006472:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006474:	4313      	orrs	r3, r2
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	0151      	lsls	r1, r2, #5
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	440a      	add	r2, r1
 800647e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	e036      	b.n	80064fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006494:	69da      	ldr	r2, [r3, #28]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	f003 030f 	and.w	r3, r3, #15
 800649e:	2101      	movs	r1, #1
 80064a0:	fa01 f303 	lsl.w	r3, r1, r3
 80064a4:	041b      	lsls	r3, r3, #16
 80064a6:	68f9      	ldr	r1, [r7, #12]
 80064a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064ac:	4313      	orrs	r3, r2
 80064ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	015a      	lsls	r2, r3, #5
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	4413      	add	r3, r2
 80064b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d11a      	bne.n	80064fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	78db      	ldrb	r3, [r3, #3]
 80064e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064e2:	430b      	orrs	r3, r1
 80064e4:	4313      	orrs	r3, r2
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	0151      	lsls	r1, r2, #5
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	440a      	add	r2, r1
 80064ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
	...

0800650c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d161      	bne.n	80065ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	015a      	lsls	r2, r3, #5
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4413      	add	r3, r2
 8006530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800653a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800653e:	d11f      	bne.n	8006580 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	015a      	lsls	r2, r3, #5
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	4413      	add	r3, r2
 8006548:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	0151      	lsls	r1, r2, #5
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	440a      	add	r2, r1
 8006556:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800655a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800655e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	4413      	add	r3, r2
 8006568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	0151      	lsls	r1, r2, #5
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	440a      	add	r2, r1
 8006576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800657a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800657e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006586:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	f003 030f 	and.w	r3, r3, #15
 8006590:	2101      	movs	r1, #1
 8006592:	fa01 f303 	lsl.w	r3, r1, r3
 8006596:	b29b      	uxth	r3, r3
 8006598:	43db      	mvns	r3, r3
 800659a:	68f9      	ldr	r1, [r7, #12]
 800659c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a0:	4013      	ands	r3, r2
 80065a2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065aa:	69da      	ldr	r2, [r3, #28]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	f003 030f 	and.w	r3, r3, #15
 80065b4:	2101      	movs	r1, #1
 80065b6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	43db      	mvns	r3, r3
 80065be:	68f9      	ldr	r1, [r7, #12]
 80065c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065c4:	4013      	ands	r3, r2
 80065c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	0159      	lsls	r1, r3, #5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	440b      	add	r3, r1
 80065de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065e2:	4619      	mov	r1, r3
 80065e4:	4b35      	ldr	r3, [pc, #212]	; (80066bc <USB_DeactivateEndpoint+0x1b0>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	600b      	str	r3, [r1, #0]
 80065ea:	e060      	b.n	80066ae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	015a      	lsls	r2, r3, #5
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4413      	add	r3, r2
 80065f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006602:	d11f      	bne.n	8006644 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	015a      	lsls	r2, r3, #5
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	4413      	add	r3, r2
 800660c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68ba      	ldr	r2, [r7, #8]
 8006614:	0151      	lsls	r1, r2, #5
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	440a      	add	r2, r1
 800661a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800661e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006622:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	4413      	add	r3, r2
 800662c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	0151      	lsls	r1, r2, #5
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	440a      	add	r2, r1
 800663a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800663e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006642:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800664a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	f003 030f 	and.w	r3, r3, #15
 8006654:	2101      	movs	r1, #1
 8006656:	fa01 f303 	lsl.w	r3, r1, r3
 800665a:	041b      	lsls	r3, r3, #16
 800665c:	43db      	mvns	r3, r3
 800665e:	68f9      	ldr	r1, [r7, #12]
 8006660:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006664:	4013      	ands	r3, r2
 8006666:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666e:	69da      	ldr	r2, [r3, #28]
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	f003 030f 	and.w	r3, r3, #15
 8006678:	2101      	movs	r1, #1
 800667a:	fa01 f303 	lsl.w	r3, r1, r3
 800667e:	041b      	lsls	r3, r3, #16
 8006680:	43db      	mvns	r3, r3
 8006682:	68f9      	ldr	r1, [r7, #12]
 8006684:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006688:	4013      	ands	r3, r2
 800668a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	4413      	add	r3, r2
 8006694:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	0159      	lsls	r1, r3, #5
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	440b      	add	r3, r1
 80066a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a6:	4619      	mov	r1, r3
 80066a8:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <USB_DeactivateEndpoint+0x1b4>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3714      	adds	r7, #20
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	ec337800 	.word	0xec337800
 80066c0:	eff37800 	.word	0xeff37800

080066c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b08a      	sub	sp, #40	; 0x28
 80066c8:	af02      	add	r7, sp, #8
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	4613      	mov	r3, r2
 80066d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	785b      	ldrb	r3, [r3, #1]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	f040 815c 	bne.w	800699e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d132      	bne.n	8006754 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	69ba      	ldr	r2, [r7, #24]
 80066fe:	0151      	lsls	r1, r2, #5
 8006700:	69fa      	ldr	r2, [r7, #28]
 8006702:	440a      	add	r2, r1
 8006704:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006708:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800670c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006710:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	015a      	lsls	r2, r3, #5
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	4413      	add	r3, r2
 800671a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	69ba      	ldr	r2, [r7, #24]
 8006722:	0151      	lsls	r1, r2, #5
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	440a      	add	r2, r1
 8006728:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800672c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006730:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	0151      	lsls	r1, r2, #5
 8006744:	69fa      	ldr	r2, [r7, #28]
 8006746:	440a      	add	r2, r1
 8006748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800674c:	0cdb      	lsrs	r3, r3, #19
 800674e:	04db      	lsls	r3, r3, #19
 8006750:	6113      	str	r3, [r2, #16]
 8006752:	e074      	b.n	800683e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	69ba      	ldr	r2, [r7, #24]
 8006764:	0151      	lsls	r1, r2, #5
 8006766:	69fa      	ldr	r2, [r7, #28]
 8006768:	440a      	add	r2, r1
 800676a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800676e:	0cdb      	lsrs	r3, r3, #19
 8006770:	04db      	lsls	r3, r3, #19
 8006772:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	4413      	add	r3, r2
 800677c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	69ba      	ldr	r2, [r7, #24]
 8006784:	0151      	lsls	r1, r2, #5
 8006786:	69fa      	ldr	r2, [r7, #28]
 8006788:	440a      	add	r2, r1
 800678a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800678e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006792:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006796:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a4:	691a      	ldr	r2, [r3, #16]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	6959      	ldr	r1, [r3, #20]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	440b      	add	r3, r1
 80067b0:	1e59      	subs	r1, r3, #1
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80067ba:	04d9      	lsls	r1, r3, #19
 80067bc:	4b9d      	ldr	r3, [pc, #628]	; (8006a34 <USB_EPStartXfer+0x370>)
 80067be:	400b      	ands	r3, r1
 80067c0:	69b9      	ldr	r1, [r7, #24]
 80067c2:	0148      	lsls	r0, r1, #5
 80067c4:	69f9      	ldr	r1, [r7, #28]
 80067c6:	4401      	add	r1, r0
 80067c8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067cc:	4313      	orrs	r3, r2
 80067ce:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80067d0:	69bb      	ldr	r3, [r7, #24]
 80067d2:	015a      	lsls	r2, r3, #5
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	4413      	add	r3, r2
 80067d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067dc:	691a      	ldr	r2, [r3, #16]
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067e6:	69b9      	ldr	r1, [r7, #24]
 80067e8:	0148      	lsls	r0, r1, #5
 80067ea:	69f9      	ldr	r1, [r7, #28]
 80067ec:	4401      	add	r1, r0
 80067ee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067f2:	4313      	orrs	r3, r2
 80067f4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	78db      	ldrb	r3, [r3, #3]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d11f      	bne.n	800683e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	015a      	lsls	r2, r3, #5
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	4413      	add	r3, r2
 8006806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800680a:	691b      	ldr	r3, [r3, #16]
 800680c:	69ba      	ldr	r2, [r7, #24]
 800680e:	0151      	lsls	r1, r2, #5
 8006810:	69fa      	ldr	r2, [r7, #28]
 8006812:	440a      	add	r2, r1
 8006814:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006818:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800681c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	015a      	lsls	r2, r3, #5
 8006822:	69fb      	ldr	r3, [r7, #28]
 8006824:	4413      	add	r3, r2
 8006826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	0151      	lsls	r1, r2, #5
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	440a      	add	r2, r1
 8006834:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006838:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800683c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800683e:	79fb      	ldrb	r3, [r7, #7]
 8006840:	2b01      	cmp	r3, #1
 8006842:	d14b      	bne.n	80068dc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d009      	beq.n	8006860 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	015a      	lsls	r2, r3, #5
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	4413      	add	r3, r2
 8006854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006858:	461a      	mov	r2, r3
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	78db      	ldrb	r3, [r3, #3]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d128      	bne.n	80068ba <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006874:	2b00      	cmp	r3, #0
 8006876:	d110      	bne.n	800689a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	0151      	lsls	r1, r2, #5
 800688a:	69fa      	ldr	r2, [r7, #28]
 800688c:	440a      	add	r2, r1
 800688e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006892:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	e00f      	b.n	80068ba <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	0151      	lsls	r1, r2, #5
 80068ac:	69fa      	ldr	r2, [r7, #28]
 80068ae:	440a      	add	r2, r1
 80068b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068b8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	015a      	lsls	r2, r3, #5
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	4413      	add	r3, r2
 80068c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	0151      	lsls	r1, r2, #5
 80068cc:	69fa      	ldr	r2, [r7, #28]
 80068ce:	440a      	add	r2, r1
 80068d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068d8:	6013      	str	r3, [r2, #0]
 80068da:	e12f      	b.n	8006b3c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	015a      	lsls	r2, r3, #5
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	4413      	add	r3, r2
 80068e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	69ba      	ldr	r2, [r7, #24]
 80068ec:	0151      	lsls	r1, r2, #5
 80068ee:	69fa      	ldr	r2, [r7, #28]
 80068f0:	440a      	add	r2, r1
 80068f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068f6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068fa:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	78db      	ldrb	r3, [r3, #3]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d015      	beq.n	8006930 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 8117 	beq.w	8006b3c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	f003 030f 	and.w	r3, r3, #15
 800691e:	2101      	movs	r1, #1
 8006920:	fa01 f303 	lsl.w	r3, r1, r3
 8006924:	69f9      	ldr	r1, [r7, #28]
 8006926:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800692a:	4313      	orrs	r3, r2
 800692c:	634b      	str	r3, [r1, #52]	; 0x34
 800692e:	e105      	b.n	8006b3c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800693c:	2b00      	cmp	r3, #0
 800693e:	d110      	bne.n	8006962 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	0151      	lsls	r1, r2, #5
 8006952:	69fa      	ldr	r2, [r7, #28]
 8006954:	440a      	add	r2, r1
 8006956:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800695a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800695e:	6013      	str	r3, [r2, #0]
 8006960:	e00f      	b.n	8006982 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	015a      	lsls	r2, r3, #5
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	4413      	add	r3, r2
 800696a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	0151      	lsls	r1, r2, #5
 8006974:	69fa      	ldr	r2, [r7, #28]
 8006976:	440a      	add	r2, r1
 8006978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800697c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006980:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	68d9      	ldr	r1, [r3, #12]
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	781a      	ldrb	r2, [r3, #0]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	b298      	uxth	r0, r3
 8006990:	79fb      	ldrb	r3, [r7, #7]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	4603      	mov	r3, r0
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f000 fa2b 	bl	8006df2 <USB_WritePacket>
 800699c:	e0ce      	b.n	8006b3c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	015a      	lsls	r2, r3, #5
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	4413      	add	r3, r2
 80069a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	69ba      	ldr	r2, [r7, #24]
 80069ae:	0151      	lsls	r1, r2, #5
 80069b0:	69fa      	ldr	r2, [r7, #28]
 80069b2:	440a      	add	r2, r1
 80069b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069b8:	0cdb      	lsrs	r3, r3, #19
 80069ba:	04db      	lsls	r3, r3, #19
 80069bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	015a      	lsls	r2, r3, #5
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	4413      	add	r3, r2
 80069c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	0151      	lsls	r1, r2, #5
 80069d0:	69fa      	ldr	r2, [r7, #28]
 80069d2:	440a      	add	r2, r1
 80069d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069e0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d126      	bne.n	8006a38 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f6:	691a      	ldr	r2, [r3, #16]
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a00:	69b9      	ldr	r1, [r7, #24]
 8006a02:	0148      	lsls	r0, r1, #5
 8006a04:	69f9      	ldr	r1, [r7, #28]
 8006a06:	4401      	add	r1, r0
 8006a08:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	015a      	lsls	r2, r3, #5
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	0151      	lsls	r1, r2, #5
 8006a22:	69fa      	ldr	r2, [r7, #28]
 8006a24:	440a      	add	r2, r1
 8006a26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006a2e:	6113      	str	r3, [r2, #16]
 8006a30:	e036      	b.n	8006aa0 <USB_EPStartXfer+0x3dc>
 8006a32:	bf00      	nop
 8006a34:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	695a      	ldr	r2, [r3, #20]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	4413      	add	r3, r2
 8006a42:	1e5a      	subs	r2, r3, #1
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a4c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	015a      	lsls	r2, r3, #5
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	4413      	add	r3, r2
 8006a56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a5a:	691a      	ldr	r2, [r3, #16]
 8006a5c:	8afb      	ldrh	r3, [r7, #22]
 8006a5e:	04d9      	lsls	r1, r3, #19
 8006a60:	4b39      	ldr	r3, [pc, #228]	; (8006b48 <USB_EPStartXfer+0x484>)
 8006a62:	400b      	ands	r3, r1
 8006a64:	69b9      	ldr	r1, [r7, #24]
 8006a66:	0148      	lsls	r0, r1, #5
 8006a68:	69f9      	ldr	r1, [r7, #28]
 8006a6a:	4401      	add	r1, r0
 8006a6c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a70:	4313      	orrs	r3, r2
 8006a72:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a80:	691a      	ldr	r2, [r3, #16]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	8af9      	ldrh	r1, [r7, #22]
 8006a88:	fb01 f303 	mul.w	r3, r1, r3
 8006a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a90:	69b9      	ldr	r1, [r7, #24]
 8006a92:	0148      	lsls	r0, r1, #5
 8006a94:	69f9      	ldr	r1, [r7, #28]
 8006a96:	4401      	add	r1, r0
 8006a98:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006aa0:	79fb      	ldrb	r3, [r7, #7]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d10d      	bne.n	8006ac2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d009      	beq.n	8006ac2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	68d9      	ldr	r1, [r3, #12]
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	015a      	lsls	r2, r3, #5
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006abe:	460a      	mov	r2, r1
 8006ac0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	78db      	ldrb	r3, [r3, #3]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d128      	bne.n	8006b1c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d110      	bne.n	8006afc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	015a      	lsls	r2, r3, #5
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	69ba      	ldr	r2, [r7, #24]
 8006aea:	0151      	lsls	r1, r2, #5
 8006aec:	69fa      	ldr	r2, [r7, #28]
 8006aee:	440a      	add	r2, r1
 8006af0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006af4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006af8:	6013      	str	r3, [r2, #0]
 8006afa:	e00f      	b.n	8006b1c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	015a      	lsls	r2, r3, #5
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	4413      	add	r3, r2
 8006b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69ba      	ldr	r2, [r7, #24]
 8006b0c:	0151      	lsls	r1, r2, #5
 8006b0e:	69fa      	ldr	r2, [r7, #28]
 8006b10:	440a      	add	r2, r1
 8006b12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b1a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	69ba      	ldr	r2, [r7, #24]
 8006b2c:	0151      	lsls	r1, r2, #5
 8006b2e:	69fa      	ldr	r2, [r7, #28]
 8006b30:	440a      	add	r2, r1
 8006b32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3720      	adds	r7, #32
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	1ff80000 	.word	0x1ff80000

08006b4c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	785b      	ldrb	r3, [r3, #1]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	f040 80cd 	bne.w	8006d08 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d132      	bne.n	8006bdc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	0151      	lsls	r1, r2, #5
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	440a      	add	r2, r1
 8006b8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006b94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006b98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	015a      	lsls	r2, r3, #5
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	693a      	ldr	r2, [r7, #16]
 8006baa:	0151      	lsls	r1, r2, #5
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	440a      	add	r2, r1
 8006bb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006bb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	015a      	lsls	r2, r3, #5
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	4413      	add	r3, r2
 8006bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	0151      	lsls	r1, r2, #5
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	440a      	add	r2, r1
 8006bd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bd4:	0cdb      	lsrs	r3, r3, #19
 8006bd6:	04db      	lsls	r3, r3, #19
 8006bd8:	6113      	str	r3, [r2, #16]
 8006bda:	e04e      	b.n	8006c7a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	0151      	lsls	r1, r2, #5
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	440a      	add	r2, r1
 8006bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bf6:	0cdb      	lsrs	r3, r3, #19
 8006bf8:	04db      	lsls	r3, r3, #19
 8006bfa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	015a      	lsls	r2, r3, #5
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	4413      	add	r3, r2
 8006c04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	0151      	lsls	r1, r2, #5
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	440a      	add	r2, r1
 8006c12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c16:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c1a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c1e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	695a      	ldr	r2, [r3, #20]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d903      	bls.n	8006c34 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	015a      	lsls	r2, r3, #5
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	0151      	lsls	r1, r2, #5
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	440a      	add	r2, r1
 8006c4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	015a      	lsls	r2, r3, #5
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c60:	691a      	ldr	r2, [r3, #16]
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c6a:	6939      	ldr	r1, [r7, #16]
 8006c6c:	0148      	lsls	r0, r1, #5
 8006c6e:	6979      	ldr	r1, [r7, #20]
 8006c70:	4401      	add	r1, r0
 8006c72:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006c76:	4313      	orrs	r3, r2
 8006c78:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c7a:	79fb      	ldrb	r3, [r7, #7]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d11e      	bne.n	8006cbe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d009      	beq.n	8006c9c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	015a      	lsls	r2, r3, #5
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	4413      	add	r3, r2
 8006c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c94:	461a      	mov	r2, r3
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	015a      	lsls	r2, r3, #5
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	0151      	lsls	r1, r2, #5
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	440a      	add	r2, r1
 8006cb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cb6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	e092      	b.n	8006de4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	0151      	lsls	r1, r2, #5
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	440a      	add	r2, r1
 8006cd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006cdc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d07e      	beq.n	8006de4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	f003 030f 	and.w	r3, r3, #15
 8006cf6:	2101      	movs	r1, #1
 8006cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cfc:	6979      	ldr	r1, [r7, #20]
 8006cfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d02:	4313      	orrs	r3, r2
 8006d04:	634b      	str	r3, [r1, #52]	; 0x34
 8006d06:	e06d      	b.n	8006de4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	0151      	lsls	r1, r2, #5
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	440a      	add	r2, r1
 8006d1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d22:	0cdb      	lsrs	r3, r3, #19
 8006d24:	04db      	lsls	r3, r3, #19
 8006d26:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	015a      	lsls	r2, r3, #5
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	4413      	add	r3, r2
 8006d30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	0151      	lsls	r1, r2, #5
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	440a      	add	r2, r1
 8006d3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d42:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d46:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d4a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	689a      	ldr	r2, [r3, #8]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	015a      	lsls	r2, r3, #5
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	4413      	add	r3, r2
 8006d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	0151      	lsls	r1, r2, #5
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	440a      	add	r2, r1
 8006d72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d88:	691a      	ldr	r2, [r3, #16]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d92:	6939      	ldr	r1, [r7, #16]
 8006d94:	0148      	lsls	r0, r1, #5
 8006d96:	6979      	ldr	r1, [r7, #20]
 8006d98:	4401      	add	r1, r0
 8006d9a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006da2:	79fb      	ldrb	r3, [r7, #7]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d10d      	bne.n	8006dc4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d009      	beq.n	8006dc4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	68d9      	ldr	r1, [r3, #12]
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dc0:	460a      	mov	r2, r1
 8006dc2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	0151      	lsls	r1, r2, #5
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	440a      	add	r2, r1
 8006dda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006de2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b089      	sub	sp, #36	; 0x24
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	60f8      	str	r0, [r7, #12]
 8006dfa:	60b9      	str	r1, [r7, #8]
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	461a      	mov	r2, r3
 8006e00:	460b      	mov	r3, r1
 8006e02:	71fb      	strb	r3, [r7, #7]
 8006e04:	4613      	mov	r3, r2
 8006e06:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006e10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d11a      	bne.n	8006e4e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e18:	88bb      	ldrh	r3, [r7, #4]
 8006e1a:	3303      	adds	r3, #3
 8006e1c:	089b      	lsrs	r3, r3, #2
 8006e1e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e20:	2300      	movs	r3, #0
 8006e22:	61bb      	str	r3, [r7, #24]
 8006e24:	e00f      	b.n	8006e46 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e26:	79fb      	ldrb	r3, [r7, #7]
 8006e28:	031a      	lsls	r2, r3, #12
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e32:	461a      	mov	r2, r3
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	3301      	adds	r3, #1
 8006e44:	61bb      	str	r3, [r7, #24]
 8006e46:	69ba      	ldr	r2, [r7, #24]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d3eb      	bcc.n	8006e26 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3724      	adds	r7, #36	; 0x24
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b089      	sub	sp, #36	; 0x24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	4613      	mov	r3, r2
 8006e68:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006e72:	88fb      	ldrh	r3, [r7, #6]
 8006e74:	3303      	adds	r3, #3
 8006e76:	089b      	lsrs	r3, r3, #2
 8006e78:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61bb      	str	r3, [r7, #24]
 8006e7e:	e00b      	b.n	8006e98 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	3304      	adds	r3, #4
 8006e90:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	3301      	adds	r3, #1
 8006e96:	61bb      	str	r3, [r7, #24]
 8006e98:	69ba      	ldr	r2, [r7, #24]
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d3ef      	bcc.n	8006e80 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006ea0:	69fb      	ldr	r3, [r7, #28]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3724      	adds	r7, #36	; 0x24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b085      	sub	sp, #20
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	785b      	ldrb	r3, [r3, #1]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d12c      	bne.n	8006f24 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	db12      	blt.n	8006f02 <USB_EPSetStall+0x54>
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00f      	beq.n	8006f02 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	015a      	lsls	r2, r3, #5
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	0151      	lsls	r1, r2, #5
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	440a      	add	r2, r1
 8006ef8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006efc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f00:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	0151      	lsls	r1, r2, #5
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	440a      	add	r2, r1
 8006f18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	e02b      	b.n	8006f7c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	db12      	blt.n	8006f5c <USB_EPSetStall+0xae>
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d00f      	beq.n	8006f5c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	0151      	lsls	r1, r2, #5
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	440a      	add	r2, r1
 8006f52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f5a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	68fa      	ldr	r2, [r7, #12]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3714      	adds	r7, #20
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr

08006f8a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b085      	sub	sp, #20
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	785b      	ldrb	r3, [r3, #1]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d128      	bne.n	8006ff8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	4413      	add	r3, r2
 8006fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68ba      	ldr	r2, [r7, #8]
 8006fb6:	0151      	lsls	r1, r2, #5
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	440a      	add	r2, r1
 8006fbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fc0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006fc4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	78db      	ldrb	r3, [r3, #3]
 8006fca:	2b03      	cmp	r3, #3
 8006fcc:	d003      	beq.n	8006fd6 <USB_EPClearStall+0x4c>
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	78db      	ldrb	r3, [r3, #3]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d138      	bne.n	8007048 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	015a      	lsls	r2, r3, #5
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4413      	add	r3, r2
 8006fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	0151      	lsls	r1, r2, #5
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	440a      	add	r2, r1
 8006fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ff4:	6013      	str	r3, [r2, #0]
 8006ff6:	e027      	b.n	8007048 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	0151      	lsls	r1, r2, #5
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	440a      	add	r2, r1
 800700e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007012:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007016:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	78db      	ldrb	r3, [r3, #3]
 800701c:	2b03      	cmp	r3, #3
 800701e:	d003      	beq.n	8007028 <USB_EPClearStall+0x9e>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	78db      	ldrb	r3, [r3, #3]
 8007024:	2b02      	cmp	r3, #2
 8007026:	d10f      	bne.n	8007048 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	015a      	lsls	r2, r3, #5
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4413      	add	r3, r2
 8007030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	0151      	lsls	r1, r2, #5
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	440a      	add	r2, r1
 800703e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007046:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	460b      	mov	r3, r1
 8007060:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007074:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007078:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	78fb      	ldrb	r3, [r7, #3]
 8007084:	011b      	lsls	r3, r3, #4
 8007086:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800708a:	68f9      	ldr	r1, [r7, #12]
 800708c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007090:	4313      	orrs	r3, r2
 8007092:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3714      	adds	r7, #20
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr

080070a2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b085      	sub	sp, #20
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070bc:	f023 0303 	bic.w	r3, r3, #3
 80070c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80070d0:	f023 0302 	bic.w	r3, r3, #2
 80070d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3714      	adds	r7, #20
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070fe:	f023 0303 	bic.w	r3, r3, #3
 8007102:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007112:	f043 0302 	orr.w	r3, r3, #2
 8007116:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007118:	2300      	movs	r3, #0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007126:	b480      	push	{r7}
 8007128:	b085      	sub	sp, #20
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	4013      	ands	r3, r2
 800713c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800713e:	68fb      	ldr	r3, [r7, #12]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800714c:	b480      	push	{r7}
 800714e:	b085      	sub	sp, #20
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	4013      	ands	r3, r2
 800716e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	0c1b      	lsrs	r3, r3, #16
}
 8007174:	4618      	mov	r0, r3
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719c:	69db      	ldr	r3, [r3, #28]
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	4013      	ands	r3, r2
 80071a2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	b29b      	uxth	r3, r3
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3714      	adds	r7, #20
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	4013      	ands	r3, r2
 80071e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071e2:	68bb      	ldr	r3, [r7, #8]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3714      	adds	r7, #20
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	460b      	mov	r3, r1
 80071fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007212:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007214:	78fb      	ldrb	r3, [r7, #3]
 8007216:	f003 030f 	and.w	r3, r3, #15
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	fa22 f303 	lsr.w	r3, r2, r3
 8007220:	01db      	lsls	r3, r3, #7
 8007222:	b2db      	uxtb	r3, r3
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	4313      	orrs	r3, r2
 8007228:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	015a      	lsls	r2, r3, #5
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	4413      	add	r3, r2
 8007232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	4013      	ands	r3, r2
 800723c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800723e:	68bb      	ldr	r3, [r7, #8]
}
 8007240:	4618      	mov	r0, r3
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	f003 0301 	and.w	r3, r3, #1
}
 800725c:	4618      	mov	r0, r3
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007282:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007286:	f023 0307 	bic.w	r3, r3, #7
 800728a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800729a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800729e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
	...

080072b0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	460b      	mov	r3, r1
 80072ba:	607a      	str	r2, [r7, #4]
 80072bc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	333c      	adds	r3, #60	; 0x3c
 80072c6:	3304      	adds	r3, #4
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	4a26      	ldr	r2, [pc, #152]	; (8007368 <USB_EP0_OutStart+0xb8>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d90a      	bls.n	80072ea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072e4:	d101      	bne.n	80072ea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80072e6:	2300      	movs	r3, #0
 80072e8:	e037      	b.n	800735a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	461a      	mov	r2, r3
 80072f2:	2300      	movs	r3, #0
 80072f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007304:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007308:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007318:	f043 0318 	orr.w	r3, r3, #24
 800731c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800732c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007330:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007332:	7afb      	ldrb	r3, [r7, #11]
 8007334:	2b01      	cmp	r3, #1
 8007336:	d10f      	bne.n	8007358 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800733e:	461a      	mov	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007352:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007356:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	371c      	adds	r7, #28
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	4f54300a 	.word	0x4f54300a

0800736c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007374:	2300      	movs	r3, #0
 8007376:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	3301      	adds	r3, #1
 800737c:	60fb      	str	r3, [r7, #12]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	4a13      	ldr	r2, [pc, #76]	; (80073d0 <USB_CoreReset+0x64>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d901      	bls.n	800738a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e01b      	b.n	80073c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	2b00      	cmp	r3, #0
 8007390:	daf2      	bge.n	8007378 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007392:	2300      	movs	r3, #0
 8007394:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	f043 0201 	orr.w	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3301      	adds	r3, #1
 80073a6:	60fb      	str	r3, [r7, #12]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	4a09      	ldr	r2, [pc, #36]	; (80073d0 <USB_CoreReset+0x64>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d901      	bls.n	80073b4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e006      	b.n	80073c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d0f0      	beq.n	80073a2 <USB_CoreReset+0x36>

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	00030d40 	.word	0x00030d40

080073d4 <USBD_Midi_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	460b      	mov	r3, r1
 80073de:	70fb      	strb	r3, [r7, #3]

  pdev->pClassData = USBD_malloc(sizeof (USBD_Midi_HandleTypeDef));
 80073e0:	2044      	movs	r0, #68	; 0x44
 80073e2:	f001 fead 	bl	8009140 <USBD_static_malloc>
 80073e6:	4602      	mov	r2, r0
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <USBD_Midi_Init+0x28>
  {
    return USBD_FAIL;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e016      	b.n	800742a <USBD_Midi_Init+0x56>
  }
  else
  {
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007402:	60fb      	str	r3, [r7, #12]

  /* Open the in EP */
  USBD_LL_OpenEP(pdev,
 8007404:	2340      	movs	r3, #64	; 0x40
 8007406:	2202      	movs	r2, #2
 8007408:	2181      	movs	r1, #129	; 0x81
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f001 fd75 	bl	8008efa <USBD_LL_OpenEP>
                USBD_EP_TYPE_BULK,
                MIDI_DATA_IN_PACKET_SIZE
                );

  /* Open the out EP */
  USBD_LL_OpenEP(pdev,
 8007410:	2340      	movs	r3, #64	; 0x40
 8007412:	2202      	movs	r2, #2
 8007414:	2101      	movs	r1, #1
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f001 fd6f 	bl	8008efa <USBD_LL_OpenEP>
          );

  /* Prepare Out endpoint to receive next packet */
  USBD_LL_PrepareReceive(pdev,
                     MIDI_OUT_EP,
                     hmidi->rxBuffer,
 800741c:	68fa      	ldr	r2, [r7, #12]
  USBD_LL_PrepareReceive(pdev,
 800741e:	2340      	movs	r3, #64	; 0x40
 8007420:	2101      	movs	r1, #1
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f001 fe58 	bl	80090d8 <USBD_LL_PrepareReceive>
                     MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8007428:	2300      	movs	r3, #0
  }
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <USBD_Midi_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b082      	sub	sp, #8
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	460b      	mov	r3, r1
 800743c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_CloseEP(pdev,
 800743e:	2181      	movs	r1, #129	; 0x81
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f001 fd80 	bl	8008f46 <USBD_LL_CloseEP>
      MIDI_IN_EP);
  USBD_LL_CloseEP(pdev,
 8007446:	2101      	movs	r1, #1
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f001 fd7c 	bl	8008f46 <USBD_LL_CloseEP>
      MIDI_OUT_EP);
  return USBD_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3708      	adds	r7, #8
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <USBD_Midi_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_Midi_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800746a:	2b00      	cmp	r3, #0
 800746c:	d007      	beq.n	800747e <USBD_Midi_Setup+0x26>
 800746e:	2b20      	cmp	r3, #32
 8007470:	d10b      	bne.n	800748a <USBD_Midi_Setup+0x32>
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 8007472:	6839      	ldr	r1, [r7, #0]
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f001 f937 	bl	80086e8 <USBD_CtlError>
      return USBD_FAIL;
 800747a:	2303      	movs	r3, #3
 800747c:	e006      	b.n	800748c <USBD_Midi_Setup+0x34>
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 800747e:	6839      	ldr	r1, [r7, #0]
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f001 f931 	bl	80086e8 <USBD_CtlError>
      return USBD_FAIL;
 8007486:	2303      	movs	r3, #3
 8007488:	e000      	b.n	800748c <USBD_Midi_Setup+0x34>
    }
  }
  return USBD_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <USBD_Midi_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_Midi_GetCfgDesc (uint16_t *length)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_CfgDesc);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2265      	movs	r2, #101	; 0x65
 80074a0:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_CfgDesc;
 80074a2:	4b03      	ldr	r3, [pc, #12]	; (80074b0 <USBD_Midi_GetCfgDesc+0x1c>)
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	20000064 	.word	0x20000064

080074b4 <USBD_Midi_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	460b      	mov	r3, r1
 80074be:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	370c      	adds	r7, #12
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr

080074ce <USBD_Midi_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80074ce:	b480      	push	{r7}
 80074d0:	b083      	sub	sp, #12
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <USBD_Midi_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_TxReady (USBD_HandleTypeDef *pdev)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <USBD_Midi_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_SOF (USBD_HandleTypeDef *pdev)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b083      	sub	sp, #12
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <USBD_Midi_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 800751c:	2300      	movs	r3, #0
}
 800751e:	4618      	mov	r0, r3
 8007520:	370c      	adds	r7, #12
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <USBD_Midi_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <USBD_Midi_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataOut (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	70fb      	strb	r3, [r7, #3]
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007556:	613b      	str	r3, [r7, #16]

  /* Get the received data buffer and update the counter */

//  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
   hmidi->rxLen = USBD_LL_GetRxDataSize (pdev, epnum);
 8007558:	78fb      	ldrb	r3, [r7, #3]
 800755a:	4619      	mov	r1, r3
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f001 fddc 	bl	800911a <USBD_LL_GetRxDataSize>
 8007562:	4602      	mov	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	641a      	str	r2, [r3, #64]	; 0x40
      ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer, hmidi->rxLen);
      break;
  }
  */

uint8_t *buf = hmidi->rxBuffer;
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	60fb      	str	r3, [r7, #12]

for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 800756c:	2300      	movs	r3, #0
 800756e:	617b      	str	r3, [r7, #20]
 8007570:	e00c      	b.n	800758c <USBD_Midi_DataOut+0x48>
  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(buf+i, 4);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68f9      	ldr	r1, [r7, #12]
 800757c:	697a      	ldr	r2, [r7, #20]
 800757e:	440a      	add	r2, r1
 8007580:	2104      	movs	r1, #4
 8007582:	4610      	mov	r0, r2
 8007584:	4798      	blx	r3
for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	3304      	adds	r3, #4
 800758a:	617b      	str	r3, [r7, #20]
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	429a      	cmp	r2, r3
 8007594:	d3ed      	bcc.n	8007572 <USBD_Midi_DataOut+0x2e>

//  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer,hmidi->rxLen);

  USBD_LL_PrepareReceive(pdev,
                       MIDI_OUT_EP,
                       hmidi->rxBuffer,
 8007596:	693a      	ldr	r2, [r7, #16]
  USBD_LL_PrepareReceive(pdev,
 8007598:	2340      	movs	r3, #64	; 0x40
 800759a:	2101      	movs	r1, #1
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f001 fd9b 	bl	80090d8 <USBD_LL_PrepareReceive>
                       MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <USBD_Midi_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_Midi_GetDeviceQualifierDesc (uint16_t *length)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_DeviceQualifierDesc);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	220a      	movs	r2, #10
 80075b8:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_DeviceQualifierDesc;
 80075ba:	4b03      	ldr	r3, [pc, #12]	; (80075c8 <USBD_Midi_GetDeviceQualifierDesc+0x1c>)
}
 80075bc:	4618      	mov	r0, r3
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	200000cc 	.word	0x200000cc

080075cc <USBD_Midi_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_Midi_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_Midi_ItfTypeDef *fops)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80075d6:	2303      	movs	r3, #3
 80075d8:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d005      	beq.n	80075ec <USBD_Midi_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
    ret = USBD_OK;
 80075e8:	2300      	movs	r3, #0
 80075ea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80075ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b086      	sub	sp, #24
 80075fe:	af00      	add	r7, sp, #0
 8007600:	60f8      	str	r0, [r7, #12]
 8007602:	60b9      	str	r1, [r7, #8]
 8007604:	4613      	mov	r3, r2
 8007606:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800760e:	2303      	movs	r3, #3
 8007610:	e01f      	b.n	8007652 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d003      	beq.n	8007638 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	79fa      	ldrb	r2, [r7, #7]
 8007644:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f001 fbf0 	bl	8008e2c <USBD_LL_Init>
 800764c:	4603      	mov	r3, r0
 800764e:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007650:	7dfb      	ldrb	r3, [r7, #23]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3718      	adds	r7, #24
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b084      	sub	sp, #16
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800766e:	2303      	movs	r3, #3
 8007670:	e016      	b.n	80076a0 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00b      	beq.n	800769e <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800768c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768e:	f107 020e 	add.w	r2, r7, #14
 8007692:	4610      	mov	r0, r2
 8007694:	4798      	blx	r3
 8007696:	4602      	mov	r2, r0
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f001 fc07 	bl	8008ec4 <USBD_LL_Start>
 80076b6:	4603      	mov	r3, r0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3708      	adds	r7, #8
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
 80076de:	460b      	mov	r3, r1
 80076e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80076e2:	2303      	movs	r3, #3
 80076e4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d009      	beq.n	8007704 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	78fa      	ldrb	r2, [r7, #3]
 80076fa:	4611      	mov	r1, r2
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	4798      	blx	r3
 8007700:	4603      	mov	r3, r0
 8007702:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007704:	7bfb      	ldrb	r3, [r7, #15]
}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b082      	sub	sp, #8
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	460b      	mov	r3, r1
 8007718:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007720:	2b00      	cmp	r3, #0
 8007722:	d007      	beq.n	8007734 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	78fa      	ldrb	r2, [r7, #3]
 800772e:	4611      	mov	r1, r2
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	4798      	blx	r3
  }

  return USBD_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b084      	sub	sp, #16
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
 8007746:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800774e:	6839      	ldr	r1, [r7, #0]
 8007750:	4618      	mov	r0, r3
 8007752:	f000 ff8f 	bl	8008674 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007764:	461a      	mov	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007772:	f003 031f 	and.w	r3, r3, #31
 8007776:	2b02      	cmp	r3, #2
 8007778:	d01a      	beq.n	80077b0 <USBD_LL_SetupStage+0x72>
 800777a:	2b02      	cmp	r3, #2
 800777c:	d822      	bhi.n	80077c4 <USBD_LL_SetupStage+0x86>
 800777e:	2b00      	cmp	r3, #0
 8007780:	d002      	beq.n	8007788 <USBD_LL_SetupStage+0x4a>
 8007782:	2b01      	cmp	r3, #1
 8007784:	d00a      	beq.n	800779c <USBD_LL_SetupStage+0x5e>
 8007786:	e01d      	b.n	80077c4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800778e:	4619      	mov	r1, r3
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 fa61 	bl	8007c58 <USBD_StdDevReq>
 8007796:	4603      	mov	r3, r0
 8007798:	73fb      	strb	r3, [r7, #15]
      break;
 800779a:	e020      	b.n	80077de <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80077a2:	4619      	mov	r1, r3
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fac5 	bl	8007d34 <USBD_StdItfReq>
 80077aa:	4603      	mov	r3, r0
 80077ac:	73fb      	strb	r3, [r7, #15]
      break;
 80077ae:	e016      	b.n	80077de <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fb04 	bl	8007dc6 <USBD_StdEPReq>
 80077be:	4603      	mov	r3, r0
 80077c0:	73fb      	strb	r3, [r7, #15]
      break;
 80077c2:	e00c      	b.n	80077de <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80077ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	4619      	mov	r1, r3
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f001 fbd6 	bl	8008f84 <USBD_LL_StallEP>
 80077d8:	4603      	mov	r3, r0
 80077da:	73fb      	strb	r3, [r7, #15]
      break;
 80077dc:	bf00      	nop
  }

  return ret;
 80077de:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b086      	sub	sp, #24
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	460b      	mov	r3, r1
 80077f2:	607a      	str	r2, [r7, #4]
 80077f4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80077f6:	7afb      	ldrb	r3, [r7, #11]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d138      	bne.n	800786e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007802:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800780a:	2b03      	cmp	r3, #3
 800780c:	d14a      	bne.n	80078a4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	689a      	ldr	r2, [r3, #8]
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	429a      	cmp	r2, r3
 8007818:	d913      	bls.n	8007842 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	689a      	ldr	r2, [r3, #8]
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	1ad2      	subs	r2, r2, r3
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	68da      	ldr	r2, [r3, #12]
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	4293      	cmp	r3, r2
 8007832:	bf28      	it	cs
 8007834:	4613      	movcs	r3, r2
 8007836:	461a      	mov	r2, r3
 8007838:	6879      	ldr	r1, [r7, #4]
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 fff1 	bl	8008822 <USBD_CtlContinueRx>
 8007840:	e030      	b.n	80078a4 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b03      	cmp	r3, #3
 800784c:	d10b      	bne.n	8007866 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d005      	beq.n	8007866 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	68f8      	ldr	r0, [r7, #12]
 8007864:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f000 ffec 	bl	8008844 <USBD_CtlSendStatus>
 800786c:	e01a      	b.n	80078a4 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b03      	cmp	r3, #3
 8007878:	d114      	bne.n	80078a4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d00e      	beq.n	80078a4 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	7afa      	ldrb	r2, [r7, #11]
 8007890:	4611      	mov	r1, r2
 8007892:	68f8      	ldr	r0, [r7, #12]
 8007894:	4798      	blx	r3
 8007896:	4603      	mov	r3, r0
 8007898:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800789a:	7dfb      	ldrb	r3, [r7, #23]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80078a0:	7dfb      	ldrb	r3, [r7, #23]
 80078a2:	e000      	b.n	80078a6 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3718      	adds	r7, #24
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b086      	sub	sp, #24
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	460b      	mov	r3, r1
 80078b8:	607a      	str	r2, [r7, #4]
 80078ba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80078bc:	7afb      	ldrb	r3, [r7, #11]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d16b      	bne.n	800799a <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	3314      	adds	r3, #20
 80078c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d156      	bne.n	8007980 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	689a      	ldr	r2, [r3, #8]
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d914      	bls.n	8007908 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	689a      	ldr	r2, [r3, #8]
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	1ad2      	subs	r2, r2, r3
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	461a      	mov	r2, r3
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 ff83 	bl	8008800 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078fa:	2300      	movs	r3, #0
 80078fc:	2200      	movs	r2, #0
 80078fe:	2100      	movs	r1, #0
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f001 fbe9 	bl	80090d8 <USBD_LL_PrepareReceive>
 8007906:	e03b      	b.n	8007980 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	68da      	ldr	r2, [r3, #12]
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	429a      	cmp	r2, r3
 8007912:	d11c      	bne.n	800794e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800791c:	429a      	cmp	r2, r3
 800791e:	d316      	bcc.n	800794e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	685a      	ldr	r2, [r3, #4]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800792a:	429a      	cmp	r2, r3
 800792c:	d20f      	bcs.n	800794e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800792e:	2200      	movs	r2, #0
 8007930:	2100      	movs	r1, #0
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	f000 ff64 	bl	8008800 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007940:	2300      	movs	r3, #0
 8007942:	2200      	movs	r2, #0
 8007944:	2100      	movs	r1, #0
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f001 fbc6 	bl	80090d8 <USBD_LL_PrepareReceive>
 800794c:	e018      	b.n	8007980 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b03      	cmp	r3, #3
 8007958:	d10b      	bne.n	8007972 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d005      	beq.n	8007972 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007972:	2180      	movs	r1, #128	; 0x80
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f001 fb05 	bl	8008f84 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 ff75 	bl	800886a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007986:	2b01      	cmp	r3, #1
 8007988:	d122      	bne.n	80079d0 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f7ff fe98 	bl	80076c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007998:	e01a      	b.n	80079d0 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	d114      	bne.n	80079d0 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00e      	beq.n	80079d0 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	7afa      	ldrb	r2, [r7, #11]
 80079bc:	4611      	mov	r1, r2
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	4798      	blx	r3
 80079c2:	4603      	mov	r3, r0
 80079c4:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80079c6:	7dfb      	ldrb	r3, [r7, #23]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d001      	beq.n	80079d0 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80079cc:	7dfb      	ldrb	r3, [r7, #23]
 80079ce:	e000      	b.n	80079d2 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3718      	adds	r7, #24
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}

080079da <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b082      	sub	sp, #8
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d101      	bne.n	8007a0e <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e02f      	b.n	8007a6e <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00f      	beq.n	8007a38 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d009      	beq.n	8007a38 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6852      	ldr	r2, [r2, #4]
 8007a30:	b2d2      	uxtb	r2, r2
 8007a32:	4611      	mov	r1, r2
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a38:	2340      	movs	r3, #64	; 0x40
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f001 fa5b 	bl	8008efa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2240      	movs	r2, #64	; 0x40
 8007a50:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a54:	2340      	movs	r3, #64	; 0x40
 8007a56:	2200      	movs	r2, #0
 8007a58:	2180      	movs	r1, #128	; 0x80
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f001 fa4d 	bl	8008efa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2240      	movs	r2, #64	; 0x40
 8007a6a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}

08007a76 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b083      	sub	sp, #12
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	460b      	mov	r3, r1
 8007a80:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	78fa      	ldrb	r2, [r7, #3]
 8007a86:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	370c      	adds	r7, #12
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr

08007a96 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b083      	sub	sp, #12
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007aa4:	b2da      	uxtb	r2, r3
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2204      	movs	r2, #4
 8007ab0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	370c      	adds	r7, #12
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b083      	sub	sp, #12
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d106      	bne.n	8007ae4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007adc:	b2da      	uxtb	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr

08007af2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b082      	sub	sp, #8
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d101      	bne.n	8007b08 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e012      	b.n	8007b2e <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b03      	cmp	r3, #3
 8007b12:	d10b      	bne.n	8007b2c <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b1a:	69db      	ldr	r3, [r3, #28]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d005      	beq.n	8007b2c <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b26:	69db      	ldr	r3, [r3, #28]
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}

08007b36 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b082      	sub	sp, #8
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	460b      	mov	r3, r1
 8007b40:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d101      	bne.n	8007b50 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e014      	b.n	8007b7a <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	2b03      	cmp	r3, #3
 8007b5a:	d10d      	bne.n	8007b78 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b6e:	6a1b      	ldr	r3, [r3, #32]
 8007b70:	78fa      	ldrb	r2, [r7, #3]
 8007b72:	4611      	mov	r1, r2
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b082      	sub	sp, #8
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d101      	bne.n	8007b9c <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e014      	b.n	8007bc6 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b03      	cmp	r3, #3
 8007ba6:	d10d      	bne.n	8007bc4 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d007      	beq.n	8007bc4 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbc:	78fa      	ldrb	r2, [r7, #3]
 8007bbe:	4611      	mov	r1, r2
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b083      	sub	sp, #12
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d009      	beq.n	8007c12 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	6852      	ldr	r2, [r2, #4]
 8007c0a:	b2d2      	uxtb	r2, r2
 8007c0c:	4611      	mov	r1, r2
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	4798      	blx	r3
  }

  return USBD_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	3301      	adds	r3, #1
 8007c32:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007c3a:	8a3b      	ldrh	r3, [r7, #16]
 8007c3c:	021b      	lsls	r3, r3, #8
 8007c3e:	b21a      	sxth	r2, r3
 8007c40:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	b21b      	sxth	r3, r3
 8007c48:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007c4a:	89fb      	ldrh	r3, [r7, #14]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	371c      	adds	r7, #28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007c6e:	2b40      	cmp	r3, #64	; 0x40
 8007c70:	d005      	beq.n	8007c7e <USBD_StdDevReq+0x26>
 8007c72:	2b40      	cmp	r3, #64	; 0x40
 8007c74:	d853      	bhi.n	8007d1e <USBD_StdDevReq+0xc6>
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00b      	beq.n	8007c92 <USBD_StdDevReq+0x3a>
 8007c7a:	2b20      	cmp	r3, #32
 8007c7c:	d14f      	bne.n	8007d1e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	6839      	ldr	r1, [r7, #0]
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	4798      	blx	r3
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007c90:	e04a      	b.n	8007d28 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	785b      	ldrb	r3, [r3, #1]
 8007c96:	2b09      	cmp	r3, #9
 8007c98:	d83b      	bhi.n	8007d12 <USBD_StdDevReq+0xba>
 8007c9a:	a201      	add	r2, pc, #4	; (adr r2, 8007ca0 <USBD_StdDevReq+0x48>)
 8007c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca0:	08007cf5 	.word	0x08007cf5
 8007ca4:	08007d09 	.word	0x08007d09
 8007ca8:	08007d13 	.word	0x08007d13
 8007cac:	08007cff 	.word	0x08007cff
 8007cb0:	08007d13 	.word	0x08007d13
 8007cb4:	08007cd3 	.word	0x08007cd3
 8007cb8:	08007cc9 	.word	0x08007cc9
 8007cbc:	08007d13 	.word	0x08007d13
 8007cc0:	08007ceb 	.word	0x08007ceb
 8007cc4:	08007cdd 	.word	0x08007cdd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007cc8:	6839      	ldr	r1, [r7, #0]
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 f9de 	bl	800808c <USBD_GetDescriptor>
          break;
 8007cd0:	e024      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007cd2:	6839      	ldr	r1, [r7, #0]
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 fb43 	bl	8008360 <USBD_SetAddress>
          break;
 8007cda:	e01f      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fb82 	bl	80083e8 <USBD_SetConfig>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	73fb      	strb	r3, [r7, #15]
          break;
 8007ce8:	e018      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007cea:	6839      	ldr	r1, [r7, #0]
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fc21 	bl	8008534 <USBD_GetConfig>
          break;
 8007cf2:	e013      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 fc52 	bl	80085a0 <USBD_GetStatus>
          break;
 8007cfc:	e00e      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007cfe:	6839      	ldr	r1, [r7, #0]
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fc81 	bl	8008608 <USBD_SetFeature>
          break;
 8007d06:	e009      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fc90 	bl	8008630 <USBD_ClrFeature>
          break;
 8007d10:	e004      	b.n	8007d1c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007d12:	6839      	ldr	r1, [r7, #0]
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 fce7 	bl	80086e8 <USBD_CtlError>
          break;
 8007d1a:	bf00      	nop
      }
      break;
 8007d1c:	e004      	b.n	8007d28 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007d1e:	6839      	ldr	r1, [r7, #0]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fce1 	bl	80086e8 <USBD_CtlError>
      break;
 8007d26:	bf00      	nop
  }

  return ret;
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3710      	adds	r7, #16
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
 8007d32:	bf00      	nop

08007d34 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d4a:	2b40      	cmp	r3, #64	; 0x40
 8007d4c:	d005      	beq.n	8007d5a <USBD_StdItfReq+0x26>
 8007d4e:	2b40      	cmp	r3, #64	; 0x40
 8007d50:	d82f      	bhi.n	8007db2 <USBD_StdItfReq+0x7e>
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d001      	beq.n	8007d5a <USBD_StdItfReq+0x26>
 8007d56:	2b20      	cmp	r3, #32
 8007d58:	d12b      	bne.n	8007db2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	3b01      	subs	r3, #1
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d81d      	bhi.n	8007da4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	889b      	ldrh	r3, [r3, #4]
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d813      	bhi.n	8007d9a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	6839      	ldr	r1, [r7, #0]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	4798      	blx	r3
 8007d80:	4603      	mov	r3, r0
 8007d82:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	88db      	ldrh	r3, [r3, #6]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d110      	bne.n	8007dae <USBD_StdItfReq+0x7a>
 8007d8c:	7bfb      	ldrb	r3, [r7, #15]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d10d      	bne.n	8007dae <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 fd56 	bl	8008844 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007d98:	e009      	b.n	8007dae <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8007d9a:	6839      	ldr	r1, [r7, #0]
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 fca3 	bl	80086e8 <USBD_CtlError>
          break;
 8007da2:	e004      	b.n	8007dae <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8007da4:	6839      	ldr	r1, [r7, #0]
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fc9e 	bl	80086e8 <USBD_CtlError>
          break;
 8007dac:	e000      	b.n	8007db0 <USBD_StdItfReq+0x7c>
          break;
 8007dae:	bf00      	nop
      }
      break;
 8007db0:	e004      	b.n	8007dbc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8007db2:	6839      	ldr	r1, [r7, #0]
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fc97 	bl	80086e8 <USBD_CtlError>
      break;
 8007dba:	bf00      	nop
  }

  return ret;
 8007dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b084      	sub	sp, #16
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	889b      	ldrh	r3, [r3, #4]
 8007dd8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007de2:	2b40      	cmp	r3, #64	; 0x40
 8007de4:	d007      	beq.n	8007df6 <USBD_StdEPReq+0x30>
 8007de6:	2b40      	cmp	r3, #64	; 0x40
 8007de8:	f200 8145 	bhi.w	8008076 <USBD_StdEPReq+0x2b0>
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00c      	beq.n	8007e0a <USBD_StdEPReq+0x44>
 8007df0:	2b20      	cmp	r3, #32
 8007df2:	f040 8140 	bne.w	8008076 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	6839      	ldr	r1, [r7, #0]
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	4798      	blx	r3
 8007e04:	4603      	mov	r3, r0
 8007e06:	73fb      	strb	r3, [r7, #15]
      break;
 8007e08:	e13a      	b.n	8008080 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	785b      	ldrb	r3, [r3, #1]
 8007e0e:	2b03      	cmp	r3, #3
 8007e10:	d007      	beq.n	8007e22 <USBD_StdEPReq+0x5c>
 8007e12:	2b03      	cmp	r3, #3
 8007e14:	f300 8129 	bgt.w	800806a <USBD_StdEPReq+0x2a4>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d07f      	beq.n	8007f1c <USBD_StdEPReq+0x156>
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d03c      	beq.n	8007e9a <USBD_StdEPReq+0xd4>
 8007e20:	e123      	b.n	800806a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d002      	beq.n	8007e34 <USBD_StdEPReq+0x6e>
 8007e2e:	2b03      	cmp	r3, #3
 8007e30:	d016      	beq.n	8007e60 <USBD_StdEPReq+0x9a>
 8007e32:	e02c      	b.n	8007e8e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e34:	7bbb      	ldrb	r3, [r7, #14]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00d      	beq.n	8007e56 <USBD_StdEPReq+0x90>
 8007e3a:	7bbb      	ldrb	r3, [r7, #14]
 8007e3c:	2b80      	cmp	r3, #128	; 0x80
 8007e3e:	d00a      	beq.n	8007e56 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e40:	7bbb      	ldrb	r3, [r7, #14]
 8007e42:	4619      	mov	r1, r3
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f001 f89d 	bl	8008f84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e4a:	2180      	movs	r1, #128	; 0x80
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f001 f899 	bl	8008f84 <USBD_LL_StallEP>
 8007e52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e54:	e020      	b.n	8007e98 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8007e56:	6839      	ldr	r1, [r7, #0]
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f000 fc45 	bl	80086e8 <USBD_CtlError>
              break;
 8007e5e:	e01b      	b.n	8007e98 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	885b      	ldrh	r3, [r3, #2]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10e      	bne.n	8007e86 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007e68:	7bbb      	ldrb	r3, [r7, #14]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00b      	beq.n	8007e86 <USBD_StdEPReq+0xc0>
 8007e6e:	7bbb      	ldrb	r3, [r7, #14]
 8007e70:	2b80      	cmp	r3, #128	; 0x80
 8007e72:	d008      	beq.n	8007e86 <USBD_StdEPReq+0xc0>
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	88db      	ldrh	r3, [r3, #6]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d104      	bne.n	8007e86 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e7c:	7bbb      	ldrb	r3, [r7, #14]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f001 f87f 	bl	8008f84 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fcdc 	bl	8008844 <USBD_CtlSendStatus>

              break;
 8007e8c:	e004      	b.n	8007e98 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8007e8e:	6839      	ldr	r1, [r7, #0]
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 fc29 	bl	80086e8 <USBD_CtlError>
              break;
 8007e96:	bf00      	nop
          }
          break;
 8007e98:	e0ec      	b.n	8008074 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d002      	beq.n	8007eac <USBD_StdEPReq+0xe6>
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	d016      	beq.n	8007ed8 <USBD_StdEPReq+0x112>
 8007eaa:	e030      	b.n	8007f0e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007eac:	7bbb      	ldrb	r3, [r7, #14]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00d      	beq.n	8007ece <USBD_StdEPReq+0x108>
 8007eb2:	7bbb      	ldrb	r3, [r7, #14]
 8007eb4:	2b80      	cmp	r3, #128	; 0x80
 8007eb6:	d00a      	beq.n	8007ece <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007eb8:	7bbb      	ldrb	r3, [r7, #14]
 8007eba:	4619      	mov	r1, r3
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f001 f861 	bl	8008f84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ec2:	2180      	movs	r1, #128	; 0x80
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 f85d 	bl	8008f84 <USBD_LL_StallEP>
 8007eca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ecc:	e025      	b.n	8007f1a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8007ece:	6839      	ldr	r1, [r7, #0]
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 fc09 	bl	80086e8 <USBD_CtlError>
              break;
 8007ed6:	e020      	b.n	8007f1a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	885b      	ldrh	r3, [r3, #2]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d11b      	bne.n	8007f18 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ee0:	7bbb      	ldrb	r3, [r7, #14]
 8007ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d004      	beq.n	8007ef4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007eea:	7bbb      	ldrb	r3, [r7, #14]
 8007eec:	4619      	mov	r1, r3
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f001 f867 	bl	8008fc2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f000 fca5 	bl	8008844 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	4798      	blx	r3
 8007f08:	4603      	mov	r3, r0
 8007f0a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8007f0c:	e004      	b.n	8007f18 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8007f0e:	6839      	ldr	r1, [r7, #0]
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fbe9 	bl	80086e8 <USBD_CtlError>
              break;
 8007f16:	e000      	b.n	8007f1a <USBD_StdEPReq+0x154>
              break;
 8007f18:	bf00      	nop
          }
          break;
 8007f1a:	e0ab      	b.n	8008074 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d002      	beq.n	8007f2e <USBD_StdEPReq+0x168>
 8007f28:	2b03      	cmp	r3, #3
 8007f2a:	d032      	beq.n	8007f92 <USBD_StdEPReq+0x1cc>
 8007f2c:	e097      	b.n	800805e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f2e:	7bbb      	ldrb	r3, [r7, #14]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d007      	beq.n	8007f44 <USBD_StdEPReq+0x17e>
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	2b80      	cmp	r3, #128	; 0x80
 8007f38:	d004      	beq.n	8007f44 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8007f3a:	6839      	ldr	r1, [r7, #0]
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fbd3 	bl	80086e8 <USBD_CtlError>
                break;
 8007f42:	e091      	b.n	8008068 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	da0b      	bge.n	8007f64 <USBD_StdEPReq+0x19e>
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	3310      	adds	r3, #16
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	4413      	add	r3, r2
 8007f60:	3304      	adds	r3, #4
 8007f62:	e00b      	b.n	8007f7c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f64:	7bbb      	ldrb	r3, [r7, #14]
 8007f66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	4413      	add	r3, r2
 8007f7a:	3304      	adds	r3, #4
 8007f7c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	2202      	movs	r2, #2
 8007f88:	4619      	mov	r1, r3
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fc1d 	bl	80087ca <USBD_CtlSendData>
              break;
 8007f90:	e06a      	b.n	8008068 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007f92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	da11      	bge.n	8007fbe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007f9a:	7bbb      	ldrb	r3, [r7, #14]
 8007f9c:	f003 020f 	and.w	r2, r3, #15
 8007fa0:	6879      	ldr	r1, [r7, #4]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	4413      	add	r3, r2
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	440b      	add	r3, r1
 8007fac:	3324      	adds	r3, #36	; 0x24
 8007fae:	881b      	ldrh	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d117      	bne.n	8007fe4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fb96 	bl	80086e8 <USBD_CtlError>
                  break;
 8007fbc:	e054      	b.n	8008068 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007fbe:	7bbb      	ldrb	r3, [r7, #14]
 8007fc0:	f003 020f 	and.w	r2, r3, #15
 8007fc4:	6879      	ldr	r1, [r7, #4]
 8007fc6:	4613      	mov	r3, r2
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	4413      	add	r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	440b      	add	r3, r1
 8007fd0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007fd4:	881b      	ldrh	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d104      	bne.n	8007fe4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fb83 	bl	80086e8 <USBD_CtlError>
                  break;
 8007fe2:	e041      	b.n	8008068 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fe4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	da0b      	bge.n	8008004 <USBD_StdEPReq+0x23e>
 8007fec:	7bbb      	ldrb	r3, [r7, #14]
 8007fee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	3310      	adds	r3, #16
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	4413      	add	r3, r2
 8008000:	3304      	adds	r3, #4
 8008002:	e00b      	b.n	800801c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008004:	7bbb      	ldrb	r3, [r7, #14]
 8008006:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800800a:	4613      	mov	r3, r2
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	4413      	add	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	4413      	add	r3, r2
 800801a:	3304      	adds	r3, #4
 800801c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800801e:	7bbb      	ldrb	r3, [r7, #14]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <USBD_StdEPReq+0x264>
 8008024:	7bbb      	ldrb	r3, [r7, #14]
 8008026:	2b80      	cmp	r3, #128	; 0x80
 8008028:	d103      	bne.n	8008032 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	e00e      	b.n	8008050 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008032:	7bbb      	ldrb	r3, [r7, #14]
 8008034:	4619      	mov	r1, r3
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 ffe2 	bl	8009000 <USBD_LL_IsStallEP>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d003      	beq.n	800804a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2201      	movs	r2, #1
 8008046:	601a      	str	r2, [r3, #0]
 8008048:	e002      	b.n	8008050 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2200      	movs	r2, #0
 800804e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	2202      	movs	r2, #2
 8008054:	4619      	mov	r1, r3
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 fbb7 	bl	80087ca <USBD_CtlSendData>
              break;
 800805c:	e004      	b.n	8008068 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fb41 	bl	80086e8 <USBD_CtlError>
              break;
 8008066:	bf00      	nop
          }
          break;
 8008068:	e004      	b.n	8008074 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800806a:	6839      	ldr	r1, [r7, #0]
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 fb3b 	bl	80086e8 <USBD_CtlError>
          break;
 8008072:	bf00      	nop
      }
      break;
 8008074:	e004      	b.n	8008080 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fb35 	bl	80086e8 <USBD_CtlError>
      break;
 800807e:	bf00      	nop
  }

  return ret;
 8008080:	7bfb      	ldrb	r3, [r7, #15]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
	...

0800808c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008096:	2300      	movs	r3, #0
 8008098:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800809e:	2300      	movs	r3, #0
 80080a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	885b      	ldrh	r3, [r3, #2]
 80080a6:	0a1b      	lsrs	r3, r3, #8
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	3b01      	subs	r3, #1
 80080ac:	2b06      	cmp	r3, #6
 80080ae:	f200 8128 	bhi.w	8008302 <USBD_GetDescriptor+0x276>
 80080b2:	a201      	add	r2, pc, #4	; (adr r2, 80080b8 <USBD_GetDescriptor+0x2c>)
 80080b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b8:	080080d5 	.word	0x080080d5
 80080bc:	080080ed 	.word	0x080080ed
 80080c0:	0800812d 	.word	0x0800812d
 80080c4:	08008303 	.word	0x08008303
 80080c8:	08008303 	.word	0x08008303
 80080cc:	080082a3 	.word	0x080082a3
 80080d0:	080082cf 	.word	0x080082cf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	7c12      	ldrb	r2, [r2, #16]
 80080e0:	f107 0108 	add.w	r1, r7, #8
 80080e4:	4610      	mov	r0, r2
 80080e6:	4798      	blx	r3
 80080e8:	60f8      	str	r0, [r7, #12]
      break;
 80080ea:	e112      	b.n	8008312 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	7c1b      	ldrb	r3, [r3, #16]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d10d      	bne.n	8008110 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080fc:	f107 0208 	add.w	r2, r7, #8
 8008100:	4610      	mov	r0, r2
 8008102:	4798      	blx	r3
 8008104:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	3301      	adds	r3, #1
 800810a:	2202      	movs	r2, #2
 800810c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800810e:	e100      	b.n	8008312 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008118:	f107 0208 	add.w	r2, r7, #8
 800811c:	4610      	mov	r0, r2
 800811e:	4798      	blx	r3
 8008120:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	3301      	adds	r3, #1
 8008126:	2202      	movs	r2, #2
 8008128:	701a      	strb	r2, [r3, #0]
      break;
 800812a:	e0f2      	b.n	8008312 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	885b      	ldrh	r3, [r3, #2]
 8008130:	b2db      	uxtb	r3, r3
 8008132:	2b05      	cmp	r3, #5
 8008134:	f200 80ac 	bhi.w	8008290 <USBD_GetDescriptor+0x204>
 8008138:	a201      	add	r2, pc, #4	; (adr r2, 8008140 <USBD_GetDescriptor+0xb4>)
 800813a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813e:	bf00      	nop
 8008140:	08008159 	.word	0x08008159
 8008144:	0800818d 	.word	0x0800818d
 8008148:	080081c1 	.word	0x080081c1
 800814c:	080081f5 	.word	0x080081f5
 8008150:	08008229 	.word	0x08008229
 8008154:	0800825d 	.word	0x0800825d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00b      	beq.n	800817c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	7c12      	ldrb	r2, [r2, #16]
 8008170:	f107 0108 	add.w	r1, r7, #8
 8008174:	4610      	mov	r0, r2
 8008176:	4798      	blx	r3
 8008178:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800817a:	e091      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800817c:	6839      	ldr	r1, [r7, #0]
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fab2 	bl	80086e8 <USBD_CtlError>
            err++;
 8008184:	7afb      	ldrb	r3, [r7, #11]
 8008186:	3301      	adds	r3, #1
 8008188:	72fb      	strb	r3, [r7, #11]
          break;
 800818a:	e089      	b.n	80082a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00b      	beq.n	80081b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	7c12      	ldrb	r2, [r2, #16]
 80081a4:	f107 0108 	add.w	r1, r7, #8
 80081a8:	4610      	mov	r0, r2
 80081aa:	4798      	blx	r3
 80081ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081ae:	e077      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081b0:	6839      	ldr	r1, [r7, #0]
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fa98 	bl	80086e8 <USBD_CtlError>
            err++;
 80081b8:	7afb      	ldrb	r3, [r7, #11]
 80081ba:	3301      	adds	r3, #1
 80081bc:	72fb      	strb	r3, [r7, #11]
          break;
 80081be:	e06f      	b.n	80082a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00b      	beq.n	80081e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	7c12      	ldrb	r2, [r2, #16]
 80081d8:	f107 0108 	add.w	r1, r7, #8
 80081dc:	4610      	mov	r0, r2
 80081de:	4798      	blx	r3
 80081e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081e2:	e05d      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081e4:	6839      	ldr	r1, [r7, #0]
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fa7e 	bl	80086e8 <USBD_CtlError>
            err++;
 80081ec:	7afb      	ldrb	r3, [r7, #11]
 80081ee:	3301      	adds	r3, #1
 80081f0:	72fb      	strb	r3, [r7, #11]
          break;
 80081f2:	e055      	b.n	80082a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00b      	beq.n	8008218 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	7c12      	ldrb	r2, [r2, #16]
 800820c:	f107 0108 	add.w	r1, r7, #8
 8008210:	4610      	mov	r0, r2
 8008212:	4798      	blx	r3
 8008214:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008216:	e043      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008218:	6839      	ldr	r1, [r7, #0]
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fa64 	bl	80086e8 <USBD_CtlError>
            err++;
 8008220:	7afb      	ldrb	r3, [r7, #11]
 8008222:	3301      	adds	r3, #1
 8008224:	72fb      	strb	r3, [r7, #11]
          break;
 8008226:	e03b      	b.n	80082a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00b      	beq.n	800824c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	7c12      	ldrb	r2, [r2, #16]
 8008240:	f107 0108 	add.w	r1, r7, #8
 8008244:	4610      	mov	r0, r2
 8008246:	4798      	blx	r3
 8008248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800824a:	e029      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800824c:	6839      	ldr	r1, [r7, #0]
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fa4a 	bl	80086e8 <USBD_CtlError>
            err++;
 8008254:	7afb      	ldrb	r3, [r7, #11]
 8008256:	3301      	adds	r3, #1
 8008258:	72fb      	strb	r3, [r7, #11]
          break;
 800825a:	e021      	b.n	80082a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00b      	beq.n	8008280 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	7c12      	ldrb	r2, [r2, #16]
 8008274:	f107 0108 	add.w	r1, r7, #8
 8008278:	4610      	mov	r0, r2
 800827a:	4798      	blx	r3
 800827c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800827e:	e00f      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008280:	6839      	ldr	r1, [r7, #0]
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fa30 	bl	80086e8 <USBD_CtlError>
            err++;
 8008288:	7afb      	ldrb	r3, [r7, #11]
 800828a:	3301      	adds	r3, #1
 800828c:	72fb      	strb	r3, [r7, #11]
          break;
 800828e:	e007      	b.n	80082a0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008290:	6839      	ldr	r1, [r7, #0]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 fa28 	bl	80086e8 <USBD_CtlError>
          err++;
 8008298:	7afb      	ldrb	r3, [r7, #11]
 800829a:	3301      	adds	r3, #1
 800829c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800829e:	bf00      	nop
      }
      break;
 80082a0:	e037      	b.n	8008312 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	7c1b      	ldrb	r3, [r3, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d109      	bne.n	80082be <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b2:	f107 0208 	add.w	r2, r7, #8
 80082b6:	4610      	mov	r0, r2
 80082b8:	4798      	blx	r3
 80082ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082bc:	e029      	b.n	8008312 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80082be:	6839      	ldr	r1, [r7, #0]
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fa11 	bl	80086e8 <USBD_CtlError>
        err++;
 80082c6:	7afb      	ldrb	r3, [r7, #11]
 80082c8:	3301      	adds	r3, #1
 80082ca:	72fb      	strb	r3, [r7, #11]
      break;
 80082cc:	e021      	b.n	8008312 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	7c1b      	ldrb	r3, [r3, #16]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d10d      	bne.n	80082f2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082de:	f107 0208 	add.w	r2, r7, #8
 80082e2:	4610      	mov	r0, r2
 80082e4:	4798      	blx	r3
 80082e6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	3301      	adds	r3, #1
 80082ec:	2207      	movs	r2, #7
 80082ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082f0:	e00f      	b.n	8008312 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80082f2:	6839      	ldr	r1, [r7, #0]
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f9f7 	bl	80086e8 <USBD_CtlError>
        err++;
 80082fa:	7afb      	ldrb	r3, [r7, #11]
 80082fc:	3301      	adds	r3, #1
 80082fe:	72fb      	strb	r3, [r7, #11]
      break;
 8008300:	e007      	b.n	8008312 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008302:	6839      	ldr	r1, [r7, #0]
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f9ef 	bl	80086e8 <USBD_CtlError>
      err++;
 800830a:	7afb      	ldrb	r3, [r7, #11]
 800830c:	3301      	adds	r3, #1
 800830e:	72fb      	strb	r3, [r7, #11]
      break;
 8008310:	bf00      	nop
  }

  if (err != 0U)
 8008312:	7afb      	ldrb	r3, [r7, #11]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d11e      	bne.n	8008356 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	88db      	ldrh	r3, [r3, #6]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d016      	beq.n	800834e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008320:	893b      	ldrh	r3, [r7, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00e      	beq.n	8008344 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	88da      	ldrh	r2, [r3, #6]
 800832a:	893b      	ldrh	r3, [r7, #8]
 800832c:	4293      	cmp	r3, r2
 800832e:	bf28      	it	cs
 8008330:	4613      	movcs	r3, r2
 8008332:	b29b      	uxth	r3, r3
 8008334:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008336:	893b      	ldrh	r3, [r7, #8]
 8008338:	461a      	mov	r2, r3
 800833a:	68f9      	ldr	r1, [r7, #12]
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 fa44 	bl	80087ca <USBD_CtlSendData>
 8008342:	e009      	b.n	8008358 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008344:	6839      	ldr	r1, [r7, #0]
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f9ce 	bl	80086e8 <USBD_CtlError>
 800834c:	e004      	b.n	8008358 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fa78 	bl	8008844 <USBD_CtlSendStatus>
 8008354:	e000      	b.n	8008358 <USBD_GetDescriptor+0x2cc>
    return;
 8008356:	bf00      	nop
  }
}
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop

08008360 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	889b      	ldrh	r3, [r3, #4]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d131      	bne.n	80083d6 <USBD_SetAddress+0x76>
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	88db      	ldrh	r3, [r3, #6]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d12d      	bne.n	80083d6 <USBD_SetAddress+0x76>
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	885b      	ldrh	r3, [r3, #2]
 800837e:	2b7f      	cmp	r3, #127	; 0x7f
 8008380:	d829      	bhi.n	80083d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	885b      	ldrh	r3, [r3, #2]
 8008386:	b2db      	uxtb	r3, r3
 8008388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800838c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b03      	cmp	r3, #3
 8008398:	d104      	bne.n	80083a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800839a:	6839      	ldr	r1, [r7, #0]
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 f9a3 	bl	80086e8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083a2:	e01d      	b.n	80083e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	7bfa      	ldrb	r2, [r7, #15]
 80083a8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
 80083ae:	4619      	mov	r1, r3
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 fe51 	bl	8009058 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fa44 	bl	8008844 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d004      	beq.n	80083cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2202      	movs	r2, #2
 80083c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083ca:	e009      	b.n	80083e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083d4:	e004      	b.n	80083e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80083d6:	6839      	ldr	r1, [r7, #0]
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f985 	bl	80086e8 <USBD_CtlError>
  }
}
 80083de:	bf00      	nop
 80083e0:	bf00      	nop
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	885b      	ldrh	r3, [r3, #2]
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	4b4c      	ldr	r3, [pc, #304]	; (8008530 <USBD_SetConfig+0x148>)
 80083fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008400:	4b4b      	ldr	r3, [pc, #300]	; (8008530 <USBD_SetConfig+0x148>)
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d905      	bls.n	8008414 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008408:	6839      	ldr	r1, [r7, #0]
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f96c 	bl	80086e8 <USBD_CtlError>
    return USBD_FAIL;
 8008410:	2303      	movs	r3, #3
 8008412:	e088      	b.n	8008526 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800841a:	b2db      	uxtb	r3, r3
 800841c:	2b02      	cmp	r3, #2
 800841e:	d002      	beq.n	8008426 <USBD_SetConfig+0x3e>
 8008420:	2b03      	cmp	r3, #3
 8008422:	d025      	beq.n	8008470 <USBD_SetConfig+0x88>
 8008424:	e071      	b.n	800850a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008426:	4b42      	ldr	r3, [pc, #264]	; (8008530 <USBD_SetConfig+0x148>)
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d01c      	beq.n	8008468 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800842e:	4b40      	ldr	r3, [pc, #256]	; (8008530 <USBD_SetConfig+0x148>)
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	461a      	mov	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008438:	4b3d      	ldr	r3, [pc, #244]	; (8008530 <USBD_SetConfig+0x148>)
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	4619      	mov	r1, r3
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f7ff f949 	bl	80076d6 <USBD_SetClassConfig>
 8008444:	4603      	mov	r3, r0
 8008446:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008448:	7bfb      	ldrb	r3, [r7, #15]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d004      	beq.n	8008458 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800844e:	6839      	ldr	r1, [r7, #0]
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 f949 	bl	80086e8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008456:	e065      	b.n	8008524 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f9f3 	bl	8008844 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2203      	movs	r2, #3
 8008462:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008466:	e05d      	b.n	8008524 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f9eb 	bl	8008844 <USBD_CtlSendStatus>
      break;
 800846e:	e059      	b.n	8008524 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008470:	4b2f      	ldr	r3, [pc, #188]	; (8008530 <USBD_SetConfig+0x148>)
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d112      	bne.n	800849e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2202      	movs	r2, #2
 800847c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008480:	4b2b      	ldr	r3, [pc, #172]	; (8008530 <USBD_SetConfig+0x148>)
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	461a      	mov	r2, r3
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800848a:	4b29      	ldr	r3, [pc, #164]	; (8008530 <USBD_SetConfig+0x148>)
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7ff f93c 	bl	800770e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f9d4 	bl	8008844 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800849c:	e042      	b.n	8008524 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800849e:	4b24      	ldr	r3, [pc, #144]	; (8008530 <USBD_SetConfig+0x148>)
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	461a      	mov	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d02a      	beq.n	8008502 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff f92a 	bl	800770e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80084ba:	4b1d      	ldr	r3, [pc, #116]	; (8008530 <USBD_SetConfig+0x148>)
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	461a      	mov	r2, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80084c4:	4b1a      	ldr	r3, [pc, #104]	; (8008530 <USBD_SetConfig+0x148>)
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff f903 	bl	80076d6 <USBD_SetClassConfig>
 80084d0:	4603      	mov	r3, r0
 80084d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80084d4:	7bfb      	ldrb	r3, [r7, #15]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00f      	beq.n	80084fa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80084da:	6839      	ldr	r1, [r7, #0]
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f903 	bl	80086e8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff f90f 	bl	800770e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80084f8:	e014      	b.n	8008524 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f9a2 	bl	8008844 <USBD_CtlSendStatus>
      break;
 8008500:	e010      	b.n	8008524 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 f99e 	bl	8008844 <USBD_CtlSendStatus>
      break;
 8008508:	e00c      	b.n	8008524 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800850a:	6839      	ldr	r1, [r7, #0]
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f8eb 	bl	80086e8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008512:	4b07      	ldr	r3, [pc, #28]	; (8008530 <USBD_SetConfig+0x148>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	4619      	mov	r1, r3
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f7ff f8f8 	bl	800770e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800851e:	2303      	movs	r3, #3
 8008520:	73fb      	strb	r3, [r7, #15]
      break;
 8008522:	bf00      	nop
  }

  return ret;
 8008524:	7bfb      	ldrb	r3, [r7, #15]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	200005c0 	.word	0x200005c0

08008534 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b082      	sub	sp, #8
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	88db      	ldrh	r3, [r3, #6]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d004      	beq.n	8008550 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f8cd 	bl	80086e8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800854e:	e023      	b.n	8008598 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008556:	b2db      	uxtb	r3, r3
 8008558:	2b02      	cmp	r3, #2
 800855a:	dc02      	bgt.n	8008562 <USBD_GetConfig+0x2e>
 800855c:	2b00      	cmp	r3, #0
 800855e:	dc03      	bgt.n	8008568 <USBD_GetConfig+0x34>
 8008560:	e015      	b.n	800858e <USBD_GetConfig+0x5a>
 8008562:	2b03      	cmp	r3, #3
 8008564:	d00b      	beq.n	800857e <USBD_GetConfig+0x4a>
 8008566:	e012      	b.n	800858e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	3308      	adds	r3, #8
 8008572:	2201      	movs	r2, #1
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f927 	bl	80087ca <USBD_CtlSendData>
        break;
 800857c:	e00c      	b.n	8008598 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	3304      	adds	r3, #4
 8008582:	2201      	movs	r2, #1
 8008584:	4619      	mov	r1, r3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f91f 	bl	80087ca <USBD_CtlSendData>
        break;
 800858c:	e004      	b.n	8008598 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800858e:	6839      	ldr	r1, [r7, #0]
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 f8a9 	bl	80086e8 <USBD_CtlError>
        break;
 8008596:	bf00      	nop
}
 8008598:	bf00      	nop
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	3b01      	subs	r3, #1
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d81e      	bhi.n	80085f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	88db      	ldrh	r3, [r3, #6]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d004      	beq.n	80085ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80085c0:	6839      	ldr	r1, [r7, #0]
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f890 	bl	80086e8 <USBD_CtlError>
        break;
 80085c8:	e01a      	b.n	8008600 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d005      	beq.n	80085e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	f043 0202 	orr.w	r2, r3, #2
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	330c      	adds	r3, #12
 80085ea:	2202      	movs	r2, #2
 80085ec:	4619      	mov	r1, r3
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 f8eb 	bl	80087ca <USBD_CtlSendData>
      break;
 80085f4:	e004      	b.n	8008600 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80085f6:	6839      	ldr	r1, [r7, #0]
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f875 	bl	80086e8 <USBD_CtlError>
      break;
 80085fe:	bf00      	nop
  }
}
 8008600:	bf00      	nop
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	885b      	ldrh	r3, [r3, #2]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d106      	bne.n	8008628 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 f90e 	bl	8008844 <USBD_CtlSendStatus>
  }
}
 8008628:	bf00      	nop
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008640:	b2db      	uxtb	r3, r3
 8008642:	3b01      	subs	r3, #1
 8008644:	2b02      	cmp	r3, #2
 8008646:	d80b      	bhi.n	8008660 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	885b      	ldrh	r3, [r3, #2]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d10c      	bne.n	800866a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f8f3 	bl	8008844 <USBD_CtlSendStatus>
      }
      break;
 800865e:	e004      	b.n	800866a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008660:	6839      	ldr	r1, [r7, #0]
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 f840 	bl	80086e8 <USBD_CtlError>
      break;
 8008668:	e000      	b.n	800866c <USBD_ClrFeature+0x3c>
      break;
 800866a:	bf00      	nop
  }
}
 800866c:	bf00      	nop
 800866e:	3708      	adds	r7, #8
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	781a      	ldrb	r2, [r3, #0]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	3301      	adds	r3, #1
 800868e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	781a      	ldrb	r2, [r3, #0]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	3301      	adds	r3, #1
 800869c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800869e:	68f8      	ldr	r0, [r7, #12]
 80086a0:	f7ff fabc 	bl	8007c1c <SWAPBYTE>
 80086a4:	4603      	mov	r3, r0
 80086a6:	461a      	mov	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	3301      	adds	r3, #1
 80086b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	3301      	adds	r3, #1
 80086b6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	f7ff faaf 	bl	8007c1c <SWAPBYTE>
 80086be:	4603      	mov	r3, r0
 80086c0:	461a      	mov	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3301      	adds	r3, #1
 80086ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f7ff faa2 	bl	8007c1c <SWAPBYTE>
 80086d8:	4603      	mov	r3, r0
 80086da:	461a      	mov	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	80da      	strh	r2, [r3, #6]
}
 80086e0:	bf00      	nop
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80086f2:	2180      	movs	r1, #128	; 0x80
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fc45 	bl	8008f84 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80086fa:	2100      	movs	r1, #0
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 fc41 	bl	8008f84 <USBD_LL_StallEP>
}
 8008702:	bf00      	nop
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b086      	sub	sp, #24
 800870e:	af00      	add	r7, sp, #0
 8008710:	60f8      	str	r0, [r7, #12]
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d036      	beq.n	800878e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008724:	6938      	ldr	r0, [r7, #16]
 8008726:	f000 f836 	bl	8008796 <USBD_GetLen>
 800872a:	4603      	mov	r3, r0
 800872c:	3301      	adds	r3, #1
 800872e:	b29b      	uxth	r3, r3
 8008730:	005b      	lsls	r3, r3, #1
 8008732:	b29a      	uxth	r2, r3
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008738:	7dfb      	ldrb	r3, [r7, #23]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	4413      	add	r3, r2
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	7812      	ldrb	r2, [r2, #0]
 8008742:	701a      	strb	r2, [r3, #0]
  idx++;
 8008744:	7dfb      	ldrb	r3, [r7, #23]
 8008746:	3301      	adds	r3, #1
 8008748:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	4413      	add	r3, r2
 8008750:	2203      	movs	r2, #3
 8008752:	701a      	strb	r2, [r3, #0]
  idx++;
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	3301      	adds	r3, #1
 8008758:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800875a:	e013      	b.n	8008784 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800875c:	7dfb      	ldrb	r3, [r7, #23]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4413      	add	r3, r2
 8008762:	693a      	ldr	r2, [r7, #16]
 8008764:	7812      	ldrb	r2, [r2, #0]
 8008766:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	3301      	adds	r3, #1
 800876c:	613b      	str	r3, [r7, #16]
    idx++;
 800876e:	7dfb      	ldrb	r3, [r7, #23]
 8008770:	3301      	adds	r3, #1
 8008772:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008774:	7dfb      	ldrb	r3, [r7, #23]
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	4413      	add	r3, r2
 800877a:	2200      	movs	r2, #0
 800877c:	701a      	strb	r2, [r3, #0]
    idx++;
 800877e:	7dfb      	ldrb	r3, [r7, #23]
 8008780:	3301      	adds	r3, #1
 8008782:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1e7      	bne.n	800875c <USBD_GetString+0x52>
 800878c:	e000      	b.n	8008790 <USBD_GetString+0x86>
    return;
 800878e:	bf00      	nop
  }
}
 8008790:	3718      	adds	r7, #24
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008796:	b480      	push	{r7}
 8008798:	b085      	sub	sp, #20
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800879e:	2300      	movs	r3, #0
 80087a0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80087a6:	e005      	b.n	80087b4 <USBD_GetLen+0x1e>
  {
    len++;
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	3301      	adds	r3, #1
 80087ac:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	3301      	adds	r3, #1
 80087b2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1f5      	bne.n	80087a8 <USBD_GetLen+0x12>
  }

  return len;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr

080087ca <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b084      	sub	sp, #16
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	60f8      	str	r0, [r7, #12]
 80087d2:	60b9      	str	r1, [r7, #8]
 80087d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2202      	movs	r2, #2
 80087da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	2100      	movs	r1, #0
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f000 fc50 	bl	8009096 <USBD_LL_Transmit>

  return USBD_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3710      	adds	r7, #16
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	2100      	movs	r1, #0
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f000 fc3f 	bl	8009096 <USBD_LL_Transmit>

  return USBD_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b084      	sub	sp, #16
 8008826:	af00      	add	r7, sp, #0
 8008828:	60f8      	str	r0, [r7, #12]
 800882a:	60b9      	str	r1, [r7, #8]
 800882c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	2100      	movs	r1, #0
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 fc4f 	bl	80090d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b082      	sub	sp, #8
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2204      	movs	r2, #4
 8008850:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008854:	2300      	movs	r3, #0
 8008856:	2200      	movs	r2, #0
 8008858:	2100      	movs	r1, #0
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fc1b 	bl	8009096 <USBD_LL_Transmit>

  return USBD_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3708      	adds	r7, #8
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b082      	sub	sp, #8
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2205      	movs	r2, #5
 8008876:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800887a:	2300      	movs	r3, #0
 800887c:	2200      	movs	r2, #0
 800887e:	2100      	movs	r1, #0
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fc29 	bl	80090d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3708      	adds	r7, #8
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <MX_USB_DEVICE_Init>:

/*
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */
void MX_USB_DEVICE_Init(void) {
 8008890:	b580      	push	{r7, lr}
 8008892:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

    /* USER CODE END USB_DEVICE_Init_PreTreatment */

    /* Init Device Library, add supported class and start the library. */
    if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK) {
 8008894:	2200      	movs	r2, #0
 8008896:	4912      	ldr	r1, [pc, #72]	; (80088e0 <MX_USB_DEVICE_Init+0x50>)
 8008898:	4812      	ldr	r0, [pc, #72]	; (80088e4 <MX_USB_DEVICE_Init+0x54>)
 800889a:	f7fe feae 	bl	80075fa <USBD_Init>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <MX_USB_DEVICE_Init+0x18>
        Error_Handler();
 80088a4:	f7f8 ff50 	bl	8001748 <Error_Handler>
    }
    if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_Midi_ClassDriver) != USBD_OK) {
 80088a8:	490f      	ldr	r1, [pc, #60]	; (80088e8 <MX_USB_DEVICE_Init+0x58>)
 80088aa:	480e      	ldr	r0, [pc, #56]	; (80088e4 <MX_USB_DEVICE_Init+0x54>)
 80088ac:	f7fe fed5 	bl	800765a <USBD_RegisterClass>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <MX_USB_DEVICE_Init+0x2a>
        Error_Handler();
 80088b6:	f7f8 ff47 	bl	8001748 <Error_Handler>
    }
    if (USBD_Midi_RegisterInterface(&hUsbDeviceFS, &USBD_Midi_fops) != USBD_OK) {
 80088ba:	490c      	ldr	r1, [pc, #48]	; (80088ec <MX_USB_DEVICE_Init+0x5c>)
 80088bc:	4809      	ldr	r0, [pc, #36]	; (80088e4 <MX_USB_DEVICE_Init+0x54>)
 80088be:	f7fe fe85 	bl	80075cc <USBD_Midi_RegisterInterface>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <MX_USB_DEVICE_Init+0x3c>
        Error_Handler();
 80088c8:	f7f8 ff3e 	bl	8001748 <Error_Handler>
    }
    if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80088cc:	4805      	ldr	r0, [pc, #20]	; (80088e4 <MX_USB_DEVICE_Init+0x54>)
 80088ce:	f7fe feeb 	bl	80076a8 <USBD_Start>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d001      	beq.n	80088dc <MX_USB_DEVICE_Init+0x4c>
        Error_Handler();
 80088d8:	f7f8 ff36 	bl	8001748 <Error_Handler>
    }

    /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

    /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80088dc:	bf00      	nop
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	200000d8 	.word	0x200000d8
 80088e4:	200022e4 	.word	0x200022e4
 80088e8:	2000002c 	.word	0x2000002c
 80088ec:	20000128 	.word	0x20000128

080088f0 <MX_USB_Send_Midi>:

void MX_USB_Send_Midi(uint8_t channel, uint8_t cc, uint8_t value) {
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	4603      	mov	r3, r0
 80088f8:	71fb      	strb	r3, [r7, #7]
 80088fa:	460b      	mov	r3, r1
 80088fc:	71bb      	strb	r3, [r7, #6]
 80088fe:	4613      	mov	r3, r2
 8008900:	717b      	strb	r3, [r7, #5]
    uint8_t buffer[4];
    const uint8_t usbFrame = (0 << 4) | 0x0B;
 8008902:	230b      	movs	r3, #11
 8008904:	73fb      	strb	r3, [r7, #15]
    const uint8_t midiCommand = 0xB0 | channel;
 8008906:	79fb      	ldrb	r3, [r7, #7]
 8008908:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800890c:	73bb      	strb	r3, [r7, #14]

    buffer[0] = usbFrame;
 800890e:	7bfb      	ldrb	r3, [r7, #15]
 8008910:	723b      	strb	r3, [r7, #8]
    buffer[1] = midiCommand;
 8008912:	7bbb      	ldrb	r3, [r7, #14]
 8008914:	727b      	strb	r3, [r7, #9]
    buffer[2] = cc;
 8008916:	79bb      	ldrb	r3, [r7, #6]
 8008918:	72bb      	strb	r3, [r7, #10]
    buffer[3] = value;
 800891a:	797b      	ldrb	r3, [r7, #5]
 800891c:	72fb      	strb	r3, [r7, #11]

    switch (USBD_LL_Transmit(&hUsbDeviceFS, MIDI_IN_EP, buffer, 4)) {
 800891e:	f107 0208 	add.w	r2, r7, #8
 8008922:	2304      	movs	r3, #4
 8008924:	2181      	movs	r1, #129	; 0x81
 8008926:	4810      	ldr	r0, [pc, #64]	; (8008968 <MX_USB_Send_Midi+0x78>)
 8008928:	f000 fbb5 	bl	8009096 <USBD_LL_Transmit>
 800892c:	4603      	mov	r3, r0
 800892e:	2b03      	cmp	r3, #3
 8008930:	d00a      	beq.n	8008948 <MX_USB_Send_Midi+0x58>
 8008932:	2b03      	cmp	r3, #3
 8008934:	dc10      	bgt.n	8008958 <MX_USB_Send_Midi+0x68>
 8008936:	2b00      	cmp	r3, #0
 8008938:	d002      	beq.n	8008940 <MX_USB_Send_Midi+0x50>
 800893a:	2b01      	cmp	r3, #1
 800893c:	d008      	beq.n	8008950 <MX_USB_Send_Midi+0x60>
 800893e:	e00b      	b.n	8008958 <MX_USB_Send_Midi+0x68>
    //FIXME use errorhandler!
    case USBD_OK:
        printf("ok\n");
 8008940:	480a      	ldr	r0, [pc, #40]	; (800896c <MX_USB_Send_Midi+0x7c>)
 8008942:	f000 fd89 	bl	8009458 <puts>
        break;
 8008946:	e00b      	b.n	8008960 <MX_USB_Send_Midi+0x70>
    case USBD_FAIL:
        printf("USB SEND FAIL\n");
 8008948:	4809      	ldr	r0, [pc, #36]	; (8008970 <MX_USB_Send_Midi+0x80>)
 800894a:	f000 fd85 	bl	8009458 <puts>
        break;
 800894e:	e007      	b.n	8008960 <MX_USB_Send_Midi+0x70>
    case USBD_BUSY:
        printf("USB SEND BUS\n");
 8008950:	4808      	ldr	r0, [pc, #32]	; (8008974 <MX_USB_Send_Midi+0x84>)
 8008952:	f000 fd81 	bl	8009458 <puts>
        break;
 8008956:	e003      	b.n	8008960 <MX_USB_Send_Midi+0x70>
    default:
        printf("USB SEND ERROR DEFAULT CASE\n");
 8008958:	4807      	ldr	r0, [pc, #28]	; (8008978 <MX_USB_Send_Midi+0x88>)
 800895a:	f000 fd7d 	bl	8009458 <puts>
    }
}
 800895e:	bf00      	nop
 8008960:	bf00      	nop
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	200022e4 	.word	0x200022e4
 800896c:	0800a460 	.word	0x0800a460
 8008970:	0800a464 	.word	0x0800a464
 8008974:	0800a474 	.word	0x0800a474
 8008978:	0800a484 	.word	0x0800a484

0800897c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	4603      	mov	r3, r0
 8008984:	6039      	str	r1, [r7, #0]
 8008986:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	2212      	movs	r2, #18
 800898c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800898e:	4b03      	ldr	r3, [pc, #12]	; (800899c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008990:	4618      	mov	r0, r3
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr
 800899c:	200000f4 	.word	0x200000f4

080089a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4603      	mov	r3, r0
 80089a8:	6039      	str	r1, [r7, #0]
 80089aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	2204      	movs	r2, #4
 80089b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80089b2:	4b03      	ldr	r3, [pc, #12]	; (80089c0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	20000108 	.word	0x20000108

080089c4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	4603      	mov	r3, r0
 80089cc:	6039      	str	r1, [r7, #0]
 80089ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80089d0:	79fb      	ldrb	r3, [r7, #7]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d105      	bne.n	80089e2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4907      	ldr	r1, [pc, #28]	; (80089f8 <USBD_FS_ProductStrDescriptor+0x34>)
 80089da:	4808      	ldr	r0, [pc, #32]	; (80089fc <USBD_FS_ProductStrDescriptor+0x38>)
 80089dc:	f7ff fe95 	bl	800870a <USBD_GetString>
 80089e0:	e004      	b.n	80089ec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089e2:	683a      	ldr	r2, [r7, #0]
 80089e4:	4904      	ldr	r1, [pc, #16]	; (80089f8 <USBD_FS_ProductStrDescriptor+0x34>)
 80089e6:	4805      	ldr	r0, [pc, #20]	; (80089fc <USBD_FS_ProductStrDescriptor+0x38>)
 80089e8:	f7ff fe8f 	bl	800870a <USBD_GetString>
  }
  return USBD_StrDesc;
 80089ec:	4b02      	ldr	r3, [pc, #8]	; (80089f8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	200025b4 	.word	0x200025b4
 80089fc:	0800a4a0 	.word	0x0800a4a0

08008a00 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	4904      	ldr	r1, [pc, #16]	; (8008a20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008a10:	4804      	ldr	r0, [pc, #16]	; (8008a24 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008a12:	f7ff fe7a 	bl	800870a <USBD_GetString>
  return USBD_StrDesc;
 8008a16:	4b02      	ldr	r3, [pc, #8]	; (8008a20 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3708      	adds	r7, #8
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	200025b4 	.word	0x200025b4
 8008a24:	0800a4b4 	.word	0x0800a4b4

08008a28 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	4603      	mov	r3, r0
 8008a30:	6039      	str	r1, [r7, #0]
 8008a32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	221a      	movs	r2, #26
 8008a38:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a3a:	f000 f843 	bl	8008ac4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a3e:	4b02      	ldr	r3, [pc, #8]	; (8008a48 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3708      	adds	r7, #8
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	2000010c 	.word	0x2000010c

08008a4c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	4603      	mov	r3, r0
 8008a54:	6039      	str	r1, [r7, #0]
 8008a56:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d105      	bne.n	8008a6a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	4907      	ldr	r1, [pc, #28]	; (8008a80 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a62:	4808      	ldr	r0, [pc, #32]	; (8008a84 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a64:	f7ff fe51 	bl	800870a <USBD_GetString>
 8008a68:	e004      	b.n	8008a74 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a6a:	683a      	ldr	r2, [r7, #0]
 8008a6c:	4904      	ldr	r1, [pc, #16]	; (8008a80 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a6e:	4805      	ldr	r0, [pc, #20]	; (8008a84 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a70:	f7ff fe4b 	bl	800870a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a74:	4b02      	ldr	r3, [pc, #8]	; (8008a80 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3708      	adds	r7, #8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	200025b4 	.word	0x200025b4
 8008a84:	0800a4c8 	.word	0x0800a4c8

08008a88 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	6039      	str	r1, [r7, #0]
 8008a92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d105      	bne.n	8008aa6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a9a:	683a      	ldr	r2, [r7, #0]
 8008a9c:	4907      	ldr	r1, [pc, #28]	; (8008abc <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a9e:	4808      	ldr	r0, [pc, #32]	; (8008ac0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008aa0:	f7ff fe33 	bl	800870a <USBD_GetString>
 8008aa4:	e004      	b.n	8008ab0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	4904      	ldr	r1, [pc, #16]	; (8008abc <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008aaa:	4805      	ldr	r0, [pc, #20]	; (8008ac0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008aac:	f7ff fe2d 	bl	800870a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ab0:	4b02      	ldr	r3, [pc, #8]	; (8008abc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3708      	adds	r7, #8
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	200025b4 	.word	0x200025b4
 8008ac0:	0800a4d8 	.word	0x0800a4d8

08008ac4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008aca:	4b0f      	ldr	r3, [pc, #60]	; (8008b08 <Get_SerialNum+0x44>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008ad0:	4b0e      	ldr	r3, [pc, #56]	; (8008b0c <Get_SerialNum+0x48>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008ad6:	4b0e      	ldr	r3, [pc, #56]	; (8008b10 <Get_SerialNum+0x4c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4413      	add	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d009      	beq.n	8008afe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008aea:	2208      	movs	r2, #8
 8008aec:	4909      	ldr	r1, [pc, #36]	; (8008b14 <Get_SerialNum+0x50>)
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f000 f814 	bl	8008b1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008af4:	2204      	movs	r2, #4
 8008af6:	4908      	ldr	r1, [pc, #32]	; (8008b18 <Get_SerialNum+0x54>)
 8008af8:	68b8      	ldr	r0, [r7, #8]
 8008afa:	f000 f80f 	bl	8008b1c <IntToUnicode>
  }
}
 8008afe:	bf00      	nop
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	1fff7a10 	.word	0x1fff7a10
 8008b0c:	1fff7a14 	.word	0x1fff7a14
 8008b10:	1fff7a18 	.word	0x1fff7a18
 8008b14:	2000010e 	.word	0x2000010e
 8008b18:	2000011e 	.word	0x2000011e

08008b1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b087      	sub	sp, #28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008b2e:	2300      	movs	r3, #0
 8008b30:	75fb      	strb	r3, [r7, #23]
 8008b32:	e027      	b.n	8008b84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	0f1b      	lsrs	r3, r3, #28
 8008b38:	2b09      	cmp	r3, #9
 8008b3a:	d80b      	bhi.n	8008b54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	0f1b      	lsrs	r3, r3, #28
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	7dfb      	ldrb	r3, [r7, #23]
 8008b44:	005b      	lsls	r3, r3, #1
 8008b46:	4619      	mov	r1, r3
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	440b      	add	r3, r1
 8008b4c:	3230      	adds	r2, #48	; 0x30
 8008b4e:	b2d2      	uxtb	r2, r2
 8008b50:	701a      	strb	r2, [r3, #0]
 8008b52:	e00a      	b.n	8008b6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	0f1b      	lsrs	r3, r3, #28
 8008b58:	b2da      	uxtb	r2, r3
 8008b5a:	7dfb      	ldrb	r3, [r7, #23]
 8008b5c:	005b      	lsls	r3, r3, #1
 8008b5e:	4619      	mov	r1, r3
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	440b      	add	r3, r1
 8008b64:	3237      	adds	r2, #55	; 0x37
 8008b66:	b2d2      	uxtb	r2, r2
 8008b68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	011b      	lsls	r3, r3, #4
 8008b6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b70:	7dfb      	ldrb	r3, [r7, #23]
 8008b72:	005b      	lsls	r3, r3, #1
 8008b74:	3301      	adds	r3, #1
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	4413      	add	r3, r2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b7e:	7dfb      	ldrb	r3, [r7, #23]
 8008b80:	3301      	adds	r3, #1
 8008b82:	75fb      	strb	r3, [r7, #23]
 8008b84:	7dfa      	ldrb	r2, [r7, #23]
 8008b86:	79fb      	ldrb	r3, [r7, #7]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d3d3      	bcc.n	8008b34 <IntToUnicode+0x18>
  }
}
 8008b8c:	bf00      	nop
 8008b8e:	bf00      	nop
 8008b90:	371c      	adds	r7, #28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <Midi_Receive>:
extern USBD_HandleTypeDef USBD_Device;
USBD_Midi_ItfTypeDef USBD_Midi_fops = {
	Midi_Receive,
};

static int8_t Midi_Receive(uint8_t *msg, uint32_t len) {
 8008b9a:	b480      	push	{r7}
 8008b9c:	b083      	sub	sp, #12
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	6039      	str	r1, [r7, #0]
		break;
	default:
		break;
	}
*/
	return 0;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
	...

08008bb4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b08a      	sub	sp, #40	; 0x28
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008bbc:	f107 0314 	add.w	r3, r7, #20
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	601a      	str	r2, [r3, #0]
 8008bc4:	605a      	str	r2, [r3, #4]
 8008bc6:	609a      	str	r2, [r3, #8]
 8008bc8:	60da      	str	r2, [r3, #12]
 8008bca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008bd4:	d13a      	bne.n	8008c4c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	613b      	str	r3, [r7, #16]
 8008bda:	4b1e      	ldr	r3, [pc, #120]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bde:	4a1d      	ldr	r2, [pc, #116]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008be0:	f043 0301 	orr.w	r3, r3, #1
 8008be4:	6313      	str	r3, [r2, #48]	; 0x30
 8008be6:	4b1b      	ldr	r3, [pc, #108]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	613b      	str	r3, [r7, #16]
 8008bf0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8008bf2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c00:	2300      	movs	r3, #0
 8008c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008c04:	230a      	movs	r3, #10
 8008c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c08:	f107 0314 	add.w	r3, r7, #20
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	4812      	ldr	r0, [pc, #72]	; (8008c58 <HAL_PCD_MspInit+0xa4>)
 8008c10:	f7fa f9d0 	bl	8002fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008c14:	4b0f      	ldr	r3, [pc, #60]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c18:	4a0e      	ldr	r2, [pc, #56]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c1e:	6353      	str	r3, [r2, #52]	; 0x34
 8008c20:	2300      	movs	r3, #0
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	4b0b      	ldr	r3, [pc, #44]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c28:	4a0a      	ldr	r2, [pc, #40]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008c2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c2e:	6453      	str	r3, [r2, #68]	; 0x44
 8008c30:	4b08      	ldr	r3, [pc, #32]	; (8008c54 <HAL_PCD_MspInit+0xa0>)
 8008c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c38:	60fb      	str	r3, [r7, #12]
 8008c3a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2100      	movs	r1, #0
 8008c40:	2043      	movs	r0, #67	; 0x43
 8008c42:	f7fa f980 	bl	8002f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c46:	2043      	movs	r0, #67	; 0x43
 8008c48:	f7fa f999 	bl	8002f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c4c:	bf00      	nop
 8008c4e:	3728      	adds	r7, #40	; 0x28
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	40023800 	.word	0x40023800
 8008c58:	40020000 	.word	0x40020000

08008c5c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c70:	4619      	mov	r1, r3
 8008c72:	4610      	mov	r0, r2
 8008c74:	f7fe fd63 	bl	800773e <USBD_LL_SetupStage>
}
 8008c78:	bf00      	nop
 8008c7a:	3708      	adds	r7, #8
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	460b      	mov	r3, r1
 8008c8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008c92:	78fa      	ldrb	r2, [r7, #3]
 8008c94:	6879      	ldr	r1, [r7, #4]
 8008c96:	4613      	mov	r3, r2
 8008c98:	00db      	lsls	r3, r3, #3
 8008c9a:	1a9b      	subs	r3, r3, r2
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	440b      	add	r3, r1
 8008ca0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	78fb      	ldrb	r3, [r7, #3]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f7fe fd9d 	bl	80077e8 <USBD_LL_DataOutStage>
}
 8008cae:	bf00      	nop
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b082      	sub	sp, #8
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	6879      	ldr	r1, [r7, #4]
 8008ccc:	4613      	mov	r3, r2
 8008cce:	00db      	lsls	r3, r3, #3
 8008cd0:	1a9b      	subs	r3, r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	440b      	add	r3, r1
 8008cd6:	3348      	adds	r3, #72	; 0x48
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	78fb      	ldrb	r3, [r7, #3]
 8008cdc:	4619      	mov	r1, r3
 8008cde:	f7fe fde6 	bl	80078ae <USBD_LL_DataInStage>
}
 8008ce2:	bf00      	nop
 8008ce4:	3708      	adds	r7, #8
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b082      	sub	sp, #8
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7fe fefa 	bl	8007af2 <USBD_LL_SOF>
}
 8008cfe:	bf00      	nop
 8008d00:	3708      	adds	r7, #8
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d001      	beq.n	8008d1e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008d1a:	f7f8 fd15 	bl	8001748 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d24:	7bfa      	ldrb	r2, [r7, #15]
 8008d26:	4611      	mov	r1, r2
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fe fea4 	bl	8007a76 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7fe fe50 	bl	80079da <USBD_LL_Reset>
}
 8008d3a:	bf00      	nop
 8008d3c:	3710      	adds	r7, #16
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
	...

08008d44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fe9f 	bl	8007a96 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	6812      	ldr	r2, [r2, #0]
 8008d66:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008d6a:	f043 0301 	orr.w	r3, r3, #1
 8008d6e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a1b      	ldr	r3, [r3, #32]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d005      	beq.n	8008d84 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d78:	4b04      	ldr	r3, [pc, #16]	; (8008d8c <HAL_PCD_SuspendCallback+0x48>)
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	4a03      	ldr	r2, [pc, #12]	; (8008d8c <HAL_PCD_SuspendCallback+0x48>)
 8008d7e:	f043 0306 	orr.w	r3, r3, #6
 8008d82:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d84:	bf00      	nop
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	e000ed00 	.word	0xe000ed00

08008d90 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7fe fe8f 	bl	8007ac2 <USBD_LL_Resume>
}
 8008da4:	bf00      	nop
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	460b      	mov	r3, r1
 8008db6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008dbe:	78fa      	ldrb	r2, [r7, #3]
 8008dc0:	4611      	mov	r1, r2
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f7fe fedd 	bl	8007b82 <USBD_LL_IsoOUTIncomplete>
}
 8008dc8:	bf00      	nop
 8008dca:	3708      	adds	r7, #8
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b082      	sub	sp, #8
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008de2:	78fa      	ldrb	r2, [r7, #3]
 8008de4:	4611      	mov	r1, r2
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fe fea5 	bl	8007b36 <USBD_LL_IsoINIncomplete>
}
 8008dec:	bf00      	nop
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7fe fee3 	bl	8007bce <USBD_LL_DevConnected>
}
 8008e08:	bf00      	nop
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7fe fee0 	bl	8007be4 <USBD_LL_DevDisconnected>
}
 8008e24:	bf00      	nop
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d13c      	bne.n	8008eb6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008e3c:	4a20      	ldr	r2, [pc, #128]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a1e      	ldr	r2, [pc, #120]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e48:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008e4c:	4b1c      	ldr	r3, [pc, #112]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e4e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008e52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008e54:	4b1a      	ldr	r3, [pc, #104]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e56:	2204      	movs	r2, #4
 8008e58:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008e5a:	4b19      	ldr	r3, [pc, #100]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e5c:	2202      	movs	r2, #2
 8008e5e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e60:	4b17      	ldr	r3, [pc, #92]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e66:	4b16      	ldr	r3, [pc, #88]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e68:	2202      	movs	r2, #2
 8008e6a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008e6c:	4b14      	ldr	r3, [pc, #80]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e6e:	2200      	movs	r2, #0
 8008e70:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e72:	4b13      	ldr	r3, [pc, #76]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e78:	4b11      	ldr	r3, [pc, #68]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008e7e:	4b10      	ldr	r3, [pc, #64]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e84:	4b0e      	ldr	r3, [pc, #56]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e86:	2200      	movs	r2, #0
 8008e88:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e8a:	480d      	ldr	r0, [pc, #52]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e8c:	f7fa fff1 	bl	8003e72 <HAL_PCD_Init>
 8008e90:	4603      	mov	r3, r0
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d001      	beq.n	8008e9a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008e96:	f7f8 fc57 	bl	8001748 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e9a:	2180      	movs	r1, #128	; 0x80
 8008e9c:	4808      	ldr	r0, [pc, #32]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008e9e:	f7fc f94e 	bl	800513e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008ea2:	2240      	movs	r2, #64	; 0x40
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	4806      	ldr	r0, [pc, #24]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008ea8:	f7fc f902 	bl	80050b0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008eac:	2280      	movs	r2, #128	; 0x80
 8008eae:	2101      	movs	r1, #1
 8008eb0:	4803      	ldr	r0, [pc, #12]	; (8008ec0 <USBD_LL_Init+0x94>)
 8008eb2:	f7fc f8fd 	bl	80050b0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008eb6:	2300      	movs	r3, #0
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	200027b4 	.word	0x200027b4

08008ec4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7fb f8e6 	bl	80040ac <HAL_PCD_Start>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ee4:	7bfb      	ldrb	r3, [r7, #15]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f000 f938 	bl	800915c <USBD_Get_USB_Status>
 8008eec:	4603      	mov	r3, r0
 8008eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3710      	adds	r7, #16
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}

08008efa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b084      	sub	sp, #16
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	4608      	mov	r0, r1
 8008f04:	4611      	mov	r1, r2
 8008f06:	461a      	mov	r2, r3
 8008f08:	4603      	mov	r3, r0
 8008f0a:	70fb      	strb	r3, [r7, #3]
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	70bb      	strb	r3, [r7, #2]
 8008f10:	4613      	mov	r3, r2
 8008f12:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f14:	2300      	movs	r3, #0
 8008f16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008f22:	78bb      	ldrb	r3, [r7, #2]
 8008f24:	883a      	ldrh	r2, [r7, #0]
 8008f26:	78f9      	ldrb	r1, [r7, #3]
 8008f28:	f7fb fcca 	bl	80048c0 <HAL_PCD_EP_Open>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f30:	7bfb      	ldrb	r3, [r7, #15]
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 f912 	bl	800915c <USBD_Get_USB_Status>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b084      	sub	sp, #16
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
 8008f4e:	460b      	mov	r3, r1
 8008f50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f52:	2300      	movs	r3, #0
 8008f54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	4611      	mov	r1, r2
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fb fd13 	bl	8004990 <HAL_PCD_EP_Close>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f6e:	7bfb      	ldrb	r3, [r7, #15]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f000 f8f3 	bl	800915c <USBD_Get_USB_Status>
 8008f76:	4603      	mov	r3, r0
 8008f78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3710      	adds	r7, #16
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f90:	2300      	movs	r3, #0
 8008f92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f94:	2300      	movs	r3, #0
 8008f96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f9e:	78fa      	ldrb	r2, [r7, #3]
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7fb fdeb 	bl	8004b7e <HAL_PCD_EP_SetStall>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f000 f8d4 	bl	800915c <USBD_Get_USB_Status>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fb8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b084      	sub	sp, #16
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
 8008fca:	460b      	mov	r3, r1
 8008fcc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008fdc:	78fa      	ldrb	r2, [r7, #3]
 8008fde:	4611      	mov	r1, r2
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fb fe30 	bl	8004c46 <HAL_PCD_EP_ClrStall>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 f8b5 	bl	800915c <USBD_Get_USB_Status>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ff6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	460b      	mov	r3, r1
 800900a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009012:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009018:	2b00      	cmp	r3, #0
 800901a:	da0b      	bge.n	8009034 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009022:	68f9      	ldr	r1, [r7, #12]
 8009024:	4613      	mov	r3, r2
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	1a9b      	subs	r3, r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	333e      	adds	r3, #62	; 0x3e
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	e00b      	b.n	800904c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800903a:	68f9      	ldr	r1, [r7, #12]
 800903c:	4613      	mov	r3, r2
 800903e:	00db      	lsls	r3, r3, #3
 8009040:	1a9b      	subs	r3, r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	440b      	add	r3, r1
 8009046:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800904a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800904c:	4618      	mov	r0, r3
 800904e:	3714      	adds	r7, #20
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	460b      	mov	r3, r1
 8009062:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009064:	2300      	movs	r3, #0
 8009066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009068:	2300      	movs	r3, #0
 800906a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009072:	78fa      	ldrb	r2, [r7, #3]
 8009074:	4611      	mov	r1, r2
 8009076:	4618      	mov	r0, r3
 8009078:	f7fb fbfd 	bl	8004876 <HAL_PCD_SetAddress>
 800907c:	4603      	mov	r3, r0
 800907e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009080:	7bfb      	ldrb	r3, [r7, #15]
 8009082:	4618      	mov	r0, r3
 8009084:	f000 f86a 	bl	800915c <USBD_Get_USB_Status>
 8009088:	4603      	mov	r3, r0
 800908a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800908c:	7bbb      	ldrb	r3, [r7, #14]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b086      	sub	sp, #24
 800909a:	af00      	add	r7, sp, #0
 800909c:	60f8      	str	r0, [r7, #12]
 800909e:	607a      	str	r2, [r7, #4]
 80090a0:	603b      	str	r3, [r7, #0]
 80090a2:	460b      	mov	r3, r1
 80090a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80090b4:	7af9      	ldrb	r1, [r7, #11]
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	f7fb fd16 	bl	8004aea <HAL_PCD_EP_Transmit>
 80090be:	4603      	mov	r3, r0
 80090c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090c2:	7dfb      	ldrb	r3, [r7, #23]
 80090c4:	4618      	mov	r0, r3
 80090c6:	f000 f849 	bl	800915c <USBD_Get_USB_Status>
 80090ca:	4603      	mov	r3, r0
 80090cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090ce:	7dbb      	ldrb	r3, [r7, #22]
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3718      	adds	r7, #24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	607a      	str	r2, [r7, #4]
 80090e2:	603b      	str	r3, [r7, #0]
 80090e4:	460b      	mov	r3, r1
 80090e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090e8:	2300      	movs	r3, #0
 80090ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090ec:	2300      	movs	r3, #0
 80090ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80090f6:	7af9      	ldrb	r1, [r7, #11]
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	f7fb fc92 	bl	8004a24 <HAL_PCD_EP_Receive>
 8009100:	4603      	mov	r3, r0
 8009102:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009104:	7dfb      	ldrb	r3, [r7, #23]
 8009106:	4618      	mov	r0, r3
 8009108:	f000 f828 	bl	800915c <USBD_Get_USB_Status>
 800910c:	4603      	mov	r3, r0
 800910e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009110:	7dbb      	ldrb	r3, [r7, #22]
}
 8009112:	4618      	mov	r0, r3
 8009114:	3718      	adds	r7, #24
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b082      	sub	sp, #8
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
 8009122:	460b      	mov	r3, r1
 8009124:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800912c:	78fa      	ldrb	r2, [r7, #3]
 800912e:	4611      	mov	r1, r2
 8009130:	4618      	mov	r0, r3
 8009132:	f7fb fcc2 	bl	8004aba <HAL_PCD_EP_GetRxCount>
 8009136:	4603      	mov	r3, r0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009148:	4b03      	ldr	r3, [pc, #12]	; (8009158 <USBD_static_malloc+0x18>)
}
 800914a:	4618      	mov	r0, r3
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr
 8009156:	bf00      	nop
 8009158:	200005c4 	.word	0x200005c4

0800915c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	4603      	mov	r3, r0
 8009164:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009166:	2300      	movs	r3, #0
 8009168:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	2b03      	cmp	r3, #3
 800916e:	d817      	bhi.n	80091a0 <USBD_Get_USB_Status+0x44>
 8009170:	a201      	add	r2, pc, #4	; (adr r2, 8009178 <USBD_Get_USB_Status+0x1c>)
 8009172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009176:	bf00      	nop
 8009178:	08009189 	.word	0x08009189
 800917c:	0800918f 	.word	0x0800918f
 8009180:	08009195 	.word	0x08009195
 8009184:	0800919b 	.word	0x0800919b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009188:	2300      	movs	r3, #0
 800918a:	73fb      	strb	r3, [r7, #15]
    break;
 800918c:	e00b      	b.n	80091a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800918e:	2303      	movs	r3, #3
 8009190:	73fb      	strb	r3, [r7, #15]
    break;
 8009192:	e008      	b.n	80091a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009194:	2301      	movs	r3, #1
 8009196:	73fb      	strb	r3, [r7, #15]
    break;
 8009198:	e005      	b.n	80091a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800919a:	2303      	movs	r3, #3
 800919c:	73fb      	strb	r3, [r7, #15]
    break;
 800919e:	e002      	b.n	80091a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80091a0:	2303      	movs	r3, #3
 80091a2:	73fb      	strb	r3, [r7, #15]
    break;
 80091a4:	bf00      	nop
  }
  return usb_status;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <__errno>:
 80091b4:	4b01      	ldr	r3, [pc, #4]	; (80091bc <__errno+0x8>)
 80091b6:	6818      	ldr	r0, [r3, #0]
 80091b8:	4770      	bx	lr
 80091ba:	bf00      	nop
 80091bc:	2000012c 	.word	0x2000012c

080091c0 <__libc_init_array>:
 80091c0:	b570      	push	{r4, r5, r6, lr}
 80091c2:	4d0d      	ldr	r5, [pc, #52]	; (80091f8 <__libc_init_array+0x38>)
 80091c4:	4c0d      	ldr	r4, [pc, #52]	; (80091fc <__libc_init_array+0x3c>)
 80091c6:	1b64      	subs	r4, r4, r5
 80091c8:	10a4      	asrs	r4, r4, #2
 80091ca:	2600      	movs	r6, #0
 80091cc:	42a6      	cmp	r6, r4
 80091ce:	d109      	bne.n	80091e4 <__libc_init_array+0x24>
 80091d0:	4d0b      	ldr	r5, [pc, #44]	; (8009200 <__libc_init_array+0x40>)
 80091d2:	4c0c      	ldr	r4, [pc, #48]	; (8009204 <__libc_init_array+0x44>)
 80091d4:	f001 f87c 	bl	800a2d0 <_init>
 80091d8:	1b64      	subs	r4, r4, r5
 80091da:	10a4      	asrs	r4, r4, #2
 80091dc:	2600      	movs	r6, #0
 80091de:	42a6      	cmp	r6, r4
 80091e0:	d105      	bne.n	80091ee <__libc_init_array+0x2e>
 80091e2:	bd70      	pop	{r4, r5, r6, pc}
 80091e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80091e8:	4798      	blx	r3
 80091ea:	3601      	adds	r6, #1
 80091ec:	e7ee      	b.n	80091cc <__libc_init_array+0xc>
 80091ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80091f2:	4798      	blx	r3
 80091f4:	3601      	adds	r6, #1
 80091f6:	e7f2      	b.n	80091de <__libc_init_array+0x1e>
 80091f8:	0800b830 	.word	0x0800b830
 80091fc:	0800b830 	.word	0x0800b830
 8009200:	0800b830 	.word	0x0800b830
 8009204:	0800b834 	.word	0x0800b834

08009208 <malloc>:
 8009208:	4b02      	ldr	r3, [pc, #8]	; (8009214 <malloc+0xc>)
 800920a:	4601      	mov	r1, r0
 800920c:	6818      	ldr	r0, [r3, #0]
 800920e:	f000 b85b 	b.w	80092c8 <_malloc_r>
 8009212:	bf00      	nop
 8009214:	2000012c 	.word	0x2000012c

08009218 <memset>:
 8009218:	4402      	add	r2, r0
 800921a:	4603      	mov	r3, r0
 800921c:	4293      	cmp	r3, r2
 800921e:	d100      	bne.n	8009222 <memset+0xa>
 8009220:	4770      	bx	lr
 8009222:	f803 1b01 	strb.w	r1, [r3], #1
 8009226:	e7f9      	b.n	800921c <memset+0x4>

08009228 <_free_r>:
 8009228:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800922a:	2900      	cmp	r1, #0
 800922c:	d048      	beq.n	80092c0 <_free_r+0x98>
 800922e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009232:	9001      	str	r0, [sp, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	f1a1 0404 	sub.w	r4, r1, #4
 800923a:	bfb8      	it	lt
 800923c:	18e4      	addlt	r4, r4, r3
 800923e:	f000 fc49 	bl	8009ad4 <__malloc_lock>
 8009242:	4a20      	ldr	r2, [pc, #128]	; (80092c4 <_free_r+0x9c>)
 8009244:	9801      	ldr	r0, [sp, #4]
 8009246:	6813      	ldr	r3, [r2, #0]
 8009248:	4615      	mov	r5, r2
 800924a:	b933      	cbnz	r3, 800925a <_free_r+0x32>
 800924c:	6063      	str	r3, [r4, #4]
 800924e:	6014      	str	r4, [r2, #0]
 8009250:	b003      	add	sp, #12
 8009252:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009256:	f000 bc43 	b.w	8009ae0 <__malloc_unlock>
 800925a:	42a3      	cmp	r3, r4
 800925c:	d90b      	bls.n	8009276 <_free_r+0x4e>
 800925e:	6821      	ldr	r1, [r4, #0]
 8009260:	1862      	adds	r2, r4, r1
 8009262:	4293      	cmp	r3, r2
 8009264:	bf04      	itt	eq
 8009266:	681a      	ldreq	r2, [r3, #0]
 8009268:	685b      	ldreq	r3, [r3, #4]
 800926a:	6063      	str	r3, [r4, #4]
 800926c:	bf04      	itt	eq
 800926e:	1852      	addeq	r2, r2, r1
 8009270:	6022      	streq	r2, [r4, #0]
 8009272:	602c      	str	r4, [r5, #0]
 8009274:	e7ec      	b.n	8009250 <_free_r+0x28>
 8009276:	461a      	mov	r2, r3
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	b10b      	cbz	r3, 8009280 <_free_r+0x58>
 800927c:	42a3      	cmp	r3, r4
 800927e:	d9fa      	bls.n	8009276 <_free_r+0x4e>
 8009280:	6811      	ldr	r1, [r2, #0]
 8009282:	1855      	adds	r5, r2, r1
 8009284:	42a5      	cmp	r5, r4
 8009286:	d10b      	bne.n	80092a0 <_free_r+0x78>
 8009288:	6824      	ldr	r4, [r4, #0]
 800928a:	4421      	add	r1, r4
 800928c:	1854      	adds	r4, r2, r1
 800928e:	42a3      	cmp	r3, r4
 8009290:	6011      	str	r1, [r2, #0]
 8009292:	d1dd      	bne.n	8009250 <_free_r+0x28>
 8009294:	681c      	ldr	r4, [r3, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	6053      	str	r3, [r2, #4]
 800929a:	4421      	add	r1, r4
 800929c:	6011      	str	r1, [r2, #0]
 800929e:	e7d7      	b.n	8009250 <_free_r+0x28>
 80092a0:	d902      	bls.n	80092a8 <_free_r+0x80>
 80092a2:	230c      	movs	r3, #12
 80092a4:	6003      	str	r3, [r0, #0]
 80092a6:	e7d3      	b.n	8009250 <_free_r+0x28>
 80092a8:	6825      	ldr	r5, [r4, #0]
 80092aa:	1961      	adds	r1, r4, r5
 80092ac:	428b      	cmp	r3, r1
 80092ae:	bf04      	itt	eq
 80092b0:	6819      	ldreq	r1, [r3, #0]
 80092b2:	685b      	ldreq	r3, [r3, #4]
 80092b4:	6063      	str	r3, [r4, #4]
 80092b6:	bf04      	itt	eq
 80092b8:	1949      	addeq	r1, r1, r5
 80092ba:	6021      	streq	r1, [r4, #0]
 80092bc:	6054      	str	r4, [r2, #4]
 80092be:	e7c7      	b.n	8009250 <_free_r+0x28>
 80092c0:	b003      	add	sp, #12
 80092c2:	bd30      	pop	{r4, r5, pc}
 80092c4:	20002198 	.word	0x20002198

080092c8 <_malloc_r>:
 80092c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ca:	1ccd      	adds	r5, r1, #3
 80092cc:	f025 0503 	bic.w	r5, r5, #3
 80092d0:	3508      	adds	r5, #8
 80092d2:	2d0c      	cmp	r5, #12
 80092d4:	bf38      	it	cc
 80092d6:	250c      	movcc	r5, #12
 80092d8:	2d00      	cmp	r5, #0
 80092da:	4606      	mov	r6, r0
 80092dc:	db01      	blt.n	80092e2 <_malloc_r+0x1a>
 80092de:	42a9      	cmp	r1, r5
 80092e0:	d903      	bls.n	80092ea <_malloc_r+0x22>
 80092e2:	230c      	movs	r3, #12
 80092e4:	6033      	str	r3, [r6, #0]
 80092e6:	2000      	movs	r0, #0
 80092e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ea:	f000 fbf3 	bl	8009ad4 <__malloc_lock>
 80092ee:	4921      	ldr	r1, [pc, #132]	; (8009374 <_malloc_r+0xac>)
 80092f0:	680a      	ldr	r2, [r1, #0]
 80092f2:	4614      	mov	r4, r2
 80092f4:	b99c      	cbnz	r4, 800931e <_malloc_r+0x56>
 80092f6:	4f20      	ldr	r7, [pc, #128]	; (8009378 <_malloc_r+0xb0>)
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	b923      	cbnz	r3, 8009306 <_malloc_r+0x3e>
 80092fc:	4621      	mov	r1, r4
 80092fe:	4630      	mov	r0, r6
 8009300:	f000 f8b2 	bl	8009468 <_sbrk_r>
 8009304:	6038      	str	r0, [r7, #0]
 8009306:	4629      	mov	r1, r5
 8009308:	4630      	mov	r0, r6
 800930a:	f000 f8ad 	bl	8009468 <_sbrk_r>
 800930e:	1c43      	adds	r3, r0, #1
 8009310:	d123      	bne.n	800935a <_malloc_r+0x92>
 8009312:	230c      	movs	r3, #12
 8009314:	6033      	str	r3, [r6, #0]
 8009316:	4630      	mov	r0, r6
 8009318:	f000 fbe2 	bl	8009ae0 <__malloc_unlock>
 800931c:	e7e3      	b.n	80092e6 <_malloc_r+0x1e>
 800931e:	6823      	ldr	r3, [r4, #0]
 8009320:	1b5b      	subs	r3, r3, r5
 8009322:	d417      	bmi.n	8009354 <_malloc_r+0x8c>
 8009324:	2b0b      	cmp	r3, #11
 8009326:	d903      	bls.n	8009330 <_malloc_r+0x68>
 8009328:	6023      	str	r3, [r4, #0]
 800932a:	441c      	add	r4, r3
 800932c:	6025      	str	r5, [r4, #0]
 800932e:	e004      	b.n	800933a <_malloc_r+0x72>
 8009330:	6863      	ldr	r3, [r4, #4]
 8009332:	42a2      	cmp	r2, r4
 8009334:	bf0c      	ite	eq
 8009336:	600b      	streq	r3, [r1, #0]
 8009338:	6053      	strne	r3, [r2, #4]
 800933a:	4630      	mov	r0, r6
 800933c:	f000 fbd0 	bl	8009ae0 <__malloc_unlock>
 8009340:	f104 000b 	add.w	r0, r4, #11
 8009344:	1d23      	adds	r3, r4, #4
 8009346:	f020 0007 	bic.w	r0, r0, #7
 800934a:	1ac2      	subs	r2, r0, r3
 800934c:	d0cc      	beq.n	80092e8 <_malloc_r+0x20>
 800934e:	1a1b      	subs	r3, r3, r0
 8009350:	50a3      	str	r3, [r4, r2]
 8009352:	e7c9      	b.n	80092e8 <_malloc_r+0x20>
 8009354:	4622      	mov	r2, r4
 8009356:	6864      	ldr	r4, [r4, #4]
 8009358:	e7cc      	b.n	80092f4 <_malloc_r+0x2c>
 800935a:	1cc4      	adds	r4, r0, #3
 800935c:	f024 0403 	bic.w	r4, r4, #3
 8009360:	42a0      	cmp	r0, r4
 8009362:	d0e3      	beq.n	800932c <_malloc_r+0x64>
 8009364:	1a21      	subs	r1, r4, r0
 8009366:	4630      	mov	r0, r6
 8009368:	f000 f87e 	bl	8009468 <_sbrk_r>
 800936c:	3001      	adds	r0, #1
 800936e:	d1dd      	bne.n	800932c <_malloc_r+0x64>
 8009370:	e7cf      	b.n	8009312 <_malloc_r+0x4a>
 8009372:	bf00      	nop
 8009374:	20002198 	.word	0x20002198
 8009378:	2000219c 	.word	0x2000219c

0800937c <_puts_r>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	460e      	mov	r6, r1
 8009380:	4605      	mov	r5, r0
 8009382:	b118      	cbz	r0, 800938c <_puts_r+0x10>
 8009384:	6983      	ldr	r3, [r0, #24]
 8009386:	b90b      	cbnz	r3, 800938c <_puts_r+0x10>
 8009388:	f000 faa0 	bl	80098cc <__sinit>
 800938c:	69ab      	ldr	r3, [r5, #24]
 800938e:	68ac      	ldr	r4, [r5, #8]
 8009390:	b913      	cbnz	r3, 8009398 <_puts_r+0x1c>
 8009392:	4628      	mov	r0, r5
 8009394:	f000 fa9a 	bl	80098cc <__sinit>
 8009398:	4b2c      	ldr	r3, [pc, #176]	; (800944c <_puts_r+0xd0>)
 800939a:	429c      	cmp	r4, r3
 800939c:	d120      	bne.n	80093e0 <_puts_r+0x64>
 800939e:	686c      	ldr	r4, [r5, #4]
 80093a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093a2:	07db      	lsls	r3, r3, #31
 80093a4:	d405      	bmi.n	80093b2 <_puts_r+0x36>
 80093a6:	89a3      	ldrh	r3, [r4, #12]
 80093a8:	0598      	lsls	r0, r3, #22
 80093aa:	d402      	bmi.n	80093b2 <_puts_r+0x36>
 80093ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ae:	f000 fb2b 	bl	8009a08 <__retarget_lock_acquire_recursive>
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	0719      	lsls	r1, r3, #28
 80093b6:	d51d      	bpl.n	80093f4 <_puts_r+0x78>
 80093b8:	6923      	ldr	r3, [r4, #16]
 80093ba:	b1db      	cbz	r3, 80093f4 <_puts_r+0x78>
 80093bc:	3e01      	subs	r6, #1
 80093be:	68a3      	ldr	r3, [r4, #8]
 80093c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80093c4:	3b01      	subs	r3, #1
 80093c6:	60a3      	str	r3, [r4, #8]
 80093c8:	bb39      	cbnz	r1, 800941a <_puts_r+0x9e>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	da38      	bge.n	8009440 <_puts_r+0xc4>
 80093ce:	4622      	mov	r2, r4
 80093d0:	210a      	movs	r1, #10
 80093d2:	4628      	mov	r0, r5
 80093d4:	f000 f8a0 	bl	8009518 <__swbuf_r>
 80093d8:	3001      	adds	r0, #1
 80093da:	d011      	beq.n	8009400 <_puts_r+0x84>
 80093dc:	250a      	movs	r5, #10
 80093de:	e011      	b.n	8009404 <_puts_r+0x88>
 80093e0:	4b1b      	ldr	r3, [pc, #108]	; (8009450 <_puts_r+0xd4>)
 80093e2:	429c      	cmp	r4, r3
 80093e4:	d101      	bne.n	80093ea <_puts_r+0x6e>
 80093e6:	68ac      	ldr	r4, [r5, #8]
 80093e8:	e7da      	b.n	80093a0 <_puts_r+0x24>
 80093ea:	4b1a      	ldr	r3, [pc, #104]	; (8009454 <_puts_r+0xd8>)
 80093ec:	429c      	cmp	r4, r3
 80093ee:	bf08      	it	eq
 80093f0:	68ec      	ldreq	r4, [r5, #12]
 80093f2:	e7d5      	b.n	80093a0 <_puts_r+0x24>
 80093f4:	4621      	mov	r1, r4
 80093f6:	4628      	mov	r0, r5
 80093f8:	f000 f8e0 	bl	80095bc <__swsetup_r>
 80093fc:	2800      	cmp	r0, #0
 80093fe:	d0dd      	beq.n	80093bc <_puts_r+0x40>
 8009400:	f04f 35ff 	mov.w	r5, #4294967295
 8009404:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009406:	07da      	lsls	r2, r3, #31
 8009408:	d405      	bmi.n	8009416 <_puts_r+0x9a>
 800940a:	89a3      	ldrh	r3, [r4, #12]
 800940c:	059b      	lsls	r3, r3, #22
 800940e:	d402      	bmi.n	8009416 <_puts_r+0x9a>
 8009410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009412:	f000 fafa 	bl	8009a0a <__retarget_lock_release_recursive>
 8009416:	4628      	mov	r0, r5
 8009418:	bd70      	pop	{r4, r5, r6, pc}
 800941a:	2b00      	cmp	r3, #0
 800941c:	da04      	bge.n	8009428 <_puts_r+0xac>
 800941e:	69a2      	ldr	r2, [r4, #24]
 8009420:	429a      	cmp	r2, r3
 8009422:	dc06      	bgt.n	8009432 <_puts_r+0xb6>
 8009424:	290a      	cmp	r1, #10
 8009426:	d004      	beq.n	8009432 <_puts_r+0xb6>
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	1c5a      	adds	r2, r3, #1
 800942c:	6022      	str	r2, [r4, #0]
 800942e:	7019      	strb	r1, [r3, #0]
 8009430:	e7c5      	b.n	80093be <_puts_r+0x42>
 8009432:	4622      	mov	r2, r4
 8009434:	4628      	mov	r0, r5
 8009436:	f000 f86f 	bl	8009518 <__swbuf_r>
 800943a:	3001      	adds	r0, #1
 800943c:	d1bf      	bne.n	80093be <_puts_r+0x42>
 800943e:	e7df      	b.n	8009400 <_puts_r+0x84>
 8009440:	6823      	ldr	r3, [r4, #0]
 8009442:	250a      	movs	r5, #10
 8009444:	1c5a      	adds	r2, r3, #1
 8009446:	6022      	str	r2, [r4, #0]
 8009448:	701d      	strb	r5, [r3, #0]
 800944a:	e7db      	b.n	8009404 <_puts_r+0x88>
 800944c:	0800b7b4 	.word	0x0800b7b4
 8009450:	0800b7d4 	.word	0x0800b7d4
 8009454:	0800b794 	.word	0x0800b794

08009458 <puts>:
 8009458:	4b02      	ldr	r3, [pc, #8]	; (8009464 <puts+0xc>)
 800945a:	4601      	mov	r1, r0
 800945c:	6818      	ldr	r0, [r3, #0]
 800945e:	f7ff bf8d 	b.w	800937c <_puts_r>
 8009462:	bf00      	nop
 8009464:	2000012c 	.word	0x2000012c

08009468 <_sbrk_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4d06      	ldr	r5, [pc, #24]	; (8009484 <_sbrk_r+0x1c>)
 800946c:	2300      	movs	r3, #0
 800946e:	4604      	mov	r4, r0
 8009470:	4608      	mov	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7f8 ff92 	bl	800239c <_sbrk>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_sbrk_r+0x1a>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_sbrk_r+0x1a>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	20002bc8 	.word	0x20002bc8

08009488 <sniprintf>:
 8009488:	b40c      	push	{r2, r3}
 800948a:	b530      	push	{r4, r5, lr}
 800948c:	4b17      	ldr	r3, [pc, #92]	; (80094ec <sniprintf+0x64>)
 800948e:	1e0c      	subs	r4, r1, #0
 8009490:	681d      	ldr	r5, [r3, #0]
 8009492:	b09d      	sub	sp, #116	; 0x74
 8009494:	da08      	bge.n	80094a8 <sniprintf+0x20>
 8009496:	238b      	movs	r3, #139	; 0x8b
 8009498:	602b      	str	r3, [r5, #0]
 800949a:	f04f 30ff 	mov.w	r0, #4294967295
 800949e:	b01d      	add	sp, #116	; 0x74
 80094a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094a4:	b002      	add	sp, #8
 80094a6:	4770      	bx	lr
 80094a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80094ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80094b0:	bf14      	ite	ne
 80094b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80094b6:	4623      	moveq	r3, r4
 80094b8:	9304      	str	r3, [sp, #16]
 80094ba:	9307      	str	r3, [sp, #28]
 80094bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80094c0:	9002      	str	r0, [sp, #8]
 80094c2:	9006      	str	r0, [sp, #24]
 80094c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80094c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80094ca:	ab21      	add	r3, sp, #132	; 0x84
 80094cc:	a902      	add	r1, sp, #8
 80094ce:	4628      	mov	r0, r5
 80094d0:	9301      	str	r3, [sp, #4]
 80094d2:	f000 fb67 	bl	8009ba4 <_svfiprintf_r>
 80094d6:	1c43      	adds	r3, r0, #1
 80094d8:	bfbc      	itt	lt
 80094da:	238b      	movlt	r3, #139	; 0x8b
 80094dc:	602b      	strlt	r3, [r5, #0]
 80094de:	2c00      	cmp	r4, #0
 80094e0:	d0dd      	beq.n	800949e <sniprintf+0x16>
 80094e2:	9b02      	ldr	r3, [sp, #8]
 80094e4:	2200      	movs	r2, #0
 80094e6:	701a      	strb	r2, [r3, #0]
 80094e8:	e7d9      	b.n	800949e <sniprintf+0x16>
 80094ea:	bf00      	nop
 80094ec:	2000012c 	.word	0x2000012c

080094f0 <strncpy>:
 80094f0:	b510      	push	{r4, lr}
 80094f2:	3901      	subs	r1, #1
 80094f4:	4603      	mov	r3, r0
 80094f6:	b132      	cbz	r2, 8009506 <strncpy+0x16>
 80094f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80094fc:	f803 4b01 	strb.w	r4, [r3], #1
 8009500:	3a01      	subs	r2, #1
 8009502:	2c00      	cmp	r4, #0
 8009504:	d1f7      	bne.n	80094f6 <strncpy+0x6>
 8009506:	441a      	add	r2, r3
 8009508:	2100      	movs	r1, #0
 800950a:	4293      	cmp	r3, r2
 800950c:	d100      	bne.n	8009510 <strncpy+0x20>
 800950e:	bd10      	pop	{r4, pc}
 8009510:	f803 1b01 	strb.w	r1, [r3], #1
 8009514:	e7f9      	b.n	800950a <strncpy+0x1a>
	...

08009518 <__swbuf_r>:
 8009518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951a:	460e      	mov	r6, r1
 800951c:	4614      	mov	r4, r2
 800951e:	4605      	mov	r5, r0
 8009520:	b118      	cbz	r0, 800952a <__swbuf_r+0x12>
 8009522:	6983      	ldr	r3, [r0, #24]
 8009524:	b90b      	cbnz	r3, 800952a <__swbuf_r+0x12>
 8009526:	f000 f9d1 	bl	80098cc <__sinit>
 800952a:	4b21      	ldr	r3, [pc, #132]	; (80095b0 <__swbuf_r+0x98>)
 800952c:	429c      	cmp	r4, r3
 800952e:	d12b      	bne.n	8009588 <__swbuf_r+0x70>
 8009530:	686c      	ldr	r4, [r5, #4]
 8009532:	69a3      	ldr	r3, [r4, #24]
 8009534:	60a3      	str	r3, [r4, #8]
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	071a      	lsls	r2, r3, #28
 800953a:	d52f      	bpl.n	800959c <__swbuf_r+0x84>
 800953c:	6923      	ldr	r3, [r4, #16]
 800953e:	b36b      	cbz	r3, 800959c <__swbuf_r+0x84>
 8009540:	6923      	ldr	r3, [r4, #16]
 8009542:	6820      	ldr	r0, [r4, #0]
 8009544:	1ac0      	subs	r0, r0, r3
 8009546:	6963      	ldr	r3, [r4, #20]
 8009548:	b2f6      	uxtb	r6, r6
 800954a:	4283      	cmp	r3, r0
 800954c:	4637      	mov	r7, r6
 800954e:	dc04      	bgt.n	800955a <__swbuf_r+0x42>
 8009550:	4621      	mov	r1, r4
 8009552:	4628      	mov	r0, r5
 8009554:	f000 f926 	bl	80097a4 <_fflush_r>
 8009558:	bb30      	cbnz	r0, 80095a8 <__swbuf_r+0x90>
 800955a:	68a3      	ldr	r3, [r4, #8]
 800955c:	3b01      	subs	r3, #1
 800955e:	60a3      	str	r3, [r4, #8]
 8009560:	6823      	ldr	r3, [r4, #0]
 8009562:	1c5a      	adds	r2, r3, #1
 8009564:	6022      	str	r2, [r4, #0]
 8009566:	701e      	strb	r6, [r3, #0]
 8009568:	6963      	ldr	r3, [r4, #20]
 800956a:	3001      	adds	r0, #1
 800956c:	4283      	cmp	r3, r0
 800956e:	d004      	beq.n	800957a <__swbuf_r+0x62>
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	07db      	lsls	r3, r3, #31
 8009574:	d506      	bpl.n	8009584 <__swbuf_r+0x6c>
 8009576:	2e0a      	cmp	r6, #10
 8009578:	d104      	bne.n	8009584 <__swbuf_r+0x6c>
 800957a:	4621      	mov	r1, r4
 800957c:	4628      	mov	r0, r5
 800957e:	f000 f911 	bl	80097a4 <_fflush_r>
 8009582:	b988      	cbnz	r0, 80095a8 <__swbuf_r+0x90>
 8009584:	4638      	mov	r0, r7
 8009586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009588:	4b0a      	ldr	r3, [pc, #40]	; (80095b4 <__swbuf_r+0x9c>)
 800958a:	429c      	cmp	r4, r3
 800958c:	d101      	bne.n	8009592 <__swbuf_r+0x7a>
 800958e:	68ac      	ldr	r4, [r5, #8]
 8009590:	e7cf      	b.n	8009532 <__swbuf_r+0x1a>
 8009592:	4b09      	ldr	r3, [pc, #36]	; (80095b8 <__swbuf_r+0xa0>)
 8009594:	429c      	cmp	r4, r3
 8009596:	bf08      	it	eq
 8009598:	68ec      	ldreq	r4, [r5, #12]
 800959a:	e7ca      	b.n	8009532 <__swbuf_r+0x1a>
 800959c:	4621      	mov	r1, r4
 800959e:	4628      	mov	r0, r5
 80095a0:	f000 f80c 	bl	80095bc <__swsetup_r>
 80095a4:	2800      	cmp	r0, #0
 80095a6:	d0cb      	beq.n	8009540 <__swbuf_r+0x28>
 80095a8:	f04f 37ff 	mov.w	r7, #4294967295
 80095ac:	e7ea      	b.n	8009584 <__swbuf_r+0x6c>
 80095ae:	bf00      	nop
 80095b0:	0800b7b4 	.word	0x0800b7b4
 80095b4:	0800b7d4 	.word	0x0800b7d4
 80095b8:	0800b794 	.word	0x0800b794

080095bc <__swsetup_r>:
 80095bc:	4b32      	ldr	r3, [pc, #200]	; (8009688 <__swsetup_r+0xcc>)
 80095be:	b570      	push	{r4, r5, r6, lr}
 80095c0:	681d      	ldr	r5, [r3, #0]
 80095c2:	4606      	mov	r6, r0
 80095c4:	460c      	mov	r4, r1
 80095c6:	b125      	cbz	r5, 80095d2 <__swsetup_r+0x16>
 80095c8:	69ab      	ldr	r3, [r5, #24]
 80095ca:	b913      	cbnz	r3, 80095d2 <__swsetup_r+0x16>
 80095cc:	4628      	mov	r0, r5
 80095ce:	f000 f97d 	bl	80098cc <__sinit>
 80095d2:	4b2e      	ldr	r3, [pc, #184]	; (800968c <__swsetup_r+0xd0>)
 80095d4:	429c      	cmp	r4, r3
 80095d6:	d10f      	bne.n	80095f8 <__swsetup_r+0x3c>
 80095d8:	686c      	ldr	r4, [r5, #4]
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095e0:	0719      	lsls	r1, r3, #28
 80095e2:	d42c      	bmi.n	800963e <__swsetup_r+0x82>
 80095e4:	06dd      	lsls	r5, r3, #27
 80095e6:	d411      	bmi.n	800960c <__swsetup_r+0x50>
 80095e8:	2309      	movs	r3, #9
 80095ea:	6033      	str	r3, [r6, #0]
 80095ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80095f0:	81a3      	strh	r3, [r4, #12]
 80095f2:	f04f 30ff 	mov.w	r0, #4294967295
 80095f6:	e03e      	b.n	8009676 <__swsetup_r+0xba>
 80095f8:	4b25      	ldr	r3, [pc, #148]	; (8009690 <__swsetup_r+0xd4>)
 80095fa:	429c      	cmp	r4, r3
 80095fc:	d101      	bne.n	8009602 <__swsetup_r+0x46>
 80095fe:	68ac      	ldr	r4, [r5, #8]
 8009600:	e7eb      	b.n	80095da <__swsetup_r+0x1e>
 8009602:	4b24      	ldr	r3, [pc, #144]	; (8009694 <__swsetup_r+0xd8>)
 8009604:	429c      	cmp	r4, r3
 8009606:	bf08      	it	eq
 8009608:	68ec      	ldreq	r4, [r5, #12]
 800960a:	e7e6      	b.n	80095da <__swsetup_r+0x1e>
 800960c:	0758      	lsls	r0, r3, #29
 800960e:	d512      	bpl.n	8009636 <__swsetup_r+0x7a>
 8009610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009612:	b141      	cbz	r1, 8009626 <__swsetup_r+0x6a>
 8009614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009618:	4299      	cmp	r1, r3
 800961a:	d002      	beq.n	8009622 <__swsetup_r+0x66>
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff fe03 	bl	8009228 <_free_r>
 8009622:	2300      	movs	r3, #0
 8009624:	6363      	str	r3, [r4, #52]	; 0x34
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800962c:	81a3      	strh	r3, [r4, #12]
 800962e:	2300      	movs	r3, #0
 8009630:	6063      	str	r3, [r4, #4]
 8009632:	6923      	ldr	r3, [r4, #16]
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	89a3      	ldrh	r3, [r4, #12]
 8009638:	f043 0308 	orr.w	r3, r3, #8
 800963c:	81a3      	strh	r3, [r4, #12]
 800963e:	6923      	ldr	r3, [r4, #16]
 8009640:	b94b      	cbnz	r3, 8009656 <__swsetup_r+0x9a>
 8009642:	89a3      	ldrh	r3, [r4, #12]
 8009644:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800964c:	d003      	beq.n	8009656 <__swsetup_r+0x9a>
 800964e:	4621      	mov	r1, r4
 8009650:	4630      	mov	r0, r6
 8009652:	f000 f9ff 	bl	8009a54 <__smakebuf_r>
 8009656:	89a0      	ldrh	r0, [r4, #12]
 8009658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800965c:	f010 0301 	ands.w	r3, r0, #1
 8009660:	d00a      	beq.n	8009678 <__swsetup_r+0xbc>
 8009662:	2300      	movs	r3, #0
 8009664:	60a3      	str	r3, [r4, #8]
 8009666:	6963      	ldr	r3, [r4, #20]
 8009668:	425b      	negs	r3, r3
 800966a:	61a3      	str	r3, [r4, #24]
 800966c:	6923      	ldr	r3, [r4, #16]
 800966e:	b943      	cbnz	r3, 8009682 <__swsetup_r+0xc6>
 8009670:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009674:	d1ba      	bne.n	80095ec <__swsetup_r+0x30>
 8009676:	bd70      	pop	{r4, r5, r6, pc}
 8009678:	0781      	lsls	r1, r0, #30
 800967a:	bf58      	it	pl
 800967c:	6963      	ldrpl	r3, [r4, #20]
 800967e:	60a3      	str	r3, [r4, #8]
 8009680:	e7f4      	b.n	800966c <__swsetup_r+0xb0>
 8009682:	2000      	movs	r0, #0
 8009684:	e7f7      	b.n	8009676 <__swsetup_r+0xba>
 8009686:	bf00      	nop
 8009688:	2000012c 	.word	0x2000012c
 800968c:	0800b7b4 	.word	0x0800b7b4
 8009690:	0800b7d4 	.word	0x0800b7d4
 8009694:	0800b794 	.word	0x0800b794

08009698 <__sflush_r>:
 8009698:	898a      	ldrh	r2, [r1, #12]
 800969a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800969e:	4605      	mov	r5, r0
 80096a0:	0710      	lsls	r0, r2, #28
 80096a2:	460c      	mov	r4, r1
 80096a4:	d458      	bmi.n	8009758 <__sflush_r+0xc0>
 80096a6:	684b      	ldr	r3, [r1, #4]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	dc05      	bgt.n	80096b8 <__sflush_r+0x20>
 80096ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	dc02      	bgt.n	80096b8 <__sflush_r+0x20>
 80096b2:	2000      	movs	r0, #0
 80096b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096ba:	2e00      	cmp	r6, #0
 80096bc:	d0f9      	beq.n	80096b2 <__sflush_r+0x1a>
 80096be:	2300      	movs	r3, #0
 80096c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096c4:	682f      	ldr	r7, [r5, #0]
 80096c6:	602b      	str	r3, [r5, #0]
 80096c8:	d032      	beq.n	8009730 <__sflush_r+0x98>
 80096ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	075a      	lsls	r2, r3, #29
 80096d0:	d505      	bpl.n	80096de <__sflush_r+0x46>
 80096d2:	6863      	ldr	r3, [r4, #4]
 80096d4:	1ac0      	subs	r0, r0, r3
 80096d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80096d8:	b10b      	cbz	r3, 80096de <__sflush_r+0x46>
 80096da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80096dc:	1ac0      	subs	r0, r0, r3
 80096de:	2300      	movs	r3, #0
 80096e0:	4602      	mov	r2, r0
 80096e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096e4:	6a21      	ldr	r1, [r4, #32]
 80096e6:	4628      	mov	r0, r5
 80096e8:	47b0      	blx	r6
 80096ea:	1c43      	adds	r3, r0, #1
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	d106      	bne.n	80096fe <__sflush_r+0x66>
 80096f0:	6829      	ldr	r1, [r5, #0]
 80096f2:	291d      	cmp	r1, #29
 80096f4:	d82c      	bhi.n	8009750 <__sflush_r+0xb8>
 80096f6:	4a2a      	ldr	r2, [pc, #168]	; (80097a0 <__sflush_r+0x108>)
 80096f8:	40ca      	lsrs	r2, r1
 80096fa:	07d6      	lsls	r6, r2, #31
 80096fc:	d528      	bpl.n	8009750 <__sflush_r+0xb8>
 80096fe:	2200      	movs	r2, #0
 8009700:	6062      	str	r2, [r4, #4]
 8009702:	04d9      	lsls	r1, r3, #19
 8009704:	6922      	ldr	r2, [r4, #16]
 8009706:	6022      	str	r2, [r4, #0]
 8009708:	d504      	bpl.n	8009714 <__sflush_r+0x7c>
 800970a:	1c42      	adds	r2, r0, #1
 800970c:	d101      	bne.n	8009712 <__sflush_r+0x7a>
 800970e:	682b      	ldr	r3, [r5, #0]
 8009710:	b903      	cbnz	r3, 8009714 <__sflush_r+0x7c>
 8009712:	6560      	str	r0, [r4, #84]	; 0x54
 8009714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009716:	602f      	str	r7, [r5, #0]
 8009718:	2900      	cmp	r1, #0
 800971a:	d0ca      	beq.n	80096b2 <__sflush_r+0x1a>
 800971c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009720:	4299      	cmp	r1, r3
 8009722:	d002      	beq.n	800972a <__sflush_r+0x92>
 8009724:	4628      	mov	r0, r5
 8009726:	f7ff fd7f 	bl	8009228 <_free_r>
 800972a:	2000      	movs	r0, #0
 800972c:	6360      	str	r0, [r4, #52]	; 0x34
 800972e:	e7c1      	b.n	80096b4 <__sflush_r+0x1c>
 8009730:	6a21      	ldr	r1, [r4, #32]
 8009732:	2301      	movs	r3, #1
 8009734:	4628      	mov	r0, r5
 8009736:	47b0      	blx	r6
 8009738:	1c41      	adds	r1, r0, #1
 800973a:	d1c7      	bne.n	80096cc <__sflush_r+0x34>
 800973c:	682b      	ldr	r3, [r5, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0c4      	beq.n	80096cc <__sflush_r+0x34>
 8009742:	2b1d      	cmp	r3, #29
 8009744:	d001      	beq.n	800974a <__sflush_r+0xb2>
 8009746:	2b16      	cmp	r3, #22
 8009748:	d101      	bne.n	800974e <__sflush_r+0xb6>
 800974a:	602f      	str	r7, [r5, #0]
 800974c:	e7b1      	b.n	80096b2 <__sflush_r+0x1a>
 800974e:	89a3      	ldrh	r3, [r4, #12]
 8009750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009754:	81a3      	strh	r3, [r4, #12]
 8009756:	e7ad      	b.n	80096b4 <__sflush_r+0x1c>
 8009758:	690f      	ldr	r7, [r1, #16]
 800975a:	2f00      	cmp	r7, #0
 800975c:	d0a9      	beq.n	80096b2 <__sflush_r+0x1a>
 800975e:	0793      	lsls	r3, r2, #30
 8009760:	680e      	ldr	r6, [r1, #0]
 8009762:	bf08      	it	eq
 8009764:	694b      	ldreq	r3, [r1, #20]
 8009766:	600f      	str	r7, [r1, #0]
 8009768:	bf18      	it	ne
 800976a:	2300      	movne	r3, #0
 800976c:	eba6 0807 	sub.w	r8, r6, r7
 8009770:	608b      	str	r3, [r1, #8]
 8009772:	f1b8 0f00 	cmp.w	r8, #0
 8009776:	dd9c      	ble.n	80096b2 <__sflush_r+0x1a>
 8009778:	6a21      	ldr	r1, [r4, #32]
 800977a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800977c:	4643      	mov	r3, r8
 800977e:	463a      	mov	r2, r7
 8009780:	4628      	mov	r0, r5
 8009782:	47b0      	blx	r6
 8009784:	2800      	cmp	r0, #0
 8009786:	dc06      	bgt.n	8009796 <__sflush_r+0xfe>
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800978e:	81a3      	strh	r3, [r4, #12]
 8009790:	f04f 30ff 	mov.w	r0, #4294967295
 8009794:	e78e      	b.n	80096b4 <__sflush_r+0x1c>
 8009796:	4407      	add	r7, r0
 8009798:	eba8 0800 	sub.w	r8, r8, r0
 800979c:	e7e9      	b.n	8009772 <__sflush_r+0xda>
 800979e:	bf00      	nop
 80097a0:	20400001 	.word	0x20400001

080097a4 <_fflush_r>:
 80097a4:	b538      	push	{r3, r4, r5, lr}
 80097a6:	690b      	ldr	r3, [r1, #16]
 80097a8:	4605      	mov	r5, r0
 80097aa:	460c      	mov	r4, r1
 80097ac:	b913      	cbnz	r3, 80097b4 <_fflush_r+0x10>
 80097ae:	2500      	movs	r5, #0
 80097b0:	4628      	mov	r0, r5
 80097b2:	bd38      	pop	{r3, r4, r5, pc}
 80097b4:	b118      	cbz	r0, 80097be <_fflush_r+0x1a>
 80097b6:	6983      	ldr	r3, [r0, #24]
 80097b8:	b90b      	cbnz	r3, 80097be <_fflush_r+0x1a>
 80097ba:	f000 f887 	bl	80098cc <__sinit>
 80097be:	4b14      	ldr	r3, [pc, #80]	; (8009810 <_fflush_r+0x6c>)
 80097c0:	429c      	cmp	r4, r3
 80097c2:	d11b      	bne.n	80097fc <_fflush_r+0x58>
 80097c4:	686c      	ldr	r4, [r5, #4]
 80097c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d0ef      	beq.n	80097ae <_fflush_r+0xa>
 80097ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097d0:	07d0      	lsls	r0, r2, #31
 80097d2:	d404      	bmi.n	80097de <_fflush_r+0x3a>
 80097d4:	0599      	lsls	r1, r3, #22
 80097d6:	d402      	bmi.n	80097de <_fflush_r+0x3a>
 80097d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097da:	f000 f915 	bl	8009a08 <__retarget_lock_acquire_recursive>
 80097de:	4628      	mov	r0, r5
 80097e0:	4621      	mov	r1, r4
 80097e2:	f7ff ff59 	bl	8009698 <__sflush_r>
 80097e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097e8:	07da      	lsls	r2, r3, #31
 80097ea:	4605      	mov	r5, r0
 80097ec:	d4e0      	bmi.n	80097b0 <_fflush_r+0xc>
 80097ee:	89a3      	ldrh	r3, [r4, #12]
 80097f0:	059b      	lsls	r3, r3, #22
 80097f2:	d4dd      	bmi.n	80097b0 <_fflush_r+0xc>
 80097f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097f6:	f000 f908 	bl	8009a0a <__retarget_lock_release_recursive>
 80097fa:	e7d9      	b.n	80097b0 <_fflush_r+0xc>
 80097fc:	4b05      	ldr	r3, [pc, #20]	; (8009814 <_fflush_r+0x70>)
 80097fe:	429c      	cmp	r4, r3
 8009800:	d101      	bne.n	8009806 <_fflush_r+0x62>
 8009802:	68ac      	ldr	r4, [r5, #8]
 8009804:	e7df      	b.n	80097c6 <_fflush_r+0x22>
 8009806:	4b04      	ldr	r3, [pc, #16]	; (8009818 <_fflush_r+0x74>)
 8009808:	429c      	cmp	r4, r3
 800980a:	bf08      	it	eq
 800980c:	68ec      	ldreq	r4, [r5, #12]
 800980e:	e7da      	b.n	80097c6 <_fflush_r+0x22>
 8009810:	0800b7b4 	.word	0x0800b7b4
 8009814:	0800b7d4 	.word	0x0800b7d4
 8009818:	0800b794 	.word	0x0800b794

0800981c <std>:
 800981c:	2300      	movs	r3, #0
 800981e:	b510      	push	{r4, lr}
 8009820:	4604      	mov	r4, r0
 8009822:	e9c0 3300 	strd	r3, r3, [r0]
 8009826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800982a:	6083      	str	r3, [r0, #8]
 800982c:	8181      	strh	r1, [r0, #12]
 800982e:	6643      	str	r3, [r0, #100]	; 0x64
 8009830:	81c2      	strh	r2, [r0, #14]
 8009832:	6183      	str	r3, [r0, #24]
 8009834:	4619      	mov	r1, r3
 8009836:	2208      	movs	r2, #8
 8009838:	305c      	adds	r0, #92	; 0x5c
 800983a:	f7ff fced 	bl	8009218 <memset>
 800983e:	4b05      	ldr	r3, [pc, #20]	; (8009854 <std+0x38>)
 8009840:	6263      	str	r3, [r4, #36]	; 0x24
 8009842:	4b05      	ldr	r3, [pc, #20]	; (8009858 <std+0x3c>)
 8009844:	62a3      	str	r3, [r4, #40]	; 0x28
 8009846:	4b05      	ldr	r3, [pc, #20]	; (800985c <std+0x40>)
 8009848:	62e3      	str	r3, [r4, #44]	; 0x2c
 800984a:	4b05      	ldr	r3, [pc, #20]	; (8009860 <std+0x44>)
 800984c:	6224      	str	r4, [r4, #32]
 800984e:	6323      	str	r3, [r4, #48]	; 0x30
 8009850:	bd10      	pop	{r4, pc}
 8009852:	bf00      	nop
 8009854:	0800a0cd 	.word	0x0800a0cd
 8009858:	0800a0ef 	.word	0x0800a0ef
 800985c:	0800a127 	.word	0x0800a127
 8009860:	0800a14b 	.word	0x0800a14b

08009864 <_cleanup_r>:
 8009864:	4901      	ldr	r1, [pc, #4]	; (800986c <_cleanup_r+0x8>)
 8009866:	f000 b8af 	b.w	80099c8 <_fwalk_reent>
 800986a:	bf00      	nop
 800986c:	080097a5 	.word	0x080097a5

08009870 <__sfmoreglue>:
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	1e4a      	subs	r2, r1, #1
 8009874:	2568      	movs	r5, #104	; 0x68
 8009876:	4355      	muls	r5, r2
 8009878:	460e      	mov	r6, r1
 800987a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800987e:	f7ff fd23 	bl	80092c8 <_malloc_r>
 8009882:	4604      	mov	r4, r0
 8009884:	b140      	cbz	r0, 8009898 <__sfmoreglue+0x28>
 8009886:	2100      	movs	r1, #0
 8009888:	e9c0 1600 	strd	r1, r6, [r0]
 800988c:	300c      	adds	r0, #12
 800988e:	60a0      	str	r0, [r4, #8]
 8009890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009894:	f7ff fcc0 	bl	8009218 <memset>
 8009898:	4620      	mov	r0, r4
 800989a:	bd70      	pop	{r4, r5, r6, pc}

0800989c <__sfp_lock_acquire>:
 800989c:	4801      	ldr	r0, [pc, #4]	; (80098a4 <__sfp_lock_acquire+0x8>)
 800989e:	f000 b8b3 	b.w	8009a08 <__retarget_lock_acquire_recursive>
 80098a2:	bf00      	nop
 80098a4:	20002bc4 	.word	0x20002bc4

080098a8 <__sfp_lock_release>:
 80098a8:	4801      	ldr	r0, [pc, #4]	; (80098b0 <__sfp_lock_release+0x8>)
 80098aa:	f000 b8ae 	b.w	8009a0a <__retarget_lock_release_recursive>
 80098ae:	bf00      	nop
 80098b0:	20002bc4 	.word	0x20002bc4

080098b4 <__sinit_lock_acquire>:
 80098b4:	4801      	ldr	r0, [pc, #4]	; (80098bc <__sinit_lock_acquire+0x8>)
 80098b6:	f000 b8a7 	b.w	8009a08 <__retarget_lock_acquire_recursive>
 80098ba:	bf00      	nop
 80098bc:	20002bbf 	.word	0x20002bbf

080098c0 <__sinit_lock_release>:
 80098c0:	4801      	ldr	r0, [pc, #4]	; (80098c8 <__sinit_lock_release+0x8>)
 80098c2:	f000 b8a2 	b.w	8009a0a <__retarget_lock_release_recursive>
 80098c6:	bf00      	nop
 80098c8:	20002bbf 	.word	0x20002bbf

080098cc <__sinit>:
 80098cc:	b510      	push	{r4, lr}
 80098ce:	4604      	mov	r4, r0
 80098d0:	f7ff fff0 	bl	80098b4 <__sinit_lock_acquire>
 80098d4:	69a3      	ldr	r3, [r4, #24]
 80098d6:	b11b      	cbz	r3, 80098e0 <__sinit+0x14>
 80098d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098dc:	f7ff bff0 	b.w	80098c0 <__sinit_lock_release>
 80098e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80098e4:	6523      	str	r3, [r4, #80]	; 0x50
 80098e6:	4b13      	ldr	r3, [pc, #76]	; (8009934 <__sinit+0x68>)
 80098e8:	4a13      	ldr	r2, [pc, #76]	; (8009938 <__sinit+0x6c>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80098ee:	42a3      	cmp	r3, r4
 80098f0:	bf04      	itt	eq
 80098f2:	2301      	moveq	r3, #1
 80098f4:	61a3      	streq	r3, [r4, #24]
 80098f6:	4620      	mov	r0, r4
 80098f8:	f000 f820 	bl	800993c <__sfp>
 80098fc:	6060      	str	r0, [r4, #4]
 80098fe:	4620      	mov	r0, r4
 8009900:	f000 f81c 	bl	800993c <__sfp>
 8009904:	60a0      	str	r0, [r4, #8]
 8009906:	4620      	mov	r0, r4
 8009908:	f000 f818 	bl	800993c <__sfp>
 800990c:	2200      	movs	r2, #0
 800990e:	60e0      	str	r0, [r4, #12]
 8009910:	2104      	movs	r1, #4
 8009912:	6860      	ldr	r0, [r4, #4]
 8009914:	f7ff ff82 	bl	800981c <std>
 8009918:	68a0      	ldr	r0, [r4, #8]
 800991a:	2201      	movs	r2, #1
 800991c:	2109      	movs	r1, #9
 800991e:	f7ff ff7d 	bl	800981c <std>
 8009922:	68e0      	ldr	r0, [r4, #12]
 8009924:	2202      	movs	r2, #2
 8009926:	2112      	movs	r1, #18
 8009928:	f7ff ff78 	bl	800981c <std>
 800992c:	2301      	movs	r3, #1
 800992e:	61a3      	str	r3, [r4, #24]
 8009930:	e7d2      	b.n	80098d8 <__sinit+0xc>
 8009932:	bf00      	nop
 8009934:	0800b790 	.word	0x0800b790
 8009938:	08009865 	.word	0x08009865

0800993c <__sfp>:
 800993c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800993e:	4607      	mov	r7, r0
 8009940:	f7ff ffac 	bl	800989c <__sfp_lock_acquire>
 8009944:	4b1e      	ldr	r3, [pc, #120]	; (80099c0 <__sfp+0x84>)
 8009946:	681e      	ldr	r6, [r3, #0]
 8009948:	69b3      	ldr	r3, [r6, #24]
 800994a:	b913      	cbnz	r3, 8009952 <__sfp+0x16>
 800994c:	4630      	mov	r0, r6
 800994e:	f7ff ffbd 	bl	80098cc <__sinit>
 8009952:	3648      	adds	r6, #72	; 0x48
 8009954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009958:	3b01      	subs	r3, #1
 800995a:	d503      	bpl.n	8009964 <__sfp+0x28>
 800995c:	6833      	ldr	r3, [r6, #0]
 800995e:	b30b      	cbz	r3, 80099a4 <__sfp+0x68>
 8009960:	6836      	ldr	r6, [r6, #0]
 8009962:	e7f7      	b.n	8009954 <__sfp+0x18>
 8009964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009968:	b9d5      	cbnz	r5, 80099a0 <__sfp+0x64>
 800996a:	4b16      	ldr	r3, [pc, #88]	; (80099c4 <__sfp+0x88>)
 800996c:	60e3      	str	r3, [r4, #12]
 800996e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009972:	6665      	str	r5, [r4, #100]	; 0x64
 8009974:	f000 f847 	bl	8009a06 <__retarget_lock_init_recursive>
 8009978:	f7ff ff96 	bl	80098a8 <__sfp_lock_release>
 800997c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009980:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009984:	6025      	str	r5, [r4, #0]
 8009986:	61a5      	str	r5, [r4, #24]
 8009988:	2208      	movs	r2, #8
 800998a:	4629      	mov	r1, r5
 800998c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009990:	f7ff fc42 	bl	8009218 <memset>
 8009994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800999c:	4620      	mov	r0, r4
 800999e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a0:	3468      	adds	r4, #104	; 0x68
 80099a2:	e7d9      	b.n	8009958 <__sfp+0x1c>
 80099a4:	2104      	movs	r1, #4
 80099a6:	4638      	mov	r0, r7
 80099a8:	f7ff ff62 	bl	8009870 <__sfmoreglue>
 80099ac:	4604      	mov	r4, r0
 80099ae:	6030      	str	r0, [r6, #0]
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d1d5      	bne.n	8009960 <__sfp+0x24>
 80099b4:	f7ff ff78 	bl	80098a8 <__sfp_lock_release>
 80099b8:	230c      	movs	r3, #12
 80099ba:	603b      	str	r3, [r7, #0]
 80099bc:	e7ee      	b.n	800999c <__sfp+0x60>
 80099be:	bf00      	nop
 80099c0:	0800b790 	.word	0x0800b790
 80099c4:	ffff0001 	.word	0xffff0001

080099c8 <_fwalk_reent>:
 80099c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099cc:	4606      	mov	r6, r0
 80099ce:	4688      	mov	r8, r1
 80099d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80099d4:	2700      	movs	r7, #0
 80099d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099da:	f1b9 0901 	subs.w	r9, r9, #1
 80099de:	d505      	bpl.n	80099ec <_fwalk_reent+0x24>
 80099e0:	6824      	ldr	r4, [r4, #0]
 80099e2:	2c00      	cmp	r4, #0
 80099e4:	d1f7      	bne.n	80099d6 <_fwalk_reent+0xe>
 80099e6:	4638      	mov	r0, r7
 80099e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099ec:	89ab      	ldrh	r3, [r5, #12]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d907      	bls.n	8009a02 <_fwalk_reent+0x3a>
 80099f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099f6:	3301      	adds	r3, #1
 80099f8:	d003      	beq.n	8009a02 <_fwalk_reent+0x3a>
 80099fa:	4629      	mov	r1, r5
 80099fc:	4630      	mov	r0, r6
 80099fe:	47c0      	blx	r8
 8009a00:	4307      	orrs	r7, r0
 8009a02:	3568      	adds	r5, #104	; 0x68
 8009a04:	e7e9      	b.n	80099da <_fwalk_reent+0x12>

08009a06 <__retarget_lock_init_recursive>:
 8009a06:	4770      	bx	lr

08009a08 <__retarget_lock_acquire_recursive>:
 8009a08:	4770      	bx	lr

08009a0a <__retarget_lock_release_recursive>:
 8009a0a:	4770      	bx	lr

08009a0c <__swhatbuf_r>:
 8009a0c:	b570      	push	{r4, r5, r6, lr}
 8009a0e:	460e      	mov	r6, r1
 8009a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a14:	2900      	cmp	r1, #0
 8009a16:	b096      	sub	sp, #88	; 0x58
 8009a18:	4614      	mov	r4, r2
 8009a1a:	461d      	mov	r5, r3
 8009a1c:	da07      	bge.n	8009a2e <__swhatbuf_r+0x22>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	602b      	str	r3, [r5, #0]
 8009a22:	89b3      	ldrh	r3, [r6, #12]
 8009a24:	061a      	lsls	r2, r3, #24
 8009a26:	d410      	bmi.n	8009a4a <__swhatbuf_r+0x3e>
 8009a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a2c:	e00e      	b.n	8009a4c <__swhatbuf_r+0x40>
 8009a2e:	466a      	mov	r2, sp
 8009a30:	f000 fbb2 	bl	800a198 <_fstat_r>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	dbf2      	blt.n	8009a1e <__swhatbuf_r+0x12>
 8009a38:	9a01      	ldr	r2, [sp, #4]
 8009a3a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a3e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a42:	425a      	negs	r2, r3
 8009a44:	415a      	adcs	r2, r3
 8009a46:	602a      	str	r2, [r5, #0]
 8009a48:	e7ee      	b.n	8009a28 <__swhatbuf_r+0x1c>
 8009a4a:	2340      	movs	r3, #64	; 0x40
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	b016      	add	sp, #88	; 0x58
 8009a52:	bd70      	pop	{r4, r5, r6, pc}

08009a54 <__smakebuf_r>:
 8009a54:	898b      	ldrh	r3, [r1, #12]
 8009a56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a58:	079d      	lsls	r5, r3, #30
 8009a5a:	4606      	mov	r6, r0
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	d507      	bpl.n	8009a70 <__smakebuf_r+0x1c>
 8009a60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	6123      	str	r3, [r4, #16]
 8009a68:	2301      	movs	r3, #1
 8009a6a:	6163      	str	r3, [r4, #20]
 8009a6c:	b002      	add	sp, #8
 8009a6e:	bd70      	pop	{r4, r5, r6, pc}
 8009a70:	ab01      	add	r3, sp, #4
 8009a72:	466a      	mov	r2, sp
 8009a74:	f7ff ffca 	bl	8009a0c <__swhatbuf_r>
 8009a78:	9900      	ldr	r1, [sp, #0]
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f7ff fc23 	bl	80092c8 <_malloc_r>
 8009a82:	b948      	cbnz	r0, 8009a98 <__smakebuf_r+0x44>
 8009a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a88:	059a      	lsls	r2, r3, #22
 8009a8a:	d4ef      	bmi.n	8009a6c <__smakebuf_r+0x18>
 8009a8c:	f023 0303 	bic.w	r3, r3, #3
 8009a90:	f043 0302 	orr.w	r3, r3, #2
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	e7e3      	b.n	8009a60 <__smakebuf_r+0xc>
 8009a98:	4b0d      	ldr	r3, [pc, #52]	; (8009ad0 <__smakebuf_r+0x7c>)
 8009a9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009a9c:	89a3      	ldrh	r3, [r4, #12]
 8009a9e:	6020      	str	r0, [r4, #0]
 8009aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	9b00      	ldr	r3, [sp, #0]
 8009aa8:	6163      	str	r3, [r4, #20]
 8009aaa:	9b01      	ldr	r3, [sp, #4]
 8009aac:	6120      	str	r0, [r4, #16]
 8009aae:	b15b      	cbz	r3, 8009ac8 <__smakebuf_r+0x74>
 8009ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f000 fb81 	bl	800a1bc <_isatty_r>
 8009aba:	b128      	cbz	r0, 8009ac8 <__smakebuf_r+0x74>
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	f043 0301 	orr.w	r3, r3, #1
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	89a0      	ldrh	r0, [r4, #12]
 8009aca:	4305      	orrs	r5, r0
 8009acc:	81a5      	strh	r5, [r4, #12]
 8009ace:	e7cd      	b.n	8009a6c <__smakebuf_r+0x18>
 8009ad0:	08009865 	.word	0x08009865

08009ad4 <__malloc_lock>:
 8009ad4:	4801      	ldr	r0, [pc, #4]	; (8009adc <__malloc_lock+0x8>)
 8009ad6:	f7ff bf97 	b.w	8009a08 <__retarget_lock_acquire_recursive>
 8009ada:	bf00      	nop
 8009adc:	20002bc0 	.word	0x20002bc0

08009ae0 <__malloc_unlock>:
 8009ae0:	4801      	ldr	r0, [pc, #4]	; (8009ae8 <__malloc_unlock+0x8>)
 8009ae2:	f7ff bf92 	b.w	8009a0a <__retarget_lock_release_recursive>
 8009ae6:	bf00      	nop
 8009ae8:	20002bc0 	.word	0x20002bc0

08009aec <__ssputs_r>:
 8009aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af0:	688e      	ldr	r6, [r1, #8]
 8009af2:	429e      	cmp	r6, r3
 8009af4:	4682      	mov	sl, r0
 8009af6:	460c      	mov	r4, r1
 8009af8:	4690      	mov	r8, r2
 8009afa:	461f      	mov	r7, r3
 8009afc:	d838      	bhi.n	8009b70 <__ssputs_r+0x84>
 8009afe:	898a      	ldrh	r2, [r1, #12]
 8009b00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b04:	d032      	beq.n	8009b6c <__ssputs_r+0x80>
 8009b06:	6825      	ldr	r5, [r4, #0]
 8009b08:	6909      	ldr	r1, [r1, #16]
 8009b0a:	eba5 0901 	sub.w	r9, r5, r1
 8009b0e:	6965      	ldr	r5, [r4, #20]
 8009b10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b18:	3301      	adds	r3, #1
 8009b1a:	444b      	add	r3, r9
 8009b1c:	106d      	asrs	r5, r5, #1
 8009b1e:	429d      	cmp	r5, r3
 8009b20:	bf38      	it	cc
 8009b22:	461d      	movcc	r5, r3
 8009b24:	0553      	lsls	r3, r2, #21
 8009b26:	d531      	bpl.n	8009b8c <__ssputs_r+0xa0>
 8009b28:	4629      	mov	r1, r5
 8009b2a:	f7ff fbcd 	bl	80092c8 <_malloc_r>
 8009b2e:	4606      	mov	r6, r0
 8009b30:	b950      	cbnz	r0, 8009b48 <__ssputs_r+0x5c>
 8009b32:	230c      	movs	r3, #12
 8009b34:	f8ca 3000 	str.w	r3, [sl]
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b3e:	81a3      	strh	r3, [r4, #12]
 8009b40:	f04f 30ff 	mov.w	r0, #4294967295
 8009b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b48:	6921      	ldr	r1, [r4, #16]
 8009b4a:	464a      	mov	r2, r9
 8009b4c:	f000 fb58 	bl	800a200 <memcpy>
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b5a:	81a3      	strh	r3, [r4, #12]
 8009b5c:	6126      	str	r6, [r4, #16]
 8009b5e:	6165      	str	r5, [r4, #20]
 8009b60:	444e      	add	r6, r9
 8009b62:	eba5 0509 	sub.w	r5, r5, r9
 8009b66:	6026      	str	r6, [r4, #0]
 8009b68:	60a5      	str	r5, [r4, #8]
 8009b6a:	463e      	mov	r6, r7
 8009b6c:	42be      	cmp	r6, r7
 8009b6e:	d900      	bls.n	8009b72 <__ssputs_r+0x86>
 8009b70:	463e      	mov	r6, r7
 8009b72:	4632      	mov	r2, r6
 8009b74:	6820      	ldr	r0, [r4, #0]
 8009b76:	4641      	mov	r1, r8
 8009b78:	f000 fb50 	bl	800a21c <memmove>
 8009b7c:	68a3      	ldr	r3, [r4, #8]
 8009b7e:	6822      	ldr	r2, [r4, #0]
 8009b80:	1b9b      	subs	r3, r3, r6
 8009b82:	4432      	add	r2, r6
 8009b84:	60a3      	str	r3, [r4, #8]
 8009b86:	6022      	str	r2, [r4, #0]
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e7db      	b.n	8009b44 <__ssputs_r+0x58>
 8009b8c:	462a      	mov	r2, r5
 8009b8e:	f000 fb5f 	bl	800a250 <_realloc_r>
 8009b92:	4606      	mov	r6, r0
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1e1      	bne.n	8009b5c <__ssputs_r+0x70>
 8009b98:	6921      	ldr	r1, [r4, #16]
 8009b9a:	4650      	mov	r0, sl
 8009b9c:	f7ff fb44 	bl	8009228 <_free_r>
 8009ba0:	e7c7      	b.n	8009b32 <__ssputs_r+0x46>
	...

08009ba4 <_svfiprintf_r>:
 8009ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba8:	4698      	mov	r8, r3
 8009baa:	898b      	ldrh	r3, [r1, #12]
 8009bac:	061b      	lsls	r3, r3, #24
 8009bae:	b09d      	sub	sp, #116	; 0x74
 8009bb0:	4607      	mov	r7, r0
 8009bb2:	460d      	mov	r5, r1
 8009bb4:	4614      	mov	r4, r2
 8009bb6:	d50e      	bpl.n	8009bd6 <_svfiprintf_r+0x32>
 8009bb8:	690b      	ldr	r3, [r1, #16]
 8009bba:	b963      	cbnz	r3, 8009bd6 <_svfiprintf_r+0x32>
 8009bbc:	2140      	movs	r1, #64	; 0x40
 8009bbe:	f7ff fb83 	bl	80092c8 <_malloc_r>
 8009bc2:	6028      	str	r0, [r5, #0]
 8009bc4:	6128      	str	r0, [r5, #16]
 8009bc6:	b920      	cbnz	r0, 8009bd2 <_svfiprintf_r+0x2e>
 8009bc8:	230c      	movs	r3, #12
 8009bca:	603b      	str	r3, [r7, #0]
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd0:	e0d1      	b.n	8009d76 <_svfiprintf_r+0x1d2>
 8009bd2:	2340      	movs	r3, #64	; 0x40
 8009bd4:	616b      	str	r3, [r5, #20]
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bda:	2320      	movs	r3, #32
 8009bdc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009be0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009be4:	2330      	movs	r3, #48	; 0x30
 8009be6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009d90 <_svfiprintf_r+0x1ec>
 8009bea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bee:	f04f 0901 	mov.w	r9, #1
 8009bf2:	4623      	mov	r3, r4
 8009bf4:	469a      	mov	sl, r3
 8009bf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bfa:	b10a      	cbz	r2, 8009c00 <_svfiprintf_r+0x5c>
 8009bfc:	2a25      	cmp	r2, #37	; 0x25
 8009bfe:	d1f9      	bne.n	8009bf4 <_svfiprintf_r+0x50>
 8009c00:	ebba 0b04 	subs.w	fp, sl, r4
 8009c04:	d00b      	beq.n	8009c1e <_svfiprintf_r+0x7a>
 8009c06:	465b      	mov	r3, fp
 8009c08:	4622      	mov	r2, r4
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	4638      	mov	r0, r7
 8009c0e:	f7ff ff6d 	bl	8009aec <__ssputs_r>
 8009c12:	3001      	adds	r0, #1
 8009c14:	f000 80aa 	beq.w	8009d6c <_svfiprintf_r+0x1c8>
 8009c18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c1a:	445a      	add	r2, fp
 8009c1c:	9209      	str	r2, [sp, #36]	; 0x24
 8009c1e:	f89a 3000 	ldrb.w	r3, [sl]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f000 80a2 	beq.w	8009d6c <_svfiprintf_r+0x1c8>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c32:	f10a 0a01 	add.w	sl, sl, #1
 8009c36:	9304      	str	r3, [sp, #16]
 8009c38:	9307      	str	r3, [sp, #28]
 8009c3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c3e:	931a      	str	r3, [sp, #104]	; 0x68
 8009c40:	4654      	mov	r4, sl
 8009c42:	2205      	movs	r2, #5
 8009c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c48:	4851      	ldr	r0, [pc, #324]	; (8009d90 <_svfiprintf_r+0x1ec>)
 8009c4a:	f7f6 fad1 	bl	80001f0 <memchr>
 8009c4e:	9a04      	ldr	r2, [sp, #16]
 8009c50:	b9d8      	cbnz	r0, 8009c8a <_svfiprintf_r+0xe6>
 8009c52:	06d0      	lsls	r0, r2, #27
 8009c54:	bf44      	itt	mi
 8009c56:	2320      	movmi	r3, #32
 8009c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c5c:	0711      	lsls	r1, r2, #28
 8009c5e:	bf44      	itt	mi
 8009c60:	232b      	movmi	r3, #43	; 0x2b
 8009c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c66:	f89a 3000 	ldrb.w	r3, [sl]
 8009c6a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c6c:	d015      	beq.n	8009c9a <_svfiprintf_r+0xf6>
 8009c6e:	9a07      	ldr	r2, [sp, #28]
 8009c70:	4654      	mov	r4, sl
 8009c72:	2000      	movs	r0, #0
 8009c74:	f04f 0c0a 	mov.w	ip, #10
 8009c78:	4621      	mov	r1, r4
 8009c7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c7e:	3b30      	subs	r3, #48	; 0x30
 8009c80:	2b09      	cmp	r3, #9
 8009c82:	d94e      	bls.n	8009d22 <_svfiprintf_r+0x17e>
 8009c84:	b1b0      	cbz	r0, 8009cb4 <_svfiprintf_r+0x110>
 8009c86:	9207      	str	r2, [sp, #28]
 8009c88:	e014      	b.n	8009cb4 <_svfiprintf_r+0x110>
 8009c8a:	eba0 0308 	sub.w	r3, r0, r8
 8009c8e:	fa09 f303 	lsl.w	r3, r9, r3
 8009c92:	4313      	orrs	r3, r2
 8009c94:	9304      	str	r3, [sp, #16]
 8009c96:	46a2      	mov	sl, r4
 8009c98:	e7d2      	b.n	8009c40 <_svfiprintf_r+0x9c>
 8009c9a:	9b03      	ldr	r3, [sp, #12]
 8009c9c:	1d19      	adds	r1, r3, #4
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	9103      	str	r1, [sp, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	bfbb      	ittet	lt
 8009ca6:	425b      	neglt	r3, r3
 8009ca8:	f042 0202 	orrlt.w	r2, r2, #2
 8009cac:	9307      	strge	r3, [sp, #28]
 8009cae:	9307      	strlt	r3, [sp, #28]
 8009cb0:	bfb8      	it	lt
 8009cb2:	9204      	strlt	r2, [sp, #16]
 8009cb4:	7823      	ldrb	r3, [r4, #0]
 8009cb6:	2b2e      	cmp	r3, #46	; 0x2e
 8009cb8:	d10c      	bne.n	8009cd4 <_svfiprintf_r+0x130>
 8009cba:	7863      	ldrb	r3, [r4, #1]
 8009cbc:	2b2a      	cmp	r3, #42	; 0x2a
 8009cbe:	d135      	bne.n	8009d2c <_svfiprintf_r+0x188>
 8009cc0:	9b03      	ldr	r3, [sp, #12]
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	9203      	str	r2, [sp, #12]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	bfb8      	it	lt
 8009ccc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cd0:	3402      	adds	r4, #2
 8009cd2:	9305      	str	r3, [sp, #20]
 8009cd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009da0 <_svfiprintf_r+0x1fc>
 8009cd8:	7821      	ldrb	r1, [r4, #0]
 8009cda:	2203      	movs	r2, #3
 8009cdc:	4650      	mov	r0, sl
 8009cde:	f7f6 fa87 	bl	80001f0 <memchr>
 8009ce2:	b140      	cbz	r0, 8009cf6 <_svfiprintf_r+0x152>
 8009ce4:	2340      	movs	r3, #64	; 0x40
 8009ce6:	eba0 000a 	sub.w	r0, r0, sl
 8009cea:	fa03 f000 	lsl.w	r0, r3, r0
 8009cee:	9b04      	ldr	r3, [sp, #16]
 8009cf0:	4303      	orrs	r3, r0
 8009cf2:	3401      	adds	r4, #1
 8009cf4:	9304      	str	r3, [sp, #16]
 8009cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfa:	4826      	ldr	r0, [pc, #152]	; (8009d94 <_svfiprintf_r+0x1f0>)
 8009cfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d00:	2206      	movs	r2, #6
 8009d02:	f7f6 fa75 	bl	80001f0 <memchr>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d038      	beq.n	8009d7c <_svfiprintf_r+0x1d8>
 8009d0a:	4b23      	ldr	r3, [pc, #140]	; (8009d98 <_svfiprintf_r+0x1f4>)
 8009d0c:	bb1b      	cbnz	r3, 8009d56 <_svfiprintf_r+0x1b2>
 8009d0e:	9b03      	ldr	r3, [sp, #12]
 8009d10:	3307      	adds	r3, #7
 8009d12:	f023 0307 	bic.w	r3, r3, #7
 8009d16:	3308      	adds	r3, #8
 8009d18:	9303      	str	r3, [sp, #12]
 8009d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d1c:	4433      	add	r3, r6
 8009d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d20:	e767      	b.n	8009bf2 <_svfiprintf_r+0x4e>
 8009d22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d26:	460c      	mov	r4, r1
 8009d28:	2001      	movs	r0, #1
 8009d2a:	e7a5      	b.n	8009c78 <_svfiprintf_r+0xd4>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	3401      	adds	r4, #1
 8009d30:	9305      	str	r3, [sp, #20]
 8009d32:	4619      	mov	r1, r3
 8009d34:	f04f 0c0a 	mov.w	ip, #10
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d3e:	3a30      	subs	r2, #48	; 0x30
 8009d40:	2a09      	cmp	r2, #9
 8009d42:	d903      	bls.n	8009d4c <_svfiprintf_r+0x1a8>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d0c5      	beq.n	8009cd4 <_svfiprintf_r+0x130>
 8009d48:	9105      	str	r1, [sp, #20]
 8009d4a:	e7c3      	b.n	8009cd4 <_svfiprintf_r+0x130>
 8009d4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d50:	4604      	mov	r4, r0
 8009d52:	2301      	movs	r3, #1
 8009d54:	e7f0      	b.n	8009d38 <_svfiprintf_r+0x194>
 8009d56:	ab03      	add	r3, sp, #12
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	462a      	mov	r2, r5
 8009d5c:	4b0f      	ldr	r3, [pc, #60]	; (8009d9c <_svfiprintf_r+0x1f8>)
 8009d5e:	a904      	add	r1, sp, #16
 8009d60:	4638      	mov	r0, r7
 8009d62:	f3af 8000 	nop.w
 8009d66:	1c42      	adds	r2, r0, #1
 8009d68:	4606      	mov	r6, r0
 8009d6a:	d1d6      	bne.n	8009d1a <_svfiprintf_r+0x176>
 8009d6c:	89ab      	ldrh	r3, [r5, #12]
 8009d6e:	065b      	lsls	r3, r3, #25
 8009d70:	f53f af2c 	bmi.w	8009bcc <_svfiprintf_r+0x28>
 8009d74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d76:	b01d      	add	sp, #116	; 0x74
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7c:	ab03      	add	r3, sp, #12
 8009d7e:	9300      	str	r3, [sp, #0]
 8009d80:	462a      	mov	r2, r5
 8009d82:	4b06      	ldr	r3, [pc, #24]	; (8009d9c <_svfiprintf_r+0x1f8>)
 8009d84:	a904      	add	r1, sp, #16
 8009d86:	4638      	mov	r0, r7
 8009d88:	f000 f87a 	bl	8009e80 <_printf_i>
 8009d8c:	e7eb      	b.n	8009d66 <_svfiprintf_r+0x1c2>
 8009d8e:	bf00      	nop
 8009d90:	0800b7f4 	.word	0x0800b7f4
 8009d94:	0800b7fe 	.word	0x0800b7fe
 8009d98:	00000000 	.word	0x00000000
 8009d9c:	08009aed 	.word	0x08009aed
 8009da0:	0800b7fa 	.word	0x0800b7fa

08009da4 <_printf_common>:
 8009da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009da8:	4616      	mov	r6, r2
 8009daa:	4699      	mov	r9, r3
 8009dac:	688a      	ldr	r2, [r1, #8]
 8009dae:	690b      	ldr	r3, [r1, #16]
 8009db0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009db4:	4293      	cmp	r3, r2
 8009db6:	bfb8      	it	lt
 8009db8:	4613      	movlt	r3, r2
 8009dba:	6033      	str	r3, [r6, #0]
 8009dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	b10a      	cbz	r2, 8009dca <_printf_common+0x26>
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	6033      	str	r3, [r6, #0]
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	0699      	lsls	r1, r3, #26
 8009dce:	bf42      	ittt	mi
 8009dd0:	6833      	ldrmi	r3, [r6, #0]
 8009dd2:	3302      	addmi	r3, #2
 8009dd4:	6033      	strmi	r3, [r6, #0]
 8009dd6:	6825      	ldr	r5, [r4, #0]
 8009dd8:	f015 0506 	ands.w	r5, r5, #6
 8009ddc:	d106      	bne.n	8009dec <_printf_common+0x48>
 8009dde:	f104 0a19 	add.w	sl, r4, #25
 8009de2:	68e3      	ldr	r3, [r4, #12]
 8009de4:	6832      	ldr	r2, [r6, #0]
 8009de6:	1a9b      	subs	r3, r3, r2
 8009de8:	42ab      	cmp	r3, r5
 8009dea:	dc26      	bgt.n	8009e3a <_printf_common+0x96>
 8009dec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009df0:	1e13      	subs	r3, r2, #0
 8009df2:	6822      	ldr	r2, [r4, #0]
 8009df4:	bf18      	it	ne
 8009df6:	2301      	movne	r3, #1
 8009df8:	0692      	lsls	r2, r2, #26
 8009dfa:	d42b      	bmi.n	8009e54 <_printf_common+0xb0>
 8009dfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e00:	4649      	mov	r1, r9
 8009e02:	4638      	mov	r0, r7
 8009e04:	47c0      	blx	r8
 8009e06:	3001      	adds	r0, #1
 8009e08:	d01e      	beq.n	8009e48 <_printf_common+0xa4>
 8009e0a:	6823      	ldr	r3, [r4, #0]
 8009e0c:	68e5      	ldr	r5, [r4, #12]
 8009e0e:	6832      	ldr	r2, [r6, #0]
 8009e10:	f003 0306 	and.w	r3, r3, #6
 8009e14:	2b04      	cmp	r3, #4
 8009e16:	bf08      	it	eq
 8009e18:	1aad      	subeq	r5, r5, r2
 8009e1a:	68a3      	ldr	r3, [r4, #8]
 8009e1c:	6922      	ldr	r2, [r4, #16]
 8009e1e:	bf0c      	ite	eq
 8009e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e24:	2500      	movne	r5, #0
 8009e26:	4293      	cmp	r3, r2
 8009e28:	bfc4      	itt	gt
 8009e2a:	1a9b      	subgt	r3, r3, r2
 8009e2c:	18ed      	addgt	r5, r5, r3
 8009e2e:	2600      	movs	r6, #0
 8009e30:	341a      	adds	r4, #26
 8009e32:	42b5      	cmp	r5, r6
 8009e34:	d11a      	bne.n	8009e6c <_printf_common+0xc8>
 8009e36:	2000      	movs	r0, #0
 8009e38:	e008      	b.n	8009e4c <_printf_common+0xa8>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	4649      	mov	r1, r9
 8009e40:	4638      	mov	r0, r7
 8009e42:	47c0      	blx	r8
 8009e44:	3001      	adds	r0, #1
 8009e46:	d103      	bne.n	8009e50 <_printf_common+0xac>
 8009e48:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e50:	3501      	adds	r5, #1
 8009e52:	e7c6      	b.n	8009de2 <_printf_common+0x3e>
 8009e54:	18e1      	adds	r1, r4, r3
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	2030      	movs	r0, #48	; 0x30
 8009e5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e5e:	4422      	add	r2, r4
 8009e60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e68:	3302      	adds	r3, #2
 8009e6a:	e7c7      	b.n	8009dfc <_printf_common+0x58>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	4622      	mov	r2, r4
 8009e70:	4649      	mov	r1, r9
 8009e72:	4638      	mov	r0, r7
 8009e74:	47c0      	blx	r8
 8009e76:	3001      	adds	r0, #1
 8009e78:	d0e6      	beq.n	8009e48 <_printf_common+0xa4>
 8009e7a:	3601      	adds	r6, #1
 8009e7c:	e7d9      	b.n	8009e32 <_printf_common+0x8e>
	...

08009e80 <_printf_i>:
 8009e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e84:	460c      	mov	r4, r1
 8009e86:	4691      	mov	r9, r2
 8009e88:	7e27      	ldrb	r7, [r4, #24]
 8009e8a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009e8c:	2f78      	cmp	r7, #120	; 0x78
 8009e8e:	4680      	mov	r8, r0
 8009e90:	469a      	mov	sl, r3
 8009e92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e96:	d807      	bhi.n	8009ea8 <_printf_i+0x28>
 8009e98:	2f62      	cmp	r7, #98	; 0x62
 8009e9a:	d80a      	bhi.n	8009eb2 <_printf_i+0x32>
 8009e9c:	2f00      	cmp	r7, #0
 8009e9e:	f000 80d8 	beq.w	800a052 <_printf_i+0x1d2>
 8009ea2:	2f58      	cmp	r7, #88	; 0x58
 8009ea4:	f000 80a3 	beq.w	8009fee <_printf_i+0x16e>
 8009ea8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009eac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009eb0:	e03a      	b.n	8009f28 <_printf_i+0xa8>
 8009eb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009eb6:	2b15      	cmp	r3, #21
 8009eb8:	d8f6      	bhi.n	8009ea8 <_printf_i+0x28>
 8009eba:	a001      	add	r0, pc, #4	; (adr r0, 8009ec0 <_printf_i+0x40>)
 8009ebc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009ec0:	08009f19 	.word	0x08009f19
 8009ec4:	08009f2d 	.word	0x08009f2d
 8009ec8:	08009ea9 	.word	0x08009ea9
 8009ecc:	08009ea9 	.word	0x08009ea9
 8009ed0:	08009ea9 	.word	0x08009ea9
 8009ed4:	08009ea9 	.word	0x08009ea9
 8009ed8:	08009f2d 	.word	0x08009f2d
 8009edc:	08009ea9 	.word	0x08009ea9
 8009ee0:	08009ea9 	.word	0x08009ea9
 8009ee4:	08009ea9 	.word	0x08009ea9
 8009ee8:	08009ea9 	.word	0x08009ea9
 8009eec:	0800a039 	.word	0x0800a039
 8009ef0:	08009f5d 	.word	0x08009f5d
 8009ef4:	0800a01b 	.word	0x0800a01b
 8009ef8:	08009ea9 	.word	0x08009ea9
 8009efc:	08009ea9 	.word	0x08009ea9
 8009f00:	0800a05b 	.word	0x0800a05b
 8009f04:	08009ea9 	.word	0x08009ea9
 8009f08:	08009f5d 	.word	0x08009f5d
 8009f0c:	08009ea9 	.word	0x08009ea9
 8009f10:	08009ea9 	.word	0x08009ea9
 8009f14:	0800a023 	.word	0x0800a023
 8009f18:	680b      	ldr	r3, [r1, #0]
 8009f1a:	1d1a      	adds	r2, r3, #4
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	600a      	str	r2, [r1, #0]
 8009f20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e0a3      	b.n	800a074 <_printf_i+0x1f4>
 8009f2c:	6825      	ldr	r5, [r4, #0]
 8009f2e:	6808      	ldr	r0, [r1, #0]
 8009f30:	062e      	lsls	r6, r5, #24
 8009f32:	f100 0304 	add.w	r3, r0, #4
 8009f36:	d50a      	bpl.n	8009f4e <_printf_i+0xce>
 8009f38:	6805      	ldr	r5, [r0, #0]
 8009f3a:	600b      	str	r3, [r1, #0]
 8009f3c:	2d00      	cmp	r5, #0
 8009f3e:	da03      	bge.n	8009f48 <_printf_i+0xc8>
 8009f40:	232d      	movs	r3, #45	; 0x2d
 8009f42:	426d      	negs	r5, r5
 8009f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f48:	485e      	ldr	r0, [pc, #376]	; (800a0c4 <_printf_i+0x244>)
 8009f4a:	230a      	movs	r3, #10
 8009f4c:	e019      	b.n	8009f82 <_printf_i+0x102>
 8009f4e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009f52:	6805      	ldr	r5, [r0, #0]
 8009f54:	600b      	str	r3, [r1, #0]
 8009f56:	bf18      	it	ne
 8009f58:	b22d      	sxthne	r5, r5
 8009f5a:	e7ef      	b.n	8009f3c <_printf_i+0xbc>
 8009f5c:	680b      	ldr	r3, [r1, #0]
 8009f5e:	6825      	ldr	r5, [r4, #0]
 8009f60:	1d18      	adds	r0, r3, #4
 8009f62:	6008      	str	r0, [r1, #0]
 8009f64:	0628      	lsls	r0, r5, #24
 8009f66:	d501      	bpl.n	8009f6c <_printf_i+0xec>
 8009f68:	681d      	ldr	r5, [r3, #0]
 8009f6a:	e002      	b.n	8009f72 <_printf_i+0xf2>
 8009f6c:	0669      	lsls	r1, r5, #25
 8009f6e:	d5fb      	bpl.n	8009f68 <_printf_i+0xe8>
 8009f70:	881d      	ldrh	r5, [r3, #0]
 8009f72:	4854      	ldr	r0, [pc, #336]	; (800a0c4 <_printf_i+0x244>)
 8009f74:	2f6f      	cmp	r7, #111	; 0x6f
 8009f76:	bf0c      	ite	eq
 8009f78:	2308      	moveq	r3, #8
 8009f7a:	230a      	movne	r3, #10
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f82:	6866      	ldr	r6, [r4, #4]
 8009f84:	60a6      	str	r6, [r4, #8]
 8009f86:	2e00      	cmp	r6, #0
 8009f88:	bfa2      	ittt	ge
 8009f8a:	6821      	ldrge	r1, [r4, #0]
 8009f8c:	f021 0104 	bicge.w	r1, r1, #4
 8009f90:	6021      	strge	r1, [r4, #0]
 8009f92:	b90d      	cbnz	r5, 8009f98 <_printf_i+0x118>
 8009f94:	2e00      	cmp	r6, #0
 8009f96:	d04d      	beq.n	800a034 <_printf_i+0x1b4>
 8009f98:	4616      	mov	r6, r2
 8009f9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f9e:	fb03 5711 	mls	r7, r3, r1, r5
 8009fa2:	5dc7      	ldrb	r7, [r0, r7]
 8009fa4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009fa8:	462f      	mov	r7, r5
 8009faa:	42bb      	cmp	r3, r7
 8009fac:	460d      	mov	r5, r1
 8009fae:	d9f4      	bls.n	8009f9a <_printf_i+0x11a>
 8009fb0:	2b08      	cmp	r3, #8
 8009fb2:	d10b      	bne.n	8009fcc <_printf_i+0x14c>
 8009fb4:	6823      	ldr	r3, [r4, #0]
 8009fb6:	07df      	lsls	r7, r3, #31
 8009fb8:	d508      	bpl.n	8009fcc <_printf_i+0x14c>
 8009fba:	6923      	ldr	r3, [r4, #16]
 8009fbc:	6861      	ldr	r1, [r4, #4]
 8009fbe:	4299      	cmp	r1, r3
 8009fc0:	bfde      	ittt	le
 8009fc2:	2330      	movle	r3, #48	; 0x30
 8009fc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fcc:	1b92      	subs	r2, r2, r6
 8009fce:	6122      	str	r2, [r4, #16]
 8009fd0:	f8cd a000 	str.w	sl, [sp]
 8009fd4:	464b      	mov	r3, r9
 8009fd6:	aa03      	add	r2, sp, #12
 8009fd8:	4621      	mov	r1, r4
 8009fda:	4640      	mov	r0, r8
 8009fdc:	f7ff fee2 	bl	8009da4 <_printf_common>
 8009fe0:	3001      	adds	r0, #1
 8009fe2:	d14c      	bne.n	800a07e <_printf_i+0x1fe>
 8009fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe8:	b004      	add	sp, #16
 8009fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fee:	4835      	ldr	r0, [pc, #212]	; (800a0c4 <_printf_i+0x244>)
 8009ff0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ff4:	6823      	ldr	r3, [r4, #0]
 8009ff6:	680e      	ldr	r6, [r1, #0]
 8009ff8:	061f      	lsls	r7, r3, #24
 8009ffa:	f856 5b04 	ldr.w	r5, [r6], #4
 8009ffe:	600e      	str	r6, [r1, #0]
 800a000:	d514      	bpl.n	800a02c <_printf_i+0x1ac>
 800a002:	07d9      	lsls	r1, r3, #31
 800a004:	bf44      	itt	mi
 800a006:	f043 0320 	orrmi.w	r3, r3, #32
 800a00a:	6023      	strmi	r3, [r4, #0]
 800a00c:	b91d      	cbnz	r5, 800a016 <_printf_i+0x196>
 800a00e:	6823      	ldr	r3, [r4, #0]
 800a010:	f023 0320 	bic.w	r3, r3, #32
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	2310      	movs	r3, #16
 800a018:	e7b0      	b.n	8009f7c <_printf_i+0xfc>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	f043 0320 	orr.w	r3, r3, #32
 800a020:	6023      	str	r3, [r4, #0]
 800a022:	2378      	movs	r3, #120	; 0x78
 800a024:	4828      	ldr	r0, [pc, #160]	; (800a0c8 <_printf_i+0x248>)
 800a026:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a02a:	e7e3      	b.n	8009ff4 <_printf_i+0x174>
 800a02c:	065e      	lsls	r6, r3, #25
 800a02e:	bf48      	it	mi
 800a030:	b2ad      	uxthmi	r5, r5
 800a032:	e7e6      	b.n	800a002 <_printf_i+0x182>
 800a034:	4616      	mov	r6, r2
 800a036:	e7bb      	b.n	8009fb0 <_printf_i+0x130>
 800a038:	680b      	ldr	r3, [r1, #0]
 800a03a:	6826      	ldr	r6, [r4, #0]
 800a03c:	6960      	ldr	r0, [r4, #20]
 800a03e:	1d1d      	adds	r5, r3, #4
 800a040:	600d      	str	r5, [r1, #0]
 800a042:	0635      	lsls	r5, r6, #24
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	d501      	bpl.n	800a04c <_printf_i+0x1cc>
 800a048:	6018      	str	r0, [r3, #0]
 800a04a:	e002      	b.n	800a052 <_printf_i+0x1d2>
 800a04c:	0671      	lsls	r1, r6, #25
 800a04e:	d5fb      	bpl.n	800a048 <_printf_i+0x1c8>
 800a050:	8018      	strh	r0, [r3, #0]
 800a052:	2300      	movs	r3, #0
 800a054:	6123      	str	r3, [r4, #16]
 800a056:	4616      	mov	r6, r2
 800a058:	e7ba      	b.n	8009fd0 <_printf_i+0x150>
 800a05a:	680b      	ldr	r3, [r1, #0]
 800a05c:	1d1a      	adds	r2, r3, #4
 800a05e:	600a      	str	r2, [r1, #0]
 800a060:	681e      	ldr	r6, [r3, #0]
 800a062:	6862      	ldr	r2, [r4, #4]
 800a064:	2100      	movs	r1, #0
 800a066:	4630      	mov	r0, r6
 800a068:	f7f6 f8c2 	bl	80001f0 <memchr>
 800a06c:	b108      	cbz	r0, 800a072 <_printf_i+0x1f2>
 800a06e:	1b80      	subs	r0, r0, r6
 800a070:	6060      	str	r0, [r4, #4]
 800a072:	6863      	ldr	r3, [r4, #4]
 800a074:	6123      	str	r3, [r4, #16]
 800a076:	2300      	movs	r3, #0
 800a078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a07c:	e7a8      	b.n	8009fd0 <_printf_i+0x150>
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	4632      	mov	r2, r6
 800a082:	4649      	mov	r1, r9
 800a084:	4640      	mov	r0, r8
 800a086:	47d0      	blx	sl
 800a088:	3001      	adds	r0, #1
 800a08a:	d0ab      	beq.n	8009fe4 <_printf_i+0x164>
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	079b      	lsls	r3, r3, #30
 800a090:	d413      	bmi.n	800a0ba <_printf_i+0x23a>
 800a092:	68e0      	ldr	r0, [r4, #12]
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	4298      	cmp	r0, r3
 800a098:	bfb8      	it	lt
 800a09a:	4618      	movlt	r0, r3
 800a09c:	e7a4      	b.n	8009fe8 <_printf_i+0x168>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	4640      	mov	r0, r8
 800a0a6:	47d0      	blx	sl
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	d09b      	beq.n	8009fe4 <_printf_i+0x164>
 800a0ac:	3501      	adds	r5, #1
 800a0ae:	68e3      	ldr	r3, [r4, #12]
 800a0b0:	9903      	ldr	r1, [sp, #12]
 800a0b2:	1a5b      	subs	r3, r3, r1
 800a0b4:	42ab      	cmp	r3, r5
 800a0b6:	dcf2      	bgt.n	800a09e <_printf_i+0x21e>
 800a0b8:	e7eb      	b.n	800a092 <_printf_i+0x212>
 800a0ba:	2500      	movs	r5, #0
 800a0bc:	f104 0619 	add.w	r6, r4, #25
 800a0c0:	e7f5      	b.n	800a0ae <_printf_i+0x22e>
 800a0c2:	bf00      	nop
 800a0c4:	0800b805 	.word	0x0800b805
 800a0c8:	0800b816 	.word	0x0800b816

0800a0cc <__sread>:
 800a0cc:	b510      	push	{r4, lr}
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0d4:	f000 f8e2 	bl	800a29c <_read_r>
 800a0d8:	2800      	cmp	r0, #0
 800a0da:	bfab      	itete	ge
 800a0dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a0de:	89a3      	ldrhlt	r3, [r4, #12]
 800a0e0:	181b      	addge	r3, r3, r0
 800a0e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a0e6:	bfac      	ite	ge
 800a0e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800a0ea:	81a3      	strhlt	r3, [r4, #12]
 800a0ec:	bd10      	pop	{r4, pc}

0800a0ee <__swrite>:
 800a0ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0f2:	461f      	mov	r7, r3
 800a0f4:	898b      	ldrh	r3, [r1, #12]
 800a0f6:	05db      	lsls	r3, r3, #23
 800a0f8:	4605      	mov	r5, r0
 800a0fa:	460c      	mov	r4, r1
 800a0fc:	4616      	mov	r6, r2
 800a0fe:	d505      	bpl.n	800a10c <__swrite+0x1e>
 800a100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a104:	2302      	movs	r3, #2
 800a106:	2200      	movs	r2, #0
 800a108:	f000 f868 	bl	800a1dc <_lseek_r>
 800a10c:	89a3      	ldrh	r3, [r4, #12]
 800a10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a112:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a116:	81a3      	strh	r3, [r4, #12]
 800a118:	4632      	mov	r2, r6
 800a11a:	463b      	mov	r3, r7
 800a11c:	4628      	mov	r0, r5
 800a11e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a122:	f000 b817 	b.w	800a154 <_write_r>

0800a126 <__sseek>:
 800a126:	b510      	push	{r4, lr}
 800a128:	460c      	mov	r4, r1
 800a12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a12e:	f000 f855 	bl	800a1dc <_lseek_r>
 800a132:	1c43      	adds	r3, r0, #1
 800a134:	89a3      	ldrh	r3, [r4, #12]
 800a136:	bf15      	itete	ne
 800a138:	6560      	strne	r0, [r4, #84]	; 0x54
 800a13a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a13e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a142:	81a3      	strheq	r3, [r4, #12]
 800a144:	bf18      	it	ne
 800a146:	81a3      	strhne	r3, [r4, #12]
 800a148:	bd10      	pop	{r4, pc}

0800a14a <__sclose>:
 800a14a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a14e:	f000 b813 	b.w	800a178 <_close_r>
	...

0800a154 <_write_r>:
 800a154:	b538      	push	{r3, r4, r5, lr}
 800a156:	4d07      	ldr	r5, [pc, #28]	; (800a174 <_write_r+0x20>)
 800a158:	4604      	mov	r4, r0
 800a15a:	4608      	mov	r0, r1
 800a15c:	4611      	mov	r1, r2
 800a15e:	2200      	movs	r2, #0
 800a160:	602a      	str	r2, [r5, #0]
 800a162:	461a      	mov	r2, r3
 800a164:	f7f8 f8c9 	bl	80022fa <_write>
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	d102      	bne.n	800a172 <_write_r+0x1e>
 800a16c:	682b      	ldr	r3, [r5, #0]
 800a16e:	b103      	cbz	r3, 800a172 <_write_r+0x1e>
 800a170:	6023      	str	r3, [r4, #0]
 800a172:	bd38      	pop	{r3, r4, r5, pc}
 800a174:	20002bc8 	.word	0x20002bc8

0800a178 <_close_r>:
 800a178:	b538      	push	{r3, r4, r5, lr}
 800a17a:	4d06      	ldr	r5, [pc, #24]	; (800a194 <_close_r+0x1c>)
 800a17c:	2300      	movs	r3, #0
 800a17e:	4604      	mov	r4, r0
 800a180:	4608      	mov	r0, r1
 800a182:	602b      	str	r3, [r5, #0]
 800a184:	f7f8 f8d5 	bl	8002332 <_close>
 800a188:	1c43      	adds	r3, r0, #1
 800a18a:	d102      	bne.n	800a192 <_close_r+0x1a>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	b103      	cbz	r3, 800a192 <_close_r+0x1a>
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	bd38      	pop	{r3, r4, r5, pc}
 800a194:	20002bc8 	.word	0x20002bc8

0800a198 <_fstat_r>:
 800a198:	b538      	push	{r3, r4, r5, lr}
 800a19a:	4d07      	ldr	r5, [pc, #28]	; (800a1b8 <_fstat_r+0x20>)
 800a19c:	2300      	movs	r3, #0
 800a19e:	4604      	mov	r4, r0
 800a1a0:	4608      	mov	r0, r1
 800a1a2:	4611      	mov	r1, r2
 800a1a4:	602b      	str	r3, [r5, #0]
 800a1a6:	f7f8 f8d0 	bl	800234a <_fstat>
 800a1aa:	1c43      	adds	r3, r0, #1
 800a1ac:	d102      	bne.n	800a1b4 <_fstat_r+0x1c>
 800a1ae:	682b      	ldr	r3, [r5, #0]
 800a1b0:	b103      	cbz	r3, 800a1b4 <_fstat_r+0x1c>
 800a1b2:	6023      	str	r3, [r4, #0]
 800a1b4:	bd38      	pop	{r3, r4, r5, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20002bc8 	.word	0x20002bc8

0800a1bc <_isatty_r>:
 800a1bc:	b538      	push	{r3, r4, r5, lr}
 800a1be:	4d06      	ldr	r5, [pc, #24]	; (800a1d8 <_isatty_r+0x1c>)
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	4608      	mov	r0, r1
 800a1c6:	602b      	str	r3, [r5, #0]
 800a1c8:	f7f8 f8cf 	bl	800236a <_isatty>
 800a1cc:	1c43      	adds	r3, r0, #1
 800a1ce:	d102      	bne.n	800a1d6 <_isatty_r+0x1a>
 800a1d0:	682b      	ldr	r3, [r5, #0]
 800a1d2:	b103      	cbz	r3, 800a1d6 <_isatty_r+0x1a>
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	bd38      	pop	{r3, r4, r5, pc}
 800a1d8:	20002bc8 	.word	0x20002bc8

0800a1dc <_lseek_r>:
 800a1dc:	b538      	push	{r3, r4, r5, lr}
 800a1de:	4d07      	ldr	r5, [pc, #28]	; (800a1fc <_lseek_r+0x20>)
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	4608      	mov	r0, r1
 800a1e4:	4611      	mov	r1, r2
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	602a      	str	r2, [r5, #0]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f7f8 f8c8 	bl	8002380 <_lseek>
 800a1f0:	1c43      	adds	r3, r0, #1
 800a1f2:	d102      	bne.n	800a1fa <_lseek_r+0x1e>
 800a1f4:	682b      	ldr	r3, [r5, #0]
 800a1f6:	b103      	cbz	r3, 800a1fa <_lseek_r+0x1e>
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	bd38      	pop	{r3, r4, r5, pc}
 800a1fc:	20002bc8 	.word	0x20002bc8

0800a200 <memcpy>:
 800a200:	440a      	add	r2, r1
 800a202:	4291      	cmp	r1, r2
 800a204:	f100 33ff 	add.w	r3, r0, #4294967295
 800a208:	d100      	bne.n	800a20c <memcpy+0xc>
 800a20a:	4770      	bx	lr
 800a20c:	b510      	push	{r4, lr}
 800a20e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a212:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a216:	4291      	cmp	r1, r2
 800a218:	d1f9      	bne.n	800a20e <memcpy+0xe>
 800a21a:	bd10      	pop	{r4, pc}

0800a21c <memmove>:
 800a21c:	4288      	cmp	r0, r1
 800a21e:	b510      	push	{r4, lr}
 800a220:	eb01 0402 	add.w	r4, r1, r2
 800a224:	d902      	bls.n	800a22c <memmove+0x10>
 800a226:	4284      	cmp	r4, r0
 800a228:	4623      	mov	r3, r4
 800a22a:	d807      	bhi.n	800a23c <memmove+0x20>
 800a22c:	1e43      	subs	r3, r0, #1
 800a22e:	42a1      	cmp	r1, r4
 800a230:	d008      	beq.n	800a244 <memmove+0x28>
 800a232:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a236:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a23a:	e7f8      	b.n	800a22e <memmove+0x12>
 800a23c:	4402      	add	r2, r0
 800a23e:	4601      	mov	r1, r0
 800a240:	428a      	cmp	r2, r1
 800a242:	d100      	bne.n	800a246 <memmove+0x2a>
 800a244:	bd10      	pop	{r4, pc}
 800a246:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a24a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a24e:	e7f7      	b.n	800a240 <memmove+0x24>

0800a250 <_realloc_r>:
 800a250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a252:	4607      	mov	r7, r0
 800a254:	4614      	mov	r4, r2
 800a256:	460e      	mov	r6, r1
 800a258:	b921      	cbnz	r1, 800a264 <_realloc_r+0x14>
 800a25a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a25e:	4611      	mov	r1, r2
 800a260:	f7ff b832 	b.w	80092c8 <_malloc_r>
 800a264:	b922      	cbnz	r2, 800a270 <_realloc_r+0x20>
 800a266:	f7fe ffdf 	bl	8009228 <_free_r>
 800a26a:	4625      	mov	r5, r4
 800a26c:	4628      	mov	r0, r5
 800a26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a270:	f000 f826 	bl	800a2c0 <_malloc_usable_size_r>
 800a274:	42a0      	cmp	r0, r4
 800a276:	d20f      	bcs.n	800a298 <_realloc_r+0x48>
 800a278:	4621      	mov	r1, r4
 800a27a:	4638      	mov	r0, r7
 800a27c:	f7ff f824 	bl	80092c8 <_malloc_r>
 800a280:	4605      	mov	r5, r0
 800a282:	2800      	cmp	r0, #0
 800a284:	d0f2      	beq.n	800a26c <_realloc_r+0x1c>
 800a286:	4631      	mov	r1, r6
 800a288:	4622      	mov	r2, r4
 800a28a:	f7ff ffb9 	bl	800a200 <memcpy>
 800a28e:	4631      	mov	r1, r6
 800a290:	4638      	mov	r0, r7
 800a292:	f7fe ffc9 	bl	8009228 <_free_r>
 800a296:	e7e9      	b.n	800a26c <_realloc_r+0x1c>
 800a298:	4635      	mov	r5, r6
 800a29a:	e7e7      	b.n	800a26c <_realloc_r+0x1c>

0800a29c <_read_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4d07      	ldr	r5, [pc, #28]	; (800a2bc <_read_r+0x20>)
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	4608      	mov	r0, r1
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	602a      	str	r2, [r5, #0]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	f7f8 f808 	bl	80022c0 <_read>
 800a2b0:	1c43      	adds	r3, r0, #1
 800a2b2:	d102      	bne.n	800a2ba <_read_r+0x1e>
 800a2b4:	682b      	ldr	r3, [r5, #0]
 800a2b6:	b103      	cbz	r3, 800a2ba <_read_r+0x1e>
 800a2b8:	6023      	str	r3, [r4, #0]
 800a2ba:	bd38      	pop	{r3, r4, r5, pc}
 800a2bc:	20002bc8 	.word	0x20002bc8

0800a2c0 <_malloc_usable_size_r>:
 800a2c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2c4:	1f18      	subs	r0, r3, #4
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	bfbc      	itt	lt
 800a2ca:	580b      	ldrlt	r3, [r1, r0]
 800a2cc:	18c0      	addlt	r0, r0, r3
 800a2ce:	4770      	bx	lr

0800a2d0 <_init>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr

0800a2dc <_fini>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	bf00      	nop
 800a2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e2:	bc08      	pop	{r3}
 800a2e4:	469e      	mov	lr, r3
 800a2e6:	4770      	bx	lr
