# Loading project try
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:16 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(76): near "always": syntax error, unexpected always.
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# ** Error: part2.v(107): (vlog-2730) Undefined variable: 'life_score'.
# ** Error: part2.v(20): Identifier must be declared with a port mode: HEX0.
# ** Error: part2.v(21): Identifier must be declared with a port mode: HEX1.
# ** Error: part2.v(22): Identifier must be declared with a port mode: HEX2.
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(120): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) part2.v(142): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: part2.v(113): Identifier must be declared with a port mode: life_score.
# -- Compiling module hex_decoder
# End time: 14:37:17 on Mar 24,2019, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:19 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(86): (vlog-2110) Illegal reference to net "reset_score".
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(92): (vlog-2110) Illegal reference to net "reset_score".
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# ** Error: part2.v(107): (vlog-2730) Undefined variable: 'life_score'.
# ** Error: part2.v(20): Identifier must be declared with a port mode: HEX0.
# ** Error: part2.v(21): Identifier must be declared with a port mode: HEX1.
# ** Error: part2.v(22): Identifier must be declared with a port mode: HEX2.
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(120): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) part2.v(142): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: part2.v(113): Identifier must be declared with a port mode: life_score.
# -- Compiling module hex_decoder
# End time: 14:42:19 on Mar 24,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:07 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# ** Error: part2.v(107): (vlog-2730) Undefined variable: 'life_score'.
# ** Error: part2.v(20): Identifier must be declared with a port mode: HEX0.
# ** Error: part2.v(21): Identifier must be declared with a port mode: HEX1.
# ** Error: part2.v(22): Identifier must be declared with a port mode: HEX2.
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(120): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) part2.v(142): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: part2.v(113): Identifier must be declared with a port mode: life_score.
# -- Compiling module hex_decoder
# End time: 14:43:08 on Mar 24,2019, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:33 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# ** Error: part2.v(20): (vlog-2730) Undefined variable: 'HEX0'.
# ** Error: part2.v(20): Identifier must be declared with a port mode: HEX0.
# ** Error: part2.v(21): (vlog-2730) Undefined variable: 'HEX1'.
# ** Error: part2.v(21): Identifier must be declared with a port mode: HEX1.
# ** Error: part2.v(22): (vlog-2730) Undefined variable: 'HEX2'.
# ** Error: part2.v(22): Identifier must be declared with a port mode: HEX2.
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(120): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) part2.v(142): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: part2.v(113): Identifier must be declared with a port mode: life_score.
# -- Compiling module hex_decoder
# End time: 14:43:33 on Mar 24,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:58 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(121): near "output": syntax error, unexpected output, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) part2.v(143): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: part2.v(114): Identifier must be declared with a port mode: life_score.
# -- Compiling module hex_decoder
# End time: 14:43:59 on Mar 24,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:33 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# ** Error: (vlog-13069) part2.v(143): near ")": syntax error, unexpected ')', expecting .* or '.'.
# -- Compiling module hex_decoder
# End time: 14:44:33 on Mar 24,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	part2
# 	try
# 	hex_decoder
# End time: 14:44:43 on Mar 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver try 
# Start time: 14:44:44 on Mar 24,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) part2.v(129): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Warning: (vsim-3015) part2.v(129): [PCDPC] - Port size (12) does not match connection size (1) for port 'life_score'. The port definition is at: datapath.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Warning: (vsim-3722) part2.v(129): [TFMPC] - Missing connection for port 'reset_score'.
# ** Warning: (vsim-3015) control.v(197): [PCDPC] - Port size (8) does not match connection size (5) for port 'address'. The port definition is at: ram40x32.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0 File: ram40x32.v
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:36 on Mar 24,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	part2
# 	try
# 	hex_decoder
# End time: 14:45:40 on Mar 24,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 14:45:41 on Mar 24,2019, Elapsed time: 0:00:57
# Errors: 0, Warnings: 4
# vsim -L altera_mf_ver try 
# Start time: 14:45:41 on Mar 24,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) part2.v(129): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Warning: (vsim-3015) part2.v(129): [PCDPC] - Port size (12) does not match connection size (1) for port 'life_score'. The port definition is at: datapath.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Warning: (vsim-3722) part2.v(129): [TFMPC] - Missing connection for port 'reset_score'.
# ** Warning: (vsim-3015) control.v(197): [PCDPC] - Port size (8) does not match connection size (5) for port 'address'. The port definition is at: ram40x32.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0 File: ram40x32.v
