{"vcs1":{"timestamp_begin":1698967908.860113865, "rt":0.36, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698967909.273986475, "rt":0.41, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698967909.719804736, "rt":0.27, "ut":0.08, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698967908.532538374}
{"VCS_COMP_START_TIME": 1698967908.532538374}
{"VCS_COMP_END_TIME": 1698967910.049840269}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
