///Register `TASK_ST4_CLR` writer
pub type W = crate::W<TASK_ST4_CLR_SPEC>;
///Field `MCPWM0_TASK_CLR0_OST_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_clr0_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CLR0_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_TASK_CLR1_OST_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_clr1_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CLR1_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_TASK_CLR2_OST_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_clr2_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CLR2_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_TASK_CAP0_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CAP0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_TASK_CAP1_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CAP1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_TASK_CAP2_ST_CLR` writer - Configures whether or not to clear MCPWM0_task_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM0_TASK_CAP2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR0_A_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr0_a_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR0_A_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR1_A_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr1_a_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR1_A_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR2_A_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr2_a_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR2_A_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR0_B_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr0_b_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR0_B_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR1_B_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr1_b_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR1_B_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CMPR2_B_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cmpr2_b_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CMPR2_B_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_GEN_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_gen_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_GEN_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER0_SYN_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer0_syn trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER0_SYN_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER1_SYN_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer1_syn trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER1_SYN_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER2_SYN_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer2_syn trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER2_SYN_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer0_period_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer1_period_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_timer2_period_up trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TZ0_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_tz0_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TZ0_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TZ1_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_tz1_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TZ1_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_TZ2_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_tz2_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_TZ2_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CLR0_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_clr0_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CLR0_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CLR1_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_clr1_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CLR1_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CLR2_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_clr2_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CLR2_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CAP0_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CAP0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CAP1_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CAP1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_TASK_CAP2_ST_CLR` writer - Configures whether or not to clear MCPWM1_task_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_TASK_CAP2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_TASK_SAMPLE0_ST_CLR` writer - Configures whether or not to clear ADC_task_sample0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_TASK_SAMPLE0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_TASK_SAMPLE1_ST_CLR` writer - Configures whether or not to clear ADC_task_sample1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_TASK_SAMPLE1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_TASK_START0_ST_CLR` writer - Configures whether or not to clear ADC_task_start0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_TASK_START0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_TASK_STOP0_ST_CLR` writer - Configures whether or not to clear ADC_task_stop0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_TASK_STOP0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<TASK_ST4_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Configures whether or not to clear MCPWM0_task_clr0_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_clr0_ost_st_clr(
        &mut self,
    ) -> MCPWM0_TASK_CLR0_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CLR0_OST_ST_CLR_W::new(self, 0)
    }
    ///Bit 1 - Configures whether or not to clear MCPWM0_task_clr1_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_clr1_ost_st_clr(
        &mut self,
    ) -> MCPWM0_TASK_CLR1_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CLR1_OST_ST_CLR_W::new(self, 1)
    }
    ///Bit 2 - Configures whether or not to clear MCPWM0_task_clr2_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_clr2_ost_st_clr(
        &mut self,
    ) -> MCPWM0_TASK_CLR2_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CLR2_OST_ST_CLR_W::new(self, 2)
    }
    ///Bit 3 - Configures whether or not to clear MCPWM0_task_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_cap0_st_clr(&mut self) -> MCPWM0_TASK_CAP0_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CAP0_ST_CLR_W::new(self, 3)
    }
    ///Bit 4 - Configures whether or not to clear MCPWM0_task_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_cap1_st_clr(&mut self) -> MCPWM0_TASK_CAP1_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CAP1_ST_CLR_W::new(self, 4)
    }
    ///Bit 5 - Configures whether or not to clear MCPWM0_task_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_task_cap2_st_clr(&mut self) -> MCPWM0_TASK_CAP2_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM0_TASK_CAP2_ST_CLR_W::new(self, 5)
    }
    ///Bit 6 - Configures whether or not to clear MCPWM1_task_cmpr0_a_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr0_a_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR0_A_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR0_A_UP_ST_CLR_W::new(self, 6)
    }
    ///Bit 7 - Configures whether or not to clear MCPWM1_task_cmpr1_a_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr1_a_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR1_A_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR1_A_UP_ST_CLR_W::new(self, 7)
    }
    ///Bit 8 - Configures whether or not to clear MCPWM1_task_cmpr2_a_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr2_a_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR2_A_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR2_A_UP_ST_CLR_W::new(self, 8)
    }
    ///Bit 9 - Configures whether or not to clear MCPWM1_task_cmpr0_b_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr0_b_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR0_B_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR0_B_UP_ST_CLR_W::new(self, 9)
    }
    ///Bit 10 - Configures whether or not to clear MCPWM1_task_cmpr1_b_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr1_b_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR1_B_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR1_B_UP_ST_CLR_W::new(self, 10)
    }
    ///Bit 11 - Configures whether or not to clear MCPWM1_task_cmpr2_b_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cmpr2_b_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CMPR2_B_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CMPR2_B_UP_ST_CLR_W::new(self, 11)
    }
    ///Bit 12 - Configures whether or not to clear MCPWM1_task_gen_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_gen_stop_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_GEN_STOP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_GEN_STOP_ST_CLR_W::new(self, 12)
    }
    ///Bit 13 - Configures whether or not to clear MCPWM1_task_timer0_syn trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer0_syn_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER0_SYN_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER0_SYN_ST_CLR_W::new(self, 13)
    }
    ///Bit 14 - Configures whether or not to clear MCPWM1_task_timer1_syn trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer1_syn_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER1_SYN_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER1_SYN_ST_CLR_W::new(self, 14)
    }
    ///Bit 15 - Configures whether or not to clear MCPWM1_task_timer2_syn trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer2_syn_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER2_SYN_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER2_SYN_ST_CLR_W::new(self, 15)
    }
    ///Bit 16 - Configures whether or not to clear MCPWM1_task_timer0_period_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer0_period_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR_W::new(self, 16)
    }
    ///Bit 17 - Configures whether or not to clear MCPWM1_task_timer1_period_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer1_period_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR_W::new(self, 17)
    }
    ///Bit 18 - Configures whether or not to clear MCPWM1_task_timer2_period_up trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_timer2_period_up_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR_W::new(self, 18)
    }
    ///Bit 19 - Configures whether or not to clear MCPWM1_task_tz0_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_tz0_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TZ0_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TZ0_OST_ST_CLR_W::new(self, 19)
    }
    ///Bit 20 - Configures whether or not to clear MCPWM1_task_tz1_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_tz1_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TZ1_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TZ1_OST_ST_CLR_W::new(self, 20)
    }
    ///Bit 21 - Configures whether or not to clear MCPWM1_task_tz2_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_tz2_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_TZ2_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_TZ2_OST_ST_CLR_W::new(self, 21)
    }
    ///Bit 22 - Configures whether or not to clear MCPWM1_task_clr0_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_clr0_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CLR0_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CLR0_OST_ST_CLR_W::new(self, 22)
    }
    ///Bit 23 - Configures whether or not to clear MCPWM1_task_clr1_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_clr1_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CLR1_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CLR1_OST_ST_CLR_W::new(self, 23)
    }
    ///Bit 24 - Configures whether or not to clear MCPWM1_task_clr2_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_clr2_ost_st_clr(
        &mut self,
    ) -> MCPWM1_TASK_CLR2_OST_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CLR2_OST_ST_CLR_W::new(self, 24)
    }
    ///Bit 25 - Configures whether or not to clear MCPWM1_task_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cap0_st_clr(&mut self) -> MCPWM1_TASK_CAP0_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CAP0_ST_CLR_W::new(self, 25)
    }
    ///Bit 26 - Configures whether or not to clear MCPWM1_task_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cap1_st_clr(&mut self) -> MCPWM1_TASK_CAP1_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CAP1_ST_CLR_W::new(self, 26)
    }
    ///Bit 27 - Configures whether or not to clear MCPWM1_task_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_task_cap2_st_clr(&mut self) -> MCPWM1_TASK_CAP2_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        MCPWM1_TASK_CAP2_ST_CLR_W::new(self, 27)
    }
    ///Bit 28 - Configures whether or not to clear ADC_task_sample0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_task_sample0_st_clr(&mut self) -> ADC_TASK_SAMPLE0_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        ADC_TASK_SAMPLE0_ST_CLR_W::new(self, 28)
    }
    ///Bit 29 - Configures whether or not to clear ADC_task_sample1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_task_sample1_st_clr(&mut self) -> ADC_TASK_SAMPLE1_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        ADC_TASK_SAMPLE1_ST_CLR_W::new(self, 29)
    }
    ///Bit 30 - Configures whether or not to clear ADC_task_start0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_task_start0_st_clr(&mut self) -> ADC_TASK_START0_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        ADC_TASK_START0_ST_CLR_W::new(self, 30)
    }
    ///Bit 31 - Configures whether or not to clear ADC_task_stop0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_task_stop0_st_clr(&mut self) -> ADC_TASK_STOP0_ST_CLR_W<TASK_ST4_CLR_SPEC> {
        ADC_TASK_STOP0_ST_CLR_W::new(self, 31)
    }
}
/**Tasks trigger status clear register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`task_st4_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TASK_ST4_CLR_SPEC;
impl crate::RegisterSpec for TASK_ST4_CLR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`task_st4_clr::W`](W) writer structure
impl crate::Writable for TASK_ST4_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets TASK_ST4_CLR to value 0
impl crate::Resettable for TASK_ST4_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}
