/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  reg [11:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [20:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [33:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_16z ? celloutsig_0_21z : celloutsig_0_24z[2]);
  assign celloutsig_1_16z = ~celloutsig_1_14z;
  assign celloutsig_0_4z = celloutsig_0_1z ^ in_data[1];
  assign celloutsig_1_7z = celloutsig_1_6z ^ celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_7z ^ celloutsig_1_8z;
  assign celloutsig_1_15z = celloutsig_1_1z ^ celloutsig_1_4z[3];
  assign celloutsig_0_9z = celloutsig_0_0z[4] ^ in_data[83];
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_23z } & { celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_32z = { celloutsig_0_11z[1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_31z } & { celloutsig_0_0z[6:1], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[152:141] === in_data[147:136];
  assign celloutsig_1_3z = celloutsig_1_2z[21:3] === celloutsig_1_2z[18:0];
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] === in_data[30:28];
  assign celloutsig_0_15z = celloutsig_0_14z[13:12] === celloutsig_0_12z[2:1];
  assign celloutsig_0_23z = in_data[29:26] === { celloutsig_0_12z[2:0], celloutsig_0_21z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:2] === { celloutsig_0_0z[2:0], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[106:101], celloutsig_1_0z } > { in_data[103:98], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_2z[15:10] > { in_data[113:110], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[22:19], celloutsig_1_1z } > { celloutsig_1_2z[20:18], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_2z[12:10], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z } > { celloutsig_1_2z[5], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[13:1], celloutsig_1_7z } > { in_data[174:163], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z } > in_data[103:101];
  assign celloutsig_1_18z = { in_data[150:141], celloutsig_1_1z, celloutsig_1_16z } > { celloutsig_1_4z[19:16], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z[6:1], celloutsig_0_2z, celloutsig_0_4z } > celloutsig_0_3z[10:3];
  assign celloutsig_0_13z = { celloutsig_0_12z[4], celloutsig_0_4z, celloutsig_0_9z } > { celloutsig_0_11z[1], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_17z = { in_data[68:52], celloutsig_0_16z } > { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_0z[7:6], celloutsig_0_12z } > { celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_18z[4:1], celloutsig_0_19z } > { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[76:74] || celloutsig_0_0z[5:3];
  assign celloutsig_0_25z = celloutsig_0_24z[20:13] || { celloutsig_0_14z[2:1], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_3z[11:4], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_6z } || { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_40z = { celloutsig_0_27z[3], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_37z } | celloutsig_0_24z[13:5];
  assign celloutsig_1_2z = { in_data[152:131], celloutsig_1_0z } | in_data[168:146];
  assign celloutsig_0_11z = celloutsig_0_3z[4:2] | { celloutsig_0_10z[8:7], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z } | celloutsig_0_3z[8:4];
  assign celloutsig_0_6z = & celloutsig_0_3z[9:0];
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z[10:1], celloutsig_0_2z };
  assign celloutsig_0_16z = ~^ { in_data[91:84], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_22z[6], celloutsig_0_26z };
  assign celloutsig_1_14z = ^ { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_20z = ^ { in_data[52], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_2z[10:5], celloutsig_1_2z } >> { celloutsig_1_2z[10:6], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z } >> { celloutsig_0_0z[7:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_24z = celloutsig_0_22z[21:1] >> { celloutsig_0_18z[3:2], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[44:37] <<< in_data[73:66];
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_13z } <<< { celloutsig_1_4z[12:8], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[82:73], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } >>> { in_data[38:27], celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_3z[11:6], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } >>> { in_data[44:25], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_1z } >>> { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_41z = { celloutsig_0_14z[11:4], celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_5z } - { celloutsig_0_24z[16:10], celloutsig_0_32z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[60:50], celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z };
  assign { out_data[128:96], out_data[40:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z[32:1], celloutsig_0_40z, celloutsig_0_41z };
endmodule
