#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020dba0dcd10 .scope module, "bin_to_7seg" "bin_to_7seg" 2 73;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "binary";
    .port_info 1 /OUTPUT 7 "seg";
o0000020dba0e0638 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020dba04e560_0 .net "binary", 3 0, o0000020dba0e0638;  0 drivers
v0000020dba04f640_0 .var "seg", 6 0;
E_0000020dba0603c0 .event anyedge, v0000020dba04e560_0;
S_0000020db9edb7e0 .scope module, "hidden_layer" "hidden_layer" 3 40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "layer_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "input_layer";
    .port_info 4 /INPUT 2 "weight_memory_address";
    .port_info 5 /INPUT 2 "layer_state";
    .port_info 6 /INPUT 128 "deltafunctions_value";
    .port_info 7 /OUTPUT 128 "neurons_weight";
    .port_info 8 /OUTPUT 128 "output_layer";
P_0000020dba060c40 .param/l "NUM_NEURONS" 0 3 41, +C4<00000000000000000000000000000100>;
o0000020dba0e7898 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020dba14b540_0 name=_ivl_20
o0000020dba0e78c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020dba14bcc0_0 name=_ivl_23
o0000020dba0e0d58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba149ce0_0 .net "alpha", 31 0, o0000020dba0e0d58;  0 drivers
o0000020dba0e24c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14a3c0_0 .net "clock", 0 0, o0000020dba0e24c8;  0 drivers
o0000020dba0e78f8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba1499c0_0 .net "deltafunctions_value", 127 0, o0000020dba0e78f8;  0 drivers
o0000020dba0e28e8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba14a460_0 .net "input_layer", 127 0, o0000020dba0e28e8;  0 drivers
o0000020dba0e2ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14b040_0 .net "layer_enable", 0 0, o0000020dba0e2ac8;  0 drivers
o0000020dba0e2b28 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020dba14bd60_0 .net "layer_state", 1 0, o0000020dba0e2b28;  0 drivers
v0000020dba14adc0_0 .net "neurons_weight", 127 0, L_0000020dba263020;  1 drivers
v0000020dba14b400_0 .net "output_layer", 127 0, L_0000020dba2638e0;  1 drivers
o0000020dba0e2b88 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020dba149880_0 .net "weight_memory_address", 1 0, o0000020dba0e2b88;  0 drivers
L_0000020dba1d6ee0 .part o0000020dba0e78f8, 0, 32;
L_0000020dba1d9280 .part o0000020dba0e78f8, 32, 32;
L_0000020dba1dbb20 .part o0000020dba0e78f8, 64, 32;
L_0000020dba263020 .concat [ 32 32 32 32], v0000020dba131e60_0, v0000020dba13b4f0_0, v0000020dba14af00_0, o0000020dba0e7898;
L_0000020dba2638e0 .concat [ 32 32 32 32], v0000020dba132d60_0, v0000020dba13acd0_0, v0000020dba14bc20_0, o0000020dba0e78c8;
S_0000020dba0ddcc0 .scope module, "n0" "hidden_neuron" 3 56, 4 108 0, S_0000020db9edb7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 128 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_0000020dba0607c0 .param/l "NUM_INPUTS" 0 4 108, +C4<00000000000000000000000000000100>;
v0000020dba132cc0_0 .net "A1_MEM", 31 0, v0000020dba050ea0_0;  1 drivers
v0000020dba133da0_0 .net "M1_M2", 31 0, L_0000020dba1f3d60;  1 drivers
v0000020dba131aa0_0 .net "M2_A1", 31 0, L_0000020dba1d5540;  1 drivers
v0000020dba133c60_0 .net "MEM_OUT", 31 0, v0000020dba1318c0_0;  1 drivers
v0000020dba132220_0 .net "MUX_OUT", 31 0, v0000020dba132400_0;  1 drivers
v0000020dba131d20_0 .net "RELU_OUT", 31 0, v0000020dba132a40_0;  1 drivers
v0000020dba131dc0_0 .net "Z_RELU", 31 0, v0000020dba132860_0;  1 drivers
v0000020dba132d60_0 .var "a", 31 0;
v0000020dba132ae0_0 .net "alpha", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba133d00_0 .var "bias", 31 0;
v0000020dba1322c0_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba1338a0_0 .var "data_counter", 1 0;
v0000020dba132b80_0 .net "deltafunction_value", 31 0, L_0000020dba1d6ee0;  1 drivers
v0000020dba133620_0 .var "enable_Z", 0 0;
v0000020dba133e40_0 .net "inputdata", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba132c20_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba132040_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba132680_0 .net "neuron_enable", 0 0, o0000020dba0e2ac8;  alias, 0 drivers
v0000020dba132900_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba132e00_0 .net "neuron_state", 1 0, o0000020dba0e2b28;  alias, 0 drivers
v0000020dba131e60_0 .var "weight", 31 0;
v0000020dba1336c0_0 .net "weight_memory_address", 1 0, o0000020dba0e2b88;  alias, 0 drivers
v0000020dba133b20_0 .var "write_enable", 0 0;
v0000020dba132ea0_0 .var/i "z_counter", 31 0;
S_0000020dba0dde50 .scope module, "A1" "ieee754_adder" 4 183, 5 61 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba060840 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba0516c0_0 .net "A", 31 0, v0000020dba1318c0_0;  alias, 1 drivers
v0000020dba050180_0 .net "A_Exponent", 7 0, L_0000020dba1d6d00;  1 drivers
v0000020dba04fa00_0 .net "A_Mantissa", 23 0, L_0000020dba1d6c60;  1 drivers
v0000020dba050860_0 .net "A_sign", 0 0, L_0000020dba1d57c0;  1 drivers
v0000020dba050400_0 .var "A_swap", 31 0;
v0000020dba04fc80_0 .net "B", 31 0, L_0000020dba1d5540;  alias, 1 drivers
v0000020dba04ffa0_0 .net "B_Exponent", 7 0, L_0000020dba1d7660;  1 drivers
v0000020dba0511c0_0 .net "B_Mantissa", 23 0, L_0000020dba1d6a80;  1 drivers
v0000020dba050c20_0 .var "B_shifted_mantissa", 23 0;
v0000020dba051ee0_0 .net "B_sign", 0 0, L_0000020dba1d54a0;  1 drivers
v0000020dba050cc0_0 .var "B_swap", 31 0;
v0000020dba0519e0_0 .var "Exponent", 7 0;
v0000020dba050d60_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f94a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba051620_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f94a0;  1 drivers
L_0000020dba1f9530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba04fd20_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9530;  1 drivers
v0000020dba050e00_0 .net *"_ivl_23", 30 0, L_0000020dba1d50e0;  1 drivers
L_0000020dba1f9578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba051260_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9578;  1 drivers
v0000020dba0500e0_0 .net *"_ivl_29", 30 0, L_0000020dba1d55e0;  1 drivers
v0000020dba050900_0 .net *"_ivl_3", 22 0, L_0000020dba1d7840;  1 drivers
L_0000020dba1f94e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba051300_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f94e8;  1 drivers
v0000020dba051a80_0 .net *"_ivl_9", 22 0, L_0000020dba1d5720;  1 drivers
v0000020dba04faa0_0 .var "carry", 0 0;
v0000020dba050540_0 .net "comp", 0 0, v0000020dba04f960_0;  1 drivers
v0000020dba050040_0 .var "diff_Exponent", 7 0;
v0000020dba0507c0_0 .var/i "i", 31 0;
v0000020dba050ea0_0 .var "result", 31 0;
E_0000020dba062140/0 .event anyedge, v0000020dba04f960_0, v0000020dba0516c0_0, v0000020dba04fc80_0, v0000020dba050180_0;
E_0000020dba062140/1 .event anyedge, v0000020dba04ffa0_0, v0000020dba0511c0_0, v0000020dba050040_0, v0000020dba050860_0;
E_0000020dba062140/2 .event anyedge, v0000020dba051ee0_0, v0000020dba04fa00_0, v0000020dba050c20_0, v0000020dba04faa0_0;
E_0000020dba062140/3 .event anyedge, v0000020dba050d60_0, v0000020dba0519e0_0;
E_0000020dba062140 .event/or E_0000020dba062140/0, E_0000020dba062140/1, E_0000020dba062140/2, E_0000020dba062140/3;
L_0000020dba1d7840 .part v0000020dba050400_0, 0, 23;
L_0000020dba1d6c60 .concat [ 23 1 0 0], L_0000020dba1d7840, L_0000020dba1f94a0;
L_0000020dba1d5720 .part v0000020dba050cc0_0, 0, 23;
L_0000020dba1d6a80 .concat [ 23 1 0 0], L_0000020dba1d5720, L_0000020dba1f94e8;
L_0000020dba1d6d00 .part v0000020dba050400_0, 23, 8;
L_0000020dba1d7660 .part v0000020dba050cc0_0, 23, 8;
L_0000020dba1d57c0 .part v0000020dba050400_0, 31, 1;
L_0000020dba1d54a0 .part v0000020dba050cc0_0, 31, 1;
L_0000020dba1d50e0 .part v0000020dba1318c0_0, 0, 31;
L_0000020dba1d7700 .concat [ 31 1 0 0], L_0000020dba1d50e0, L_0000020dba1f9530;
L_0000020dba1d55e0 .part L_0000020dba1d5540, 0, 31;
L_0000020dba1d5a40 .concat [ 31 1 0 0], L_0000020dba1d55e0, L_0000020dba1f9578;
S_0000020db9bc5980 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba0dde50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba051c60_0 .net "A", 31 0, L_0000020dba1d7700;  1 drivers
v0000020dba051760_0 .net "B", 31 0, L_0000020dba1d5a40;  1 drivers
v0000020dba04f960_0 .var "result", 0 0;
E_0000020dba061c80 .event anyedge, v0000020dba051c60_0, v0000020dba051760_0, v0000020dba04f960_0;
S_0000020db9bc5b10 .scope module, "M1" "ieee754_multiplier" 4 171, 5 122 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba061440 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba051580_0 .net "A", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba0509a0_0 .net "A_Exponent", 7 0, L_0000020dba1f3720;  1 drivers
v0000020dba0513a0_0 .net "A_Mantissa", 23 0, L_0000020dba1f3a40;  1 drivers
v0000020dba051e40_0 .net "A_sign", 0 0, L_0000020dba1f3b80;  1 drivers
v0000020dba04fb40_0 .net "B", 31 0, v0000020dba132400_0;  alias, 1 drivers
v0000020dba050a40_0 .net "B_Exponent", 7 0, L_0000020dba1f4ee0;  1 drivers
v0000020dba051440_0 .net "B_Mantissa", 23 0, L_0000020dba1f34a0;  1 drivers
v0000020dba04fdc0_0 .net "B_sign", 0 0, L_0000020dba1f3cc0;  1 drivers
v0000020dba0514e0_0 .var "Exponent", 7 0;
v0000020dba051bc0_0 .var "Mantissa", 22 0;
v0000020dba04fe60_0 .var "Sign", 0 0;
v0000020dba051d00_0 .var "Temp_Exponent", 8 0;
v0000020dba051da0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba051f80_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9380;  1 drivers
v0000020dba052020_0 .net *"_ivl_3", 22 0, L_0000020dba1f4d00;  1 drivers
L_0000020dba1f93c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020db9fdce80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f93c8;  1 drivers
v0000020db9fdc660_0 .net *"_ivl_9", 22 0, L_0000020dba1f4da0;  1 drivers
v0000020db9fdaea0_0 .net "result", 31 0, L_0000020dba1f3d60;  alias, 1 drivers
E_0000020dba061940/0 .event anyedge, v0000020dba0509a0_0, v0000020dba050a40_0, v0000020dba0513a0_0, v0000020dba051440_0;
E_0000020dba061940/1 .event anyedge, v0000020dba051da0_0, v0000020dba051d00_0, v0000020dba051e40_0, v0000020dba04fdc0_0;
E_0000020dba061940 .event/or E_0000020dba061940/0, E_0000020dba061940/1;
L_0000020dba1f4d00 .part o0000020dba0e0d58, 0, 23;
L_0000020dba1f3a40 .concat [ 23 1 0 0], L_0000020dba1f4d00, L_0000020dba1f9380;
L_0000020dba1f4da0 .part v0000020dba132400_0, 0, 23;
L_0000020dba1f34a0 .concat [ 23 1 0 0], L_0000020dba1f4da0, L_0000020dba1f93c8;
L_0000020dba1f3720 .part o0000020dba0e0d58, 23, 8;
L_0000020dba1f4ee0 .part v0000020dba132400_0, 23, 8;
L_0000020dba1f3b80 .part o0000020dba0e0d58, 31, 1;
L_0000020dba1f3cc0 .part v0000020dba132400_0, 31, 1;
L_0000020dba1f3d60 .concat [ 23 8 1 0], v0000020dba051bc0_0, v0000020dba0514e0_0, v0000020dba04fe60_0;
S_0000020db9bc70c0 .scope module, "M2" "ieee754_multiplier" 4 177, 5 122 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba061a00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020db9fdb080_0 .net "A", 31 0, L_0000020dba1f3d60;  alias, 1 drivers
v0000020db9fddba0_0 .net "A_Exponent", 7 0, L_0000020dba1d7160;  1 drivers
v0000020db9fe1480_0 .net "A_Mantissa", 23 0, L_0000020dba1f3360;  1 drivers
v0000020db9fe2880_0 .net "A_sign", 0 0, L_0000020dba1d69e0;  1 drivers
v0000020db9e322b0_0 .net "B", 31 0, L_0000020dba1d6ee0;  alias, 1 drivers
v0000020db9e32c10_0 .net "B_Exponent", 7 0, L_0000020dba1d64e0;  1 drivers
v0000020db9e33890_0 .net "B_Mantissa", 23 0, L_0000020dba1d5d60;  1 drivers
v0000020db9e328f0_0 .net "B_sign", 0 0, L_0000020dba1d7200;  1 drivers
v0000020db9e325d0_0 .var "Exponent", 7 0;
v0000020db9e32990_0 .var "Mantissa", 22 0;
v0000020db9f12600_0 .var "Sign", 0 0;
v0000020db9f135a0_0 .var "Temp_Exponent", 8 0;
v0000020db9f13640_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020db9f11c00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9410;  1 drivers
v0000020db9f110c0_0 .net *"_ivl_3", 22 0, L_0000020dba1f3180;  1 drivers
L_0000020dba1f9458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020db9db0d50_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9458;  1 drivers
v0000020db9db0710_0 .net *"_ivl_9", 22 0, L_0000020dba1f3540;  1 drivers
v0000020db9db1390_0 .net "result", 31 0, L_0000020dba1d5540;  alias, 1 drivers
E_0000020dba062240/0 .event anyedge, v0000020db9fddba0_0, v0000020db9e32c10_0, v0000020db9fe1480_0, v0000020db9e33890_0;
E_0000020dba062240/1 .event anyedge, v0000020db9f13640_0, v0000020db9f135a0_0, v0000020db9fe2880_0, v0000020db9e328f0_0;
E_0000020dba062240 .event/or E_0000020dba062240/0, E_0000020dba062240/1;
L_0000020dba1f3180 .part L_0000020dba1f3d60, 0, 23;
L_0000020dba1f3360 .concat [ 23 1 0 0], L_0000020dba1f3180, L_0000020dba1f9410;
L_0000020dba1f3540 .part L_0000020dba1d6ee0, 0, 23;
L_0000020dba1d5d60 .concat [ 23 1 0 0], L_0000020dba1f3540, L_0000020dba1f9458;
L_0000020dba1d7160 .part L_0000020dba1f3d60, 23, 8;
L_0000020dba1d64e0 .part L_0000020dba1d6ee0, 23, 8;
L_0000020dba1d69e0 .part L_0000020dba1f3d60, 31, 1;
L_0000020dba1d7200 .part L_0000020dba1d6ee0, 31, 1;
L_0000020dba1d5540 .concat [ 23 8 1 0], v0000020db9e32990_0, v0000020db9e325d0_0, v0000020db9f12600_0;
S_0000020db9bc7250 .scope module, "Z" "Z" 4 154, 4 21 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba062980 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba130880_0 .net "A1_Z", 31 0, v0000020dba12f700_0;  1 drivers
v0000020dba130920_0 .net "A2_OUT", 31 0, v0000020dba12f340_0;  1 drivers
v0000020dba131780_0 .net "M1_A1", 31 0, L_0000020dba1f48a0;  1 drivers
v0000020dba131a00_0 .var "Z", 31 0;
v0000020dba1316e0_0 .net "bias", 31 0, v0000020dba133d00_0;  1 drivers
v0000020dba133440_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba1329a0_0 .net "enable", 0 0, v0000020dba133620_0;  1 drivers
v0000020dba1333a0_0 .var "index", 31 0;
v0000020dba131fa0_0 .net "neuron_input", 31 0, v0000020dba132400_0;  alias, 1 drivers
L_0000020dba1f9338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba131820_0 .net "reset", 0 0, L_0000020dba1f9338;  1 drivers
v0000020dba132860_0 .var "result", 31 0;
v0000020dba133760_0 .net "weight", 31 0, v0000020dba1318c0_0;  alias, 1 drivers
E_0000020dba0624c0 .event posedge, v0000020dba133440_0;
S_0000020db9ba2d90 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020db9bc7250;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba062500 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020db9de73f0_0 .net "A", 31 0, v0000020dba131a00_0;  1 drivers
v0000020db9de7850_0 .net "A_Exponent", 7 0, L_0000020dba1f4e40;  1 drivers
v0000020db9ed1bb0_0 .net "A_Mantissa", 23 0, L_0000020dba1f3fe0;  1 drivers
v0000020db9ed23d0_0 .net "A_sign", 0 0, L_0000020dba1f3900;  1 drivers
v0000020db9e50a30_0 .var "A_swap", 31 0;
v0000020db9e51750_0 .net "B", 31 0, L_0000020dba1f48a0;  alias, 1 drivers
v0000020db9fa60b0_0 .net "B_Exponent", 7 0, L_0000020dba1f46c0;  1 drivers
v0000020db9fa8310_0 .net "B_Mantissa", 23 0, L_0000020dba1f3220;  1 drivers
v0000020db9dd42c0_0 .var "B_shifted_mantissa", 23 0;
v0000020db9e23810_0 .net "B_sign", 0 0, L_0000020dba1f30e0;  1 drivers
v0000020db9f59de0_0 .var "B_swap", 31 0;
v0000020dba1306a0_0 .var "Exponent", 7 0;
v0000020dba12f160_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f90f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12f020_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f90f8;  1 drivers
L_0000020dba1f9188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba12fc00_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9188;  1 drivers
v0000020dba12f840_0 .net *"_ivl_23", 30 0, L_0000020dba1f3f40;  1 drivers
L_0000020dba1f91d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba131320_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f91d0;  1 drivers
v0000020dba130c40_0 .net *"_ivl_29", 30 0, L_0000020dba1f41c0;  1 drivers
v0000020dba130ce0_0 .net *"_ivl_3", 22 0, L_0000020dba1f4300;  1 drivers
L_0000020dba1f9140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba130ba0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9140;  1 drivers
v0000020dba12eee0_0 .net *"_ivl_9", 22 0, L_0000020dba1f4620;  1 drivers
v0000020dba130f60_0 .var "carry", 0 0;
v0000020dba12ff20_0 .net "comp", 0 0, v0000020db9de7170_0;  1 drivers
v0000020dba130e20_0 .var "diff_Exponent", 7 0;
v0000020dba131000_0 .var/i "i", 31 0;
v0000020dba12f700_0 .var "result", 31 0;
E_0000020dba0631c0/0 .event anyedge, v0000020db9de7170_0, v0000020db9de73f0_0, v0000020db9e51750_0, v0000020db9de7850_0;
E_0000020dba0631c0/1 .event anyedge, v0000020db9fa60b0_0, v0000020db9fa8310_0, v0000020dba130e20_0, v0000020db9ed23d0_0;
E_0000020dba0631c0/2 .event anyedge, v0000020db9e23810_0, v0000020db9ed1bb0_0, v0000020db9dd42c0_0, v0000020dba130f60_0;
E_0000020dba0631c0/3 .event anyedge, v0000020dba12f160_0, v0000020dba1306a0_0;
E_0000020dba0631c0 .event/or E_0000020dba0631c0/0, E_0000020dba0631c0/1, E_0000020dba0631c0/2, E_0000020dba0631c0/3;
L_0000020dba1f4300 .part v0000020db9e50a30_0, 0, 23;
L_0000020dba1f3fe0 .concat [ 23 1 0 0], L_0000020dba1f4300, L_0000020dba1f90f8;
L_0000020dba1f4620 .part v0000020db9f59de0_0, 0, 23;
L_0000020dba1f3220 .concat [ 23 1 0 0], L_0000020dba1f4620, L_0000020dba1f9140;
L_0000020dba1f4e40 .part v0000020db9e50a30_0, 23, 8;
L_0000020dba1f46c0 .part v0000020db9f59de0_0, 23, 8;
L_0000020dba1f3900 .part v0000020db9e50a30_0, 31, 1;
L_0000020dba1f30e0 .part v0000020db9f59de0_0, 31, 1;
L_0000020dba1f3f40 .part v0000020dba131a00_0, 0, 31;
L_0000020dba1f3e00 .concat [ 31 1 0 0], L_0000020dba1f3f40, L_0000020dba1f9188;
L_0000020dba1f41c0 .part L_0000020dba1f48a0, 0, 31;
L_0000020dba1f43a0 .concat [ 31 1 0 0], L_0000020dba1f41c0, L_0000020dba1f91d0;
S_0000020db9ba2f20 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020db9ba2d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020db9db16b0_0 .net "A", 31 0, L_0000020dba1f3e00;  1 drivers
v0000020db9de6b30_0 .net "B", 31 0, L_0000020dba1f43a0;  1 drivers
v0000020db9de7170_0 .var "result", 0 0;
E_0000020dba065b00 .event anyedge, v0000020db9db16b0_0, v0000020db9de6b30_0, v0000020db9de7170_0;
S_0000020dba135040 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020db9bc7250;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0653c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba130a60_0 .net "A", 31 0, v0000020dba131a00_0;  alias, 1 drivers
v0000020dba1302e0_0 .net "A_Exponent", 7 0, L_0000020dba1f32c0;  1 drivers
v0000020dba12ffc0_0 .net "A_Mantissa", 23 0, L_0000020dba1f4760;  1 drivers
v0000020dba1310a0_0 .net "A_sign", 0 0, L_0000020dba1f3680;  1 drivers
v0000020dba12fca0_0 .var "A_swap", 31 0;
v0000020dba130100_0 .net "B", 31 0, v0000020dba133d00_0;  alias, 1 drivers
v0000020dba12f7a0_0 .net "B_Exponent", 7 0, L_0000020dba1f3ea0;  1 drivers
v0000020dba12f980_0 .net "B_Mantissa", 23 0, L_0000020dba1f49e0;  1 drivers
v0000020dba1304c0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1315a0_0 .net "B_sign", 0 0, L_0000020dba1f4a80;  1 drivers
v0000020dba12f480_0 .var "B_swap", 31 0;
v0000020dba12fb60_0 .var "Exponent", 7 0;
v0000020dba131460_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12fa20_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9218;  1 drivers
L_0000020dba1f92a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba131140_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f92a8;  1 drivers
v0000020dba12fe80_0 .net *"_ivl_23", 30 0, L_0000020dba1f4bc0;  1 drivers
L_0000020dba1f92f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba12fd40_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f92f0;  1 drivers
v0000020dba130240_0 .net *"_ivl_29", 30 0, L_0000020dba1f4c60;  1 drivers
v0000020dba130b00_0 .net *"_ivl_3", 22 0, L_0000020dba1f3c20;  1 drivers
L_0000020dba1f9260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1301a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9260;  1 drivers
v0000020dba1311e0_0 .net *"_ivl_9", 22 0, L_0000020dba1f4800;  1 drivers
v0000020dba130380_0 .var "carry", 0 0;
v0000020dba12fde0_0 .net "comp", 0 0, v0000020dba1313c0_0;  1 drivers
v0000020dba130740_0 .var "diff_Exponent", 7 0;
v0000020dba12f8e0_0 .var/i "i", 31 0;
v0000020dba12f340_0 .var "result", 31 0;
E_0000020dba0660c0/0 .event anyedge, v0000020dba1313c0_0, v0000020db9de73f0_0, v0000020dba130100_0, v0000020dba1302e0_0;
E_0000020dba0660c0/1 .event anyedge, v0000020dba12f7a0_0, v0000020dba12f980_0, v0000020dba130740_0, v0000020dba1310a0_0;
E_0000020dba0660c0/2 .event anyedge, v0000020dba1315a0_0, v0000020dba12ffc0_0, v0000020dba1304c0_0, v0000020dba130380_0;
E_0000020dba0660c0/3 .event anyedge, v0000020dba131460_0, v0000020dba12fb60_0;
E_0000020dba0660c0 .event/or E_0000020dba0660c0/0, E_0000020dba0660c0/1, E_0000020dba0660c0/2, E_0000020dba0660c0/3;
L_0000020dba1f3c20 .part v0000020dba12fca0_0, 0, 23;
L_0000020dba1f4760 .concat [ 23 1 0 0], L_0000020dba1f3c20, L_0000020dba1f9218;
L_0000020dba1f4800 .part v0000020dba12f480_0, 0, 23;
L_0000020dba1f49e0 .concat [ 23 1 0 0], L_0000020dba1f4800, L_0000020dba1f9260;
L_0000020dba1f32c0 .part v0000020dba12fca0_0, 23, 8;
L_0000020dba1f3ea0 .part v0000020dba12f480_0, 23, 8;
L_0000020dba1f3680 .part v0000020dba12fca0_0, 31, 1;
L_0000020dba1f4a80 .part v0000020dba12f480_0, 31, 1;
L_0000020dba1f4bc0 .part v0000020dba131a00_0, 0, 31;
L_0000020dba1f4b20 .concat [ 31 1 0 0], L_0000020dba1f4bc0, L_0000020dba1f92a8;
L_0000020dba1f4c60 .part v0000020dba133d00_0, 0, 31;
L_0000020dba1f4f80 .concat [ 31 1 0 0], L_0000020dba1f4c60, L_0000020dba1f92f0;
S_0000020dba1351d0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba135040;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba130d80_0 .net "A", 31 0, L_0000020dba1f4b20;  1 drivers
v0000020dba130ec0_0 .net "B", 31 0, L_0000020dba1f4f80;  1 drivers
v0000020dba1313c0_0 .var "result", 0 0;
E_0000020dba065b40 .event anyedge, v0000020dba130d80_0, v0000020dba130ec0_0, v0000020dba1313c0_0;
S_0000020dba134d20 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020db9bc7250;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba065940 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba131500_0 .net "A", 31 0, v0000020dba1318c0_0;  alias, 1 drivers
v0000020dba12f3e0_0 .net "A_Exponent", 7 0, L_0000020dba1f35e0;  1 drivers
v0000020dba12f200_0 .net "A_Mantissa", 23 0, L_0000020dba1f3860;  1 drivers
v0000020dba12fac0_0 .net "A_sign", 0 0, L_0000020dba1f3ae0;  1 drivers
v0000020dba1307e0_0 .net "B", 31 0, v0000020dba132400_0;  alias, 1 drivers
v0000020dba131280_0 .net "B_Exponent", 7 0, L_0000020dba1f4120;  1 drivers
v0000020dba131640_0 .net "B_Mantissa", 23 0, L_0000020dba1f4940;  1 drivers
v0000020dba12f0c0_0 .net "B_sign", 0 0, L_0000020dba1f4580;  1 drivers
v0000020dba12f520_0 .var "Exponent", 7 0;
v0000020dba12ef80_0 .var "Mantissa", 22 0;
v0000020dba12f2a0_0 .var "Sign", 0 0;
v0000020dba1309c0_0 .var "Temp_Exponent", 8 0;
v0000020dba12f5c0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba130060_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9068;  1 drivers
v0000020dba12f660_0 .net *"_ivl_3", 22 0, L_0000020dba1f3400;  1 drivers
L_0000020dba1f90b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba130420_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f90b0;  1 drivers
v0000020dba130560_0 .net *"_ivl_9", 22 0, L_0000020dba1f4260;  1 drivers
v0000020dba130600_0 .net "result", 31 0, L_0000020dba1f48a0;  alias, 1 drivers
E_0000020dba065f00/0 .event anyedge, v0000020dba12f3e0_0, v0000020dba131280_0, v0000020dba12f200_0, v0000020dba131640_0;
E_0000020dba065f00/1 .event anyedge, v0000020dba12f5c0_0, v0000020dba1309c0_0, v0000020dba12fac0_0, v0000020dba12f0c0_0;
E_0000020dba065f00 .event/or E_0000020dba065f00/0, E_0000020dba065f00/1;
L_0000020dba1f3400 .part v0000020dba1318c0_0, 0, 23;
L_0000020dba1f3860 .concat [ 23 1 0 0], L_0000020dba1f3400, L_0000020dba1f9068;
L_0000020dba1f4260 .part v0000020dba132400_0, 0, 23;
L_0000020dba1f4940 .concat [ 23 1 0 0], L_0000020dba1f4260, L_0000020dba1f90b0;
L_0000020dba1f35e0 .part v0000020dba1318c0_0, 23, 8;
L_0000020dba1f4120 .part v0000020dba132400_0, 23, 8;
L_0000020dba1f3ae0 .part v0000020dba1318c0_0, 31, 1;
L_0000020dba1f4580 .part v0000020dba132400_0, 31, 1;
L_0000020dba1f48a0 .concat [ 23 8 1 0], v0000020dba12ef80_0, v0000020dba12f520_0, v0000020dba12f2a0_0;
S_0000020dba135360 .scope module, "mem" "memory_parametrized" 4 144, 2 33 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba0629c0 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba1325e0_0 .net "address", 1 0, v0000020dba1338a0_0;  1 drivers
v0000020dba133800_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba131f00_0 .var/i "i", 31 0;
v0000020dba131960 .array "mem", 3 0, 31 0;
v0000020dba1318c0_0 .var "read_data", 31 0;
o0000020dba0e2768 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba131b40_0 .net "reset", 0 0, o0000020dba0e2768;  0 drivers
v0000020dba131be0_0 .net "write_data", 31 0, v0000020dba050ea0_0;  alias, 1 drivers
v0000020dba131c80_0 .net "write_enable", 0 0, v0000020dba133b20_0;  1 drivers
E_0000020dba065f40 .event anyedge, v0000020dba1325e0_0;
S_0000020dba1346e0 .scope module, "mux" "multiplexer_parametrized" 4 136, 2 1 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e26100 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e26138 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba133580_0 .net "in", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba132400_0 .var "out", 31 0;
v0000020dba132540_0 .net "sel", 1 0, v0000020dba1338a0_0;  alias, 1 drivers
E_0000020dba065200 .event anyedge, v0000020dba1325e0_0, v0000020dba133580_0;
S_0000020dba1354f0 .scope module, "relu" "relu" 4 164, 4 1 0, S_0000020dba0ddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v0000020dba1334e0_0 .net "Z", 31 0, v0000020dba132860_0;  alias, 1 drivers
v0000020dba132a40_0 .var "a", 31 0;
E_0000020dba065c80 .event anyedge, v0000020dba132860_0;
S_0000020dba134870 .scope module, "n1" "hidden_neuron" 3 70, 4 108 0, S_0000020db9edb7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 128 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_0000020dba065fc0 .param/l "NUM_INPUTS" 0 4 108, +C4<00000000000000000000000000000100>;
v0000020dba13bc70_0 .net "A1_MEM", 31 0, v0000020dba12eb20_0;  1 drivers
v0000020dba13aeb0_0 .net "M1_M2", 31 0, L_0000020dba1d6580;  1 drivers
v0000020dba13b590_0 .net "M2_A1", 31 0, L_0000020dba1d7d40;  1 drivers
v0000020dba139f10_0 .net "MEM_OUT", 31 0, v0000020dba13a230_0;  1 drivers
v0000020dba13c530_0 .net "MUX_OUT", 31 0, v0000020dba13bef0_0;  1 drivers
v0000020dba13c170_0 .net "RELU_OUT", 31 0, v0000020dba13aa50_0;  1 drivers
v0000020dba13b270_0 .net "Z_RELU", 31 0, v0000020dba137a30_0;  1 drivers
v0000020dba13acd0_0 .var "a", 31 0;
v0000020dba139fb0_0 .net "alpha", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba13b450_0 .var "bias", 31 0;
v0000020dba13a730_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba13b8b0_0 .var "data_counter", 1 0;
v0000020dba13ad70_0 .net "deltafunction_value", 31 0, L_0000020dba1d9280;  1 drivers
v0000020dba13b3b0_0 .var "enable_Z", 0 0;
v0000020dba13b1d0_0 .net "inputdata", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba13b810_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba13bd10_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba13c350_0 .net "neuron_enable", 0 0, o0000020dba0e2ac8;  alias, 0 drivers
v0000020dba13b310_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba13aaf0_0 .net "neuron_state", 1 0, o0000020dba0e2b28;  alias, 0 drivers
v0000020dba13b4f0_0 .var "weight", 31 0;
v0000020dba13b630_0 .net "weight_memory_address", 1 0, o0000020dba0e2b88;  alias, 0 drivers
v0000020dba13a550_0 .var "write_enable", 0 0;
v0000020dba13be50_0 .var/i "z_counter", 31 0;
S_0000020dba134a00 .scope module, "A1" "ieee754_adder" 4 183, 5 61 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba065d40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba133bc0_0 .net "A", 31 0, v0000020dba13a230_0;  alias, 1 drivers
v0000020dba133080_0 .net "A_Exponent", 7 0, L_0000020dba1d9c80;  1 drivers
v0000020dba132360_0 .net "A_Mantissa", 23 0, L_0000020dba1d8f60;  1 drivers
v0000020dba1324a0_0 .net "A_sign", 0 0, L_0000020dba1d9000;  1 drivers
v0000020dba132720_0 .var "A_swap", 31 0;
v0000020dba133120_0 .net "B", 31 0, L_0000020dba1d7d40;  alias, 1 drivers
v0000020dba1331c0_0 .net "B_Exponent", 7 0, L_0000020dba1d9780;  1 drivers
v0000020dba133300_0 .net "B_Mantissa", 23 0, L_0000020dba1d8920;  1 drivers
v0000020dba133260_0 .var "B_shifted_mantissa", 23 0;
v0000020dba133940_0 .net "B_sign", 0 0, L_0000020dba1d9460;  1 drivers
v0000020dba1339e0_0 .var "B_swap", 31 0;
v0000020dba133a80_0 .var "Exponent", 7 0;
v0000020dba1327c0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f99f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba134200_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f99f8;  1 drivers
L_0000020dba1f9a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba134340_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9a88;  1 drivers
v0000020dba134160_0 .net *"_ivl_23", 30 0, L_0000020dba1d8a60;  1 drivers
L_0000020dba1f9ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1342a0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9ad0;  1 drivers
v0000020dba1343e0_0 .net *"_ivl_29", 30 0, L_0000020dba1d7ac0;  1 drivers
v0000020dba134480_0 .net *"_ivl_3", 22 0, L_0000020dba1d8380;  1 drivers
L_0000020dba1f9a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba133ee0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9a40;  1 drivers
v0000020dba134520_0 .net *"_ivl_9", 22 0, L_0000020dba1d7a20;  1 drivers
v0000020dba1340c0_0 .var "carry", 0 0;
v0000020dba1345c0_0 .net "comp", 0 0, v0000020dba132fe0_0;  1 drivers
v0000020dba133f80_0 .var "diff_Exponent", 7 0;
v0000020dba134020_0 .var/i "i", 31 0;
v0000020dba12eb20_0 .var "result", 31 0;
E_0000020dba065900/0 .event anyedge, v0000020dba132fe0_0, v0000020dba133bc0_0, v0000020dba133120_0, v0000020dba133080_0;
E_0000020dba065900/1 .event anyedge, v0000020dba1331c0_0, v0000020dba133300_0, v0000020dba133f80_0, v0000020dba1324a0_0;
E_0000020dba065900/2 .event anyedge, v0000020dba133940_0, v0000020dba132360_0, v0000020dba133260_0, v0000020dba1340c0_0;
E_0000020dba065900/3 .event anyedge, v0000020dba1327c0_0, v0000020dba133a80_0;
E_0000020dba065900 .event/or E_0000020dba065900/0, E_0000020dba065900/1, E_0000020dba065900/2, E_0000020dba065900/3;
L_0000020dba1d8380 .part v0000020dba132720_0, 0, 23;
L_0000020dba1d8f60 .concat [ 23 1 0 0], L_0000020dba1d8380, L_0000020dba1f99f8;
L_0000020dba1d7a20 .part v0000020dba1339e0_0, 0, 23;
L_0000020dba1d8920 .concat [ 23 1 0 0], L_0000020dba1d7a20, L_0000020dba1f9a40;
L_0000020dba1d9c80 .part v0000020dba132720_0, 23, 8;
L_0000020dba1d9780 .part v0000020dba1339e0_0, 23, 8;
L_0000020dba1d9000 .part v0000020dba132720_0, 31, 1;
L_0000020dba1d9460 .part v0000020dba1339e0_0, 31, 1;
L_0000020dba1d8a60 .part v0000020dba13a230_0, 0, 31;
L_0000020dba1d9500 .concat [ 31 1 0 0], L_0000020dba1d8a60, L_0000020dba1f9a88;
L_0000020dba1d7ac0 .part L_0000020dba1d7d40, 0, 31;
L_0000020dba1d7f20 .concat [ 31 1 0 0], L_0000020dba1d7ac0, L_0000020dba1f9ad0;
S_0000020dba134b90 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba134a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba132f40_0 .net "A", 31 0, L_0000020dba1d9500;  1 drivers
v0000020dba132180_0 .net "B", 31 0, L_0000020dba1d7f20;  1 drivers
v0000020dba132fe0_0 .var "result", 0 0;
E_0000020dba065280 .event anyedge, v0000020dba132f40_0, v0000020dba132180_0, v0000020dba132fe0_0;
S_0000020dba134eb0 .scope module, "M1" "ieee754_multiplier" 4 171, 5 122 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0652c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba12ea80_0 .net "A", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba12e580_0 .net "A_Exponent", 7 0, L_0000020dba1d63a0;  1 drivers
v0000020dba12dd60_0 .net "A_Mantissa", 23 0, L_0000020dba1d52c0;  1 drivers
v0000020dba12ed00_0 .net "A_sign", 0 0, L_0000020dba1d6440;  1 drivers
v0000020dba12e080_0 .net "B", 31 0, v0000020dba13bef0_0;  alias, 1 drivers
v0000020dba12d7c0_0 .net "B_Exponent", 7 0, L_0000020dba1d61c0;  1 drivers
v0000020dba12e9e0_0 .net "B_Mantissa", 23 0, L_0000020dba1d5360;  1 drivers
v0000020dba12e6c0_0 .net "B_sign", 0 0, L_0000020dba1d6300;  1 drivers
v0000020dba12c780_0 .var "Exponent", 7 0;
v0000020dba12ca00_0 .var "Mantissa", 22 0;
v0000020dba12c6e0_0 .var "Sign", 0 0;
v0000020dba12e620_0 .var "Temp_Exponent", 8 0;
v0000020dba12ebc0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f98d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12e3a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f98d8;  1 drivers
v0000020dba12cfa0_0 .net *"_ivl_3", 22 0, L_0000020dba1d75c0;  1 drivers
L_0000020dba1f9920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12ec60_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9920;  1 drivers
v0000020dba12d860_0 .net *"_ivl_9", 22 0, L_0000020dba1d6260;  1 drivers
v0000020dba12d040_0 .net "result", 31 0, L_0000020dba1d6580;  alias, 1 drivers
E_0000020dba065800/0 .event anyedge, v0000020dba12e580_0, v0000020dba12d7c0_0, v0000020dba12dd60_0, v0000020dba12e9e0_0;
E_0000020dba065800/1 .event anyedge, v0000020dba12ebc0_0, v0000020dba12e620_0, v0000020dba12ed00_0, v0000020dba12e6c0_0;
E_0000020dba065800 .event/or E_0000020dba065800/0, E_0000020dba065800/1;
L_0000020dba1d75c0 .part o0000020dba0e0d58, 0, 23;
L_0000020dba1d52c0 .concat [ 23 1 0 0], L_0000020dba1d75c0, L_0000020dba1f98d8;
L_0000020dba1d6260 .part v0000020dba13bef0_0, 0, 23;
L_0000020dba1d5360 .concat [ 23 1 0 0], L_0000020dba1d6260, L_0000020dba1f9920;
L_0000020dba1d63a0 .part o0000020dba0e0d58, 23, 8;
L_0000020dba1d61c0 .part v0000020dba13bef0_0, 23, 8;
L_0000020dba1d6440 .part o0000020dba0e0d58, 31, 1;
L_0000020dba1d6300 .part v0000020dba13bef0_0, 31, 1;
L_0000020dba1d6580 .concat [ 23 8 1 0], v0000020dba12ca00_0, v0000020dba12c780_0, v0000020dba12c6e0_0;
S_0000020dba136050 .scope module, "M2" "ieee754_multiplier" 4 177, 5 122 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba065980 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba12eda0_0 .net "A", 31 0, L_0000020dba1d6580;  alias, 1 drivers
v0000020dba12c960_0 .net "A_Exponent", 7 0, L_0000020dba1d91e0;  1 drivers
v0000020dba12e940_0 .net "A_Mantissa", 23 0, L_0000020dba1d6800;  1 drivers
v0000020dba12d900_0 .net "A_sign", 0 0, L_0000020dba1d7980;  1 drivers
v0000020dba12de00_0 .net "B", 31 0, L_0000020dba1d9280;  alias, 1 drivers
v0000020dba12cb40_0 .net "B_Exponent", 7 0, L_0000020dba1d96e0;  1 drivers
v0000020dba12d220_0 .net "B_Mantissa", 23 0, L_0000020dba1d8100;  1 drivers
v0000020dba12db80_0 .net "B_sign", 0 0, L_0000020dba1d8b00;  1 drivers
v0000020dba12ee40_0 .var "Exponent", 7 0;
v0000020dba12cdc0_0 .var "Mantissa", 22 0;
v0000020dba12c820_0 .var "Sign", 0 0;
v0000020dba12e8a0_0 .var "Temp_Exponent", 8 0;
v0000020dba12cbe0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12e760_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9968;  1 drivers
v0000020dba12d0e0_0 .net *"_ivl_3", 22 0, L_0000020dba1d6620;  1 drivers
L_0000020dba1f99b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12d400_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f99b0;  1 drivers
v0000020dba12d4a0_0 .net *"_ivl_9", 22 0, L_0000020dba1d68a0;  1 drivers
v0000020dba12df40_0 .net "result", 31 0, L_0000020dba1d7d40;  alias, 1 drivers
E_0000020dba065700/0 .event anyedge, v0000020dba12c960_0, v0000020dba12cb40_0, v0000020dba12e940_0, v0000020dba12d220_0;
E_0000020dba065700/1 .event anyedge, v0000020dba12cbe0_0, v0000020dba12e8a0_0, v0000020dba12d900_0, v0000020dba12db80_0;
E_0000020dba065700 .event/or E_0000020dba065700/0, E_0000020dba065700/1;
L_0000020dba1d6620 .part L_0000020dba1d6580, 0, 23;
L_0000020dba1d6800 .concat [ 23 1 0 0], L_0000020dba1d6620, L_0000020dba1f9968;
L_0000020dba1d68a0 .part L_0000020dba1d9280, 0, 23;
L_0000020dba1d8100 .concat [ 23 1 0 0], L_0000020dba1d68a0, L_0000020dba1f99b0;
L_0000020dba1d91e0 .part L_0000020dba1d6580, 23, 8;
L_0000020dba1d96e0 .part L_0000020dba1d9280, 23, 8;
L_0000020dba1d7980 .part L_0000020dba1d6580, 31, 1;
L_0000020dba1d8b00 .part L_0000020dba1d9280, 31, 1;
L_0000020dba1d7d40 .concat [ 23 8 1 0], v0000020dba12cdc0_0, v0000020dba12ee40_0, v0000020dba12c820_0;
S_0000020dba1356f0 .scope module, "Z" "Z" 4 154, 4 21 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba065500 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba1390b0_0 .net "A1_Z", 31 0, v0000020dba137df0_0;  1 drivers
v0000020dba1386b0_0 .net "A2_OUT", 31 0, v0000020dba139dd0_0;  1 drivers
v0000020dba138430_0 .net "M1_A1", 31 0, L_0000020dba1d59a0;  1 drivers
v0000020dba137850_0 .var "Z", 31 0;
v0000020dba1384d0_0 .net "bias", 31 0, v0000020dba13b450_0;  1 drivers
v0000020dba139330_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba1378f0_0 .net "enable", 0 0, v0000020dba13b3b0_0;  1 drivers
v0000020dba137990_0 .var "index", 31 0;
v0000020dba138570_0 .net "neuron_input", 31 0, v0000020dba13bef0_0;  alias, 1 drivers
L_0000020dba1f9890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba138b10_0 .net "reset", 0 0, L_0000020dba1f9890;  1 drivers
v0000020dba137a30_0 .var "result", 31 0;
v0000020dba138750_0 .net "weight", 31 0, v0000020dba13a230_0;  alias, 1 drivers
S_0000020dba136690 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba1356f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba065d00 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba12cc80_0 .net "A", 31 0, v0000020dba137850_0;  1 drivers
v0000020dba12dfe0_0 .net "A_Exponent", 7 0, L_0000020dba1d7340;  1 drivers
v0000020dba12d9a0_0 .net "A_Mantissa", 23 0, L_0000020dba1d5e00;  1 drivers
v0000020dba12d180_0 .net "A_sign", 0 0, L_0000020dba1d5ae0;  1 drivers
v0000020dba12caa0_0 .var "A_swap", 31 0;
v0000020dba12d2c0_0 .net "B", 31 0, L_0000020dba1d59a0;  alias, 1 drivers
v0000020dba12c8c0_0 .net "B_Exponent", 7 0, L_0000020dba1d6b20;  1 drivers
v0000020dba12e800_0 .net "B_Mantissa", 23 0, L_0000020dba1d5860;  1 drivers
v0000020dba12e440_0 .var "B_shifted_mantissa", 23 0;
v0000020dba12cd20_0 .net "B_sign", 0 0, L_0000020dba1d6080;  1 drivers
v0000020dba12e4e0_0 .var "B_swap", 31 0;
v0000020dba12ce60_0 .var "Exponent", 7 0;
v0000020dba12d360_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12d540_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9650;  1 drivers
L_0000020dba1f96e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba12d5e0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f96e0;  1 drivers
v0000020dba12dea0_0 .net *"_ivl_23", 30 0, L_0000020dba1d5680;  1 drivers
L_0000020dba1f9728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba12d680_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9728;  1 drivers
v0000020dba12d720_0 .net *"_ivl_29", 30 0, L_0000020dba1d5c20;  1 drivers
v0000020dba12da40_0 .net *"_ivl_3", 22 0, L_0000020dba1d6f80;  1 drivers
L_0000020dba1f9698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba12dae0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9698;  1 drivers
v0000020dba12dcc0_0 .net *"_ivl_9", 22 0, L_0000020dba1d72a0;  1 drivers
v0000020dba12e1c0_0 .var "carry", 0 0;
v0000020dba12e260_0 .net "comp", 0 0, v0000020dba12cf00_0;  1 drivers
v0000020dba12e300_0 .var "diff_Exponent", 7 0;
v0000020dba138070_0 .var/i "i", 31 0;
v0000020dba137df0_0 .var "result", 31 0;
E_0000020dba065600/0 .event anyedge, v0000020dba12cf00_0, v0000020dba12cc80_0, v0000020dba12d2c0_0, v0000020dba12dfe0_0;
E_0000020dba065600/1 .event anyedge, v0000020dba12c8c0_0, v0000020dba12e800_0, v0000020dba12e300_0, v0000020dba12d180_0;
E_0000020dba065600/2 .event anyedge, v0000020dba12cd20_0, v0000020dba12d9a0_0, v0000020dba12e440_0, v0000020dba12e1c0_0;
E_0000020dba065600/3 .event anyedge, v0000020dba12d360_0, v0000020dba12ce60_0;
E_0000020dba065600 .event/or E_0000020dba065600/0, E_0000020dba065600/1, E_0000020dba065600/2, E_0000020dba065600/3;
L_0000020dba1d6f80 .part v0000020dba12caa0_0, 0, 23;
L_0000020dba1d5e00 .concat [ 23 1 0 0], L_0000020dba1d6f80, L_0000020dba1f9650;
L_0000020dba1d72a0 .part v0000020dba12e4e0_0, 0, 23;
L_0000020dba1d5860 .concat [ 23 1 0 0], L_0000020dba1d72a0, L_0000020dba1f9698;
L_0000020dba1d7340 .part v0000020dba12caa0_0, 23, 8;
L_0000020dba1d6b20 .part v0000020dba12e4e0_0, 23, 8;
L_0000020dba1d5ae0 .part v0000020dba12caa0_0, 31, 1;
L_0000020dba1d6080 .part v0000020dba12e4e0_0, 31, 1;
L_0000020dba1d5680 .part v0000020dba137850_0, 0, 31;
L_0000020dba1d7020 .concat [ 31 1 0 0], L_0000020dba1d5680, L_0000020dba1f96e0;
L_0000020dba1d5c20 .part L_0000020dba1d59a0, 0, 31;
L_0000020dba1d5cc0 .concat [ 31 1 0 0], L_0000020dba1d5c20, L_0000020dba1f9728;
S_0000020dba136820 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba136690;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba12dc20_0 .net "A", 31 0, L_0000020dba1d7020;  1 drivers
v0000020dba12e120_0 .net "B", 31 0, L_0000020dba1d5cc0;  1 drivers
v0000020dba12cf00_0 .var "result", 0 0;
E_0000020dba065740 .event anyedge, v0000020dba12dc20_0, v0000020dba12e120_0, v0000020dba12cf00_0;
S_0000020dba135a10 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba1356f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba065840 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba139830_0 .net "A", 31 0, v0000020dba137850_0;  alias, 1 drivers
v0000020dba137e90_0 .net "A_Exponent", 7 0, L_0000020dba1d5f40;  1 drivers
v0000020dba138e30_0 .net "A_Mantissa", 23 0, L_0000020dba1d6bc0;  1 drivers
v0000020dba137b70_0 .net "A_sign", 0 0, L_0000020dba1d5fe0;  1 drivers
v0000020dba137c10_0 .var "A_swap", 31 0;
v0000020dba138bb0_0 .net "B", 31 0, v0000020dba13b450_0;  alias, 1 drivers
v0000020dba139d30_0 .net "B_Exponent", 7 0, L_0000020dba1d5400;  1 drivers
v0000020dba137f30_0 .net "B_Mantissa", 23 0, L_0000020dba1d5180;  1 drivers
v0000020dba139970_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1395b0_0 .net "B_sign", 0 0, L_0000020dba1d6760;  1 drivers
v0000020dba137ad0_0 .var "B_swap", 31 0;
v0000020dba137cb0_0 .var "Exponent", 7 0;
v0000020dba139b50_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba139e70_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9770;  1 drivers
L_0000020dba1f9800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba139470_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9800;  1 drivers
v0000020dba138f70_0 .net *"_ivl_23", 30 0, L_0000020dba1d73e0;  1 drivers
L_0000020dba1f9848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba138110_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9848;  1 drivers
v0000020dba1398d0_0 .net *"_ivl_29", 30 0, L_0000020dba1d77a0;  1 drivers
v0000020dba139a10_0 .net *"_ivl_3", 22 0, L_0000020dba1d7520;  1 drivers
L_0000020dba1f97b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1396f0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f97b8;  1 drivers
v0000020dba138930_0 .net *"_ivl_9", 22 0, L_0000020dba1d5ea0;  1 drivers
v0000020dba137fd0_0 .var "carry", 0 0;
v0000020dba137d50_0 .net "comp", 0 0, v0000020dba139790_0;  1 drivers
v0000020dba138c50_0 .var "diff_Exponent", 7 0;
v0000020dba139510_0 .var/i "i", 31 0;
v0000020dba139dd0_0 .var "result", 31 0;
E_0000020dba065c00/0 .event anyedge, v0000020dba139790_0, v0000020dba12cc80_0, v0000020dba138bb0_0, v0000020dba137e90_0;
E_0000020dba065c00/1 .event anyedge, v0000020dba139d30_0, v0000020dba137f30_0, v0000020dba138c50_0, v0000020dba137b70_0;
E_0000020dba065c00/2 .event anyedge, v0000020dba1395b0_0, v0000020dba138e30_0, v0000020dba139970_0, v0000020dba137fd0_0;
E_0000020dba065c00/3 .event anyedge, v0000020dba139b50_0, v0000020dba137cb0_0;
E_0000020dba065c00 .event/or E_0000020dba065c00/0, E_0000020dba065c00/1, E_0000020dba065c00/2, E_0000020dba065c00/3;
L_0000020dba1d7520 .part v0000020dba137c10_0, 0, 23;
L_0000020dba1d6bc0 .concat [ 23 1 0 0], L_0000020dba1d7520, L_0000020dba1f9770;
L_0000020dba1d5ea0 .part v0000020dba137ad0_0, 0, 23;
L_0000020dba1d5180 .concat [ 23 1 0 0], L_0000020dba1d5ea0, L_0000020dba1f97b8;
L_0000020dba1d5f40 .part v0000020dba137c10_0, 23, 8;
L_0000020dba1d5400 .part v0000020dba137ad0_0, 23, 8;
L_0000020dba1d5fe0 .part v0000020dba137c10_0, 31, 1;
L_0000020dba1d6760 .part v0000020dba137ad0_0, 31, 1;
L_0000020dba1d73e0 .part v0000020dba137850_0, 0, 31;
L_0000020dba1d7480 .concat [ 31 1 0 0], L_0000020dba1d73e0, L_0000020dba1f9800;
L_0000020dba1d77a0 .part v0000020dba13b450_0, 0, 31;
L_0000020dba1d6120 .concat [ 31 1 0 0], L_0000020dba1d77a0, L_0000020dba1f9848;
S_0000020dba1374a0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba135a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba138a70_0 .net "A", 31 0, L_0000020dba1d7480;  1 drivers
v0000020dba138d90_0 .net "B", 31 0, L_0000020dba1d6120;  1 drivers
v0000020dba139790_0 .var "result", 0 0;
E_0000020dba065cc0 .event anyedge, v0000020dba138a70_0, v0000020dba138d90_0, v0000020dba139790_0;
S_0000020dba1369b0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba1356f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066600 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1389d0_0 .net "A", 31 0, v0000020dba13a230_0;  alias, 1 drivers
v0000020dba1381b0_0 .net "A_Exponent", 7 0, L_0000020dba1d5220;  1 drivers
v0000020dba138ed0_0 .net "A_Mantissa", 23 0, L_0000020dba1d6940;  1 drivers
v0000020dba1393d0_0 .net "A_sign", 0 0, L_0000020dba1d5b80;  1 drivers
v0000020dba138250_0 .net "B", 31 0, v0000020dba13bef0_0;  alias, 1 drivers
v0000020dba139650_0 .net "B_Exponent", 7 0, L_0000020dba1d66c0;  1 drivers
v0000020dba1377b0_0 .net "B_Mantissa", 23 0, L_0000020dba1d5900;  1 drivers
v0000020dba139ab0_0 .net "B_sign", 0 0, L_0000020dba1d6e40;  1 drivers
v0000020dba1391f0_0 .var "Exponent", 7 0;
v0000020dba139c90_0 .var "Mantissa", 22 0;
v0000020dba139010_0 .var "Sign", 0 0;
v0000020dba138610_0 .var "Temp_Exponent", 8 0;
v0000020dba1382f0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f95c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba138390_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f95c0;  1 drivers
v0000020dba139290_0 .net *"_ivl_3", 22 0, L_0000020dba1d6da0;  1 drivers
L_0000020dba1f9608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba138cf0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9608;  1 drivers
v0000020dba139bf0_0 .net *"_ivl_9", 22 0, L_0000020dba1d70c0;  1 drivers
v0000020dba137710_0 .net "result", 31 0, L_0000020dba1d59a0;  alias, 1 drivers
E_0000020dba066540/0 .event anyedge, v0000020dba1381b0_0, v0000020dba139650_0, v0000020dba138ed0_0, v0000020dba1377b0_0;
E_0000020dba066540/1 .event anyedge, v0000020dba1382f0_0, v0000020dba138610_0, v0000020dba1393d0_0, v0000020dba139ab0_0;
E_0000020dba066540 .event/or E_0000020dba066540/0, E_0000020dba066540/1;
L_0000020dba1d6da0 .part v0000020dba13a230_0, 0, 23;
L_0000020dba1d6940 .concat [ 23 1 0 0], L_0000020dba1d6da0, L_0000020dba1f95c0;
L_0000020dba1d70c0 .part v0000020dba13bef0_0, 0, 23;
L_0000020dba1d5900 .concat [ 23 1 0 0], L_0000020dba1d70c0, L_0000020dba1f9608;
L_0000020dba1d5220 .part v0000020dba13a230_0, 23, 8;
L_0000020dba1d66c0 .part v0000020dba13bef0_0, 23, 8;
L_0000020dba1d5b80 .part v0000020dba13a230_0, 31, 1;
L_0000020dba1d6e40 .part v0000020dba13bef0_0, 31, 1;
L_0000020dba1d59a0 .concat [ 23 8 1 0], v0000020dba139c90_0, v0000020dba1391f0_0, v0000020dba139010_0;
S_0000020dba136e60 .scope module, "mem" "memory_parametrized" 4 144, 2 33 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba0657c0 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba1387f0_0 .net "address", 1 0, v0000020dba13b8b0_0;  1 drivers
v0000020dba138890_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba139150_0 .var/i "i", 31 0;
v0000020dba13a5f0 .array "mem", 3 0, 31 0;
v0000020dba13a230_0 .var "read_data", 31 0;
o0000020dba0e4da8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba13c0d0_0 .net "reset", 0 0, o0000020dba0e4da8;  0 drivers
v0000020dba13bdb0_0 .net "write_data", 31 0, v0000020dba12eb20_0;  alias, 1 drivers
v0000020dba13c670_0 .net "write_enable", 0 0, v0000020dba13a550_0;  1 drivers
E_0000020dba066380 .event anyedge, v0000020dba1387f0_0;
S_0000020dba136b40 .scope module, "mux" "multiplexer_parametrized" 4 136, 2 1 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e26600 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e26638 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba13a2d0_0 .net "in", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba13bef0_0 .var "out", 31 0;
v0000020dba13b130_0 .net "sel", 1 0, v0000020dba13b8b0_0;  alias, 1 drivers
E_0000020dba066880 .event anyedge, v0000020dba1387f0_0, v0000020dba133580_0;
S_0000020dba136ff0 .scope module, "relu" "relu" 4 164, 4 1 0, S_0000020dba134870;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v0000020dba13a4b0_0 .net "Z", 31 0, v0000020dba137a30_0;  alias, 1 drivers
v0000020dba13aa50_0 .var "a", 31 0;
E_0000020dba066480 .event anyedge, v0000020dba137a30_0;
S_0000020dba136cd0 .scope module, "n2" "hidden_neuron" 3 84, 4 108 0, S_0000020db9edb7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 128 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_0000020dba066640 .param/l "NUM_INPUTS" 0 4 108, +C4<00000000000000000000000000000100>;
v0000020dba148f20_0 .net "A1_MEM", 31 0, v0000020dba13ac30_0;  1 drivers
v0000020dba149100_0 .net "M1_M2", 31 0, L_0000020dba1d8e20;  1 drivers
v0000020dba1491a0_0 .net "M2_A1", 31 0, L_0000020dba1dc700;  1 drivers
v0000020dba14aaa0_0 .net "MEM_OUT", 31 0, v0000020dba146f40_0;  1 drivers
v0000020dba14a1e0_0 .net "MUX_OUT", 31 0, v0000020dba148480_0;  1 drivers
v0000020dba14b4a0_0 .net "RELU_OUT", 31 0, v0000020dba148660_0;  1 drivers
v0000020dba14be00_0 .net "Z_RELU", 31 0, v0000020dba147e40_0;  1 drivers
v0000020dba14bc20_0 .var "a", 31 0;
v0000020dba14a280_0 .net "alpha", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba14a140_0 .var "bias", 31 0;
v0000020dba14afa0_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba14bea0_0 .var "data_counter", 1 0;
v0000020dba14b860_0 .net "deltafunction_value", 31 0, L_0000020dba1dbb20;  1 drivers
v0000020dba149740_0 .var "enable_Z", 0 0;
v0000020dba149e20_0 .net "inputdata", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba14a320_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba149c40_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba14b900_0 .net "neuron_enable", 0 0, o0000020dba0e2ac8;  alias, 0 drivers
v0000020dba14b9a0_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba14bb80_0 .net "neuron_state", 1 0, o0000020dba0e2b28;  alias, 0 drivers
v0000020dba14af00_0 .var "weight", 31 0;
v0000020dba14a000_0 .net "weight_memory_address", 1 0, o0000020dba0e2b88;  alias, 0 drivers
v0000020dba149ba0_0 .var "write_enable", 0 0;
v0000020dba14b0e0_0 .var/i "z_counter", 31 0;
S_0000020dba137180 .scope module, "A1" "ieee754_adder" 4 183, 5 61 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066d40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba13ba90_0 .net "A", 31 0, v0000020dba146f40_0;  alias, 1 drivers
v0000020dba13b950_0 .net "A_Exponent", 7 0, L_0000020dba1da5e0;  1 drivers
v0000020dba13ae10_0 .net "A_Mantissa", 23 0, L_0000020dba1da0e0;  1 drivers
v0000020dba13a690_0 .net "A_sign", 0 0, L_0000020dba1dc2a0;  1 drivers
v0000020dba13a050_0 .var "A_swap", 31 0;
v0000020dba13b9f0_0 .net "B", 31 0, L_0000020dba1dc700;  alias, 1 drivers
v0000020dba13af50_0 .net "B_Exponent", 7 0, L_0000020dba1db440;  1 drivers
v0000020dba13a7d0_0 .net "B_Mantissa", 23 0, L_0000020dba1dbd00;  1 drivers
v0000020dba13c030_0 .var "B_shifted_mantissa", 23 0;
v0000020dba13b090_0 .net "B_sign", 0 0, L_0000020dba1da860;  1 drivers
v0000020dba13aff0_0 .var "B_swap", 31 0;
v0000020dba13bb30_0 .var "Exponent", 7 0;
v0000020dba13a0f0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13a410_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9f50;  1 drivers
L_0000020dba1f9fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba13c210_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9fe0;  1 drivers
v0000020dba13bbd0_0 .net *"_ivl_23", 30 0, L_0000020dba1da720;  1 drivers
L_0000020dba1fa028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba13a190_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa028;  1 drivers
v0000020dba13c490_0 .net *"_ivl_29", 30 0, L_0000020dba1db940;  1 drivers
v0000020dba13c2b0_0 .net *"_ivl_3", 22 0, L_0000020dba1dafe0;  1 drivers
L_0000020dba1f9f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13c3f0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9f98;  1 drivers
v0000020dba13a870_0 .net *"_ivl_9", 22 0, L_0000020dba1dae00;  1 drivers
v0000020dba13a370_0 .var "carry", 0 0;
v0000020dba13a910_0 .net "comp", 0 0, v0000020dba13c5d0_0;  1 drivers
v0000020dba13a9b0_0 .var "diff_Exponent", 7 0;
v0000020dba13ab90_0 .var/i "i", 31 0;
v0000020dba13ac30_0 .var "result", 31 0;
E_0000020dba066d80/0 .event anyedge, v0000020dba13c5d0_0, v0000020dba13ba90_0, v0000020dba13b9f0_0, v0000020dba13b950_0;
E_0000020dba066d80/1 .event anyedge, v0000020dba13af50_0, v0000020dba13a7d0_0, v0000020dba13a9b0_0, v0000020dba13a690_0;
E_0000020dba066d80/2 .event anyedge, v0000020dba13b090_0, v0000020dba13ae10_0, v0000020dba13c030_0, v0000020dba13a370_0;
E_0000020dba066d80/3 .event anyedge, v0000020dba13a0f0_0, v0000020dba13bb30_0;
E_0000020dba066d80 .event/or E_0000020dba066d80/0, E_0000020dba066d80/1, E_0000020dba066d80/2, E_0000020dba066d80/3;
L_0000020dba1dafe0 .part v0000020dba13a050_0, 0, 23;
L_0000020dba1da0e0 .concat [ 23 1 0 0], L_0000020dba1dafe0, L_0000020dba1f9f50;
L_0000020dba1dae00 .part v0000020dba13aff0_0, 0, 23;
L_0000020dba1dbd00 .concat [ 23 1 0 0], L_0000020dba1dae00, L_0000020dba1f9f98;
L_0000020dba1da5e0 .part v0000020dba13a050_0, 23, 8;
L_0000020dba1db440 .part v0000020dba13aff0_0, 23, 8;
L_0000020dba1dc2a0 .part v0000020dba13a050_0, 31, 1;
L_0000020dba1da860 .part v0000020dba13aff0_0, 31, 1;
L_0000020dba1da720 .part v0000020dba146f40_0, 0, 31;
L_0000020dba1dc840 .concat [ 31 1 0 0], L_0000020dba1da720, L_0000020dba1f9fe0;
L_0000020dba1db940 .part L_0000020dba1dc700, 0, 31;
L_0000020dba1da2c0 .concat [ 31 1 0 0], L_0000020dba1db940, L_0000020dba1fa028;
S_0000020dba135880 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba137180;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba13bf90_0 .net "A", 31 0, L_0000020dba1dc840;  1 drivers
v0000020dba13b770_0 .net "B", 31 0, L_0000020dba1da2c0;  1 drivers
v0000020dba13c5d0_0 .var "result", 0 0;
E_0000020dba066c80 .event anyedge, v0000020dba13bf90_0, v0000020dba13b770_0, v0000020dba13c5d0_0;
S_0000020dba137310 .scope module, "M1" "ieee754_multiplier" 4 171, 5 122 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066300 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba13e650_0 .net "A", 31 0, o0000020dba0e0d58;  alias, 0 drivers
v0000020dba13eb50_0 .net "A_Exponent", 7 0, L_0000020dba1d90a0;  1 drivers
v0000020dba13d930_0 .net "A_Mantissa", 23 0, L_0000020dba1d9820;  1 drivers
v0000020dba13d570_0 .net "A_sign", 0 0, L_0000020dba1d98c0;  1 drivers
v0000020dba13d070_0 .net "B", 31 0, v0000020dba148480_0;  alias, 1 drivers
v0000020dba13ed30_0 .net "B_Exponent", 7 0, L_0000020dba1d9140;  1 drivers
v0000020dba13ca30_0 .net "B_Mantissa", 23 0, L_0000020dba1d7ca0;  1 drivers
v0000020dba13e1f0_0 .net "B_sign", 0 0, L_0000020dba1d8d80;  1 drivers
v0000020dba13e6f0_0 .var "Exponent", 7 0;
v0000020dba13df70_0 .var "Mantissa", 22 0;
v0000020dba13d610_0 .var "Sign", 0 0;
v0000020dba13d1b0_0 .var "Temp_Exponent", 8 0;
v0000020dba13dcf0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13cdf0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9e30;  1 drivers
v0000020dba13ccb0_0 .net *"_ivl_3", 22 0, L_0000020dba1d7e80;  1 drivers
L_0000020dba1f9e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13d390_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9e78;  1 drivers
v0000020dba13ec90_0 .net *"_ivl_9", 22 0, L_0000020dba1d8740;  1 drivers
v0000020dba13e010_0 .net "result", 31 0, L_0000020dba1d8e20;  alias, 1 drivers
E_0000020dba0663c0/0 .event anyedge, v0000020dba13eb50_0, v0000020dba13ed30_0, v0000020dba13d930_0, v0000020dba13ca30_0;
E_0000020dba0663c0/1 .event anyedge, v0000020dba13dcf0_0, v0000020dba13d1b0_0, v0000020dba13d570_0, v0000020dba13e1f0_0;
E_0000020dba0663c0 .event/or E_0000020dba0663c0/0, E_0000020dba0663c0/1;
L_0000020dba1d7e80 .part o0000020dba0e0d58, 0, 23;
L_0000020dba1d9820 .concat [ 23 1 0 0], L_0000020dba1d7e80, L_0000020dba1f9e30;
L_0000020dba1d8740 .part v0000020dba148480_0, 0, 23;
L_0000020dba1d7ca0 .concat [ 23 1 0 0], L_0000020dba1d8740, L_0000020dba1f9e78;
L_0000020dba1d90a0 .part o0000020dba0e0d58, 23, 8;
L_0000020dba1d9140 .part v0000020dba148480_0, 23, 8;
L_0000020dba1d98c0 .part o0000020dba0e0d58, 31, 1;
L_0000020dba1d8d80 .part v0000020dba148480_0, 31, 1;
L_0000020dba1d8e20 .concat [ 23 8 1 0], v0000020dba13df70_0, v0000020dba13e6f0_0, v0000020dba13d610_0;
S_0000020dba135ba0 .scope module, "M2" "ieee754_multiplier" 4 177, 5 122 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066780 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba13d250_0 .net "A", 31 0, L_0000020dba1d8e20;  alias, 1 drivers
v0000020dba13da70_0 .net "A_Exponent", 7 0, L_0000020dba1db1c0;  1 drivers
v0000020dba13e470_0 .net "A_Mantissa", 23 0, L_0000020dba1d9fa0;  1 drivers
v0000020dba13cfd0_0 .net "A_sign", 0 0, L_0000020dba1da180;  1 drivers
v0000020dba13db10_0 .net "B", 31 0, L_0000020dba1dbb20;  alias, 1 drivers
v0000020dba13e790_0 .net "B_Exponent", 7 0, L_0000020dba1dba80;  1 drivers
v0000020dba13ebf0_0 .net "B_Mantissa", 23 0, L_0000020dba1dc160;  1 drivers
v0000020dba13d9d0_0 .net "B_sign", 0 0, L_0000020dba1da680;  1 drivers
v0000020dba13cc10_0 .var "Exponent", 7 0;
v0000020dba13dbb0_0 .var "Mantissa", 22 0;
v0000020dba13cd50_0 .var "Sign", 0 0;
v0000020dba13c710_0 .var "Temp_Exponent", 8 0;
v0000020dba13e830_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13d6b0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9ec0;  1 drivers
v0000020dba13e8d0_0 .net *"_ivl_3", 22 0, L_0000020dba1d9f00;  1 drivers
L_0000020dba1f9f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13e970_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9f08;  1 drivers
v0000020dba13e510_0 .net *"_ivl_9", 22 0, L_0000020dba1d7c00;  1 drivers
v0000020dba13c8f0_0 .net "result", 31 0, L_0000020dba1dc700;  alias, 1 drivers
E_0000020dba067140/0 .event anyedge, v0000020dba13da70_0, v0000020dba13e790_0, v0000020dba13e470_0, v0000020dba13ebf0_0;
E_0000020dba067140/1 .event anyedge, v0000020dba13e830_0, v0000020dba13c710_0, v0000020dba13cfd0_0, v0000020dba13d9d0_0;
E_0000020dba067140 .event/or E_0000020dba067140/0, E_0000020dba067140/1;
L_0000020dba1d9f00 .part L_0000020dba1d8e20, 0, 23;
L_0000020dba1d9fa0 .concat [ 23 1 0 0], L_0000020dba1d9f00, L_0000020dba1f9ec0;
L_0000020dba1d7c00 .part L_0000020dba1dbb20, 0, 23;
L_0000020dba1dc160 .concat [ 23 1 0 0], L_0000020dba1d7c00, L_0000020dba1f9f08;
L_0000020dba1db1c0 .part L_0000020dba1d8e20, 23, 8;
L_0000020dba1dba80 .part L_0000020dba1dbb20, 23, 8;
L_0000020dba1da180 .part L_0000020dba1d8e20, 31, 1;
L_0000020dba1da680 .part L_0000020dba1dbb20, 31, 1;
L_0000020dba1dc700 .concat [ 23 8 1 0], v0000020dba13dbb0_0, v0000020dba13cc10_0, v0000020dba13cd50_0;
S_0000020dba135ec0 .scope module, "Z" "Z" 4 154, 4 21 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba066a00 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba148ac0_0 .net "A1_Z", 31 0, v0000020dba13efb0_0;  1 drivers
v0000020dba149560_0 .net "A2_OUT", 31 0, v0000020dba1476c0_0;  1 drivers
v0000020dba147300_0 .net "M1_A1", 31 0, L_0000020dba1d95a0;  1 drivers
v0000020dba147440_0 .var "Z", 31 0;
v0000020dba147940_0 .net "bias", 31 0, v0000020dba14a140_0;  1 drivers
v0000020dba148020_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba149240_0 .net "enable", 0 0, v0000020dba149740_0;  1 drivers
v0000020dba148d40_0 .var "index", 31 0;
v0000020dba146fe0_0 .net "neuron_input", 31 0, v0000020dba148480_0;  alias, 1 drivers
L_0000020dba1f9de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba149600_0 .net "reset", 0 0, L_0000020dba1f9de8;  1 drivers
v0000020dba147e40_0 .var "result", 31 0;
v0000020dba1478a0_0 .net "weight", 31 0, v0000020dba146f40_0;  alias, 1 drivers
S_0000020dba1361e0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba135ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066f80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba13e290_0 .net "A", 31 0, v0000020dba147440_0;  1 drivers
v0000020dba13cad0_0 .net "A_Exponent", 7 0, L_0000020dba1d8060;  1 drivers
v0000020dba13d2f0_0 .net "A_Mantissa", 23 0, L_0000020dba1d7fc0;  1 drivers
v0000020dba13dc50_0 .net "A_sign", 0 0, L_0000020dba1d9b40;  1 drivers
v0000020dba13dd90_0 .var "A_swap", 31 0;
v0000020dba13edd0_0 .net "B", 31 0, L_0000020dba1d95a0;  alias, 1 drivers
v0000020dba13ee70_0 .net "B_Exponent", 7 0, L_0000020dba1d9dc0;  1 drivers
v0000020dba13d4d0_0 .net "B_Mantissa", 23 0, L_0000020dba1d8420;  1 drivers
v0000020dba13d750_0 .var "B_shifted_mantissa", 23 0;
v0000020dba13e5b0_0 .net "B_sign", 0 0, L_0000020dba1d8240;  1 drivers
v0000020dba13cb70_0 .var "B_swap", 31 0;
v0000020dba13ce90_0 .var "Exponent", 7 0;
v0000020dba13de30_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13ded0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9ba8;  1 drivers
L_0000020dba1f9c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba13e330_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9c38;  1 drivers
v0000020dba13e150_0 .net *"_ivl_23", 30 0, L_0000020dba1d78e0;  1 drivers
L_0000020dba1f9c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba13ea10_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9c80;  1 drivers
v0000020dba13c7b0_0 .net *"_ivl_29", 30 0, L_0000020dba1d9640;  1 drivers
v0000020dba13e3d0_0 .net *"_ivl_3", 22 0, L_0000020dba1d8880;  1 drivers
L_0000020dba1f9bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13d7f0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9bf0;  1 drivers
v0000020dba13cf30_0 .net *"_ivl_9", 22 0, L_0000020dba1d81a0;  1 drivers
v0000020dba13eab0_0 .var "carry", 0 0;
v0000020dba13d890_0 .net "comp", 0 0, v0000020dba13d110_0;  1 drivers
v0000020dba13c850_0 .var "diff_Exponent", 7 0;
v0000020dba13c990_0 .var/i "i", 31 0;
v0000020dba13efb0_0 .var "result", 31 0;
E_0000020dba066340/0 .event anyedge, v0000020dba13d110_0, v0000020dba13e290_0, v0000020dba13edd0_0, v0000020dba13cad0_0;
E_0000020dba066340/1 .event anyedge, v0000020dba13ee70_0, v0000020dba13d4d0_0, v0000020dba13c850_0, v0000020dba13dc50_0;
E_0000020dba066340/2 .event anyedge, v0000020dba13e5b0_0, v0000020dba13d2f0_0, v0000020dba13d750_0, v0000020dba13eab0_0;
E_0000020dba066340/3 .event anyedge, v0000020dba13de30_0, v0000020dba13ce90_0;
E_0000020dba066340 .event/or E_0000020dba066340/0, E_0000020dba066340/1, E_0000020dba066340/2, E_0000020dba066340/3;
L_0000020dba1d8880 .part v0000020dba13dd90_0, 0, 23;
L_0000020dba1d7fc0 .concat [ 23 1 0 0], L_0000020dba1d8880, L_0000020dba1f9ba8;
L_0000020dba1d81a0 .part v0000020dba13cb70_0, 0, 23;
L_0000020dba1d8420 .concat [ 23 1 0 0], L_0000020dba1d81a0, L_0000020dba1f9bf0;
L_0000020dba1d8060 .part v0000020dba13dd90_0, 23, 8;
L_0000020dba1d9dc0 .part v0000020dba13cb70_0, 23, 8;
L_0000020dba1d9b40 .part v0000020dba13dd90_0, 31, 1;
L_0000020dba1d8240 .part v0000020dba13cb70_0, 31, 1;
L_0000020dba1d78e0 .part v0000020dba147440_0, 0, 31;
L_0000020dba1d7b60 .concat [ 31 1 0 0], L_0000020dba1d78e0, L_0000020dba1f9c38;
L_0000020dba1d9640 .part L_0000020dba1d95a0, 0, 31;
L_0000020dba1d7de0 .concat [ 31 1 0 0], L_0000020dba1d9640, L_0000020dba1f9c80;
S_0000020dba136370 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1361e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba13d430_0 .net "A", 31 0, L_0000020dba1d7b60;  1 drivers
v0000020dba13e0b0_0 .net "B", 31 0, L_0000020dba1d7de0;  1 drivers
v0000020dba13d110_0 .var "result", 0 0;
E_0000020dba066700 .event anyedge, v0000020dba13d430_0, v0000020dba13e0b0_0, v0000020dba13d110_0;
S_0000020dba136500 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba135ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066580 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba13f0f0_0 .net "A", 31 0, v0000020dba147440_0;  alias, 1 drivers
v0000020dba13f050_0 .net "A_Exponent", 7 0, L_0000020dba1d82e0;  1 drivers
v0000020dba13f190_0 .net "A_Mantissa", 23 0, L_0000020dba1d93c0;  1 drivers
v0000020dba13f370_0 .net "A_sign", 0 0, L_0000020dba1d8ec0;  1 drivers
v0000020dba13f230_0 .var "A_swap", 31 0;
v0000020dba13f4b0_0 .net "B", 31 0, v0000020dba14a140_0;  alias, 1 drivers
v0000020dba13f550_0 .net "B_Exponent", 7 0, L_0000020dba1d9e60;  1 drivers
v0000020dba13ef10_0 .net "B_Mantissa", 23 0, L_0000020dba1d84c0;  1 drivers
v0000020dba1492e0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba148fc0_0 .net "B_sign", 0 0, L_0000020dba1d8560;  1 drivers
v0000020dba1488e0_0 .var "B_swap", 31 0;
v0000020dba148b60_0 .var "Exponent", 7 0;
v0000020dba148980_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1f9cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1471c0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9cc8;  1 drivers
L_0000020dba1f9d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba147080_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1f9d58;  1 drivers
v0000020dba147c60_0 .net *"_ivl_23", 30 0, L_0000020dba1d8600;  1 drivers
L_0000020dba1f9da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba147580_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1f9da0;  1 drivers
v0000020dba148520_0 .net *"_ivl_29", 30 0, L_0000020dba1d9320;  1 drivers
v0000020dba147620_0 .net *"_ivl_3", 22 0, L_0000020dba1d9be0;  1 drivers
L_0000020dba1f9d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1474e0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9d10;  1 drivers
v0000020dba147bc0_0 .net *"_ivl_9", 22 0, L_0000020dba1d8ce0;  1 drivers
v0000020dba1494c0_0 .var "carry", 0 0;
v0000020dba1479e0_0 .net "comp", 0 0, v0000020dba13f2d0_0;  1 drivers
v0000020dba1487a0_0 .var "diff_Exponent", 7 0;
v0000020dba147260_0 .var/i "i", 31 0;
v0000020dba1476c0_0 .var "result", 31 0;
E_0000020dba066980/0 .event anyedge, v0000020dba13f2d0_0, v0000020dba13e290_0, v0000020dba13f4b0_0, v0000020dba13f050_0;
E_0000020dba066980/1 .event anyedge, v0000020dba13f550_0, v0000020dba13ef10_0, v0000020dba1487a0_0, v0000020dba13f370_0;
E_0000020dba066980/2 .event anyedge, v0000020dba148fc0_0, v0000020dba13f190_0, v0000020dba1492e0_0, v0000020dba1494c0_0;
E_0000020dba066980/3 .event anyedge, v0000020dba148980_0, v0000020dba148b60_0;
E_0000020dba066980 .event/or E_0000020dba066980/0, E_0000020dba066980/1, E_0000020dba066980/2, E_0000020dba066980/3;
L_0000020dba1d9be0 .part v0000020dba13f230_0, 0, 23;
L_0000020dba1d93c0 .concat [ 23 1 0 0], L_0000020dba1d9be0, L_0000020dba1f9cc8;
L_0000020dba1d8ce0 .part v0000020dba1488e0_0, 0, 23;
L_0000020dba1d84c0 .concat [ 23 1 0 0], L_0000020dba1d8ce0, L_0000020dba1f9d10;
L_0000020dba1d82e0 .part v0000020dba13f230_0, 23, 8;
L_0000020dba1d9e60 .part v0000020dba1488e0_0, 23, 8;
L_0000020dba1d8ec0 .part v0000020dba13f230_0, 31, 1;
L_0000020dba1d8560 .part v0000020dba1488e0_0, 31, 1;
L_0000020dba1d8600 .part v0000020dba147440_0, 0, 31;
L_0000020dba1d9aa0 .concat [ 31 1 0 0], L_0000020dba1d8600, L_0000020dba1f9d58;
L_0000020dba1d9320 .part v0000020dba14a140_0, 0, 31;
L_0000020dba1d9d20 .concat [ 31 1 0 0], L_0000020dba1d9320, L_0000020dba1f9da0;
S_0000020dba135d30 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba136500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba13f410_0 .net "A", 31 0, L_0000020dba1d9aa0;  1 drivers
v0000020dba13f5f0_0 .net "B", 31 0, L_0000020dba1d9d20;  1 drivers
v0000020dba13f2d0_0 .var "result", 0 0;
E_0000020dba066e80 .event anyedge, v0000020dba13f410_0, v0000020dba13f5f0_0, v0000020dba13f2d0_0;
S_0000020dba1589f0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba135ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066900 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba148ca0_0 .net "A", 31 0, v0000020dba146f40_0;  alias, 1 drivers
v0000020dba147800_0 .net "A_Exponent", 7 0, L_0000020dba1d8ba0;  1 drivers
v0000020dba147760_0 .net "A_Mantissa", 23 0, L_0000020dba1da040;  1 drivers
v0000020dba147da0_0 .net "A_sign", 0 0, L_0000020dba1d8c40;  1 drivers
v0000020dba148160_0 .net "B", 31 0, v0000020dba148480_0;  alias, 1 drivers
v0000020dba148a20_0 .net "B_Exponent", 7 0, L_0000020dba1d86a0;  1 drivers
v0000020dba147b20_0 .net "B_Mantissa", 23 0, L_0000020dba1d9960;  1 drivers
v0000020dba148840_0 .net "B_sign", 0 0, L_0000020dba1d9a00;  1 drivers
v0000020dba149380_0 .var "Exponent", 7 0;
v0000020dba1473a0_0 .var "Mantissa", 22 0;
v0000020dba147a80_0 .var "Sign", 0 0;
v0000020dba148200_0 .var "Temp_Exponent", 8 0;
v0000020dba147d00_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1f9b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba149420_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1f9b18;  1 drivers
v0000020dba148e80_0 .net *"_ivl_3", 22 0, L_0000020dba1d87e0;  1 drivers
L_0000020dba1f9b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba148c00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1f9b60;  1 drivers
v0000020dba147120_0 .net *"_ivl_9", 22 0, L_0000020dba1d89c0;  1 drivers
v0000020dba147f80_0 .net "result", 31 0, L_0000020dba1d95a0;  alias, 1 drivers
E_0000020dba066a40/0 .event anyedge, v0000020dba147800_0, v0000020dba148a20_0, v0000020dba147760_0, v0000020dba147b20_0;
E_0000020dba066a40/1 .event anyedge, v0000020dba147d00_0, v0000020dba148200_0, v0000020dba147da0_0, v0000020dba148840_0;
E_0000020dba066a40 .event/or E_0000020dba066a40/0, E_0000020dba066a40/1;
L_0000020dba1d87e0 .part v0000020dba146f40_0, 0, 23;
L_0000020dba1da040 .concat [ 23 1 0 0], L_0000020dba1d87e0, L_0000020dba1f9b18;
L_0000020dba1d89c0 .part v0000020dba148480_0, 0, 23;
L_0000020dba1d9960 .concat [ 23 1 0 0], L_0000020dba1d89c0, L_0000020dba1f9b60;
L_0000020dba1d8ba0 .part v0000020dba146f40_0, 23, 8;
L_0000020dba1d86a0 .part v0000020dba148480_0, 23, 8;
L_0000020dba1d8c40 .part v0000020dba146f40_0, 31, 1;
L_0000020dba1d9a00 .part v0000020dba148480_0, 31, 1;
L_0000020dba1d95a0 .concat [ 23 8 1 0], v0000020dba1473a0_0, v0000020dba149380_0, v0000020dba147a80_0;
S_0000020dba159030 .scope module, "mem" "memory_parametrized" 4 144, 2 33 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba066680 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba1496a0_0 .net "address", 1 0, v0000020dba14bea0_0;  1 drivers
v0000020dba147ee0_0 .net "clock", 0 0, o0000020dba0e24c8;  alias, 0 drivers
v0000020dba148de0_0 .var/i "i", 31 0;
v0000020dba1480c0 .array "mem", 3 0, 31 0;
v0000020dba146f40_0 .var "read_data", 31 0;
o0000020dba0e7328 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba149060_0 .net "reset", 0 0, o0000020dba0e7328;  0 drivers
v0000020dba1482a0_0 .net "write_data", 31 0, v0000020dba13ac30_0;  alias, 1 drivers
v0000020dba148340_0 .net "write_enable", 0 0, v0000020dba149ba0_0;  1 drivers
E_0000020dba066dc0 .event anyedge, v0000020dba1496a0_0;
S_0000020dba1578c0 .scope module, "mux" "multiplexer_parametrized" 4 136, 2 1 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e25000 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e25038 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba1483e0_0 .net "in", 127 0, o0000020dba0e28e8;  alias, 0 drivers
v0000020dba148480_0 .var "out", 31 0;
v0000020dba148700_0 .net "sel", 1 0, v0000020dba14bea0_0;  alias, 1 drivers
E_0000020dba066a80 .event anyedge, v0000020dba1496a0_0, v0000020dba133580_0;
S_0000020dba157be0 .scope module, "relu" "relu" 4 164, 4 1 0, S_0000020dba136cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v0000020dba1485c0_0 .net "Z", 31 0, v0000020dba147e40_0;  alias, 1 drivers
v0000020dba148660_0 .var "a", 31 0;
E_0000020dba066f00 .event anyedge, v0000020dba147e40_0;
S_0000020db9e4dce0 .scope module, "ieee754_to_parts" "ieee754_to_parts" 5 1;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v0000020dba1497e0_0 .var "exponent", 7 0;
v0000020dba149b00_0 .var "fractional_part", 31 0;
o0000020dba0e7b98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba149d80_0 .net "ieee754", 31 0, o0000020dba0e7b98;  0 drivers
v0000020dba149920_0 .var "integer_part", 31 0;
v0000020dba14a820_0 .var "mantissa", 23 0;
v0000020dba14b720_0 .var "sign", 0 0;
E_0000020dba066740 .event anyedge, v0000020dba149d80_0, v0000020dba1497e0_0, v0000020dba14a820_0, v0000020dba149b00_0;
S_0000020dba0d10e0 .scope module, "input_layer" "input_layer" 3 1;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 128 "input_layer";
    .port_info 2 /INPUT 1 "layer_enable";
    .port_info 3 /OUTPUT 128 "output_layer";
P_0000020dba061000 .param/l "NUM_NEURONS" 0 3 2, +C4<00000000000000000000000000000100>;
o0000020dba0e7d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14a960_0 .net "clock", 0 0, o0000020dba0e7d18;  0 drivers
o0000020dba0e81f8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba14a0a0_0 .net "input_layer", 127 0, o0000020dba0e81f8;  0 drivers
o0000020dba0e7d78 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14abe0_0 .net "layer_enable", 0 0, o0000020dba0e7d78;  0 drivers
v0000020dba14a640_0 .net "output_layer", 127 0, L_0000020dba1da220;  1 drivers
L_0000020dba1da7c0 .part o0000020dba0e81f8, 0, 32;
L_0000020dba1dc5c0 .part o0000020dba0e81f8, 32, 32;
L_0000020dba1dc340 .part o0000020dba0e81f8, 64, 32;
L_0000020dba1da900 .part o0000020dba0e81f8, 96, 32;
L_0000020dba1da220 .concat8 [ 32 32 32 32], v0000020dba149a60_0, v0000020dba14b220_0, v0000020dba14a5a0_0, v0000020dba14b680_0;
S_0000020dba159350 .scope module, "n0" "input_neuron" 3 10, 4 89 0, S_0000020dba0d10e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v0000020dba14b360_0 .net "clock", 0 0, o0000020dba0e7d18;  alias, 0 drivers
v0000020dba14b180_0 .net "inputdata", 31 0, L_0000020dba1da7c0;  1 drivers
v0000020dba14b7c0_0 .net "neuron_enable", 0 0, o0000020dba0e7d78;  alias, 0 drivers
v0000020dba149a60_0 .var "outputdata", 31 0;
E_0000020dba066c00 .event posedge, v0000020dba14b360_0;
S_0000020dba1594e0 .scope module, "n1" "input_neuron" 3 17, 4 89 0, S_0000020dba0d10e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v0000020dba14a500_0 .net "clock", 0 0, o0000020dba0e7d18;  alias, 0 drivers
v0000020dba14ab40_0 .net "inputdata", 31 0, L_0000020dba1dc5c0;  1 drivers
v0000020dba14ae60_0 .net "neuron_enable", 0 0, o0000020dba0e7d78;  alias, 0 drivers
v0000020dba14b220_0 .var "outputdata", 31 0;
S_0000020dba1591c0 .scope module, "n2" "input_neuron" 3 24, 4 89 0, S_0000020dba0d10e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v0000020dba14b5e0_0 .net "clock", 0 0, o0000020dba0e7d18;  alias, 0 drivers
v0000020dba14b2c0_0 .net "inputdata", 31 0, L_0000020dba1dc340;  1 drivers
v0000020dba149ec0_0 .net "neuron_enable", 0 0, o0000020dba0e7d78;  alias, 0 drivers
v0000020dba14a5a0_0 .var "outputdata", 31 0;
S_0000020dba158b80 .scope module, "n3" "input_neuron" 3 31, 4 89 0, S_0000020dba0d10e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
v0000020dba14ba40_0 .net "clock", 0 0, o0000020dba0e7d18;  alias, 0 drivers
v0000020dba14bae0_0 .net "inputdata", 31 0, L_0000020dba1da900;  1 drivers
v0000020dba149f60_0 .net "neuron_enable", 0 0, o0000020dba0e7d78;  alias, 0 drivers
v0000020dba14b680_0 .var "outputdata", 31 0;
S_0000020dba0429e0 .scope module, "layer_control" "layer_control" 3 177;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 128 "neurons_weight";
    .port_info 2 /INPUT 128 "output_sofmax_layer";
    .port_info 3 /OUTPUT 2 "weight_memory_address";
    .port_info 4 /OUTPUT 2 "layer_state";
    .port_info 5 /OUTPUT 4 "enable_layers";
    .port_info 6 /OUTPUT 128 "deltafunction";
P_0000020db9e25f80 .param/l "MAX_NUM_NEURONS" 0 3 178, +C4<00000000000000000000000000000100>;
P_0000020db9e25fb8 .param/l "NUM_LAYERS" 0 3 179, +C4<00000000000000000000000000000100>;
o0000020dba0e8318 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14a6e0_0 .net "clock", 0 0, o0000020dba0e8318;  0 drivers
v0000020dba14aa00_0 .var "deltafunction", 127 0;
v0000020dba14a780_0 .var "enable_layers", 3 0;
v0000020dba14a8c0_0 .var "layer_state", 1 0;
o0000020dba0e83d8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba14ac80_0 .net "neurons_weight", 127 0, o0000020dba0e83d8;  0 drivers
o0000020dba0e8408 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba14ad20_0 .net "output_sofmax_layer", 127 0, o0000020dba0e8408;  0 drivers
v0000020dba14d660_0 .var "weight_memory_address", 1 0;
S_0000020dba0cf580 .scope module, "memory_32bit" "memory_32bit" 6 1;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020db9e25c00 .param/l "ADDR_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000020db9e25c38 .param/l "MEMORY_DEPTH" 0 6 2, +C4<00000000000000000000000100000000>;
o0000020dba0e85b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020dba14e240_0 .net "address", 7 0, o0000020dba0e85b8;  0 drivers
o0000020dba0e85e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14e600_0 .net "clock", 0 0, o0000020dba0e85e8;  0 drivers
v0000020dba14d7a0_0 .var/i "i", 31 0;
v0000020dba14c440 .array "memory_array", 255 0, 31 0;
v0000020dba14c580_0 .var "read_data", 31 0;
o0000020dba0eb678 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14d980_0 .net "reset", 0 0, o0000020dba0eb678;  0 drivers
o0000020dba0eb6a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba14db60_0 .net "write_data", 31 0, o0000020dba0eb6a8;  0 drivers
o0000020dba0eb6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba14d8e0_0 .net "write_enable", 0 0, o0000020dba0eb6d8;  0 drivers
v0000020dba14c440_0 .array/port v0000020dba14c440, 0;
v0000020dba14c440_1 .array/port v0000020dba14c440, 1;
v0000020dba14c440_2 .array/port v0000020dba14c440, 2;
E_0000020dba0610c0/0 .event anyedge, v0000020dba14e240_0, v0000020dba14c440_0, v0000020dba14c440_1, v0000020dba14c440_2;
v0000020dba14c440_3 .array/port v0000020dba14c440, 3;
v0000020dba14c440_4 .array/port v0000020dba14c440, 4;
v0000020dba14c440_5 .array/port v0000020dba14c440, 5;
v0000020dba14c440_6 .array/port v0000020dba14c440, 6;
E_0000020dba0610c0/1 .event anyedge, v0000020dba14c440_3, v0000020dba14c440_4, v0000020dba14c440_5, v0000020dba14c440_6;
v0000020dba14c440_7 .array/port v0000020dba14c440, 7;
v0000020dba14c440_8 .array/port v0000020dba14c440, 8;
v0000020dba14c440_9 .array/port v0000020dba14c440, 9;
v0000020dba14c440_10 .array/port v0000020dba14c440, 10;
E_0000020dba0610c0/2 .event anyedge, v0000020dba14c440_7, v0000020dba14c440_8, v0000020dba14c440_9, v0000020dba14c440_10;
v0000020dba14c440_11 .array/port v0000020dba14c440, 11;
v0000020dba14c440_12 .array/port v0000020dba14c440, 12;
v0000020dba14c440_13 .array/port v0000020dba14c440, 13;
v0000020dba14c440_14 .array/port v0000020dba14c440, 14;
E_0000020dba0610c0/3 .event anyedge, v0000020dba14c440_11, v0000020dba14c440_12, v0000020dba14c440_13, v0000020dba14c440_14;
v0000020dba14c440_15 .array/port v0000020dba14c440, 15;
v0000020dba14c440_16 .array/port v0000020dba14c440, 16;
v0000020dba14c440_17 .array/port v0000020dba14c440, 17;
v0000020dba14c440_18 .array/port v0000020dba14c440, 18;
E_0000020dba0610c0/4 .event anyedge, v0000020dba14c440_15, v0000020dba14c440_16, v0000020dba14c440_17, v0000020dba14c440_18;
v0000020dba14c440_19 .array/port v0000020dba14c440, 19;
v0000020dba14c440_20 .array/port v0000020dba14c440, 20;
v0000020dba14c440_21 .array/port v0000020dba14c440, 21;
v0000020dba14c440_22 .array/port v0000020dba14c440, 22;
E_0000020dba0610c0/5 .event anyedge, v0000020dba14c440_19, v0000020dba14c440_20, v0000020dba14c440_21, v0000020dba14c440_22;
v0000020dba14c440_23 .array/port v0000020dba14c440, 23;
v0000020dba14c440_24 .array/port v0000020dba14c440, 24;
v0000020dba14c440_25 .array/port v0000020dba14c440, 25;
v0000020dba14c440_26 .array/port v0000020dba14c440, 26;
E_0000020dba0610c0/6 .event anyedge, v0000020dba14c440_23, v0000020dba14c440_24, v0000020dba14c440_25, v0000020dba14c440_26;
v0000020dba14c440_27 .array/port v0000020dba14c440, 27;
v0000020dba14c440_28 .array/port v0000020dba14c440, 28;
v0000020dba14c440_29 .array/port v0000020dba14c440, 29;
v0000020dba14c440_30 .array/port v0000020dba14c440, 30;
E_0000020dba0610c0/7 .event anyedge, v0000020dba14c440_27, v0000020dba14c440_28, v0000020dba14c440_29, v0000020dba14c440_30;
v0000020dba14c440_31 .array/port v0000020dba14c440, 31;
v0000020dba14c440_32 .array/port v0000020dba14c440, 32;
v0000020dba14c440_33 .array/port v0000020dba14c440, 33;
v0000020dba14c440_34 .array/port v0000020dba14c440, 34;
E_0000020dba0610c0/8 .event anyedge, v0000020dba14c440_31, v0000020dba14c440_32, v0000020dba14c440_33, v0000020dba14c440_34;
v0000020dba14c440_35 .array/port v0000020dba14c440, 35;
v0000020dba14c440_36 .array/port v0000020dba14c440, 36;
v0000020dba14c440_37 .array/port v0000020dba14c440, 37;
v0000020dba14c440_38 .array/port v0000020dba14c440, 38;
E_0000020dba0610c0/9 .event anyedge, v0000020dba14c440_35, v0000020dba14c440_36, v0000020dba14c440_37, v0000020dba14c440_38;
v0000020dba14c440_39 .array/port v0000020dba14c440, 39;
v0000020dba14c440_40 .array/port v0000020dba14c440, 40;
v0000020dba14c440_41 .array/port v0000020dba14c440, 41;
v0000020dba14c440_42 .array/port v0000020dba14c440, 42;
E_0000020dba0610c0/10 .event anyedge, v0000020dba14c440_39, v0000020dba14c440_40, v0000020dba14c440_41, v0000020dba14c440_42;
v0000020dba14c440_43 .array/port v0000020dba14c440, 43;
v0000020dba14c440_44 .array/port v0000020dba14c440, 44;
v0000020dba14c440_45 .array/port v0000020dba14c440, 45;
v0000020dba14c440_46 .array/port v0000020dba14c440, 46;
E_0000020dba0610c0/11 .event anyedge, v0000020dba14c440_43, v0000020dba14c440_44, v0000020dba14c440_45, v0000020dba14c440_46;
v0000020dba14c440_47 .array/port v0000020dba14c440, 47;
v0000020dba14c440_48 .array/port v0000020dba14c440, 48;
v0000020dba14c440_49 .array/port v0000020dba14c440, 49;
v0000020dba14c440_50 .array/port v0000020dba14c440, 50;
E_0000020dba0610c0/12 .event anyedge, v0000020dba14c440_47, v0000020dba14c440_48, v0000020dba14c440_49, v0000020dba14c440_50;
v0000020dba14c440_51 .array/port v0000020dba14c440, 51;
v0000020dba14c440_52 .array/port v0000020dba14c440, 52;
v0000020dba14c440_53 .array/port v0000020dba14c440, 53;
v0000020dba14c440_54 .array/port v0000020dba14c440, 54;
E_0000020dba0610c0/13 .event anyedge, v0000020dba14c440_51, v0000020dba14c440_52, v0000020dba14c440_53, v0000020dba14c440_54;
v0000020dba14c440_55 .array/port v0000020dba14c440, 55;
v0000020dba14c440_56 .array/port v0000020dba14c440, 56;
v0000020dba14c440_57 .array/port v0000020dba14c440, 57;
v0000020dba14c440_58 .array/port v0000020dba14c440, 58;
E_0000020dba0610c0/14 .event anyedge, v0000020dba14c440_55, v0000020dba14c440_56, v0000020dba14c440_57, v0000020dba14c440_58;
v0000020dba14c440_59 .array/port v0000020dba14c440, 59;
v0000020dba14c440_60 .array/port v0000020dba14c440, 60;
v0000020dba14c440_61 .array/port v0000020dba14c440, 61;
v0000020dba14c440_62 .array/port v0000020dba14c440, 62;
E_0000020dba0610c0/15 .event anyedge, v0000020dba14c440_59, v0000020dba14c440_60, v0000020dba14c440_61, v0000020dba14c440_62;
v0000020dba14c440_63 .array/port v0000020dba14c440, 63;
v0000020dba14c440_64 .array/port v0000020dba14c440, 64;
v0000020dba14c440_65 .array/port v0000020dba14c440, 65;
v0000020dba14c440_66 .array/port v0000020dba14c440, 66;
E_0000020dba0610c0/16 .event anyedge, v0000020dba14c440_63, v0000020dba14c440_64, v0000020dba14c440_65, v0000020dba14c440_66;
v0000020dba14c440_67 .array/port v0000020dba14c440, 67;
v0000020dba14c440_68 .array/port v0000020dba14c440, 68;
v0000020dba14c440_69 .array/port v0000020dba14c440, 69;
v0000020dba14c440_70 .array/port v0000020dba14c440, 70;
E_0000020dba0610c0/17 .event anyedge, v0000020dba14c440_67, v0000020dba14c440_68, v0000020dba14c440_69, v0000020dba14c440_70;
v0000020dba14c440_71 .array/port v0000020dba14c440, 71;
v0000020dba14c440_72 .array/port v0000020dba14c440, 72;
v0000020dba14c440_73 .array/port v0000020dba14c440, 73;
v0000020dba14c440_74 .array/port v0000020dba14c440, 74;
E_0000020dba0610c0/18 .event anyedge, v0000020dba14c440_71, v0000020dba14c440_72, v0000020dba14c440_73, v0000020dba14c440_74;
v0000020dba14c440_75 .array/port v0000020dba14c440, 75;
v0000020dba14c440_76 .array/port v0000020dba14c440, 76;
v0000020dba14c440_77 .array/port v0000020dba14c440, 77;
v0000020dba14c440_78 .array/port v0000020dba14c440, 78;
E_0000020dba0610c0/19 .event anyedge, v0000020dba14c440_75, v0000020dba14c440_76, v0000020dba14c440_77, v0000020dba14c440_78;
v0000020dba14c440_79 .array/port v0000020dba14c440, 79;
v0000020dba14c440_80 .array/port v0000020dba14c440, 80;
v0000020dba14c440_81 .array/port v0000020dba14c440, 81;
v0000020dba14c440_82 .array/port v0000020dba14c440, 82;
E_0000020dba0610c0/20 .event anyedge, v0000020dba14c440_79, v0000020dba14c440_80, v0000020dba14c440_81, v0000020dba14c440_82;
v0000020dba14c440_83 .array/port v0000020dba14c440, 83;
v0000020dba14c440_84 .array/port v0000020dba14c440, 84;
v0000020dba14c440_85 .array/port v0000020dba14c440, 85;
v0000020dba14c440_86 .array/port v0000020dba14c440, 86;
E_0000020dba0610c0/21 .event anyedge, v0000020dba14c440_83, v0000020dba14c440_84, v0000020dba14c440_85, v0000020dba14c440_86;
v0000020dba14c440_87 .array/port v0000020dba14c440, 87;
v0000020dba14c440_88 .array/port v0000020dba14c440, 88;
v0000020dba14c440_89 .array/port v0000020dba14c440, 89;
v0000020dba14c440_90 .array/port v0000020dba14c440, 90;
E_0000020dba0610c0/22 .event anyedge, v0000020dba14c440_87, v0000020dba14c440_88, v0000020dba14c440_89, v0000020dba14c440_90;
v0000020dba14c440_91 .array/port v0000020dba14c440, 91;
v0000020dba14c440_92 .array/port v0000020dba14c440, 92;
v0000020dba14c440_93 .array/port v0000020dba14c440, 93;
v0000020dba14c440_94 .array/port v0000020dba14c440, 94;
E_0000020dba0610c0/23 .event anyedge, v0000020dba14c440_91, v0000020dba14c440_92, v0000020dba14c440_93, v0000020dba14c440_94;
v0000020dba14c440_95 .array/port v0000020dba14c440, 95;
v0000020dba14c440_96 .array/port v0000020dba14c440, 96;
v0000020dba14c440_97 .array/port v0000020dba14c440, 97;
v0000020dba14c440_98 .array/port v0000020dba14c440, 98;
E_0000020dba0610c0/24 .event anyedge, v0000020dba14c440_95, v0000020dba14c440_96, v0000020dba14c440_97, v0000020dba14c440_98;
v0000020dba14c440_99 .array/port v0000020dba14c440, 99;
v0000020dba14c440_100 .array/port v0000020dba14c440, 100;
v0000020dba14c440_101 .array/port v0000020dba14c440, 101;
v0000020dba14c440_102 .array/port v0000020dba14c440, 102;
E_0000020dba0610c0/25 .event anyedge, v0000020dba14c440_99, v0000020dba14c440_100, v0000020dba14c440_101, v0000020dba14c440_102;
v0000020dba14c440_103 .array/port v0000020dba14c440, 103;
v0000020dba14c440_104 .array/port v0000020dba14c440, 104;
v0000020dba14c440_105 .array/port v0000020dba14c440, 105;
v0000020dba14c440_106 .array/port v0000020dba14c440, 106;
E_0000020dba0610c0/26 .event anyedge, v0000020dba14c440_103, v0000020dba14c440_104, v0000020dba14c440_105, v0000020dba14c440_106;
v0000020dba14c440_107 .array/port v0000020dba14c440, 107;
v0000020dba14c440_108 .array/port v0000020dba14c440, 108;
v0000020dba14c440_109 .array/port v0000020dba14c440, 109;
v0000020dba14c440_110 .array/port v0000020dba14c440, 110;
E_0000020dba0610c0/27 .event anyedge, v0000020dba14c440_107, v0000020dba14c440_108, v0000020dba14c440_109, v0000020dba14c440_110;
v0000020dba14c440_111 .array/port v0000020dba14c440, 111;
v0000020dba14c440_112 .array/port v0000020dba14c440, 112;
v0000020dba14c440_113 .array/port v0000020dba14c440, 113;
v0000020dba14c440_114 .array/port v0000020dba14c440, 114;
E_0000020dba0610c0/28 .event anyedge, v0000020dba14c440_111, v0000020dba14c440_112, v0000020dba14c440_113, v0000020dba14c440_114;
v0000020dba14c440_115 .array/port v0000020dba14c440, 115;
v0000020dba14c440_116 .array/port v0000020dba14c440, 116;
v0000020dba14c440_117 .array/port v0000020dba14c440, 117;
v0000020dba14c440_118 .array/port v0000020dba14c440, 118;
E_0000020dba0610c0/29 .event anyedge, v0000020dba14c440_115, v0000020dba14c440_116, v0000020dba14c440_117, v0000020dba14c440_118;
v0000020dba14c440_119 .array/port v0000020dba14c440, 119;
v0000020dba14c440_120 .array/port v0000020dba14c440, 120;
v0000020dba14c440_121 .array/port v0000020dba14c440, 121;
v0000020dba14c440_122 .array/port v0000020dba14c440, 122;
E_0000020dba0610c0/30 .event anyedge, v0000020dba14c440_119, v0000020dba14c440_120, v0000020dba14c440_121, v0000020dba14c440_122;
v0000020dba14c440_123 .array/port v0000020dba14c440, 123;
v0000020dba14c440_124 .array/port v0000020dba14c440, 124;
v0000020dba14c440_125 .array/port v0000020dba14c440, 125;
v0000020dba14c440_126 .array/port v0000020dba14c440, 126;
E_0000020dba0610c0/31 .event anyedge, v0000020dba14c440_123, v0000020dba14c440_124, v0000020dba14c440_125, v0000020dba14c440_126;
v0000020dba14c440_127 .array/port v0000020dba14c440, 127;
v0000020dba14c440_128 .array/port v0000020dba14c440, 128;
v0000020dba14c440_129 .array/port v0000020dba14c440, 129;
v0000020dba14c440_130 .array/port v0000020dba14c440, 130;
E_0000020dba0610c0/32 .event anyedge, v0000020dba14c440_127, v0000020dba14c440_128, v0000020dba14c440_129, v0000020dba14c440_130;
v0000020dba14c440_131 .array/port v0000020dba14c440, 131;
v0000020dba14c440_132 .array/port v0000020dba14c440, 132;
v0000020dba14c440_133 .array/port v0000020dba14c440, 133;
v0000020dba14c440_134 .array/port v0000020dba14c440, 134;
E_0000020dba0610c0/33 .event anyedge, v0000020dba14c440_131, v0000020dba14c440_132, v0000020dba14c440_133, v0000020dba14c440_134;
v0000020dba14c440_135 .array/port v0000020dba14c440, 135;
v0000020dba14c440_136 .array/port v0000020dba14c440, 136;
v0000020dba14c440_137 .array/port v0000020dba14c440, 137;
v0000020dba14c440_138 .array/port v0000020dba14c440, 138;
E_0000020dba0610c0/34 .event anyedge, v0000020dba14c440_135, v0000020dba14c440_136, v0000020dba14c440_137, v0000020dba14c440_138;
v0000020dba14c440_139 .array/port v0000020dba14c440, 139;
v0000020dba14c440_140 .array/port v0000020dba14c440, 140;
v0000020dba14c440_141 .array/port v0000020dba14c440, 141;
v0000020dba14c440_142 .array/port v0000020dba14c440, 142;
E_0000020dba0610c0/35 .event anyedge, v0000020dba14c440_139, v0000020dba14c440_140, v0000020dba14c440_141, v0000020dba14c440_142;
v0000020dba14c440_143 .array/port v0000020dba14c440, 143;
v0000020dba14c440_144 .array/port v0000020dba14c440, 144;
v0000020dba14c440_145 .array/port v0000020dba14c440, 145;
v0000020dba14c440_146 .array/port v0000020dba14c440, 146;
E_0000020dba0610c0/36 .event anyedge, v0000020dba14c440_143, v0000020dba14c440_144, v0000020dba14c440_145, v0000020dba14c440_146;
v0000020dba14c440_147 .array/port v0000020dba14c440, 147;
v0000020dba14c440_148 .array/port v0000020dba14c440, 148;
v0000020dba14c440_149 .array/port v0000020dba14c440, 149;
v0000020dba14c440_150 .array/port v0000020dba14c440, 150;
E_0000020dba0610c0/37 .event anyedge, v0000020dba14c440_147, v0000020dba14c440_148, v0000020dba14c440_149, v0000020dba14c440_150;
v0000020dba14c440_151 .array/port v0000020dba14c440, 151;
v0000020dba14c440_152 .array/port v0000020dba14c440, 152;
v0000020dba14c440_153 .array/port v0000020dba14c440, 153;
v0000020dba14c440_154 .array/port v0000020dba14c440, 154;
E_0000020dba0610c0/38 .event anyedge, v0000020dba14c440_151, v0000020dba14c440_152, v0000020dba14c440_153, v0000020dba14c440_154;
v0000020dba14c440_155 .array/port v0000020dba14c440, 155;
v0000020dba14c440_156 .array/port v0000020dba14c440, 156;
v0000020dba14c440_157 .array/port v0000020dba14c440, 157;
v0000020dba14c440_158 .array/port v0000020dba14c440, 158;
E_0000020dba0610c0/39 .event anyedge, v0000020dba14c440_155, v0000020dba14c440_156, v0000020dba14c440_157, v0000020dba14c440_158;
v0000020dba14c440_159 .array/port v0000020dba14c440, 159;
v0000020dba14c440_160 .array/port v0000020dba14c440, 160;
v0000020dba14c440_161 .array/port v0000020dba14c440, 161;
v0000020dba14c440_162 .array/port v0000020dba14c440, 162;
E_0000020dba0610c0/40 .event anyedge, v0000020dba14c440_159, v0000020dba14c440_160, v0000020dba14c440_161, v0000020dba14c440_162;
v0000020dba14c440_163 .array/port v0000020dba14c440, 163;
v0000020dba14c440_164 .array/port v0000020dba14c440, 164;
v0000020dba14c440_165 .array/port v0000020dba14c440, 165;
v0000020dba14c440_166 .array/port v0000020dba14c440, 166;
E_0000020dba0610c0/41 .event anyedge, v0000020dba14c440_163, v0000020dba14c440_164, v0000020dba14c440_165, v0000020dba14c440_166;
v0000020dba14c440_167 .array/port v0000020dba14c440, 167;
v0000020dba14c440_168 .array/port v0000020dba14c440, 168;
v0000020dba14c440_169 .array/port v0000020dba14c440, 169;
v0000020dba14c440_170 .array/port v0000020dba14c440, 170;
E_0000020dba0610c0/42 .event anyedge, v0000020dba14c440_167, v0000020dba14c440_168, v0000020dba14c440_169, v0000020dba14c440_170;
v0000020dba14c440_171 .array/port v0000020dba14c440, 171;
v0000020dba14c440_172 .array/port v0000020dba14c440, 172;
v0000020dba14c440_173 .array/port v0000020dba14c440, 173;
v0000020dba14c440_174 .array/port v0000020dba14c440, 174;
E_0000020dba0610c0/43 .event anyedge, v0000020dba14c440_171, v0000020dba14c440_172, v0000020dba14c440_173, v0000020dba14c440_174;
v0000020dba14c440_175 .array/port v0000020dba14c440, 175;
v0000020dba14c440_176 .array/port v0000020dba14c440, 176;
v0000020dba14c440_177 .array/port v0000020dba14c440, 177;
v0000020dba14c440_178 .array/port v0000020dba14c440, 178;
E_0000020dba0610c0/44 .event anyedge, v0000020dba14c440_175, v0000020dba14c440_176, v0000020dba14c440_177, v0000020dba14c440_178;
v0000020dba14c440_179 .array/port v0000020dba14c440, 179;
v0000020dba14c440_180 .array/port v0000020dba14c440, 180;
v0000020dba14c440_181 .array/port v0000020dba14c440, 181;
v0000020dba14c440_182 .array/port v0000020dba14c440, 182;
E_0000020dba0610c0/45 .event anyedge, v0000020dba14c440_179, v0000020dba14c440_180, v0000020dba14c440_181, v0000020dba14c440_182;
v0000020dba14c440_183 .array/port v0000020dba14c440, 183;
v0000020dba14c440_184 .array/port v0000020dba14c440, 184;
v0000020dba14c440_185 .array/port v0000020dba14c440, 185;
v0000020dba14c440_186 .array/port v0000020dba14c440, 186;
E_0000020dba0610c0/46 .event anyedge, v0000020dba14c440_183, v0000020dba14c440_184, v0000020dba14c440_185, v0000020dba14c440_186;
v0000020dba14c440_187 .array/port v0000020dba14c440, 187;
v0000020dba14c440_188 .array/port v0000020dba14c440, 188;
v0000020dba14c440_189 .array/port v0000020dba14c440, 189;
v0000020dba14c440_190 .array/port v0000020dba14c440, 190;
E_0000020dba0610c0/47 .event anyedge, v0000020dba14c440_187, v0000020dba14c440_188, v0000020dba14c440_189, v0000020dba14c440_190;
v0000020dba14c440_191 .array/port v0000020dba14c440, 191;
v0000020dba14c440_192 .array/port v0000020dba14c440, 192;
v0000020dba14c440_193 .array/port v0000020dba14c440, 193;
v0000020dba14c440_194 .array/port v0000020dba14c440, 194;
E_0000020dba0610c0/48 .event anyedge, v0000020dba14c440_191, v0000020dba14c440_192, v0000020dba14c440_193, v0000020dba14c440_194;
v0000020dba14c440_195 .array/port v0000020dba14c440, 195;
v0000020dba14c440_196 .array/port v0000020dba14c440, 196;
v0000020dba14c440_197 .array/port v0000020dba14c440, 197;
v0000020dba14c440_198 .array/port v0000020dba14c440, 198;
E_0000020dba0610c0/49 .event anyedge, v0000020dba14c440_195, v0000020dba14c440_196, v0000020dba14c440_197, v0000020dba14c440_198;
v0000020dba14c440_199 .array/port v0000020dba14c440, 199;
v0000020dba14c440_200 .array/port v0000020dba14c440, 200;
v0000020dba14c440_201 .array/port v0000020dba14c440, 201;
v0000020dba14c440_202 .array/port v0000020dba14c440, 202;
E_0000020dba0610c0/50 .event anyedge, v0000020dba14c440_199, v0000020dba14c440_200, v0000020dba14c440_201, v0000020dba14c440_202;
v0000020dba14c440_203 .array/port v0000020dba14c440, 203;
v0000020dba14c440_204 .array/port v0000020dba14c440, 204;
v0000020dba14c440_205 .array/port v0000020dba14c440, 205;
v0000020dba14c440_206 .array/port v0000020dba14c440, 206;
E_0000020dba0610c0/51 .event anyedge, v0000020dba14c440_203, v0000020dba14c440_204, v0000020dba14c440_205, v0000020dba14c440_206;
v0000020dba14c440_207 .array/port v0000020dba14c440, 207;
v0000020dba14c440_208 .array/port v0000020dba14c440, 208;
v0000020dba14c440_209 .array/port v0000020dba14c440, 209;
v0000020dba14c440_210 .array/port v0000020dba14c440, 210;
E_0000020dba0610c0/52 .event anyedge, v0000020dba14c440_207, v0000020dba14c440_208, v0000020dba14c440_209, v0000020dba14c440_210;
v0000020dba14c440_211 .array/port v0000020dba14c440, 211;
v0000020dba14c440_212 .array/port v0000020dba14c440, 212;
v0000020dba14c440_213 .array/port v0000020dba14c440, 213;
v0000020dba14c440_214 .array/port v0000020dba14c440, 214;
E_0000020dba0610c0/53 .event anyedge, v0000020dba14c440_211, v0000020dba14c440_212, v0000020dba14c440_213, v0000020dba14c440_214;
v0000020dba14c440_215 .array/port v0000020dba14c440, 215;
v0000020dba14c440_216 .array/port v0000020dba14c440, 216;
v0000020dba14c440_217 .array/port v0000020dba14c440, 217;
v0000020dba14c440_218 .array/port v0000020dba14c440, 218;
E_0000020dba0610c0/54 .event anyedge, v0000020dba14c440_215, v0000020dba14c440_216, v0000020dba14c440_217, v0000020dba14c440_218;
v0000020dba14c440_219 .array/port v0000020dba14c440, 219;
v0000020dba14c440_220 .array/port v0000020dba14c440, 220;
v0000020dba14c440_221 .array/port v0000020dba14c440, 221;
v0000020dba14c440_222 .array/port v0000020dba14c440, 222;
E_0000020dba0610c0/55 .event anyedge, v0000020dba14c440_219, v0000020dba14c440_220, v0000020dba14c440_221, v0000020dba14c440_222;
v0000020dba14c440_223 .array/port v0000020dba14c440, 223;
v0000020dba14c440_224 .array/port v0000020dba14c440, 224;
v0000020dba14c440_225 .array/port v0000020dba14c440, 225;
v0000020dba14c440_226 .array/port v0000020dba14c440, 226;
E_0000020dba0610c0/56 .event anyedge, v0000020dba14c440_223, v0000020dba14c440_224, v0000020dba14c440_225, v0000020dba14c440_226;
v0000020dba14c440_227 .array/port v0000020dba14c440, 227;
v0000020dba14c440_228 .array/port v0000020dba14c440, 228;
v0000020dba14c440_229 .array/port v0000020dba14c440, 229;
v0000020dba14c440_230 .array/port v0000020dba14c440, 230;
E_0000020dba0610c0/57 .event anyedge, v0000020dba14c440_227, v0000020dba14c440_228, v0000020dba14c440_229, v0000020dba14c440_230;
v0000020dba14c440_231 .array/port v0000020dba14c440, 231;
v0000020dba14c440_232 .array/port v0000020dba14c440, 232;
v0000020dba14c440_233 .array/port v0000020dba14c440, 233;
v0000020dba14c440_234 .array/port v0000020dba14c440, 234;
E_0000020dba0610c0/58 .event anyedge, v0000020dba14c440_231, v0000020dba14c440_232, v0000020dba14c440_233, v0000020dba14c440_234;
v0000020dba14c440_235 .array/port v0000020dba14c440, 235;
v0000020dba14c440_236 .array/port v0000020dba14c440, 236;
v0000020dba14c440_237 .array/port v0000020dba14c440, 237;
v0000020dba14c440_238 .array/port v0000020dba14c440, 238;
E_0000020dba0610c0/59 .event anyedge, v0000020dba14c440_235, v0000020dba14c440_236, v0000020dba14c440_237, v0000020dba14c440_238;
v0000020dba14c440_239 .array/port v0000020dba14c440, 239;
v0000020dba14c440_240 .array/port v0000020dba14c440, 240;
v0000020dba14c440_241 .array/port v0000020dba14c440, 241;
v0000020dba14c440_242 .array/port v0000020dba14c440, 242;
E_0000020dba0610c0/60 .event anyedge, v0000020dba14c440_239, v0000020dba14c440_240, v0000020dba14c440_241, v0000020dba14c440_242;
v0000020dba14c440_243 .array/port v0000020dba14c440, 243;
v0000020dba14c440_244 .array/port v0000020dba14c440, 244;
v0000020dba14c440_245 .array/port v0000020dba14c440, 245;
v0000020dba14c440_246 .array/port v0000020dba14c440, 246;
E_0000020dba0610c0/61 .event anyedge, v0000020dba14c440_243, v0000020dba14c440_244, v0000020dba14c440_245, v0000020dba14c440_246;
v0000020dba14c440_247 .array/port v0000020dba14c440, 247;
v0000020dba14c440_248 .array/port v0000020dba14c440, 248;
v0000020dba14c440_249 .array/port v0000020dba14c440, 249;
v0000020dba14c440_250 .array/port v0000020dba14c440, 250;
E_0000020dba0610c0/62 .event anyedge, v0000020dba14c440_247, v0000020dba14c440_248, v0000020dba14c440_249, v0000020dba14c440_250;
v0000020dba14c440_251 .array/port v0000020dba14c440, 251;
v0000020dba14c440_252 .array/port v0000020dba14c440, 252;
v0000020dba14c440_253 .array/port v0000020dba14c440, 253;
v0000020dba14c440_254 .array/port v0000020dba14c440, 254;
E_0000020dba0610c0/63 .event anyedge, v0000020dba14c440_251, v0000020dba14c440_252, v0000020dba14c440_253, v0000020dba14c440_254;
v0000020dba14c440_255 .array/port v0000020dba14c440, 255;
E_0000020dba0610c0/64 .event anyedge, v0000020dba14c440_255;
E_0000020dba0610c0 .event/or E_0000020dba0610c0/0, E_0000020dba0610c0/1, E_0000020dba0610c0/2, E_0000020dba0610c0/3, E_0000020dba0610c0/4, E_0000020dba0610c0/5, E_0000020dba0610c0/6, E_0000020dba0610c0/7, E_0000020dba0610c0/8, E_0000020dba0610c0/9, E_0000020dba0610c0/10, E_0000020dba0610c0/11, E_0000020dba0610c0/12, E_0000020dba0610c0/13, E_0000020dba0610c0/14, E_0000020dba0610c0/15, E_0000020dba0610c0/16, E_0000020dba0610c0/17, E_0000020dba0610c0/18, E_0000020dba0610c0/19, E_0000020dba0610c0/20, E_0000020dba0610c0/21, E_0000020dba0610c0/22, E_0000020dba0610c0/23, E_0000020dba0610c0/24, E_0000020dba0610c0/25, E_0000020dba0610c0/26, E_0000020dba0610c0/27, E_0000020dba0610c0/28, E_0000020dba0610c0/29, E_0000020dba0610c0/30, E_0000020dba0610c0/31, E_0000020dba0610c0/32, E_0000020dba0610c0/33, E_0000020dba0610c0/34, E_0000020dba0610c0/35, E_0000020dba0610c0/36, E_0000020dba0610c0/37, E_0000020dba0610c0/38, E_0000020dba0610c0/39, E_0000020dba0610c0/40, E_0000020dba0610c0/41, E_0000020dba0610c0/42, E_0000020dba0610c0/43, E_0000020dba0610c0/44, E_0000020dba0610c0/45, E_0000020dba0610c0/46, E_0000020dba0610c0/47, E_0000020dba0610c0/48, E_0000020dba0610c0/49, E_0000020dba0610c0/50, E_0000020dba0610c0/51, E_0000020dba0610c0/52, E_0000020dba0610c0/53, E_0000020dba0610c0/54, E_0000020dba0610c0/55, E_0000020dba0610c0/56, E_0000020dba0610c0/57, E_0000020dba0610c0/58, E_0000020dba0610c0/59, E_0000020dba0610c0/60, E_0000020dba0610c0/61, E_0000020dba0610c0/62, E_0000020dba0610c0/63, E_0000020dba0610c0/64;
E_0000020dba0667c0 .event posedge, v0000020dba14e600_0;
S_0000020dba04c100 .scope module, "output_softmax_layer" "output_softmax_layer" 3 98;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "layer_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "input_layer";
    .port_info 4 /INPUT 2 "weight_memory_address";
    .port_info 5 /INPUT 128 "deltafunctions_value";
    .port_info 6 /INPUT 2 "layer_state";
    .port_info 7 /OUTPUT 128 "neurons_weight";
    .port_info 8 /OUTPUT 128 "output_layer";
P_0000020dba060c80 .param/l "NUM_NEURONS" 0 3 99, +C4<00000000000000000000000000000100>;
L_0000020dba1fa2b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba1ee900_0 .net/2u *"_ivl_0", 31 0, L_0000020dba1fa2b0;  1 drivers
o0000020dba104278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020dba1efe40_0 name=_ivl_24
o0000020dba1042a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020dba1ee360_0 name=_ivl_27
o0000020dba0f1828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba1f0200_0 .net "alpha", 31 0, o0000020dba0f1828;  0 drivers
o0000020dba0ede68 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1ef300_0 .net "clock", 0 0, o0000020dba0ede68;  0 drivers
o0000020dba1042d8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba1f0340_0 .net "deltafunctions_value", 127 0, o0000020dba1042d8;  0 drivers
o0000020dba0f3358 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba1ef4e0_0 .net "input_layer", 127 0, o0000020dba0f3358;  0 drivers
o0000020dba0f34d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1f0520_0 .net "layer_enable", 0 0, o0000020dba0f34d8;  0 drivers
o0000020dba0f3538 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020dba1ee860_0 .net "layer_state", 1 0, o0000020dba0f3538;  0 drivers
v0000020dba1f03e0_0 .net "neurons_weight", 127 0, L_0000020dba264ec0;  1 drivers
v0000020dba1f0480_0 .net "ns1_ss", 31 0, L_0000020dba0d5e00;  1 drivers
v0000020dba1ee9a0_0 .net "ns2_ss", 31 0, L_0000020dba0d5770;  1 drivers
v0000020dba1eecc0_0 .net "ns3_ss", 31 0, L_0000020dba0d6ab0;  1 drivers
v0000020dba1ef620_0 .net "output_layer", 127 0, L_0000020dba264920;  1 drivers
v0000020dba1ef800_0 .net "ss_n", 31 0, v0000020dba1eec20_0;  1 drivers
o0000020dba0f3598 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020dba1ef9e0_0 .net "weight_memory_address", 1 0, o0000020dba0f3598;  0 drivers
L_0000020dba1db800 .concat [ 32 32 32 32], L_0000020dba1fa2b0, L_0000020dba0d5e00, L_0000020dba0d5770, L_0000020dba0d6ab0;
L_0000020dba26dfc0 .part o0000020dba1042d8, 0, 32;
L_0000020dba278c40 .part o0000020dba1042d8, 32, 32;
L_0000020dba264ce0 .part o0000020dba1042d8, 64, 32;
L_0000020dba264ec0 .concat [ 32 32 32 32], v0000020dba1612e0_0, v0000020dba1a6f90_0, v0000020dba1eca60_0, o0000020dba104278;
L_0000020dba264920 .concat [ 32 32 32 32], v0000020dba15fb20_0, v0000020dba1a5730_0, v0000020dba1ed280_0, o0000020dba1042a8;
S_0000020dba158090 .scope module, "sn1" "softmax_neuron" 3 122, 4 332 0, S_0000020dba04c100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_0000020dba0606c0 .param/l "NUM_INPUTS" 0 4 332, +C4<00000000000000000000000000000100>;
L_0000020dba0d5e00 .functor BUFZ 32, v0000020dba16b060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dba15ec20_0 .net "A1_MEM", 31 0, v0000020dba14c9e0_0;  1 drivers
v0000020dba15e180_0 .net "D1_OUT", 31 0, v0000020dba142120_0;  1 drivers
v0000020dba15f580_0 .net "E1_D1", 31 0, v0000020dba16b060_0;  1 drivers
v0000020dba15ecc0_0 .net "M1_M2", 31 0, L_0000020dba26d840;  1 drivers
v0000020dba15f440_0 .net "M2_A1", 31 0, L_0000020dba26d7a0;  1 drivers
v0000020dba15f4e0_0 .net "MEM_OUT", 31 0, v0000020dba15e7c0_0;  1 drivers
v0000020dba15f6c0_0 .net "MUX_OUT", 31 0, v0000020dba15f8a0_0;  1 drivers
v0000020dba15fa80_0 .net "Z_E1", 31 0, v0000020dba15e720_0;  1 drivers
v0000020dba15fb20_0 .var "a", 31 0;
v0000020dba15fbc0_0 .net "alpha", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba161100_0 .var "bias", 31 0;
v0000020dba160e80_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1623c0_0 .var "data_counter", 1 0;
v0000020dba162140_0 .net "deltafunction_value", 31 0, L_0000020dba26dfc0;  1 drivers
v0000020dba160a20_0 .var "enable_Z", 0 0;
v0000020dba162c80_0 .var "enable_d1", 0 0;
v0000020dba160ac0_0 .net "exp", 31 0, L_0000020dba0d5e00;  alias, 1 drivers
v0000020dba162820_0 .net "exp_sum", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba162d20_0 .net "inputdata", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba161a60_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba161560_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba161b00_0 .net "neuron_enable", 0 0, o0000020dba0f34d8;  alias, 0 drivers
v0000020dba1616a0_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba161600_0 .net "neuron_state", 1 0, o0000020dba0f3538;  alias, 0 drivers
v0000020dba1612e0_0 .var "weight", 31 0;
v0000020dba161740_0 .net "weight_memory_address", 1 0, o0000020dba0f3598;  alias, 0 drivers
v0000020dba162960_0 .var "write_enable", 0 0;
v0000020dba162460_0 .var/i "z_counter", 31 0;
S_0000020dba158540 .scope module, "A1" "ieee754_adder" 4 426, 5 61 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba066840 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba14c3a0_0 .net "A", 31 0, v0000020dba15e7c0_0;  alias, 1 drivers
v0000020dba14d3e0_0 .net "A_Exponent", 7 0, L_0000020dba26e880;  1 drivers
v0000020dba14dca0_0 .net "A_Mantissa", 23 0, L_0000020dba26de80;  1 drivers
v0000020dba14c260_0 .net "A_sign", 0 0, L_0000020dba26e380;  1 drivers
v0000020dba14d700_0 .var "A_swap", 31 0;
v0000020dba14c4e0_0 .net "B", 31 0, L_0000020dba26d7a0;  alias, 1 drivers
v0000020dba14de80_0 .net "B_Exponent", 7 0, L_0000020dba26cb20;  1 drivers
v0000020dba14c8a0_0 .net "B_Mantissa", 23 0, L_0000020dba26df20;  1 drivers
v0000020dba14cc60_0 .var "B_shifted_mantissa", 23 0;
v0000020dba14dd40_0 .net "B_sign", 0 0, L_0000020dba26e920;  1 drivers
v0000020dba14cda0_0 .var "B_swap", 31 0;
v0000020dba14d340_0 .var "Exponent", 7 0;
v0000020dba14e560_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fb930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba14c300_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb930;  1 drivers
L_0000020dba1fb9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14da20_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fb9c0;  1 drivers
v0000020dba14dc00_0 .net *"_ivl_23", 30 0, L_0000020dba26ea60;  1 drivers
L_0000020dba1fba08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14d840_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fba08;  1 drivers
v0000020dba14c620_0 .net *"_ivl_29", 30 0, L_0000020dba26e060;  1 drivers
v0000020dba14df20_0 .net *"_ivl_3", 22 0, L_0000020dba26ca80;  1 drivers
L_0000020dba1fb978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba14c800_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb978;  1 drivers
v0000020dba14dac0_0 .net *"_ivl_9", 22 0, L_0000020dba26e560;  1 drivers
v0000020dba14c080_0 .var "carry", 0 0;
v0000020dba14ca80_0 .net "comp", 0 0, v0000020dba14c1c0_0;  1 drivers
v0000020dba14e4c0_0 .var "diff_Exponent", 7 0;
v0000020dba14cb20_0 .var/i "i", 31 0;
v0000020dba14c9e0_0 .var "result", 31 0;
E_0000020dba0668c0/0 .event anyedge, v0000020dba14c1c0_0, v0000020dba14c3a0_0, v0000020dba14c4e0_0, v0000020dba14d3e0_0;
E_0000020dba0668c0/1 .event anyedge, v0000020dba14de80_0, v0000020dba14c8a0_0, v0000020dba14e4c0_0, v0000020dba14c260_0;
E_0000020dba0668c0/2 .event anyedge, v0000020dba14dd40_0, v0000020dba14dca0_0, v0000020dba14cc60_0, v0000020dba14c080_0;
E_0000020dba0668c0/3 .event anyedge, v0000020dba14e560_0, v0000020dba14d340_0;
E_0000020dba0668c0 .event/or E_0000020dba0668c0/0, E_0000020dba0668c0/1, E_0000020dba0668c0/2, E_0000020dba0668c0/3;
L_0000020dba26ca80 .part v0000020dba14d700_0, 0, 23;
L_0000020dba26de80 .concat [ 23 1 0 0], L_0000020dba26ca80, L_0000020dba1fb930;
L_0000020dba26e560 .part v0000020dba14cda0_0, 0, 23;
L_0000020dba26df20 .concat [ 23 1 0 0], L_0000020dba26e560, L_0000020dba1fb978;
L_0000020dba26e880 .part v0000020dba14d700_0, 23, 8;
L_0000020dba26cb20 .part v0000020dba14cda0_0, 23, 8;
L_0000020dba26e380 .part v0000020dba14d700_0, 31, 1;
L_0000020dba26e920 .part v0000020dba14cda0_0, 31, 1;
L_0000020dba26ea60 .part v0000020dba15e7c0_0, 0, 31;
L_0000020dba26d480 .concat [ 31 1 0 0], L_0000020dba26ea60, L_0000020dba1fb9c0;
L_0000020dba26e060 .part L_0000020dba26d7a0, 0, 31;
L_0000020dba26cd00 .concat [ 31 1 0 0], L_0000020dba26e060, L_0000020dba1fba08;
S_0000020dba157f00 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba158540;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba14e100_0 .net "A", 31 0, L_0000020dba26d480;  1 drivers
v0000020dba14c760_0 .net "B", 31 0, L_0000020dba26cd00;  1 drivers
v0000020dba14c1c0_0 .var "result", 0 0;
E_0000020dba066b40 .event anyedge, v0000020dba14e100_0, v0000020dba14c760_0, v0000020dba14c1c0_0;
S_0000020dba157730 .scope module, "D1" "ieee754_divider" 4 402, 5 180 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e26200 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_0000020db9e26238 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v0000020dba143ca0_0 .net "A", 31 0, v0000020dba16b060_0;  alias, 1 drivers
v0000020dba143660_0 .net "A1_Xn", 31 0, v0000020dba14eb00_0;  1 drivers
v0000020dba142bc0_0 .net "A2_M3", 31 0, v0000020dba140be0_0;  1 drivers
v0000020dba142a80_0 .net "B", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba143840_0 .net "M1_A1", 31 0, L_0000020dba26bd60;  1 drivers
v0000020dba142760_0 .net "M2_A2", 31 0, L_0000020dba26a460;  1 drivers
v0000020dba142d00_0 .net "M3_M4", 31 0, L_0000020dba26d200;  1 drivers
v0000020dba142da0_0 .net "M4_OUT", 31 0, L_0000020dba26eba0;  1 drivers
v0000020dba142b20_0 .var "Xn", 31 0;
L_0000020dba1fb3d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba144600_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fb3d8;  1 drivers
v0000020dba144100_0 .net *"_ivl_17", 30 0, L_0000020dba26bae0;  1 drivers
L_0000020dba1fb198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1428a0_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fb198;  1 drivers
L_0000020dba1fb4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba144420_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fb4b0;  1 drivers
L_0000020dba1fb4f8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba142e40_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fb4f8;  1 drivers
v0000020dba1430c0_0 .net *"_ivl_25", 22 0, L_0000020dba26c580;  1 drivers
v0000020dba142ee0_0 .net *"_ivl_31", 0 0, L_0000020dba26c080;  1 drivers
v0000020dba1435c0_0 .net *"_ivl_33", 0 0, L_0000020dba26b7c0;  1 drivers
v0000020dba143700_0 .net *"_ivl_35", 30 0, L_0000020dba26b900;  1 drivers
v0000020dba142f80_0 .net *"_ivl_39", 0 0, L_0000020dba26e240;  1 drivers
L_0000020dba1fb1e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1421c0_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fb1e0;  1 drivers
v0000020dba143c00_0 .net *"_ivl_41", 7 0, L_0000020dba26e9c0;  1 drivers
L_0000020dba1fb7c8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1426c0_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1fb7c8;  1 drivers
v0000020dba1423a0_0 .net *"_ivl_44", 7 0, L_0000020dba26cda0;  1 drivers
v0000020dba142440_0 .net *"_ivl_47", 7 0, L_0000020dba26d2a0;  1 drivers
v0000020dba141fe0_0 .net *"_ivl_48", 7 0, L_0000020dba26d8e0;  1 drivers
v0000020dba1424e0_0 .net *"_ivl_51", 22 0, L_0000020dba26e740;  1 drivers
v0000020dba143200_0 .net *"_ivl_7", 22 0, L_0000020dba26bfe0;  1 drivers
v0000020dba143d40_0 .var/i "clk", 31 0;
v0000020dba1432a0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba144240_0 .var "divider_counter", 2 0;
L_0000020dba1fb0c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba142620_0 .net "effective_enable", 0 0, L_0000020dba1fb0c0;  1 drivers
v0000020dba142580_0 .net "enable", 0 0, v0000020dba162c80_0;  1 drivers
v0000020dba142080_0 .var/i "index", 31 0;
v0000020dba142120_0 .var "result", 31 0;
E_0000020dba067040 .event posedge, v0000020dba1432a0_0;
L_0000020dba26bfe0 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba26be00 .concat [ 23 8 1 0], L_0000020dba26bfe0, L_0000020dba1fb1e0, L_0000020dba1fb198;
L_0000020dba26bae0 .part L_0000020dba26bd60, 0, 31;
L_0000020dba26ae60 .concat [ 31 1 0 0], L_0000020dba26bae0, L_0000020dba1fb3d8;
L_0000020dba26c580 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba26b540 .concat [ 23 8 1 0], L_0000020dba26c580, L_0000020dba1fb4f8, L_0000020dba1fb4b0;
L_0000020dba26c080 .part L_0000020dba26a460, 31, 1;
L_0000020dba26b7c0 .reduce/nor L_0000020dba26c080;
L_0000020dba26b900 .part L_0000020dba26a460, 0, 31;
L_0000020dba26ba40 .concat [ 31 1 0 0], L_0000020dba26b900, L_0000020dba26b7c0;
L_0000020dba26e240 .part v0000020dba1eec20_0, 31, 1;
L_0000020dba26e9c0 .part L_0000020dba26d200, 23, 8;
L_0000020dba26cda0 .arith/sum 8, L_0000020dba26e9c0, L_0000020dba1fb7c8;
L_0000020dba26d2a0 .part v0000020dba1eec20_0, 23, 8;
L_0000020dba26d8e0 .arith/sub 8, L_0000020dba26cda0, L_0000020dba26d2a0;
L_0000020dba26e740 .part L_0000020dba26d200, 0, 23;
L_0000020dba26ed80 .concat [ 23 8 1 0], L_0000020dba26e740, L_0000020dba26d8e0, L_0000020dba26e240;
S_0000020dba158d10 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067080 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fb390 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba14c940_0 .net "A", 31 0, L_0000020dba1fb390;  1 drivers
v0000020dba14d2a0_0 .net "A_Exponent", 7 0, L_0000020dba26a8c0;  1 drivers
v0000020dba14dde0_0 .net "A_Mantissa", 23 0, L_0000020dba26a3c0;  1 drivers
v0000020dba14dfc0_0 .net "A_sign", 0 0, L_0000020dba26c3a0;  1 drivers
v0000020dba14e060_0 .var "A_swap", 31 0;
v0000020dba14c120_0 .net "B", 31 0, L_0000020dba26ae60;  1 drivers
v0000020dba14ce40_0 .net "B_Exponent", 7 0, L_0000020dba26c620;  1 drivers
v0000020dba14e1a0_0 .net "B_Mantissa", 23 0, L_0000020dba26ac80;  1 drivers
v0000020dba14e2e0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba14d020_0 .net "B_sign", 0 0, L_0000020dba26ad20;  1 drivers
v0000020dba14e380_0 .var "B_swap", 31 0;
v0000020dba14e420_0 .var "Exponent", 7 0;
v0000020dba14c6c0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fb270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba14cd00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb270;  1 drivers
L_0000020dba1fb300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14e6a0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fb300;  1 drivers
v0000020dba14bf40_0 .net *"_ivl_23", 30 0, L_0000020dba26c8a0;  1 drivers
L_0000020dba1fb348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14cee0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fb348;  1 drivers
v0000020dba14cf80_0 .net *"_ivl_29", 30 0, L_0000020dba26b400;  1 drivers
v0000020dba14d0c0_0 .net *"_ivl_3", 22 0, L_0000020dba26c4e0;  1 drivers
L_0000020dba1fb2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba14d160_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb2b8;  1 drivers
v0000020dba14d480_0 .net *"_ivl_9", 22 0, L_0000020dba26aa00;  1 drivers
v0000020dba14d520_0 .var "carry", 0 0;
v0000020dba14d5c0_0 .net "comp", 0 0, v0000020dba14bfe0_0;  1 drivers
v0000020dba14f140_0 .var "diff_Exponent", 7 0;
v0000020dba14ea60_0 .var/i "i", 31 0;
v0000020dba14eb00_0 .var "result", 31 0;
E_0000020dba066bc0/0 .event anyedge, v0000020dba14bfe0_0, v0000020dba14c940_0, v0000020dba14c120_0, v0000020dba14d2a0_0;
E_0000020dba066bc0/1 .event anyedge, v0000020dba14ce40_0, v0000020dba14e1a0_0, v0000020dba14f140_0, v0000020dba14dfc0_0;
E_0000020dba066bc0/2 .event anyedge, v0000020dba14d020_0, v0000020dba14dde0_0, v0000020dba14e2e0_0, v0000020dba14d520_0;
E_0000020dba066bc0/3 .event anyedge, v0000020dba14c6c0_0, v0000020dba14e420_0;
E_0000020dba066bc0 .event/or E_0000020dba066bc0/0, E_0000020dba066bc0/1, E_0000020dba066bc0/2, E_0000020dba066bc0/3;
L_0000020dba26c4e0 .part v0000020dba14e060_0, 0, 23;
L_0000020dba26a3c0 .concat [ 23 1 0 0], L_0000020dba26c4e0, L_0000020dba1fb270;
L_0000020dba26aa00 .part v0000020dba14e380_0, 0, 23;
L_0000020dba26ac80 .concat [ 23 1 0 0], L_0000020dba26aa00, L_0000020dba1fb2b8;
L_0000020dba26a8c0 .part v0000020dba14e060_0, 23, 8;
L_0000020dba26c620 .part v0000020dba14e380_0, 23, 8;
L_0000020dba26c3a0 .part v0000020dba14e060_0, 31, 1;
L_0000020dba26ad20 .part v0000020dba14e380_0, 31, 1;
L_0000020dba26c8a0 .part L_0000020dba1fb390, 0, 31;
L_0000020dba26b680 .concat [ 31 1 0 0], L_0000020dba26c8a0, L_0000020dba1fb300;
L_0000020dba26b400 .part L_0000020dba26ae60, 0, 31;
L_0000020dba26b4a0 .concat [ 31 1 0 0], L_0000020dba26b400, L_0000020dba1fb348;
S_0000020dba158ea0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba158d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba14d200_0 .net "A", 31 0, L_0000020dba26b680;  1 drivers
v0000020dba14cbc0_0 .net "B", 31 0, L_0000020dba26b4a0;  1 drivers
v0000020dba14bfe0_0 .var "result", 0 0;
E_0000020dba066cc0 .event anyedge, v0000020dba14d200_0, v0000020dba14cbc0_0, v0000020dba14bfe0_0;
S_0000020dba157a50 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0670c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fb660 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba14f460_0 .net "A", 31 0, L_0000020dba1fb660;  1 drivers
v0000020dba14f5a0_0 .net "A_Exponent", 7 0, L_0000020dba26a140;  1 drivers
v0000020dba14ece0_0 .net "A_Mantissa", 23 0, L_0000020dba26bb80;  1 drivers
v0000020dba14e740_0 .net "A_sign", 0 0, L_0000020dba26a640;  1 drivers
v0000020dba14ed80_0 .var "A_swap", 31 0;
v0000020dba14eec0_0 .net "B", 31 0, L_0000020dba26ba40;  1 drivers
v0000020dba14ee20_0 .net "B_Exponent", 7 0, L_0000020dba26a5a0;  1 drivers
v0000020dba14e7e0_0 .net "B_Mantissa", 23 0, L_0000020dba26a6e0;  1 drivers
v0000020dba14f000_0 .var "B_shifted_mantissa", 23 0;
v0000020dba14f1e0_0 .net "B_sign", 0 0, L_0000020dba26b720;  1 drivers
v0000020dba14ef60_0 .var "B_swap", 31 0;
v0000020dba14f0a0_0 .var "Exponent", 7 0;
v0000020dba14f280_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fb540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba14f320_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb540;  1 drivers
L_0000020dba1fb5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14f3c0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fb5d0;  1 drivers
v0000020dba14e880_0 .net *"_ivl_23", 30 0, L_0000020dba26a1e0;  1 drivers
L_0000020dba1fb618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba14f500_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fb618;  1 drivers
v0000020dba14e9c0_0 .net *"_ivl_29", 30 0, L_0000020dba26a780;  1 drivers
v0000020dba140aa0_0 .net *"_ivl_3", 22 0, L_0000020dba26c760;  1 drivers
L_0000020dba1fb588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1401e0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb588;  1 drivers
v0000020dba140500_0 .net *"_ivl_9", 22 0, L_0000020dba26b180;  1 drivers
v0000020dba141220_0 .var "carry", 0 0;
v0000020dba141400_0 .net "comp", 0 0, v0000020dba14ec40_0;  1 drivers
v0000020dba13fe20_0 .var "diff_Exponent", 7 0;
v0000020dba13fd80_0 .var/i "i", 31 0;
v0000020dba140be0_0 .var "result", 31 0;
E_0000020dba0661c0/0 .event anyedge, v0000020dba14ec40_0, v0000020dba14f460_0, v0000020dba14eec0_0, v0000020dba14f5a0_0;
E_0000020dba0661c0/1 .event anyedge, v0000020dba14ee20_0, v0000020dba14e7e0_0, v0000020dba13fe20_0, v0000020dba14e740_0;
E_0000020dba0661c0/2 .event anyedge, v0000020dba14f1e0_0, v0000020dba14ece0_0, v0000020dba14f000_0, v0000020dba141220_0;
E_0000020dba0661c0/3 .event anyedge, v0000020dba14f280_0, v0000020dba14f0a0_0;
E_0000020dba0661c0 .event/or E_0000020dba0661c0/0, E_0000020dba0661c0/1, E_0000020dba0661c0/2, E_0000020dba0661c0/3;
L_0000020dba26c760 .part v0000020dba14ed80_0, 0, 23;
L_0000020dba26bb80 .concat [ 23 1 0 0], L_0000020dba26c760, L_0000020dba1fb540;
L_0000020dba26b180 .part v0000020dba14ef60_0, 0, 23;
L_0000020dba26a6e0 .concat [ 23 1 0 0], L_0000020dba26b180, L_0000020dba1fb588;
L_0000020dba26a140 .part v0000020dba14ed80_0, 23, 8;
L_0000020dba26a5a0 .part v0000020dba14ef60_0, 23, 8;
L_0000020dba26a640 .part v0000020dba14ed80_0, 31, 1;
L_0000020dba26b720 .part v0000020dba14ef60_0, 31, 1;
L_0000020dba26a1e0 .part L_0000020dba1fb660, 0, 31;
L_0000020dba26bc20 .concat [ 31 1 0 0], L_0000020dba26a1e0, L_0000020dba1fb5d0;
L_0000020dba26a780 .part L_0000020dba26ba40, 0, 31;
L_0000020dba26a320 .concat [ 31 1 0 0], L_0000020dba26a780, L_0000020dba1fb618;
S_0000020dba157d70 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba157a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba14e920_0 .net "A", 31 0, L_0000020dba26bc20;  1 drivers
v0000020dba14eba0_0 .net "B", 31 0, L_0000020dba26a320;  1 drivers
v0000020dba14ec40_0 .var "result", 0 0;
E_0000020dba066280 .event anyedge, v0000020dba14e920_0, v0000020dba14eba0_0, v0000020dba14ec40_0;
S_0000020dba158220 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0662c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1410e0_0 .net "A", 31 0, L_0000020dba26be00;  1 drivers
v0000020dba140820_0 .net "A_Exponent", 7 0, L_0000020dba26abe0;  1 drivers
v0000020dba140d20_0 .net "A_Mantissa", 23 0, L_0000020dba26c300;  1 drivers
v0000020dba13f7e0_0 .net "A_sign", 0 0, L_0000020dba26b2c0;  1 drivers
L_0000020dba1fb228 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba140c80_0 .net "B", 31 0, L_0000020dba1fb228;  1 drivers
v0000020dba1405a0_0 .net "B_Exponent", 7 0, L_0000020dba26c6c0;  1 drivers
v0000020dba1400a0_0 .net "B_Mantissa", 23 0, L_0000020dba26aaa0;  1 drivers
v0000020dba13fec0_0 .net "B_sign", 0 0, L_0000020dba26b0e0;  1 drivers
v0000020dba140640_0 .var "Exponent", 7 0;
v0000020dba140000_0 .var "Mantissa", 22 0;
v0000020dba141c20_0 .var "Sign", 0 0;
v0000020dba13fa60_0 .var "Temp_Exponent", 8 0;
v0000020dba1406e0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba141360_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb108;  1 drivers
v0000020dba141e00_0 .net *"_ivl_3", 22 0, L_0000020dba26b220;  1 drivers
L_0000020dba1fb150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba13fc40_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb150;  1 drivers
v0000020dba141540_0 .net *"_ivl_9", 22 0, L_0000020dba26a500;  1 drivers
v0000020dba13ff60_0 .net "result", 31 0, L_0000020dba26bd60;  alias, 1 drivers
E_0000020dba067780/0 .event anyedge, v0000020dba140820_0, v0000020dba1405a0_0, v0000020dba140d20_0, v0000020dba1400a0_0;
E_0000020dba067780/1 .event anyedge, v0000020dba1406e0_0, v0000020dba13fa60_0, v0000020dba13f7e0_0, v0000020dba13fec0_0;
E_0000020dba067780 .event/or E_0000020dba067780/0, E_0000020dba067780/1;
L_0000020dba26b220 .part L_0000020dba26be00, 0, 23;
L_0000020dba26c300 .concat [ 23 1 0 0], L_0000020dba26b220, L_0000020dba1fb108;
L_0000020dba26a500 .part L_0000020dba1fb228, 0, 23;
L_0000020dba26aaa0 .concat [ 23 1 0 0], L_0000020dba26a500, L_0000020dba1fb150;
L_0000020dba26abe0 .part L_0000020dba26be00, 23, 8;
L_0000020dba26c6c0 .part L_0000020dba1fb228, 23, 8;
L_0000020dba26b2c0 .part L_0000020dba26be00, 31, 1;
L_0000020dba26b0e0 .part L_0000020dba1fb228, 31, 1;
L_0000020dba26bd60 .concat [ 23 8 1 0], v0000020dba140000_0, v0000020dba140640_0, v0000020dba141c20_0;
S_0000020dba1583b0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067740 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba140140_0 .net "A", 31 0, L_0000020dba26b540;  1 drivers
v0000020dba140780_0 .net "A_Exponent", 7 0, L_0000020dba26afa0;  1 drivers
v0000020dba1408c0_0 .net "A_Mantissa", 23 0, L_0000020dba26b5e0;  1 drivers
v0000020dba13fce0_0 .net "A_sign", 0 0, L_0000020dba26c440;  1 drivers
v0000020dba1415e0_0 .net "B", 31 0, v0000020dba142b20_0;  1 drivers
v0000020dba141b80_0 .net "B_Exponent", 7 0, L_0000020dba26b040;  1 drivers
v0000020dba140280_0 .net "B_Mantissa", 23 0, L_0000020dba26a280;  1 drivers
v0000020dba140320_0 .net "B_sign", 0 0, L_0000020dba26c800;  1 drivers
v0000020dba13f9c0_0 .var "Exponent", 7 0;
v0000020dba1403c0_0 .var "Mantissa", 22 0;
v0000020dba141cc0_0 .var "Sign", 0 0;
v0000020dba140dc0_0 .var "Temp_Exponent", 8 0;
v0000020dba141680_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba140460_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb420;  1 drivers
v0000020dba140960_0 .net *"_ivl_3", 22 0, L_0000020dba26af00;  1 drivers
L_0000020dba1fb468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba140e60_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb468;  1 drivers
v0000020dba140a00_0 .net *"_ivl_9", 22 0, L_0000020dba26b860;  1 drivers
v0000020dba140b40_0 .net "result", 31 0, L_0000020dba26a460;  alias, 1 drivers
E_0000020dba067a40/0 .event anyedge, v0000020dba140780_0, v0000020dba141b80_0, v0000020dba1408c0_0, v0000020dba140280_0;
E_0000020dba067a40/1 .event anyedge, v0000020dba141680_0, v0000020dba140dc0_0, v0000020dba13fce0_0, v0000020dba140320_0;
E_0000020dba067a40 .event/or E_0000020dba067a40/0, E_0000020dba067a40/1;
L_0000020dba26af00 .part L_0000020dba26b540, 0, 23;
L_0000020dba26b5e0 .concat [ 23 1 0 0], L_0000020dba26af00, L_0000020dba1fb420;
L_0000020dba26b860 .part v0000020dba142b20_0, 0, 23;
L_0000020dba26a280 .concat [ 23 1 0 0], L_0000020dba26b860, L_0000020dba1fb468;
L_0000020dba26afa0 .part L_0000020dba26b540, 23, 8;
L_0000020dba26b040 .part v0000020dba142b20_0, 23, 8;
L_0000020dba26c440 .part L_0000020dba26b540, 31, 1;
L_0000020dba26c800 .part v0000020dba142b20_0, 31, 1;
L_0000020dba26a460 .concat [ 23 8 1 0], v0000020dba1403c0_0, v0000020dba13f9c0_0, v0000020dba141cc0_0;
S_0000020dba1586d0 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068100 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba141a40_0 .net "A", 31 0, v0000020dba142b20_0;  alias, 1 drivers
v0000020dba141ae0_0 .net "A_Exponent", 7 0, L_0000020dba26eb00;  1 drivers
v0000020dba140f00_0 .net "A_Mantissa", 23 0, L_0000020dba26c940;  1 drivers
v0000020dba140fa0_0 .net "A_sign", 0 0, L_0000020dba26d660;  1 drivers
v0000020dba141040_0 .net "B", 31 0, v0000020dba140be0_0;  alias, 1 drivers
v0000020dba1414a0_0 .net "B_Exponent", 7 0, L_0000020dba26dde0;  1 drivers
v0000020dba141180_0 .net "B_Mantissa", 23 0, L_0000020dba26dc00;  1 drivers
v0000020dba13fb00_0 .net "B_sign", 0 0, L_0000020dba26db60;  1 drivers
v0000020dba141d60_0 .var "Exponent", 7 0;
v0000020dba1412c0_0 .var "Mantissa", 22 0;
v0000020dba141720_0 .var "Sign", 0 0;
v0000020dba141ea0_0 .var "Temp_Exponent", 8 0;
v0000020dba1417c0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb6a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba141860_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb6a8;  1 drivers
v0000020dba141900_0 .net *"_ivl_3", 22 0, L_0000020dba26f0a0;  1 drivers
L_0000020dba1fb6f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1419a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb6f0;  1 drivers
v0000020dba13f740_0 .net *"_ivl_9", 22 0, L_0000020dba26e4c0;  1 drivers
v0000020dba13f880_0 .net "result", 31 0, L_0000020dba26d200;  alias, 1 drivers
E_0000020dba067880/0 .event anyedge, v0000020dba141ae0_0, v0000020dba1414a0_0, v0000020dba140f00_0, v0000020dba141180_0;
E_0000020dba067880/1 .event anyedge, v0000020dba1417c0_0, v0000020dba141ea0_0, v0000020dba140fa0_0, v0000020dba13fb00_0;
E_0000020dba067880 .event/or E_0000020dba067880/0, E_0000020dba067880/1;
L_0000020dba26f0a0 .part v0000020dba142b20_0, 0, 23;
L_0000020dba26c940 .concat [ 23 1 0 0], L_0000020dba26f0a0, L_0000020dba1fb6a8;
L_0000020dba26e4c0 .part v0000020dba140be0_0, 0, 23;
L_0000020dba26dc00 .concat [ 23 1 0 0], L_0000020dba26e4c0, L_0000020dba1fb6f0;
L_0000020dba26eb00 .part v0000020dba142b20_0, 23, 8;
L_0000020dba26dde0 .part v0000020dba140be0_0, 23, 8;
L_0000020dba26d660 .part v0000020dba142b20_0, 31, 1;
L_0000020dba26db60 .part v0000020dba140be0_0, 31, 1;
L_0000020dba26d200 .concat [ 23 8 1 0], v0000020dba1412c0_0, v0000020dba141d60_0, v0000020dba141720_0;
S_0000020dba158860 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba157730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0674c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba13f920_0 .net "A", 31 0, v0000020dba16b060_0;  alias, 1 drivers
v0000020dba13fba0_0 .net "A_Exponent", 7 0, L_0000020dba26d700;  1 drivers
v0000020dba144560_0 .net "A_Mantissa", 23 0, L_0000020dba26cee0;  1 drivers
v0000020dba142940_0 .net "A_sign", 0 0, L_0000020dba26dac0;  1 drivers
v0000020dba1441a0_0 .net "B", 31 0, L_0000020dba26ed80;  1 drivers
v0000020dba143de0_0 .net "B_Exponent", 7 0, L_0000020dba26e100;  1 drivers
v0000020dba1446a0_0 .net "B_Mantissa", 23 0, L_0000020dba26e6a0;  1 drivers
v0000020dba141f40_0 .net "B_sign", 0 0, L_0000020dba26dca0;  1 drivers
v0000020dba144380_0 .var "Exponent", 7 0;
v0000020dba143160_0 .var "Mantissa", 22 0;
v0000020dba143ac0_0 .var "Sign", 0 0;
v0000020dba1437a0_0 .var "Temp_Exponent", 8 0;
v0000020dba1429e0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba143020_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb738;  1 drivers
v0000020dba142260_0 .net *"_ivl_3", 22 0, L_0000020dba26d160;  1 drivers
L_0000020dba1fb780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba142c60_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb780;  1 drivers
v0000020dba142300_0 .net *"_ivl_9", 22 0, L_0000020dba26d340;  1 drivers
v0000020dba142800_0 .net "result", 31 0, L_0000020dba26eba0;  alias, 1 drivers
E_0000020dba067380/0 .event anyedge, v0000020dba13fba0_0, v0000020dba143de0_0, v0000020dba144560_0, v0000020dba1446a0_0;
E_0000020dba067380/1 .event anyedge, v0000020dba1429e0_0, v0000020dba1437a0_0, v0000020dba142940_0, v0000020dba141f40_0;
E_0000020dba067380 .event/or E_0000020dba067380/0, E_0000020dba067380/1;
L_0000020dba26d160 .part v0000020dba16b060_0, 0, 23;
L_0000020dba26cee0 .concat [ 23 1 0 0], L_0000020dba26d160, L_0000020dba1fb738;
L_0000020dba26d340 .part L_0000020dba26ed80, 0, 23;
L_0000020dba26e6a0 .concat [ 23 1 0 0], L_0000020dba26d340, L_0000020dba1fb780;
L_0000020dba26d700 .part v0000020dba16b060_0, 23, 8;
L_0000020dba26e100 .part L_0000020dba26ed80, 23, 8;
L_0000020dba26dac0 .part v0000020dba16b060_0, 31, 1;
L_0000020dba26dca0 .part L_0000020dba26ed80, 31, 1;
L_0000020dba26eba0 .concat [ 23 8 1 0], v0000020dba143160_0, v0000020dba144380_0, v0000020dba143ac0_0;
S_0000020dba15cf00 .scope module, "E1" "ieee754_natural_exponential" 4 394, 5 302 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "done";
P_0000020dba067c00 .param/l "ITER" 0 5 302, +C4<00000000000000000000000000001010>;
v0000020dba168e00_0 .net "A", 31 0, v0000020dba15e720_0;  alias, 1 drivers
v0000020dba168040_0 .net "A1_M2", 31 0, v0000020dba144d80_0;  1 drivers
v0000020dba168f40_0 .net "A2_OUT", 31 0, v0000020dba144f60_0;  1 drivers
v0000020dba1699e0_0 .net "D1_A2", 31 0, v0000020dba169d00_0;  1 drivers
v0000020dba168180_0 .net "M1_D1", 31 0, L_0000020dba265b40;  1 drivers
v0000020dba1691c0_0 .net "M2_D1", 31 0, L_0000020dba267120;  1 drivers
v0000020dba169260_0 .var/i "clk", 31 0;
v0000020dba1693a0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1696c0_0 .var "div_enable", 0 0;
v0000020dba169760_0 .var "done", 0 0;
v0000020dba169800_0 .var "fatorial_count", 31 0;
v0000020dba1698a0_0 .var "fatorial_mul", 31 0;
v0000020dba16afc0_0 .var/i "index_division", 31 0;
v0000020dba16bec0_0 .var/i "index_fatorial", 31 0;
v0000020dba16a8e0_0 .var "natural_exponential_counter", 2 0;
v0000020dba16bd80_0 .var "natural_exponential_sum", 31 0;
v0000020dba16b240_0 .var "pontential_mul", 31 0;
o0000020dba0f1708 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba16b2e0_0 .net "reset", 0 0, o0000020dba0f1708;  0 drivers
v0000020dba16b060_0 .var "result", 31 0;
S_0000020dba15c0f0 .scope module, "A1" "ieee754_adder" 5 324, 5 61 0, S_0000020dba15cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067c80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fa7c0 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba1433e0_0 .net "A", 31 0, L_0000020dba1fa7c0;  1 drivers
v0000020dba144060_0 .net "A_Exponent", 7 0, L_0000020dba2673a0;  1 drivers
v0000020dba143480_0 .net "A_Mantissa", 23 0, L_0000020dba2651e0;  1 drivers
v0000020dba1438e0_0 .net "A_sign", 0 0, L_0000020dba265320;  1 drivers
v0000020dba143980_0 .var "A_swap", 31 0;
v0000020dba1442e0_0 .net "B", 31 0, v0000020dba169800_0;  1 drivers
v0000020dba143a20_0 .net "B_Exponent", 7 0, L_0000020dba266fe0;  1 drivers
v0000020dba143b60_0 .net "B_Mantissa", 23 0, L_0000020dba266c20;  1 drivers
v0000020dba143e80_0 .var "B_shifted_mantissa", 23 0;
v0000020dba143f20_0 .net "B_sign", 0 0, L_0000020dba266860;  1 drivers
v0000020dba143fc0_0 .var "B_swap", 31 0;
v0000020dba145320_0 .var "Exponent", 7 0;
v0000020dba145960_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fa6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba145a00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa6a0;  1 drivers
L_0000020dba1fa730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba144ce0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fa730;  1 drivers
v0000020dba1465e0_0 .net *"_ivl_23", 30 0, L_0000020dba266ea0;  1 drivers
L_0000020dba1fa778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba146b80_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa778;  1 drivers
v0000020dba144ba0_0 .net *"_ivl_29", 30 0, L_0000020dba267440;  1 drivers
v0000020dba145280_0 .net *"_ivl_3", 22 0, L_0000020dba265d20;  1 drivers
L_0000020dba1fa6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba145aa0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa6e8;  1 drivers
v0000020dba1451e0_0 .net *"_ivl_9", 22 0, L_0000020dba2655a0;  1 drivers
v0000020dba145500_0 .var "carry", 0 0;
v0000020dba146680_0 .net "comp", 0 0, v0000020dba143520_0;  1 drivers
v0000020dba146720_0 .var "diff_Exponent", 7 0;
v0000020dba144e20_0 .var/i "i", 31 0;
v0000020dba144d80_0 .var "result", 31 0;
E_0000020dba067b80/0 .event anyedge, v0000020dba143520_0, v0000020dba1433e0_0, v0000020dba1442e0_0, v0000020dba144060_0;
E_0000020dba067b80/1 .event anyedge, v0000020dba143a20_0, v0000020dba143b60_0, v0000020dba146720_0, v0000020dba1438e0_0;
E_0000020dba067b80/2 .event anyedge, v0000020dba143f20_0, v0000020dba143480_0, v0000020dba143e80_0, v0000020dba145500_0;
E_0000020dba067b80/3 .event anyedge, v0000020dba145960_0, v0000020dba145320_0;
E_0000020dba067b80 .event/or E_0000020dba067b80/0, E_0000020dba067b80/1, E_0000020dba067b80/2, E_0000020dba067b80/3;
L_0000020dba265d20 .part v0000020dba143980_0, 0, 23;
L_0000020dba2651e0 .concat [ 23 1 0 0], L_0000020dba265d20, L_0000020dba1fa6a0;
L_0000020dba2655a0 .part v0000020dba143fc0_0, 0, 23;
L_0000020dba266c20 .concat [ 23 1 0 0], L_0000020dba2655a0, L_0000020dba1fa6e8;
L_0000020dba2673a0 .part v0000020dba143980_0, 23, 8;
L_0000020dba266fe0 .part v0000020dba143fc0_0, 23, 8;
L_0000020dba265320 .part v0000020dba143980_0, 31, 1;
L_0000020dba266860 .part v0000020dba143fc0_0, 31, 1;
L_0000020dba266ea0 .part L_0000020dba1fa7c0, 0, 31;
L_0000020dba2665e0 .concat [ 31 1 0 0], L_0000020dba266ea0, L_0000020dba1fa730;
L_0000020dba267440 .part v0000020dba169800_0, 0, 31;
L_0000020dba266cc0 .concat [ 31 1 0 0], L_0000020dba267440, L_0000020dba1fa778;
S_0000020dba15ca50 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba15c0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba143340_0 .net "A", 31 0, L_0000020dba2665e0;  1 drivers
v0000020dba1444c0_0 .net "B", 31 0, L_0000020dba266cc0;  1 drivers
v0000020dba143520_0 .var "result", 0 0;
E_0000020dba067a80 .event anyedge, v0000020dba143340_0, v0000020dba1444c0_0, v0000020dba143520_0;
S_0000020dba15d9f0 .scope module, "A2" "ieee754_adder" 5 347, 5 61 0, S_0000020dba15cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067600 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1467c0_0 .net "A", 31 0, v0000020dba169d00_0;  alias, 1 drivers
v0000020dba144ec0_0 .net "A_Exponent", 7 0, L_0000020dba26adc0;  1 drivers
v0000020dba146180_0 .net "A_Mantissa", 23 0, L_0000020dba26b9a0;  1 drivers
v0000020dba146860_0 .net "A_sign", 0 0, L_0000020dba26bea0;  1 drivers
v0000020dba144880_0 .var "A_swap", 31 0;
v0000020dba1456e0_0 .net "B", 31 0, v0000020dba16bd80_0;  1 drivers
v0000020dba146c20_0 .net "B_Exponent", 7 0, L_0000020dba26ab40;  1 drivers
v0000020dba1453c0_0 .net "B_Mantissa", 23 0, L_0000020dba26a820;  1 drivers
v0000020dba145140_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1464a0_0 .net "B_sign", 0 0, L_0000020dba26a960;  1 drivers
v0000020dba146ea0_0 .var "B_swap", 31 0;
v0000020dba146900_0 .var "Exponent", 7 0;
v0000020dba146e00_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fafa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba145fa0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fafa0;  1 drivers
L_0000020dba1fb030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba146220_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fb030;  1 drivers
v0000020dba145b40_0 .net *"_ivl_23", 30 0, L_0000020dba26bf40;  1 drivers
L_0000020dba1fb078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1469a0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fb078;  1 drivers
v0000020dba146cc0_0 .net *"_ivl_29", 30 0, L_0000020dba26b360;  1 drivers
v0000020dba145f00_0 .net *"_ivl_3", 22 0, L_0000020dba26c120;  1 drivers
L_0000020dba1fafe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba145000_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fafe8;  1 drivers
v0000020dba144c40_0 .net *"_ivl_9", 22 0, L_0000020dba26c1c0;  1 drivers
v0000020dba146a40_0 .var "carry", 0 0;
v0000020dba1455a0_0 .net "comp", 0 0, v0000020dba144b00_0;  1 drivers
v0000020dba145be0_0 .var "diff_Exponent", 7 0;
v0000020dba145c80_0 .var/i "i", 31 0;
v0000020dba144f60_0 .var "result", 31 0;
E_0000020dba067ac0/0 .event anyedge, v0000020dba144b00_0, v0000020dba1467c0_0, v0000020dba1456e0_0, v0000020dba144ec0_0;
E_0000020dba067ac0/1 .event anyedge, v0000020dba146c20_0, v0000020dba1453c0_0, v0000020dba145be0_0, v0000020dba146860_0;
E_0000020dba067ac0/2 .event anyedge, v0000020dba1464a0_0, v0000020dba146180_0, v0000020dba145140_0, v0000020dba146a40_0;
E_0000020dba067ac0/3 .event anyedge, v0000020dba146e00_0, v0000020dba146900_0;
E_0000020dba067ac0 .event/or E_0000020dba067ac0/0, E_0000020dba067ac0/1, E_0000020dba067ac0/2, E_0000020dba067ac0/3;
L_0000020dba26c120 .part v0000020dba144880_0, 0, 23;
L_0000020dba26b9a0 .concat [ 23 1 0 0], L_0000020dba26c120, L_0000020dba1fafa0;
L_0000020dba26c1c0 .part v0000020dba146ea0_0, 0, 23;
L_0000020dba26a820 .concat [ 23 1 0 0], L_0000020dba26c1c0, L_0000020dba1fafe8;
L_0000020dba26adc0 .part v0000020dba144880_0, 23, 8;
L_0000020dba26ab40 .part v0000020dba146ea0_0, 23, 8;
L_0000020dba26bea0 .part v0000020dba144880_0, 31, 1;
L_0000020dba26a960 .part v0000020dba146ea0_0, 31, 1;
L_0000020dba26bf40 .part v0000020dba169d00_0, 0, 31;
L_0000020dba26bcc0 .concat [ 31 1 0 0], L_0000020dba26bf40, L_0000020dba1fb030;
L_0000020dba26b360 .part v0000020dba16bd80_0, 0, 31;
L_0000020dba26c260 .concat [ 31 1 0 0], L_0000020dba26b360, L_0000020dba1fb078;
S_0000020dba15cbe0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba15d9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1462c0_0 .net "A", 31 0, L_0000020dba26bcc0;  1 drivers
v0000020dba1460e0_0 .net "B", 31 0, L_0000020dba26c260;  1 drivers
v0000020dba144b00_0 .var "result", 0 0;
E_0000020dba0675c0 .event anyedge, v0000020dba1462c0_0, v0000020dba1460e0_0, v0000020dba144b00_0;
S_0000020dba15c5a0 .scope module, "D1" "ieee754_divider" 5 339, 5 180 0, S_0000020dba15cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e25280 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_0000020db9e252b8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_0000020dba0d66c0 .functor BUFZ 1, v0000020dba1696c0_0, C4<0>, C4<0>, C4<0>;
v0000020dba166f60_0 .net "A", 31 0, L_0000020dba265b40;  alias, 1 drivers
v0000020dba1676e0_0 .net "A1_Xn", 31 0, v0000020dba163400_0;  1 drivers
v0000020dba166ec0_0 .net "A2_M3", 31 0, v0000020dba165660_0;  1 drivers
v0000020dba1667e0_0 .net "B", 31 0, L_0000020dba267120;  alias, 1 drivers
v0000020dba167000_0 .net "M1_A1", 31 0, L_0000020dba266180;  1 drivers
v0000020dba167b40_0 .net "M2_A2", 31 0, L_0000020dba2688e0;  1 drivers
v0000020dba1670a0_0 .net "M3_M4", 31 0, L_0000020dba268c00;  1 drivers
v0000020dba167f00_0 .net "M4_OUT", 31 0, L_0000020dba268200;  1 drivers
v0000020dba1671e0_0 .var "Xn", 31 0;
L_0000020dba1fab68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1657a0_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fab68;  1 drivers
v0000020dba165840_0 .net *"_ivl_17", 30 0, L_0000020dba268660;  1 drivers
L_0000020dba1fa928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba167280_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fa928;  1 drivers
L_0000020dba1fac40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba167aa0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fac40;  1 drivers
L_0000020dba1fac88 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba165a20_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fac88;  1 drivers
v0000020dba165b60_0 .net *"_ivl_25", 22 0, L_0000020dba268020;  1 drivers
v0000020dba167320_0 .net *"_ivl_31", 0 0, L_0000020dba268fc0;  1 drivers
v0000020dba167460_0 .net *"_ivl_33", 0 0, L_0000020dba2694c0;  1 drivers
v0000020dba1675a0_0 .net *"_ivl_35", 30 0, L_0000020dba268ac0;  1 drivers
v0000020dba169bc0_0 .net *"_ivl_39", 0 0, L_0000020dba26a000;  1 drivers
L_0000020dba1fa970 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba169940_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fa970;  1 drivers
v0000020dba168220_0 .net *"_ivl_41", 7 0, L_0000020dba268480;  1 drivers
L_0000020dba1faf58 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1680e0_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1faf58;  1 drivers
v0000020dba168cc0_0 .net *"_ivl_44", 7 0, L_0000020dba267940;  1 drivers
v0000020dba168900_0 .net *"_ivl_47", 7 0, L_0000020dba268e80;  1 drivers
v0000020dba16a3e0_0 .net *"_ivl_48", 7 0, L_0000020dba2685c0;  1 drivers
v0000020dba1689a0_0 .net *"_ivl_51", 22 0, L_0000020dba269060;  1 drivers
v0000020dba169120_0 .net *"_ivl_7", 22 0, L_0000020dba266220;  1 drivers
v0000020dba168d60_0 .var/i "clk", 31 0;
v0000020dba16a160_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba169c60_0 .var "divider_counter", 2 0;
v0000020dba169a80_0 .net "effective_enable", 0 0, L_0000020dba0d66c0;  1 drivers
v0000020dba168ea0_0 .net "enable", 0 0, v0000020dba1696c0_0;  1 drivers
v0000020dba1682c0_0 .var/i "index", 31 0;
v0000020dba169d00_0 .var "result", 31 0;
L_0000020dba266220 .part L_0000020dba267120, 0, 23;
L_0000020dba266360 .concat [ 23 8 1 0], L_0000020dba266220, L_0000020dba1fa970, L_0000020dba1fa928;
L_0000020dba268660 .part L_0000020dba266180, 0, 31;
L_0000020dba2682a0 .concat [ 31 1 0 0], L_0000020dba268660, L_0000020dba1fab68;
L_0000020dba268020 .part L_0000020dba267120, 0, 23;
L_0000020dba269b00 .concat [ 23 8 1 0], L_0000020dba268020, L_0000020dba1fac88, L_0000020dba1fac40;
L_0000020dba268fc0 .part L_0000020dba2688e0, 31, 1;
L_0000020dba2694c0 .reduce/nor L_0000020dba268fc0;
L_0000020dba268ac0 .part L_0000020dba2688e0, 0, 31;
L_0000020dba269600 .concat [ 31 1 0 0], L_0000020dba268ac0, L_0000020dba2694c0;
L_0000020dba26a000 .part L_0000020dba267120, 31, 1;
L_0000020dba268480 .part L_0000020dba268c00, 23, 8;
L_0000020dba267940 .arith/sum 8, L_0000020dba268480, L_0000020dba1faf58;
L_0000020dba268e80 .part L_0000020dba267120, 23, 8;
L_0000020dba2685c0 .arith/sub 8, L_0000020dba267940, L_0000020dba268e80;
L_0000020dba269060 .part L_0000020dba268c00, 0, 23;
L_0000020dba269100 .concat [ 23 8 1 0], L_0000020dba269060, L_0000020dba2685c0, L_0000020dba26a000;
S_0000020dba15c730 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067800 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fab20 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba146360_0 .net "A", 31 0, L_0000020dba1fab20;  1 drivers
v0000020dba145820_0 .net "A_Exponent", 7 0, L_0000020dba268f20;  1 drivers
v0000020dba145d20_0 .net "A_Mantissa", 23 0, L_0000020dba266540;  1 drivers
v0000020dba1447e0_0 .net "A_sign", 0 0, L_0000020dba269c40;  1 drivers
v0000020dba145dc0_0 .var "A_swap", 31 0;
v0000020dba145640_0 .net "B", 31 0, L_0000020dba2682a0;  1 drivers
v0000020dba1450a0_0 .net "B_Exponent", 7 0, L_0000020dba2692e0;  1 drivers
v0000020dba145460_0 .net "B_Mantissa", 23 0, L_0000020dba267bc0;  1 drivers
v0000020dba145780_0 .var "B_shifted_mantissa", 23 0;
v0000020dba144a60_0 .net "B_sign", 0 0, L_0000020dba269920;  1 drivers
v0000020dba146d60_0 .var "B_swap", 31 0;
v0000020dba1458c0_0 .var "Exponent", 7 0;
v0000020dba144740_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1faa00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba144920_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1faa00;  1 drivers
L_0000020dba1faa90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba145e60_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1faa90;  1 drivers
v0000020dba146040_0 .net *"_ivl_23", 30 0, L_0000020dba269f60;  1 drivers
L_0000020dba1faad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba146400_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1faad8;  1 drivers
v0000020dba163e00_0 .net *"_ivl_29", 30 0, L_0000020dba269560;  1 drivers
v0000020dba163ae0_0 .net *"_ivl_3", 22 0, L_0000020dba266400;  1 drivers
L_0000020dba1faa48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba163ea0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1faa48;  1 drivers
v0000020dba165160_0 .net *"_ivl_9", 22 0, L_0000020dba2696a0;  1 drivers
v0000020dba165200_0 .var "carry", 0 0;
v0000020dba163720_0 .net "comp", 0 0, v0000020dba1449c0_0;  1 drivers
v0000020dba164080_0 .var "diff_Exponent", 7 0;
v0000020dba163180_0 .var/i "i", 31 0;
v0000020dba163400_0 .var "result", 31 0;
E_0000020dba067a00/0 .event anyedge, v0000020dba1449c0_0, v0000020dba146360_0, v0000020dba145640_0, v0000020dba145820_0;
E_0000020dba067a00/1 .event anyedge, v0000020dba1450a0_0, v0000020dba145460_0, v0000020dba164080_0, v0000020dba1447e0_0;
E_0000020dba067a00/2 .event anyedge, v0000020dba144a60_0, v0000020dba145d20_0, v0000020dba145780_0, v0000020dba165200_0;
E_0000020dba067a00/3 .event anyedge, v0000020dba144740_0, v0000020dba1458c0_0;
E_0000020dba067a00 .event/or E_0000020dba067a00/0, E_0000020dba067a00/1, E_0000020dba067a00/2, E_0000020dba067a00/3;
L_0000020dba266400 .part v0000020dba145dc0_0, 0, 23;
L_0000020dba266540 .concat [ 23 1 0 0], L_0000020dba266400, L_0000020dba1faa00;
L_0000020dba2696a0 .part v0000020dba146d60_0, 0, 23;
L_0000020dba267bc0 .concat [ 23 1 0 0], L_0000020dba2696a0, L_0000020dba1faa48;
L_0000020dba268f20 .part v0000020dba145dc0_0, 23, 8;
L_0000020dba2692e0 .part v0000020dba146d60_0, 23, 8;
L_0000020dba269c40 .part v0000020dba145dc0_0, 31, 1;
L_0000020dba269920 .part v0000020dba146d60_0, 31, 1;
L_0000020dba269f60 .part L_0000020dba1fab20, 0, 31;
L_0000020dba267c60 .concat [ 31 1 0 0], L_0000020dba269f60, L_0000020dba1faa90;
L_0000020dba269560 .part L_0000020dba2682a0, 0, 31;
L_0000020dba26a0a0 .concat [ 31 1 0 0], L_0000020dba269560, L_0000020dba1faad8;
S_0000020dba15dd10 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba15c730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba146ae0_0 .net "A", 31 0, L_0000020dba267c60;  1 drivers
v0000020dba146540_0 .net "B", 31 0, L_0000020dba26a0a0;  1 drivers
v0000020dba1449c0_0 .var "result", 0 0;
E_0000020dba067200 .event anyedge, v0000020dba146ae0_0, v0000020dba146540_0, v0000020dba1449c0_0;
S_0000020dba15c8c0 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067d80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fadf0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba164120_0 .net "A", 31 0, L_0000020dba1fadf0;  1 drivers
v0000020dba165020_0 .net "A_Exponent", 7 0, L_0000020dba268d40;  1 drivers
v0000020dba164c60_0 .net "A_Mantissa", 23 0, L_0000020dba268b60;  1 drivers
v0000020dba1643a0_0 .net "A_sign", 0 0, L_0000020dba2683e0;  1 drivers
v0000020dba163f40_0 .var "A_swap", 31 0;
v0000020dba164f80_0 .net "B", 31 0, L_0000020dba269600;  1 drivers
v0000020dba1637c0_0 .net "B_Exponent", 7 0, L_0000020dba268340;  1 drivers
v0000020dba1646c0_0 .net "B_Mantissa", 23 0, L_0000020dba2679e0;  1 drivers
v0000020dba1639a0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba163860_0 .net "B_sign", 0 0, L_0000020dba268700;  1 drivers
v0000020dba1641c0_0 .var "B_swap", 31 0;
v0000020dba1632c0_0 .var "Exponent", 7 0;
v0000020dba163cc0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1facd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba163360_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1facd0;  1 drivers
L_0000020dba1fad60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba164440_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fad60;  1 drivers
v0000020dba1635e0_0 .net *"_ivl_23", 30 0, L_0000020dba2699c0;  1 drivers
L_0000020dba1fada8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1650c0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fada8;  1 drivers
v0000020dba163680_0 .net *"_ivl_29", 30 0, L_0000020dba268980;  1 drivers
v0000020dba163540_0 .net *"_ivl_3", 22 0, L_0000020dba269880;  1 drivers
L_0000020dba1fad18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba163c20_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fad18;  1 drivers
v0000020dba165520_0 .net *"_ivl_9", 22 0, L_0000020dba268520;  1 drivers
v0000020dba163b80_0 .var "carry", 0 0;
v0000020dba164d00_0 .net "comp", 0 0, v0000020dba1644e0_0;  1 drivers
v0000020dba165700_0 .var "diff_Exponent", 7 0;
v0000020dba1652a0_0 .var/i "i", 31 0;
v0000020dba165660_0 .var "result", 31 0;
E_0000020dba067b40/0 .event anyedge, v0000020dba1644e0_0, v0000020dba164120_0, v0000020dba164f80_0, v0000020dba165020_0;
E_0000020dba067b40/1 .event anyedge, v0000020dba1637c0_0, v0000020dba1646c0_0, v0000020dba165700_0, v0000020dba1643a0_0;
E_0000020dba067b40/2 .event anyedge, v0000020dba163860_0, v0000020dba164c60_0, v0000020dba1639a0_0, v0000020dba163b80_0;
E_0000020dba067b40/3 .event anyedge, v0000020dba163cc0_0, v0000020dba1632c0_0;
E_0000020dba067b40 .event/or E_0000020dba067b40/0, E_0000020dba067b40/1, E_0000020dba067b40/2, E_0000020dba067b40/3;
L_0000020dba269880 .part v0000020dba163f40_0, 0, 23;
L_0000020dba268b60 .concat [ 23 1 0 0], L_0000020dba269880, L_0000020dba1facd0;
L_0000020dba268520 .part v0000020dba1641c0_0, 0, 23;
L_0000020dba2679e0 .concat [ 23 1 0 0], L_0000020dba268520, L_0000020dba1fad18;
L_0000020dba268d40 .part v0000020dba163f40_0, 23, 8;
L_0000020dba268340 .part v0000020dba1641c0_0, 23, 8;
L_0000020dba2683e0 .part v0000020dba163f40_0, 31, 1;
L_0000020dba268700 .part v0000020dba1641c0_0, 31, 1;
L_0000020dba2699c0 .part L_0000020dba1fadf0, 0, 31;
L_0000020dba267a80 .concat [ 31 1 0 0], L_0000020dba2699c0, L_0000020dba1fad60;
L_0000020dba268980 .part L_0000020dba269600, 0, 31;
L_0000020dba269420 .concat [ 31 1 0 0], L_0000020dba268980, L_0000020dba1fada8;
S_0000020dba15d6d0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba15c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1653e0_0 .net "A", 31 0, L_0000020dba267a80;  1 drivers
v0000020dba164300_0 .net "B", 31 0, L_0000020dba269420;  1 drivers
v0000020dba1644e0_0 .var "result", 0 0;
E_0000020dba067400 .event anyedge, v0000020dba1653e0_0, v0000020dba164300_0, v0000020dba1644e0_0;
S_0000020dba15c280 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067640 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba164760_0 .net "A", 31 0, L_0000020dba266360;  1 drivers
v0000020dba164580_0 .net "A_Exponent", 7 0, L_0000020dba2660e0;  1 drivers
v0000020dba164940_0 .net "A_Mantissa", 23 0, L_0000020dba265dc0;  1 drivers
v0000020dba163900_0 .net "A_sign", 0 0, L_0000020dba265500;  1 drivers
L_0000020dba1fa9b8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba164620_0 .net "B", 31 0, L_0000020dba1fa9b8;  1 drivers
v0000020dba1648a0_0 .net "B_Exponent", 7 0, L_0000020dba265e60;  1 drivers
v0000020dba164da0_0 .net "B_Mantissa", 23 0, L_0000020dba265460;  1 drivers
v0000020dba163040_0 .net "B_sign", 0 0, L_0000020dba265f00;  1 drivers
v0000020dba163a40_0 .var "Exponent", 7 0;
v0000020dba163d60_0 .var "Mantissa", 22 0;
v0000020dba163220_0 .var "Sign", 0 0;
v0000020dba164800_0 .var "Temp_Exponent", 8 0;
v0000020dba163fe0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fa898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba164260_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa898;  1 drivers
v0000020dba164a80_0 .net *"_ivl_3", 22 0, L_0000020dba267580;  1 drivers
L_0000020dba1fa8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1649e0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa8e0;  1 drivers
v0000020dba162fa0_0 .net *"_ivl_9", 22 0, L_0000020dba267620;  1 drivers
v0000020dba164b20_0 .net "result", 31 0, L_0000020dba266180;  alias, 1 drivers
E_0000020dba068040/0 .event anyedge, v0000020dba164580_0, v0000020dba1648a0_0, v0000020dba164940_0, v0000020dba164da0_0;
E_0000020dba068040/1 .event anyedge, v0000020dba163fe0_0, v0000020dba164800_0, v0000020dba163900_0, v0000020dba163040_0;
E_0000020dba068040 .event/or E_0000020dba068040/0, E_0000020dba068040/1;
L_0000020dba267580 .part L_0000020dba266360, 0, 23;
L_0000020dba265dc0 .concat [ 23 1 0 0], L_0000020dba267580, L_0000020dba1fa898;
L_0000020dba267620 .part L_0000020dba1fa9b8, 0, 23;
L_0000020dba265460 .concat [ 23 1 0 0], L_0000020dba267620, L_0000020dba1fa8e0;
L_0000020dba2660e0 .part L_0000020dba266360, 23, 8;
L_0000020dba265e60 .part L_0000020dba1fa9b8, 23, 8;
L_0000020dba265500 .part L_0000020dba266360, 31, 1;
L_0000020dba265f00 .part L_0000020dba1fa9b8, 31, 1;
L_0000020dba266180 .concat [ 23 8 1 0], v0000020dba163d60_0, v0000020dba163a40_0, v0000020dba163220_0;
S_0000020dba15cd70 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067e00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1634a0_0 .net "A", 31 0, L_0000020dba269b00;  1 drivers
v0000020dba1630e0_0 .net "A_Exponent", 7 0, L_0000020dba267d00;  1 drivers
v0000020dba165340_0 .net "A_Mantissa", 23 0, L_0000020dba268ca0;  1 drivers
v0000020dba165480_0 .net "A_sign", 0 0, L_0000020dba268160;  1 drivers
v0000020dba164bc0_0 .net "B", 31 0, v0000020dba1671e0_0;  1 drivers
v0000020dba1655c0_0 .net "B_Exponent", 7 0, L_0000020dba2691a0;  1 drivers
v0000020dba164e40_0 .net "B_Mantissa", 23 0, L_0000020dba2687a0;  1 drivers
v0000020dba164ee0_0 .net "B_sign", 0 0, L_0000020dba267f80;  1 drivers
v0000020dba1673c0_0 .var "Exponent", 7 0;
v0000020dba165d40_0 .var "Mantissa", 22 0;
v0000020dba167820_0 .var "Sign", 0 0;
v0000020dba1658e0_0 .var "Temp_Exponent", 8 0;
v0000020dba1664c0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fabb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba166100_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fabb0;  1 drivers
v0000020dba167be0_0 .net *"_ivl_3", 22 0, L_0000020dba267e40;  1 drivers
L_0000020dba1fabf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1661a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fabf8;  1 drivers
v0000020dba166920_0 .net *"_ivl_9", 22 0, L_0000020dba2680c0;  1 drivers
v0000020dba1666a0_0 .net "result", 31 0, L_0000020dba2688e0;  alias, 1 drivers
E_0000020dba067840/0 .event anyedge, v0000020dba1630e0_0, v0000020dba1655c0_0, v0000020dba165340_0, v0000020dba164e40_0;
E_0000020dba067840/1 .event anyedge, v0000020dba1664c0_0, v0000020dba1658e0_0, v0000020dba165480_0, v0000020dba164ee0_0;
E_0000020dba067840 .event/or E_0000020dba067840/0, E_0000020dba067840/1;
L_0000020dba267e40 .part L_0000020dba269b00, 0, 23;
L_0000020dba268ca0 .concat [ 23 1 0 0], L_0000020dba267e40, L_0000020dba1fabb0;
L_0000020dba2680c0 .part v0000020dba1671e0_0, 0, 23;
L_0000020dba2687a0 .concat [ 23 1 0 0], L_0000020dba2680c0, L_0000020dba1fabf8;
L_0000020dba267d00 .part L_0000020dba269b00, 23, 8;
L_0000020dba2691a0 .part v0000020dba1671e0_0, 23, 8;
L_0000020dba268160 .part L_0000020dba269b00, 31, 1;
L_0000020dba267f80 .part v0000020dba1671e0_0, 31, 1;
L_0000020dba2688e0 .concat [ 23 8 1 0], v0000020dba165d40_0, v0000020dba1673c0_0, v0000020dba167820_0;
S_0000020dba15d3b0 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067ec0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba166880_0 .net "A", 31 0, v0000020dba1671e0_0;  alias, 1 drivers
v0000020dba165c00_0 .net "A_Exponent", 7 0, L_0000020dba269ec0;  1 drivers
v0000020dba165ca0_0 .net "A_Mantissa", 23 0, L_0000020dba267ee0;  1 drivers
v0000020dba166c40_0 .net "A_sign", 0 0, L_0000020dba268a20;  1 drivers
v0000020dba167c80_0 .net "B", 31 0, v0000020dba165660_0;  alias, 1 drivers
v0000020dba165e80_0 .net "B_Exponent", 7 0, L_0000020dba2697e0;  1 drivers
v0000020dba167a00_0 .net "B_Mantissa", 23 0, L_0000020dba269740;  1 drivers
v0000020dba165f20_0 .net "B_sign", 0 0, L_0000020dba269e20;  1 drivers
v0000020dba165de0_0 .var "Exponent", 7 0;
v0000020dba165fc0_0 .var "Mantissa", 22 0;
v0000020dba167d20_0 .var "Sign", 0 0;
v0000020dba166560_0 .var "Temp_Exponent", 8 0;
v0000020dba167780_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fae38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1669c0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fae38;  1 drivers
v0000020dba166060_0 .net *"_ivl_3", 22 0, L_0000020dba267b20;  1 drivers
L_0000020dba1fae80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba166240_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fae80;  1 drivers
v0000020dba166d80_0 .net *"_ivl_9", 22 0, L_0000020dba269380;  1 drivers
v0000020dba167e60_0 .net "result", 31 0, L_0000020dba268c00;  alias, 1 drivers
E_0000020dba067500/0 .event anyedge, v0000020dba165c00_0, v0000020dba165e80_0, v0000020dba165ca0_0, v0000020dba167a00_0;
E_0000020dba067500/1 .event anyedge, v0000020dba167780_0, v0000020dba166560_0, v0000020dba166c40_0, v0000020dba165f20_0;
E_0000020dba067500 .event/or E_0000020dba067500/0, E_0000020dba067500/1;
L_0000020dba267b20 .part v0000020dba1671e0_0, 0, 23;
L_0000020dba267ee0 .concat [ 23 1 0 0], L_0000020dba267b20, L_0000020dba1fae38;
L_0000020dba269380 .part v0000020dba165660_0, 0, 23;
L_0000020dba269740 .concat [ 23 1 0 0], L_0000020dba269380, L_0000020dba1fae80;
L_0000020dba269ec0 .part v0000020dba1671e0_0, 23, 8;
L_0000020dba2697e0 .part v0000020dba165660_0, 23, 8;
L_0000020dba268a20 .part v0000020dba1671e0_0, 31, 1;
L_0000020dba269e20 .part v0000020dba165660_0, 31, 1;
L_0000020dba268c00 .concat [ 23 8 1 0], v0000020dba165fc0_0, v0000020dba165de0_0, v0000020dba167d20_0;
S_0000020dba15d090 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba15c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067680 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1678c0_0 .net "A", 31 0, L_0000020dba265b40;  alias, 1 drivers
v0000020dba166600_0 .net "A_Exponent", 7 0, L_0000020dba269240;  1 drivers
v0000020dba165980_0 .net "A_Mantissa", 23 0, L_0000020dba268de0;  1 drivers
v0000020dba166a60_0 .net "A_sign", 0 0, L_0000020dba269ce0;  1 drivers
v0000020dba167960_0 .net "B", 31 0, L_0000020dba269100;  1 drivers
v0000020dba166ba0_0 .net "B_Exponent", 7 0, L_0000020dba269ba0;  1 drivers
v0000020dba167500_0 .net "B_Mantissa", 23 0, L_0000020dba267da0;  1 drivers
v0000020dba165ac0_0 .net "B_sign", 0 0, L_0000020dba269d80;  1 drivers
v0000020dba166ce0_0 .var "Exponent", 7 0;
v0000020dba167140_0 .var "Mantissa", 22 0;
v0000020dba166740_0 .var "Sign", 0 0;
v0000020dba166b00_0 .var "Temp_Exponent", 8 0;
v0000020dba166e20_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1faec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1662e0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1faec8;  1 drivers
v0000020dba167640_0 .net *"_ivl_3", 22 0, L_0000020dba268840;  1 drivers
L_0000020dba1faf10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba167dc0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1faf10;  1 drivers
v0000020dba166380_0 .net *"_ivl_9", 22 0, L_0000020dba269a60;  1 drivers
v0000020dba166420_0 .net "result", 31 0, L_0000020dba268200;  alias, 1 drivers
E_0000020dba068180/0 .event anyedge, v0000020dba166600_0, v0000020dba166ba0_0, v0000020dba165980_0, v0000020dba167500_0;
E_0000020dba068180/1 .event anyedge, v0000020dba166e20_0, v0000020dba166b00_0, v0000020dba166a60_0, v0000020dba165ac0_0;
E_0000020dba068180 .event/or E_0000020dba068180/0, E_0000020dba068180/1;
L_0000020dba268840 .part L_0000020dba265b40, 0, 23;
L_0000020dba268de0 .concat [ 23 1 0 0], L_0000020dba268840, L_0000020dba1faec8;
L_0000020dba269a60 .part L_0000020dba269100, 0, 23;
L_0000020dba267da0 .concat [ 23 1 0 0], L_0000020dba269a60, L_0000020dba1faf10;
L_0000020dba269240 .part L_0000020dba265b40, 23, 8;
L_0000020dba269ba0 .part L_0000020dba269100, 23, 8;
L_0000020dba269ce0 .part L_0000020dba265b40, 31, 1;
L_0000020dba269d80 .part L_0000020dba269100, 31, 1;
L_0000020dba268200 .concat [ 23 8 1 0], v0000020dba167140_0, v0000020dba166ce0_0, v0000020dba166740_0;
S_0000020dba15c410 .scope module, "M1" "ieee754_multiplier" 5 318, 5 122 0, S_0000020dba15cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0673c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba16a5c0_0 .net "A", 31 0, v0000020dba15e720_0;  alias, 1 drivers
v0000020dba168a40_0 .net "A_Exponent", 7 0, L_0000020dba266ae0;  1 drivers
v0000020dba16a200_0 .net "A_Mantissa", 23 0, L_0000020dba266900;  1 drivers
v0000020dba168360_0 .net "A_sign", 0 0, L_0000020dba266680;  1 drivers
v0000020dba169ee0_0 .net "B", 31 0, v0000020dba16b240_0;  1 drivers
v0000020dba16a480_0 .net "B_Exponent", 7 0, L_0000020dba267300;  1 drivers
v0000020dba16a700_0 .net "B_Mantissa", 23 0, L_0000020dba2671c0;  1 drivers
v0000020dba1694e0_0 .net "B_sign", 0 0, L_0000020dba266b80;  1 drivers
v0000020dba169580_0 .var "Exponent", 7 0;
v0000020dba168ae0_0 .var "Mantissa", 22 0;
v0000020dba169080_0 .var "Sign", 0 0;
v0000020dba168400_0 .var "Temp_Exponent", 8 0;
v0000020dba169b20_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fa610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba169da0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa610;  1 drivers
v0000020dba169620_0 .net *"_ivl_3", 22 0, L_0000020dba267260;  1 drivers
L_0000020dba1fa658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16a520_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa658;  1 drivers
v0000020dba16a020_0 .net *"_ivl_9", 22 0, L_0000020dba2662c0;  1 drivers
v0000020dba168680_0 .net "result", 31 0, L_0000020dba265b40;  alias, 1 drivers
E_0000020dba067bc0/0 .event anyedge, v0000020dba168a40_0, v0000020dba16a480_0, v0000020dba16a200_0, v0000020dba16a700_0;
E_0000020dba067bc0/1 .event anyedge, v0000020dba169b20_0, v0000020dba168400_0, v0000020dba168360_0, v0000020dba1694e0_0;
E_0000020dba067bc0 .event/or E_0000020dba067bc0/0, E_0000020dba067bc0/1;
L_0000020dba267260 .part v0000020dba15e720_0, 0, 23;
L_0000020dba266900 .concat [ 23 1 0 0], L_0000020dba267260, L_0000020dba1fa610;
L_0000020dba2662c0 .part v0000020dba16b240_0, 0, 23;
L_0000020dba2671c0 .concat [ 23 1 0 0], L_0000020dba2662c0, L_0000020dba1fa658;
L_0000020dba266ae0 .part v0000020dba15e720_0, 23, 8;
L_0000020dba267300 .part v0000020dba16b240_0, 23, 8;
L_0000020dba266680 .part v0000020dba15e720_0, 31, 1;
L_0000020dba266b80 .part v0000020dba16b240_0, 31, 1;
L_0000020dba265b40 .concat [ 23 8 1 0], v0000020dba168ae0_0, v0000020dba169580_0, v0000020dba169080_0;
S_0000020dba15d220 .scope module, "M2" "ieee754_multiplier" 5 330, 5 122 0, S_0000020dba15cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067240 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba16a660_0 .net "A", 31 0, v0000020dba144d80_0;  alias, 1 drivers
v0000020dba1684a0_0 .net "A_Exponent", 7 0, L_0000020dba2678a0;  1 drivers
v0000020dba169300_0 .net "A_Mantissa", 23 0, L_0000020dba266040;  1 drivers
v0000020dba16a2a0_0 .net "A_sign", 0 0, L_0000020dba265280;  1 drivers
v0000020dba169e40_0 .net "B", 31 0, v0000020dba1698a0_0;  1 drivers
v0000020dba168fe0_0 .net "B_Exponent", 7 0, L_0000020dba267080;  1 drivers
v0000020dba168540_0 .net "B_Mantissa", 23 0, L_0000020dba2656e0;  1 drivers
v0000020dba169f80_0 .net "B_sign", 0 0, L_0000020dba2674e0;  1 drivers
v0000020dba1687c0_0 .var "Exponent", 7 0;
v0000020dba1685e0_0 .var "Mantissa", 22 0;
v0000020dba168720_0 .var "Sign", 0 0;
v0000020dba168860_0 .var "Temp_Exponent", 8 0;
v0000020dba168b80_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fa808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba169440_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa808;  1 drivers
v0000020dba167fa0_0 .net *"_ivl_3", 22 0, L_0000020dba266d60;  1 drivers
L_0000020dba1fa850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba168c20_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa850;  1 drivers
v0000020dba16a340_0 .net *"_ivl_9", 22 0, L_0000020dba265c80;  1 drivers
v0000020dba16a0c0_0 .net "result", 31 0, L_0000020dba267120;  alias, 1 drivers
E_0000020dba067580/0 .event anyedge, v0000020dba1684a0_0, v0000020dba168fe0_0, v0000020dba169300_0, v0000020dba168540_0;
E_0000020dba067580/1 .event anyedge, v0000020dba168b80_0, v0000020dba168860_0, v0000020dba16a2a0_0, v0000020dba169f80_0;
E_0000020dba067580 .event/or E_0000020dba067580/0, E_0000020dba067580/1;
L_0000020dba266d60 .part v0000020dba144d80_0, 0, 23;
L_0000020dba266040 .concat [ 23 1 0 0], L_0000020dba266d60, L_0000020dba1fa808;
L_0000020dba265c80 .part v0000020dba1698a0_0, 0, 23;
L_0000020dba2656e0 .concat [ 23 1 0 0], L_0000020dba265c80, L_0000020dba1fa850;
L_0000020dba2678a0 .part v0000020dba144d80_0, 23, 8;
L_0000020dba267080 .part v0000020dba1698a0_0, 23, 8;
L_0000020dba265280 .part v0000020dba144d80_0, 31, 1;
L_0000020dba2674e0 .part v0000020dba1698a0_0, 31, 1;
L_0000020dba267120 .concat [ 23 8 1 0], v0000020dba1685e0_0, v0000020dba1687c0_0, v0000020dba168720_0;
S_0000020dba15d540 .scope module, "M1" "ieee754_multiplier" 4 414, 5 122 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067c40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba16bba0_0 .net "A", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba16bf60_0 .net "A_Exponent", 7 0, L_0000020dba26d980;  1 drivers
v0000020dba16bce0_0 .net "A_Mantissa", 23 0, L_0000020dba26e1a0;  1 drivers
v0000020dba16c140_0 .net "A_sign", 0 0, L_0000020dba26e7e0;  1 drivers
v0000020dba16b380_0 .net "B", 31 0, v0000020dba15f8a0_0;  alias, 1 drivers
v0000020dba16bc40_0 .net "B_Exponent", 7 0, L_0000020dba26e420;  1 drivers
v0000020dba16c1e0_0 .net "B_Mantissa", 23 0, L_0000020dba26f000;  1 drivers
v0000020dba16b420_0 .net "B_sign", 0 0, L_0000020dba26cbc0;  1 drivers
v0000020dba16c640_0 .var "Exponent", 7 0;
v0000020dba16b100_0 .var "Mantissa", 22 0;
v0000020dba16ac00_0 .var "Sign", 0 0;
v0000020dba16b1a0_0 .var "Temp_Exponent", 8 0;
v0000020dba16ba60_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16b4c0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb810;  1 drivers
v0000020dba16cbe0_0 .net *"_ivl_3", 22 0, L_0000020dba26dd40;  1 drivers
L_0000020dba1fb858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16c6e0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb858;  1 drivers
v0000020dba16c460_0 .net *"_ivl_9", 22 0, L_0000020dba26e600;  1 drivers
v0000020dba16ce60_0 .net "result", 31 0, L_0000020dba26d840;  alias, 1 drivers
E_0000020dba068080/0 .event anyedge, v0000020dba16bf60_0, v0000020dba16bc40_0, v0000020dba16bce0_0, v0000020dba16c1e0_0;
E_0000020dba068080/1 .event anyedge, v0000020dba16ba60_0, v0000020dba16b1a0_0, v0000020dba16c140_0, v0000020dba16b420_0;
E_0000020dba068080 .event/or E_0000020dba068080/0, E_0000020dba068080/1;
L_0000020dba26dd40 .part o0000020dba0f1828, 0, 23;
L_0000020dba26e1a0 .concat [ 23 1 0 0], L_0000020dba26dd40, L_0000020dba1fb810;
L_0000020dba26e600 .part v0000020dba15f8a0_0, 0, 23;
L_0000020dba26f000 .concat [ 23 1 0 0], L_0000020dba26e600, L_0000020dba1fb858;
L_0000020dba26d980 .part o0000020dba0f1828, 23, 8;
L_0000020dba26e420 .part v0000020dba15f8a0_0, 23, 8;
L_0000020dba26e7e0 .part o0000020dba0f1828, 31, 1;
L_0000020dba26cbc0 .part v0000020dba15f8a0_0, 31, 1;
L_0000020dba26d840 .concat [ 23 8 1 0], v0000020dba16b100_0, v0000020dba16c640_0, v0000020dba16ac00_0;
S_0000020dba15d860 .scope module, "M2" "ieee754_multiplier" 4 420, 5 122 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067cc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba16b6a0_0 .net "A", 31 0, L_0000020dba26d840;  alias, 1 drivers
v0000020dba16c280_0 .net "A_Exponent", 7 0, L_0000020dba26d020;  1 drivers
v0000020dba16b880_0 .net "A_Mantissa", 23 0, L_0000020dba26ec40;  1 drivers
v0000020dba16be20_0 .net "A_sign", 0 0, L_0000020dba26c9e0;  1 drivers
v0000020dba16c780_0 .net "B", 31 0, L_0000020dba26dfc0;  alias, 1 drivers
v0000020dba16c320_0 .net "B_Exponent", 7 0, L_0000020dba26d3e0;  1 drivers
v0000020dba16aa20_0 .net "B_Mantissa", 23 0, L_0000020dba26cc60;  1 drivers
v0000020dba16a980_0 .net "B_sign", 0 0, L_0000020dba26da20;  1 drivers
v0000020dba16b920_0 .var "Exponent", 7 0;
v0000020dba16b560_0 .var "Mantissa", 22 0;
v0000020dba16cc80_0 .var "Sign", 0 0;
v0000020dba16bb00_0 .var "Temp_Exponent", 8 0;
v0000020dba16b600_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fb8a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16c000_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fb8a0;  1 drivers
v0000020dba16c820_0 .net *"_ivl_3", 22 0, L_0000020dba26e2e0;  1 drivers
L_0000020dba1fb8e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16c3c0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fb8e8;  1 drivers
v0000020dba16c500_0 .net *"_ivl_9", 22 0, L_0000020dba26ef60;  1 drivers
v0000020dba16aac0_0 .net "result", 31 0, L_0000020dba26d7a0;  alias, 1 drivers
E_0000020dba067480/0 .event anyedge, v0000020dba16c280_0, v0000020dba16c320_0, v0000020dba16b880_0, v0000020dba16aa20_0;
E_0000020dba067480/1 .event anyedge, v0000020dba16b600_0, v0000020dba16bb00_0, v0000020dba16be20_0, v0000020dba16a980_0;
E_0000020dba067480 .event/or E_0000020dba067480/0, E_0000020dba067480/1;
L_0000020dba26e2e0 .part L_0000020dba26d840, 0, 23;
L_0000020dba26ec40 .concat [ 23 1 0 0], L_0000020dba26e2e0, L_0000020dba1fb8a0;
L_0000020dba26ef60 .part L_0000020dba26dfc0, 0, 23;
L_0000020dba26cc60 .concat [ 23 1 0 0], L_0000020dba26ef60, L_0000020dba1fb8e8;
L_0000020dba26d020 .part L_0000020dba26d840, 23, 8;
L_0000020dba26d3e0 .part L_0000020dba26dfc0, 23, 8;
L_0000020dba26c9e0 .part L_0000020dba26d840, 31, 1;
L_0000020dba26da20 .part L_0000020dba26dfc0, 31, 1;
L_0000020dba26d7a0 .concat [ 23 8 1 0], v0000020dba16b560_0, v0000020dba16b920_0, v0000020dba16cc80_0;
S_0000020dba15db80 .scope module, "Z" "Z" 4 384, 4 21 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba067700 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba15e9a0_0 .net "A1_Z", 31 0, v0000020dba16dae0_0;  1 drivers
v0000020dba15e220_0 .net "A2_OUT", 31 0, v0000020dba15e540_0;  1 drivers
v0000020dba15e2c0_0 .net "M1_A1", 31 0, L_0000020dba1db6c0;  1 drivers
v0000020dba160200_0 .var "Z", 31 0;
v0000020dba160700_0 .net "bias", 31 0, v0000020dba161100_0;  1 drivers
v0000020dba15e900_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba15e5e0_0 .net "enable", 0 0, v0000020dba160a20_0;  1 drivers
v0000020dba15f3a0_0 .var "index", 31 0;
v0000020dba15ed60_0 .net "neuron_input", 31 0, v0000020dba15f8a0_0;  alias, 1 drivers
L_0000020dba1fa5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba15eea0_0 .net "reset", 0 0, L_0000020dba1fa5c8;  1 drivers
v0000020dba15e720_0 .var "result", 31 0;
v0000020dba15efe0_0 .net "weight", 31 0, v0000020dba15e7c0_0;  alias, 1 drivers
S_0000020dba15bf60 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba15db80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0678c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba16af20_0 .net "A", 31 0, v0000020dba160200_0;  1 drivers
v0000020dba16cdc0_0 .net "A_Exponent", 7 0, L_0000020dba2653c0;  1 drivers
v0000020dba16ab60_0 .net "A_Mantissa", 23 0, L_0000020dba1dacc0;  1 drivers
v0000020dba16c8c0_0 .net "A_sign", 0 0, L_0000020dba265960;  1 drivers
v0000020dba16aca0_0 .var "A_swap", 31 0;
v0000020dba16b7e0_0 .net "B", 31 0, L_0000020dba1db6c0;  alias, 1 drivers
v0000020dba16b9c0_0 .net "B_Exponent", 7 0, L_0000020dba2669a0;  1 drivers
v0000020dba16c0a0_0 .net "B_Mantissa", 23 0, L_0000020dba265fa0;  1 drivers
v0000020dba16ae80_0 .var "B_shifted_mantissa", 23 0;
v0000020dba16cd20_0 .net "B_sign", 0 0, L_0000020dba265780;  1 drivers
v0000020dba16c5a0_0 .var "B_swap", 31 0;
v0000020dba16a840_0 .var "Exponent", 7 0;
v0000020dba16c960_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fa388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16ca00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa388;  1 drivers
L_0000020dba1fa418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba16caa0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fa418;  1 drivers
v0000020dba16cb40_0 .net *"_ivl_23", 30 0, L_0000020dba266a40;  1 drivers
L_0000020dba1fa460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba16ad40_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa460;  1 drivers
v0000020dba16ade0_0 .net *"_ivl_29", 30 0, L_0000020dba2676c0;  1 drivers
v0000020dba16d680_0 .net *"_ivl_3", 22 0, L_0000020dba1dab80;  1 drivers
L_0000020dba1fa3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba16db80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa3d0;  1 drivers
v0000020dba16d720_0 .net *"_ivl_9", 22 0, L_0000020dba1daea0;  1 drivers
v0000020dba16da40_0 .var "carry", 0 0;
v0000020dba16de00_0 .net "comp", 0 0, v0000020dba16a7a0_0;  1 drivers
v0000020dba16d2c0_0 .var "diff_Exponent", 7 0;
v0000020dba16d0e0_0 .var/i "i", 31 0;
v0000020dba16dae0_0 .var "result", 31 0;
E_0000020dba067dc0/0 .event anyedge, v0000020dba16a7a0_0, v0000020dba16af20_0, v0000020dba16b7e0_0, v0000020dba16cdc0_0;
E_0000020dba067dc0/1 .event anyedge, v0000020dba16b9c0_0, v0000020dba16c0a0_0, v0000020dba16d2c0_0, v0000020dba16c8c0_0;
E_0000020dba067dc0/2 .event anyedge, v0000020dba16cd20_0, v0000020dba16ab60_0, v0000020dba16ae80_0, v0000020dba16da40_0;
E_0000020dba067dc0/3 .event anyedge, v0000020dba16c960_0, v0000020dba16a840_0;
E_0000020dba067dc0 .event/or E_0000020dba067dc0/0, E_0000020dba067dc0/1, E_0000020dba067dc0/2, E_0000020dba067dc0/3;
L_0000020dba1dab80 .part v0000020dba16aca0_0, 0, 23;
L_0000020dba1dacc0 .concat [ 23 1 0 0], L_0000020dba1dab80, L_0000020dba1fa388;
L_0000020dba1daea0 .part v0000020dba16c5a0_0, 0, 23;
L_0000020dba265fa0 .concat [ 23 1 0 0], L_0000020dba1daea0, L_0000020dba1fa3d0;
L_0000020dba2653c0 .part v0000020dba16aca0_0, 23, 8;
L_0000020dba2669a0 .part v0000020dba16c5a0_0, 23, 8;
L_0000020dba265960 .part v0000020dba16aca0_0, 31, 1;
L_0000020dba265780 .part v0000020dba16c5a0_0, 31, 1;
L_0000020dba266a40 .part v0000020dba160200_0, 0, 31;
L_0000020dba265820 .concat [ 31 1 0 0], L_0000020dba266a40, L_0000020dba1fa418;
L_0000020dba2676c0 .part L_0000020dba1db6c0, 0, 31;
L_0000020dba2658c0 .concat [ 31 1 0 0], L_0000020dba2676c0, L_0000020dba1fa460;
S_0000020dba16fba0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba15bf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba16cf00_0 .net "A", 31 0, L_0000020dba265820;  1 drivers
v0000020dba16b740_0 .net "B", 31 0, L_0000020dba2658c0;  1 drivers
v0000020dba16a7a0_0 .var "result", 0 0;
E_0000020dba0680c0 .event anyedge, v0000020dba16cf00_0, v0000020dba16b740_0, v0000020dba16a7a0_0;
S_0000020dba16ed90 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba15db80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba067980 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba16d220_0 .net "A", 31 0, v0000020dba160200_0;  alias, 1 drivers
v0000020dba16cfa0_0 .net "A_Exponent", 7 0, L_0000020dba266f40;  1 drivers
v0000020dba16dd60_0 .net "A_Mantissa", 23 0, L_0000020dba267760;  1 drivers
v0000020dba16dc20_0 .net "A_sign", 0 0, L_0000020dba2664a0;  1 drivers
v0000020dba16d180_0 .var "A_swap", 31 0;
v0000020dba16d5e0_0 .net "B", 31 0, v0000020dba161100_0;  alias, 1 drivers
v0000020dba16d360_0 .net "B_Exponent", 7 0, L_0000020dba266e00;  1 drivers
v0000020dba16d400_0 .net "B_Mantissa", 23 0, L_0000020dba265aa0;  1 drivers
v0000020dba16d040_0 .var "B_shifted_mantissa", 23 0;
v0000020dba16d4a0_0 .net "B_sign", 0 0, L_0000020dba265a00;  1 drivers
v0000020dba16d540_0 .var "B_swap", 31 0;
v0000020dba16d860_0 .var "Exponent", 7 0;
v0000020dba16d900_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fa4a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba160020_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa4a8;  1 drivers
L_0000020dba1fa538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba15f9e0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fa538;  1 drivers
v0000020dba15f1c0_0 .net *"_ivl_23", 30 0, L_0000020dba266720;  1 drivers
L_0000020dba1fa580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1600c0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa580;  1 drivers
v0000020dba1603e0_0 .net *"_ivl_29", 30 0, L_0000020dba2667c0;  1 drivers
v0000020dba15f760_0 .net *"_ivl_3", 22 0, L_0000020dba265140;  1 drivers
L_0000020dba1fa4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba15e860_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa4f0;  1 drivers
v0000020dba15e400_0 .net *"_ivl_9", 22 0, L_0000020dba265640;  1 drivers
v0000020dba15fee0_0 .var "carry", 0 0;
v0000020dba15ee00_0 .net "comp", 0 0, v0000020dba16d9a0_0;  1 drivers
v0000020dba15f260_0 .var "diff_Exponent", 7 0;
v0000020dba15f300_0 .var/i "i", 31 0;
v0000020dba15e540_0 .var "result", 31 0;
E_0000020dba069040/0 .event anyedge, v0000020dba16d9a0_0, v0000020dba16af20_0, v0000020dba16d5e0_0, v0000020dba16cfa0_0;
E_0000020dba069040/1 .event anyedge, v0000020dba16d360_0, v0000020dba16d400_0, v0000020dba15f260_0, v0000020dba16dc20_0;
E_0000020dba069040/2 .event anyedge, v0000020dba16d4a0_0, v0000020dba16dd60_0, v0000020dba16d040_0, v0000020dba15fee0_0;
E_0000020dba069040/3 .event anyedge, v0000020dba16d900_0, v0000020dba16d860_0;
E_0000020dba069040 .event/or E_0000020dba069040/0, E_0000020dba069040/1, E_0000020dba069040/2, E_0000020dba069040/3;
L_0000020dba265140 .part v0000020dba16d180_0, 0, 23;
L_0000020dba267760 .concat [ 23 1 0 0], L_0000020dba265140, L_0000020dba1fa4a8;
L_0000020dba265640 .part v0000020dba16d540_0, 0, 23;
L_0000020dba265aa0 .concat [ 23 1 0 0], L_0000020dba265640, L_0000020dba1fa4f0;
L_0000020dba266f40 .part v0000020dba16d180_0, 23, 8;
L_0000020dba266e00 .part v0000020dba16d540_0, 23, 8;
L_0000020dba2664a0 .part v0000020dba16d180_0, 31, 1;
L_0000020dba265a00 .part v0000020dba16d540_0, 31, 1;
L_0000020dba266720 .part v0000020dba160200_0, 0, 31;
L_0000020dba267800 .concat [ 31 1 0 0], L_0000020dba266720, L_0000020dba1fa538;
L_0000020dba2667c0 .part v0000020dba161100_0, 0, 31;
L_0000020dba265be0 .concat [ 31 1 0 0], L_0000020dba2667c0, L_0000020dba1fa580;
S_0000020dba16e430 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba16ed90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba16d7c0_0 .net "A", 31 0, L_0000020dba267800;  1 drivers
v0000020dba16dcc0_0 .net "B", 31 0, L_0000020dba265be0;  1 drivers
v0000020dba16d9a0_0 .var "result", 0 0;
E_0000020dba0682c0 .event anyedge, v0000020dba16d7c0_0, v0000020dba16dcc0_0, v0000020dba16d9a0_0;
S_0000020dba16e5c0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba15db80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068380 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba15ea40_0 .net "A", 31 0, v0000020dba15e7c0_0;  alias, 1 drivers
v0000020dba15f620_0 .net "A_Exponent", 7 0, L_0000020dba1db120;  1 drivers
v0000020dba15fc60_0 .net "A_Mantissa", 23 0, L_0000020dba1dc200;  1 drivers
v0000020dba160660_0 .net "A_sign", 0 0, L_0000020dba1dc7a0;  1 drivers
v0000020dba15fd00_0 .net "B", 31 0, v0000020dba15f8a0_0;  alias, 1 drivers
v0000020dba15ef40_0 .net "B_Exponent", 7 0, L_0000020dba1da540;  1 drivers
v0000020dba160340_0 .net "B_Mantissa", 23 0, L_0000020dba1dc660;  1 drivers
v0000020dba15fda0_0 .net "B_sign", 0 0, L_0000020dba1db260;  1 drivers
v0000020dba160520_0 .var "Exponent", 7 0;
v0000020dba15e360_0 .var "Mantissa", 22 0;
v0000020dba1605c0_0 .var "Sign", 0 0;
v0000020dba15f940_0 .var "Temp_Exponent", 8 0;
v0000020dba15f120_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fa2f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1602a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa2f8;  1 drivers
v0000020dba15ff80_0 .net *"_ivl_3", 22 0, L_0000020dba1dc520;  1 drivers
L_0000020dba1fa340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba15e4a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa340;  1 drivers
v0000020dba160480_0 .net *"_ivl_9", 22 0, L_0000020dba1da4a0;  1 drivers
v0000020dba160160_0 .net "result", 31 0, L_0000020dba1db6c0;  alias, 1 drivers
E_0000020dba068980/0 .event anyedge, v0000020dba15f620_0, v0000020dba15ef40_0, v0000020dba15fc60_0, v0000020dba160340_0;
E_0000020dba068980/1 .event anyedge, v0000020dba15f120_0, v0000020dba15f940_0, v0000020dba160660_0, v0000020dba15fda0_0;
E_0000020dba068980 .event/or E_0000020dba068980/0, E_0000020dba068980/1;
L_0000020dba1dc520 .part v0000020dba15e7c0_0, 0, 23;
L_0000020dba1dc200 .concat [ 23 1 0 0], L_0000020dba1dc520, L_0000020dba1fa2f8;
L_0000020dba1da4a0 .part v0000020dba15f8a0_0, 0, 23;
L_0000020dba1dc660 .concat [ 23 1 0 0], L_0000020dba1da4a0, L_0000020dba1fa340;
L_0000020dba1db120 .part v0000020dba15e7c0_0, 23, 8;
L_0000020dba1da540 .part v0000020dba15f8a0_0, 23, 8;
L_0000020dba1dc7a0 .part v0000020dba15e7c0_0, 31, 1;
L_0000020dba1db260 .part v0000020dba15f8a0_0, 31, 1;
L_0000020dba1db6c0 .concat [ 23 8 1 0], v0000020dba15e360_0, v0000020dba160520_0, v0000020dba1605c0_0;
S_0000020dba16ec00 .scope module, "mem" "memory_parametrized" 4 374, 2 33 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba067d00 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba15e680_0 .net "address", 1 0, v0000020dba1623c0_0;  1 drivers
v0000020dba15dfa0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba15fe40_0 .var/i "i", 31 0;
v0000020dba15f800 .array "mem", 3 0, 31 0;
v0000020dba15e7c0_0 .var "read_data", 31 0;
o0000020dba0f31d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba15eae0_0 .net "reset", 0 0, o0000020dba0f31d8;  0 drivers
v0000020dba15e040_0 .net "write_data", 31 0, v0000020dba14c9e0_0;  alias, 1 drivers
v0000020dba15eb80_0 .net "write_enable", 0 0, v0000020dba162960_0;  1 drivers
E_0000020dba068400 .event anyedge, v0000020dba15e680_0;
S_0000020dba16ef20 .scope module, "mux" "multiplexer_parametrized" 4 366, 2 1 0, S_0000020dba158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e25900 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e25938 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba15e0e0_0 .net "in", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba15f8a0_0 .var "out", 31 0;
v0000020dba15f080_0 .net "sel", 1 0, v0000020dba1623c0_0;  alias, 1 drivers
E_0000020dba068ec0 .event anyedge, v0000020dba15e680_0, v0000020dba15e0e0_0;
S_0000020dba16e750 .scope module, "sn2" "softmax_neuron" 3 140, 4 332 0, S_0000020dba04c100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_0000020dba068480 .param/l "NUM_INPUTS" 0 4 332, +C4<00000000000000000000000000000100>;
L_0000020dba0d5770 .functor BUFZ 32, v0000020dba1a2030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dba1a6ef0_0 .net "A1_MEM", 31 0, v0000020dba1620a0_0;  1 drivers
v0000020dba1a5af0_0 .net "D1_OUT", 31 0, v0000020dba1968e0_0;  1 drivers
v0000020dba1a5b90_0 .net "E1_D1", 31 0, v0000020dba1a2030_0;  1 drivers
v0000020dba1a5190_0 .net "M1_M2", 31 0, L_0000020dba277520;  1 drivers
v0000020dba1a5d70_0 .net "M2_A1", 31 0, L_0000020dba2772a0;  1 drivers
v0000020dba1a55f0_0 .net "MEM_OUT", 31 0, v0000020dba1a4dd0_0;  1 drivers
v0000020dba1a4e70_0 .net "MUX_OUT", 31 0, v0000020dba1a5050_0;  1 drivers
v0000020dba1a5c30_0 .net "Z_E1", 31 0, v0000020dba1a4fb0_0;  1 drivers
v0000020dba1a5730_0 .var "a", 31 0;
v0000020dba1a6950_0 .net "alpha", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba1a50f0_0 .var "bias", 31 0;
v0000020dba1a4f10_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1a6590_0 .var "data_counter", 1 0;
v0000020dba1a4a10_0 .net "deltafunction_value", 31 0, L_0000020dba278c40;  1 drivers
v0000020dba1a6d10_0 .var "enable_Z", 0 0;
v0000020dba1a63b0_0 .var "enable_d1", 0 0;
v0000020dba1a6630_0 .net "exp", 31 0, L_0000020dba0d5770;  alias, 1 drivers
v0000020dba1a4bf0_0 .net "exp_sum", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba1a5230_0 .net "inputdata", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba1a6db0_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba1a66d0_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba1a4ab0_0 .net "neuron_enable", 0 0, o0000020dba0f34d8;  alias, 0 drivers
v0000020dba1a64f0_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba1a5f50_0 .net "neuron_state", 1 0, o0000020dba0f3538;  alias, 0 drivers
v0000020dba1a6f90_0 .var "weight", 31 0;
v0000020dba1a59b0_0 .net "weight_memory_address", 1 0, o0000020dba0f3598;  alias, 0 drivers
v0000020dba1a5370_0 .var "write_enable", 0 0;
v0000020dba1a5e10_0 .var/i "z_counter", 31 0;
S_0000020dba16f0b0 .scope module, "A1" "ieee754_adder" 4 426, 5 61 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068b40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1614c0_0 .net "A", 31 0, v0000020dba1a4dd0_0;  alias, 1 drivers
v0000020dba1619c0_0 .net "A_Exponent", 7 0, L_0000020dba278d80;  1 drivers
v0000020dba1617e0_0 .net "A_Mantissa", 23 0, L_0000020dba2786a0;  1 drivers
v0000020dba162780_0 .net "A_sign", 0 0, L_0000020dba2777a0;  1 drivers
v0000020dba162500_0 .var "A_swap", 31 0;
v0000020dba161ec0_0 .net "B", 31 0, L_0000020dba2772a0;  alias, 1 drivers
v0000020dba1608e0_0 .net "B_Exponent", 7 0, L_0000020dba278880;  1 drivers
v0000020dba161d80_0 .net "B_Mantissa", 23 0, L_0000020dba277660;  1 drivers
v0000020dba161240_0 .var "B_shifted_mantissa", 23 0;
v0000020dba161380_0 .net "B_sign", 0 0, L_0000020dba2778e0;  1 drivers
v0000020dba160fc0_0 .var "B_swap", 31 0;
v0000020dba161880_0 .var "Exponent", 7 0;
v0000020dba161920_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fd088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba161420_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd088;  1 drivers
L_0000020dba1fd118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba160ca0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fd118;  1 drivers
v0000020dba161ba0_0 .net *"_ivl_23", 30 0, L_0000020dba276a80;  1 drivers
L_0000020dba1fd160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1628c0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fd160;  1 drivers
v0000020dba161c40_0 .net *"_ivl_29", 30 0, L_0000020dba276c60;  1 drivers
v0000020dba162f00_0 .net *"_ivl_3", 22 0, L_0000020dba277340;  1 drivers
L_0000020dba1fd0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba161e20_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd0d0;  1 drivers
v0000020dba161060_0 .net *"_ivl_9", 22 0, L_0000020dba278060;  1 drivers
v0000020dba161f60_0 .var "carry", 0 0;
v0000020dba1611a0_0 .net "comp", 0 0, v0000020dba162dc0_0;  1 drivers
v0000020dba162000_0 .var "diff_Exponent", 7 0;
v0000020dba1621e0_0 .var/i "i", 31 0;
v0000020dba1620a0_0 .var "result", 31 0;
E_0000020dba069180/0 .event anyedge, v0000020dba162dc0_0, v0000020dba1614c0_0, v0000020dba161ec0_0, v0000020dba1619c0_0;
E_0000020dba069180/1 .event anyedge, v0000020dba1608e0_0, v0000020dba161d80_0, v0000020dba162000_0, v0000020dba162780_0;
E_0000020dba069180/2 .event anyedge, v0000020dba161380_0, v0000020dba1617e0_0, v0000020dba161240_0, v0000020dba161f60_0;
E_0000020dba069180/3 .event anyedge, v0000020dba161920_0, v0000020dba161880_0;
E_0000020dba069180 .event/or E_0000020dba069180/0, E_0000020dba069180/1, E_0000020dba069180/2, E_0000020dba069180/3;
L_0000020dba277340 .part v0000020dba162500_0, 0, 23;
L_0000020dba2786a0 .concat [ 23 1 0 0], L_0000020dba277340, L_0000020dba1fd088;
L_0000020dba278060 .part v0000020dba160fc0_0, 0, 23;
L_0000020dba277660 .concat [ 23 1 0 0], L_0000020dba278060, L_0000020dba1fd0d0;
L_0000020dba278d80 .part v0000020dba162500_0, 23, 8;
L_0000020dba278880 .part v0000020dba160fc0_0, 23, 8;
L_0000020dba2777a0 .part v0000020dba162500_0, 31, 1;
L_0000020dba2778e0 .part v0000020dba160fc0_0, 31, 1;
L_0000020dba276a80 .part v0000020dba1a4dd0_0, 0, 31;
L_0000020dba278ce0 .concat [ 31 1 0 0], L_0000020dba276a80, L_0000020dba1fd118;
L_0000020dba276c60 .part L_0000020dba2772a0, 0, 31;
L_0000020dba278920 .concat [ 31 1 0 0], L_0000020dba276c60, L_0000020dba1fd160;
S_0000020dba16df80 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba16f0b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba161ce0_0 .net "A", 31 0, L_0000020dba278ce0;  1 drivers
v0000020dba160f20_0 .net "B", 31 0, L_0000020dba278920;  1 drivers
v0000020dba162dc0_0 .var "result", 0 0;
E_0000020dba0681c0 .event anyedge, v0000020dba161ce0_0, v0000020dba160f20_0, v0000020dba162dc0_0;
S_0000020dba16f240 .scope module, "D1" "ieee754_divider" 4 402, 5 180 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e25980 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_0000020db9e259b8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v0000020dba194ae0_0 .net "A", 31 0, v0000020dba1a2030_0;  alias, 1 drivers
v0000020dba1940e0_0 .net "A1_Xn", 31 0, v0000020dba191020_0;  1 drivers
v0000020dba1930a0_0 .net "A2_M3", 31 0, v0000020dba191840_0;  1 drivers
v0000020dba194cc0_0 .net "B", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba194180_0 .net "M1_A1", 31 0, L_0000020dba274f00;  1 drivers
v0000020dba195120_0 .net "M2_A2", 31 0, L_0000020dba275860;  1 drivers
v0000020dba195800_0 .net "M3_M4", 31 0, L_0000020dba277a20;  1 drivers
v0000020dba194220_0 .net "M4_OUT", 31 0, L_0000020dba276f80;  1 drivers
v0000020dba1951c0_0 .var "Xn", 31 0;
L_0000020dba1fcb30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1931e0_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fcb30;  1 drivers
v0000020dba193320_0 .net *"_ivl_17", 30 0, L_0000020dba275a40;  1 drivers
L_0000020dba1fc8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba193460_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fc8f0;  1 drivers
L_0000020dba1fcc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1942c0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fcc08;  1 drivers
L_0000020dba1fcc50 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba194900_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fcc50;  1 drivers
v0000020dba1949a0_0 .net *"_ivl_25", 22 0, L_0000020dba275ea0;  1 drivers
v0000020dba197240_0 .net *"_ivl_31", 0 0, L_0000020dba277980;  1 drivers
v0000020dba1974c0_0 .net *"_ivl_33", 0 0, L_0000020dba277160;  1 drivers
v0000020dba1972e0_0 .net *"_ivl_35", 30 0, L_0000020dba2773e0;  1 drivers
v0000020dba197e20_0 .net *"_ivl_39", 0 0, L_0000020dba277020;  1 drivers
L_0000020dba1fc938 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba197560_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fc938;  1 drivers
v0000020dba1965c0_0 .net *"_ivl_41", 7 0, L_0000020dba278560;  1 drivers
L_0000020dba1fcf20 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba196200_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1fcf20;  1 drivers
v0000020dba197ce0_0 .net *"_ivl_44", 7 0, L_0000020dba278ec0;  1 drivers
v0000020dba1962a0_0 .net *"_ivl_47", 7 0, L_0000020dba276da0;  1 drivers
v0000020dba196a20_0 .net *"_ivl_48", 7 0, L_0000020dba276b20;  1 drivers
v0000020dba196660_0 .net *"_ivl_51", 22 0, L_0000020dba278f60;  1 drivers
v0000020dba197a60_0 .net *"_ivl_7", 22 0, L_0000020dba274780;  1 drivers
v0000020dba196020_0 .var/i "clk", 31 0;
v0000020dba195da0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba195e40_0 .var "divider_counter", 2 0;
L_0000020dba1fc818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1979c0_0 .net "effective_enable", 0 0, L_0000020dba1fc818;  1 drivers
v0000020dba197600_0 .net "enable", 0 0, v0000020dba1a63b0_0;  1 drivers
v0000020dba1958a0_0 .var/i "index", 31 0;
v0000020dba1968e0_0 .var "result", 31 0;
L_0000020dba274780 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba2761c0 .concat [ 23 8 1 0], L_0000020dba274780, L_0000020dba1fc938, L_0000020dba1fc8f0;
L_0000020dba275a40 .part L_0000020dba274f00, 0, 31;
L_0000020dba274b40 .concat [ 31 1 0 0], L_0000020dba275a40, L_0000020dba1fcb30;
L_0000020dba275ea0 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba275900 .concat [ 23 8 1 0], L_0000020dba275ea0, L_0000020dba1fcc50, L_0000020dba1fcc08;
L_0000020dba277980 .part L_0000020dba275860, 31, 1;
L_0000020dba277160 .reduce/nor L_0000020dba277980;
L_0000020dba2773e0 .part L_0000020dba275860, 0, 31;
L_0000020dba278380 .concat [ 31 1 0 0], L_0000020dba2773e0, L_0000020dba277160;
L_0000020dba277020 .part v0000020dba1eec20_0, 31, 1;
L_0000020dba278560 .part L_0000020dba277a20, 23, 8;
L_0000020dba278ec0 .arith/sum 8, L_0000020dba278560, L_0000020dba1fcf20;
L_0000020dba276da0 .part v0000020dba1eec20_0, 23, 8;
L_0000020dba276b20 .arith/sub 8, L_0000020dba278ec0, L_0000020dba276da0;
L_0000020dba278f60 .part L_0000020dba277a20, 0, 23;
L_0000020dba277c00 .concat [ 23 8 1 0], L_0000020dba278f60, L_0000020dba276b20, L_0000020dba277020;
S_0000020dba16f3d0 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068ac0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fcae8 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba162a00_0 .net "A", 31 0, L_0000020dba1fcae8;  1 drivers
v0000020dba162320_0 .net "A_Exponent", 7 0, L_0000020dba275c20;  1 drivers
v0000020dba1625a0_0 .net "A_Mantissa", 23 0, L_0000020dba274140;  1 drivers
v0000020dba160b60_0 .net "A_sign", 0 0, L_0000020dba276300;  1 drivers
v0000020dba1626e0_0 .var "A_swap", 31 0;
v0000020dba162aa0_0 .net "B", 31 0, L_0000020dba274b40;  1 drivers
v0000020dba162be0_0 .net "B_Exponent", 7 0, L_0000020dba275540;  1 drivers
v0000020dba162e60_0 .net "B_Mantissa", 23 0, L_0000020dba274fa0;  1 drivers
v0000020dba1607a0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba160840_0 .net "B_sign", 0 0, L_0000020dba275680;  1 drivers
v0000020dba160980_0 .var "B_swap", 31 0;
v0000020dba160c00_0 .var "Exponent", 7 0;
v0000020dba160d40_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fc9c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba160de0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc9c8;  1 drivers
L_0000020dba1fca58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1917a0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fca58;  1 drivers
v0000020dba192560_0 .net *"_ivl_23", 30 0, L_0000020dba274320;  1 drivers
L_0000020dba1fcaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba192420_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fcaa0;  1 drivers
v0000020dba191de0_0 .net *"_ivl_29", 30 0, L_0000020dba275040;  1 drivers
v0000020dba1921a0_0 .net *"_ivl_3", 22 0, L_0000020dba274280;  1 drivers
L_0000020dba1fca10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba190d00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fca10;  1 drivers
v0000020dba190e40_0 .net *"_ivl_9", 22 0, L_0000020dba2741e0;  1 drivers
v0000020dba190f80_0 .var "carry", 0 0;
v0000020dba1924c0_0 .net "comp", 0 0, v0000020dba162280_0;  1 drivers
v0000020dba1926a0_0 .var "diff_Exponent", 7 0;
v0000020dba192b00_0 .var/i "i", 31 0;
v0000020dba191020_0 .var "result", 31 0;
E_0000020dba0684c0/0 .event anyedge, v0000020dba162280_0, v0000020dba162a00_0, v0000020dba162aa0_0, v0000020dba162320_0;
E_0000020dba0684c0/1 .event anyedge, v0000020dba162be0_0, v0000020dba162e60_0, v0000020dba1926a0_0, v0000020dba160b60_0;
E_0000020dba0684c0/2 .event anyedge, v0000020dba160840_0, v0000020dba1625a0_0, v0000020dba1607a0_0, v0000020dba190f80_0;
E_0000020dba0684c0/3 .event anyedge, v0000020dba160d40_0, v0000020dba160c00_0;
E_0000020dba0684c0 .event/or E_0000020dba0684c0/0, E_0000020dba0684c0/1, E_0000020dba0684c0/2, E_0000020dba0684c0/3;
L_0000020dba274280 .part v0000020dba1626e0_0, 0, 23;
L_0000020dba274140 .concat [ 23 1 0 0], L_0000020dba274280, L_0000020dba1fc9c8;
L_0000020dba2741e0 .part v0000020dba160980_0, 0, 23;
L_0000020dba274fa0 .concat [ 23 1 0 0], L_0000020dba2741e0, L_0000020dba1fca10;
L_0000020dba275c20 .part v0000020dba1626e0_0, 23, 8;
L_0000020dba275540 .part v0000020dba160980_0, 23, 8;
L_0000020dba276300 .part v0000020dba1626e0_0, 31, 1;
L_0000020dba275680 .part v0000020dba160980_0, 31, 1;
L_0000020dba274320 .part L_0000020dba1fcae8, 0, 31;
L_0000020dba2763a0 .concat [ 31 1 0 0], L_0000020dba274320, L_0000020dba1fca58;
L_0000020dba275040 .part L_0000020dba274b40, 0, 31;
L_0000020dba2750e0 .concat [ 31 1 0 0], L_0000020dba275040, L_0000020dba1fcaa0;
S_0000020dba16e8e0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba16f3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba162b40_0 .net "A", 31 0, L_0000020dba2763a0;  1 drivers
v0000020dba162640_0 .net "B", 31 0, L_0000020dba2750e0;  1 drivers
v0000020dba162280_0 .var "result", 0 0;
E_0000020dba068800 .event anyedge, v0000020dba162b40_0, v0000020dba162640_0, v0000020dba162280_0;
S_0000020dba16e110 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068e40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fcdb8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba192920_0 .net "A", 31 0, L_0000020dba1fcdb8;  1 drivers
v0000020dba1910c0_0 .net "A_Exponent", 7 0, L_0000020dba275fe0;  1 drivers
v0000020dba192d80_0 .net "A_Mantissa", 23 0, L_0000020dba274640;  1 drivers
v0000020dba191e80_0 .net "A_sign", 0 0, L_0000020dba274820;  1 drivers
v0000020dba1912a0_0 .var "A_swap", 31 0;
v0000020dba192600_0 .net "B", 31 0, L_0000020dba278380;  1 drivers
v0000020dba191160_0 .net "B_Exponent", 7 0, L_0000020dba2764e0;  1 drivers
v0000020dba191660_0 .net "B_Mantissa", 23 0, L_0000020dba2746e0;  1 drivers
v0000020dba191700_0 .var "B_shifted_mantissa", 23 0;
v0000020dba190a80_0 .net "B_sign", 0 0, L_0000020dba274d20;  1 drivers
v0000020dba190da0_0 .var "B_swap", 31 0;
v0000020dba1913e0_0 .var "Exponent", 7 0;
v0000020dba1929c0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fcc98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba192ce0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fcc98;  1 drivers
L_0000020dba1fcd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba192060_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fcd28;  1 drivers
v0000020dba191200_0 .net *"_ivl_23", 30 0, L_0000020dba276080;  1 drivers
L_0000020dba1fcd70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba190ee0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fcd70;  1 drivers
v0000020dba191480_0 .net *"_ivl_29", 30 0, L_0000020dba274a00;  1 drivers
v0000020dba191ac0_0 .net *"_ivl_3", 22 0, L_0000020dba274460;  1 drivers
L_0000020dba1fcce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba191b60_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fcce0;  1 drivers
v0000020dba191340_0 .net *"_ivl_9", 22 0, L_0000020dba275f40;  1 drivers
v0000020dba192740_0 .var "carry", 0 0;
v0000020dba190940_0 .net "comp", 0 0, v0000020dba192100_0;  1 drivers
v0000020dba191520_0 .var "diff_Exponent", 7 0;
v0000020dba1915c0_0 .var/i "i", 31 0;
v0000020dba191840_0 .var "result", 31 0;
E_0000020dba068680/0 .event anyedge, v0000020dba192100_0, v0000020dba192920_0, v0000020dba192600_0, v0000020dba1910c0_0;
E_0000020dba068680/1 .event anyedge, v0000020dba191160_0, v0000020dba191660_0, v0000020dba191520_0, v0000020dba191e80_0;
E_0000020dba068680/2 .event anyedge, v0000020dba190a80_0, v0000020dba192d80_0, v0000020dba191700_0, v0000020dba192740_0;
E_0000020dba068680/3 .event anyedge, v0000020dba1929c0_0, v0000020dba1913e0_0;
E_0000020dba068680 .event/or E_0000020dba068680/0, E_0000020dba068680/1, E_0000020dba068680/2, E_0000020dba068680/3;
L_0000020dba274460 .part v0000020dba1912a0_0, 0, 23;
L_0000020dba274640 .concat [ 23 1 0 0], L_0000020dba274460, L_0000020dba1fcc98;
L_0000020dba275f40 .part v0000020dba190da0_0, 0, 23;
L_0000020dba2746e0 .concat [ 23 1 0 0], L_0000020dba275f40, L_0000020dba1fcce0;
L_0000020dba275fe0 .part v0000020dba1912a0_0, 23, 8;
L_0000020dba2764e0 .part v0000020dba190da0_0, 23, 8;
L_0000020dba274820 .part v0000020dba1912a0_0, 31, 1;
L_0000020dba274d20 .part v0000020dba190da0_0, 31, 1;
L_0000020dba276080 .part L_0000020dba1fcdb8, 0, 31;
L_0000020dba2748c0 .concat [ 31 1 0 0], L_0000020dba276080, L_0000020dba1fcd28;
L_0000020dba274a00 .part L_0000020dba278380, 0, 31;
L_0000020dba274dc0 .concat [ 31 1 0 0], L_0000020dba274a00, L_0000020dba1fcd70;
S_0000020dba16ea70 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba16e110;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba190bc0_0 .net "A", 31 0, L_0000020dba2748c0;  1 drivers
v0000020dba192880_0 .net "B", 31 0, L_0000020dba274dc0;  1 drivers
v0000020dba192100_0 .var "result", 0 0;
E_0000020dba068880 .event anyedge, v0000020dba190bc0_0, v0000020dba192880_0, v0000020dba192100_0;
S_0000020dba16f560 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068b00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1918e0_0 .net "A", 31 0, L_0000020dba2761c0;  1 drivers
v0000020dba1909e0_0 .net "A_Exponent", 7 0, L_0000020dba2768a0;  1 drivers
v0000020dba192c40_0 .net "A_Mantissa", 23 0, L_0000020dba276760;  1 drivers
v0000020dba1927e0_0 .net "A_sign", 0 0, L_0000020dba2759a0;  1 drivers
L_0000020dba1fc980 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba190c60_0 .net "B", 31 0, L_0000020dba1fc980;  1 drivers
v0000020dba191980_0 .net "B_Exponent", 7 0, L_0000020dba2752c0;  1 drivers
v0000020dba191a20_0 .net "B_Mantissa", 23 0, L_0000020dba275d60;  1 drivers
v0000020dba192a60_0 .net "B_sign", 0 0, L_0000020dba275ae0;  1 drivers
v0000020dba191c00_0 .var "Exponent", 7 0;
v0000020dba191f20_0 .var "Mantissa", 22 0;
v0000020dba192e20_0 .var "Sign", 0 0;
v0000020dba191ca0_0 .var "Temp_Exponent", 8 0;
v0000020dba192ec0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fc860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba191d40_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc860;  1 drivers
v0000020dba192240_0 .net *"_ivl_3", 22 0, L_0000020dba276120;  1 drivers
L_0000020dba1fc8a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba192ba0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc8a8;  1 drivers
v0000020dba1922e0_0 .net *"_ivl_9", 22 0, L_0000020dba274aa0;  1 drivers
v0000020dba191fc0_0 .net "result", 31 0, L_0000020dba274f00;  alias, 1 drivers
E_0000020dba068500/0 .event anyedge, v0000020dba1909e0_0, v0000020dba191980_0, v0000020dba192c40_0, v0000020dba191a20_0;
E_0000020dba068500/1 .event anyedge, v0000020dba192ec0_0, v0000020dba191ca0_0, v0000020dba1927e0_0, v0000020dba192a60_0;
E_0000020dba068500 .event/or E_0000020dba068500/0, E_0000020dba068500/1;
L_0000020dba276120 .part L_0000020dba2761c0, 0, 23;
L_0000020dba276760 .concat [ 23 1 0 0], L_0000020dba276120, L_0000020dba1fc860;
L_0000020dba274aa0 .part L_0000020dba1fc980, 0, 23;
L_0000020dba275d60 .concat [ 23 1 0 0], L_0000020dba274aa0, L_0000020dba1fc8a8;
L_0000020dba2768a0 .part L_0000020dba2761c0, 23, 8;
L_0000020dba2752c0 .part L_0000020dba1fc980, 23, 8;
L_0000020dba2759a0 .part L_0000020dba2761c0, 31, 1;
L_0000020dba275ae0 .part L_0000020dba1fc980, 31, 1;
L_0000020dba274f00 .concat [ 23 8 1 0], v0000020dba191f20_0, v0000020dba191c00_0, v0000020dba192e20_0;
S_0000020dba16f6f0 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069000 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba192380_0 .net "A", 31 0, L_0000020dba275900;  1 drivers
v0000020dba192f60_0 .net "A_Exponent", 7 0, L_0000020dba275180;  1 drivers
v0000020dba193000_0 .net "A_Mantissa", 23 0, L_0000020dba276440;  1 drivers
v0000020dba1908a0_0 .net "A_sign", 0 0, L_0000020dba274c80;  1 drivers
v0000020dba190b20_0 .net "B", 31 0, v0000020dba1951c0_0;  1 drivers
v0000020dba194ea0_0 .net "B_Exponent", 7 0, L_0000020dba275220;  1 drivers
v0000020dba195300_0 .net "B_Mantissa", 23 0, L_0000020dba275720;  1 drivers
v0000020dba193780_0 .net "B_sign", 0 0, L_0000020dba2743c0;  1 drivers
v0000020dba193500_0 .var "Exponent", 7 0;
v0000020dba193640_0 .var "Mantissa", 22 0;
v0000020dba1954e0_0 .var "Sign", 0 0;
v0000020dba193dc0_0 .var "Temp_Exponent", 8 0;
v0000020dba195080_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fcb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1945e0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fcb78;  1 drivers
v0000020dba194a40_0 .net *"_ivl_3", 22 0, L_0000020dba274500;  1 drivers
L_0000020dba1fcbc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1956c0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fcbc0;  1 drivers
v0000020dba1933c0_0 .net *"_ivl_9", 22 0, L_0000020dba275cc0;  1 drivers
v0000020dba193e60_0 .net "result", 31 0, L_0000020dba275860;  alias, 1 drivers
E_0000020dba068280/0 .event anyedge, v0000020dba192f60_0, v0000020dba194ea0_0, v0000020dba193000_0, v0000020dba195300_0;
E_0000020dba068280/1 .event anyedge, v0000020dba195080_0, v0000020dba193dc0_0, v0000020dba1908a0_0, v0000020dba193780_0;
E_0000020dba068280 .event/or E_0000020dba068280/0, E_0000020dba068280/1;
L_0000020dba274500 .part L_0000020dba275900, 0, 23;
L_0000020dba276440 .concat [ 23 1 0 0], L_0000020dba274500, L_0000020dba1fcb78;
L_0000020dba275cc0 .part v0000020dba1951c0_0, 0, 23;
L_0000020dba275720 .concat [ 23 1 0 0], L_0000020dba275cc0, L_0000020dba1fcbc0;
L_0000020dba275180 .part L_0000020dba275900, 23, 8;
L_0000020dba275220 .part v0000020dba1951c0_0, 23, 8;
L_0000020dba274c80 .part L_0000020dba275900, 31, 1;
L_0000020dba2743c0 .part v0000020dba1951c0_0, 31, 1;
L_0000020dba275860 .concat [ 23 8 1 0], v0000020dba193640_0, v0000020dba193500_0, v0000020dba1954e0_0;
S_0000020dba16f880 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068600 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1936e0_0 .net "A", 31 0, v0000020dba1951c0_0;  alias, 1 drivers
v0000020dba193be0_0 .net "A_Exponent", 7 0, L_0000020dba2787e0;  1 drivers
v0000020dba193b40_0 .net "A_Mantissa", 23 0, L_0000020dba278ba0;  1 drivers
v0000020dba193c80_0 .net "A_sign", 0 0, L_0000020dba277f20;  1 drivers
v0000020dba1938c0_0 .net "B", 31 0, v0000020dba191840_0;  alias, 1 drivers
v0000020dba194e00_0 .net "B_Exponent", 7 0, L_0000020dba277de0;  1 drivers
v0000020dba193820_0 .net "B_Mantissa", 23 0, L_0000020dba276940;  1 drivers
v0000020dba193280_0 .net "B_sign", 0 0, L_0000020dba277840;  1 drivers
v0000020dba1935a0_0 .var "Exponent", 7 0;
v0000020dba195260_0 .var "Mantissa", 22 0;
v0000020dba194400_0 .var "Sign", 0 0;
v0000020dba195580_0 .var "Temp_Exponent", 8 0;
v0000020dba194860_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fce00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba193960_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fce00;  1 drivers
v0000020dba193a00_0 .net *"_ivl_3", 22 0, L_0000020dba278740;  1 drivers
L_0000020dba1fce48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba194fe0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fce48;  1 drivers
v0000020dba193aa0_0 .net *"_ivl_9", 22 0, L_0000020dba2790a0;  1 drivers
v0000020dba194360_0 .net "result", 31 0, L_0000020dba277a20;  alias, 1 drivers
E_0000020dba068580/0 .event anyedge, v0000020dba193be0_0, v0000020dba194e00_0, v0000020dba193b40_0, v0000020dba193820_0;
E_0000020dba068580/1 .event anyedge, v0000020dba194860_0, v0000020dba195580_0, v0000020dba193c80_0, v0000020dba193280_0;
E_0000020dba068580 .event/or E_0000020dba068580/0, E_0000020dba068580/1;
L_0000020dba278740 .part v0000020dba1951c0_0, 0, 23;
L_0000020dba278ba0 .concat [ 23 1 0 0], L_0000020dba278740, L_0000020dba1fce00;
L_0000020dba2790a0 .part v0000020dba191840_0, 0, 23;
L_0000020dba276940 .concat [ 23 1 0 0], L_0000020dba2790a0, L_0000020dba1fce48;
L_0000020dba2787e0 .part v0000020dba1951c0_0, 23, 8;
L_0000020dba277de0 .part v0000020dba191840_0, 23, 8;
L_0000020dba277f20 .part v0000020dba1951c0_0, 31, 1;
L_0000020dba277840 .part v0000020dba191840_0, 31, 1;
L_0000020dba277a20 .concat [ 23 8 1 0], v0000020dba195260_0, v0000020dba1935a0_0, v0000020dba194400_0;
S_0000020dba16fa10 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba16f240;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069080 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1944a0_0 .net "A", 31 0, v0000020dba1a2030_0;  alias, 1 drivers
v0000020dba193d20_0 .net "A_Exponent", 7 0, L_0000020dba278600;  1 drivers
v0000020dba194720_0 .net "A_Mantissa", 23 0, L_0000020dba277700;  1 drivers
v0000020dba194d60_0 .net "A_sign", 0 0, L_0000020dba277b60;  1 drivers
v0000020dba193f00_0 .net "B", 31 0, L_0000020dba277c00;  1 drivers
v0000020dba194f40_0 .net "B_Exponent", 7 0, L_0000020dba276bc0;  1 drivers
v0000020dba193140_0 .net "B_Mantissa", 23 0, L_0000020dba277ac0;  1 drivers
v0000020dba195440_0 .net "B_sign", 0 0, L_0000020dba277200;  1 drivers
v0000020dba194b80_0 .var "Exponent", 7 0;
v0000020dba195620_0 .var "Mantissa", 22 0;
v0000020dba1947c0_0 .var "Sign", 0 0;
v0000020dba193fa0_0 .var "Temp_Exponent", 8 0;
v0000020dba194040_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fce90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1953a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fce90;  1 drivers
v0000020dba194c20_0 .net *"_ivl_3", 22 0, L_0000020dba279000;  1 drivers
L_0000020dba1fced8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba194680_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fced8;  1 drivers
v0000020dba195760_0 .net *"_ivl_9", 22 0, L_0000020dba2784c0;  1 drivers
v0000020dba194540_0 .net "result", 31 0, L_0000020dba276f80;  alias, 1 drivers
E_0000020dba0686c0/0 .event anyedge, v0000020dba193d20_0, v0000020dba194f40_0, v0000020dba194720_0, v0000020dba193140_0;
E_0000020dba0686c0/1 .event anyedge, v0000020dba194040_0, v0000020dba193fa0_0, v0000020dba194d60_0, v0000020dba195440_0;
E_0000020dba0686c0 .event/or E_0000020dba0686c0/0, E_0000020dba0686c0/1;
L_0000020dba279000 .part v0000020dba1a2030_0, 0, 23;
L_0000020dba277700 .concat [ 23 1 0 0], L_0000020dba279000, L_0000020dba1fce90;
L_0000020dba2784c0 .part L_0000020dba277c00, 0, 23;
L_0000020dba277ac0 .concat [ 23 1 0 0], L_0000020dba2784c0, L_0000020dba1fced8;
L_0000020dba278600 .part v0000020dba1a2030_0, 23, 8;
L_0000020dba276bc0 .part L_0000020dba277c00, 23, 8;
L_0000020dba277b60 .part v0000020dba1a2030_0, 31, 1;
L_0000020dba277200 .part L_0000020dba277c00, 31, 1;
L_0000020dba276f80 .concat [ 23 8 1 0], v0000020dba195620_0, v0000020dba194b80_0, v0000020dba1947c0_0;
S_0000020dba16fd30 .scope module, "E1" "ieee754_natural_exponential" 4 394, 5 302 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "done";
P_0000020dba068b80 .param/l "ITER" 0 5 302, +C4<00000000000000000000000000001010>;
v0000020dba18fc20_0 .net "A", 31 0, v0000020dba1a4fb0_0;  alias, 1 drivers
v0000020dba18f2c0_0 .net "A1_M2", 31 0, v0000020dba197100_0;  1 drivers
v0000020dba18f860_0 .net "A2_OUT", 31 0, v0000020dba198dc0_0;  1 drivers
v0000020dba1a0b90_0 .net "D1_A2", 31 0, v0000020dba18fae0_0;  1 drivers
v0000020dba1a0190_0 .net "M1_D1", 31 0, L_0000020dba271080;  1 drivers
v0000020dba1a1950_0 .net "M2_D1", 31 0, L_0000020dba26f820;  1 drivers
v0000020dba1a19f0_0 .var/i "clk", 31 0;
v0000020dba1a18b0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba19fc90_0 .var "div_enable", 0 0;
v0000020dba1a0c30_0 .var "done", 0 0;
v0000020dba1a0730_0 .var "fatorial_count", 31 0;
v0000020dba1a0d70_0 .var "fatorial_mul", 31 0;
v0000020dba1a1630_0 .var/i "index_division", 31 0;
v0000020dba1a1f90_0 .var/i "index_fatorial", 31 0;
v0000020dba1a1db0_0 .var "natural_exponential_counter", 2 0;
v0000020dba1a0410_0 .var "natural_exponential_sum", 31 0;
v0000020dba1a02d0_0 .var "pontential_mul", 31 0;
o0000020dba0f9688 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1a16d0_0 .net "reset", 0 0, o0000020dba0f9688;  0 drivers
v0000020dba1a2030_0 .var "result", 31 0;
S_0000020dba16e2a0 .scope module, "A1" "ieee754_adder" 5 324, 5 61 0, S_0000020dba16fd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068f80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fbf18 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba196700_0 .net "A", 31 0, L_0000020dba1fbf18;  1 drivers
v0000020dba196ac0_0 .net "A_Exponent", 7 0, L_0000020dba26fd20;  1 drivers
v0000020dba1967a0_0 .net "A_Mantissa", 23 0, L_0000020dba270f40;  1 drivers
v0000020dba197880_0 .net "A_sign", 0 0, L_0000020dba270e00;  1 drivers
v0000020dba1976a0_0 .var "A_swap", 31 0;
v0000020dba196fc0_0 .net "B", 31 0, v0000020dba1a0730_0;  1 drivers
v0000020dba1959e0_0 .net "B_Exponent", 7 0, L_0000020dba270900;  1 drivers
v0000020dba196e80_0 .net "B_Mantissa", 23 0, L_0000020dba270860;  1 drivers
v0000020dba196340_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1963e0_0 .net "B_sign", 0 0, L_0000020dba26f460;  1 drivers
v0000020dba196160_0 .var "B_swap", 31 0;
v0000020dba196840_0 .var "Exponent", 7 0;
v0000020dba196980_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fbdf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba196480_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbdf8;  1 drivers
L_0000020dba1fbe88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba195ee0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fbe88;  1 drivers
v0000020dba196520_0 .net *"_ivl_23", 30 0, L_0000020dba2709a0;  1 drivers
L_0000020dba1fbed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba197b00_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fbed0;  1 drivers
v0000020dba196b60_0 .net *"_ivl_29", 30 0, L_0000020dba2716c0;  1 drivers
v0000020dba198000_0 .net *"_ivl_3", 22 0, L_0000020dba270b80;  1 drivers
L_0000020dba1fbe40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba196f20_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fbe40;  1 drivers
v0000020dba196c00_0 .net *"_ivl_9", 22 0, L_0000020dba26f8c0;  1 drivers
v0000020dba196ca0_0 .var "carry", 0 0;
v0000020dba196d40_0 .net "comp", 0 0, v0000020dba197ec0_0;  1 drivers
v0000020dba197060_0 .var "diff_Exponent", 7 0;
v0000020dba197380_0 .var/i "i", 31 0;
v0000020dba197100_0 .var "result", 31 0;
E_0000020dba068780/0 .event anyedge, v0000020dba197ec0_0, v0000020dba196700_0, v0000020dba196fc0_0, v0000020dba196ac0_0;
E_0000020dba068780/1 .event anyedge, v0000020dba1959e0_0, v0000020dba196e80_0, v0000020dba197060_0, v0000020dba197880_0;
E_0000020dba068780/2 .event anyedge, v0000020dba1963e0_0, v0000020dba1967a0_0, v0000020dba196340_0, v0000020dba196ca0_0;
E_0000020dba068780/3 .event anyedge, v0000020dba196980_0, v0000020dba196840_0;
E_0000020dba068780 .event/or E_0000020dba068780/0, E_0000020dba068780/1, E_0000020dba068780/2, E_0000020dba068780/3;
L_0000020dba270b80 .part v0000020dba1976a0_0, 0, 23;
L_0000020dba270f40 .concat [ 23 1 0 0], L_0000020dba270b80, L_0000020dba1fbdf8;
L_0000020dba26f8c0 .part v0000020dba196160_0, 0, 23;
L_0000020dba270860 .concat [ 23 1 0 0], L_0000020dba26f8c0, L_0000020dba1fbe40;
L_0000020dba26fd20 .part v0000020dba1976a0_0, 23, 8;
L_0000020dba270900 .part v0000020dba196160_0, 23, 8;
L_0000020dba270e00 .part v0000020dba1976a0_0, 31, 1;
L_0000020dba26f460 .part v0000020dba196160_0, 31, 1;
L_0000020dba2709a0 .part L_0000020dba1fbf18, 0, 31;
L_0000020dba26fe60 .concat [ 31 1 0 0], L_0000020dba2709a0, L_0000020dba1fbe88;
L_0000020dba2716c0 .part v0000020dba1a0730_0, 0, 31;
L_0000020dba26f1e0 .concat [ 31 1 0 0], L_0000020dba2716c0, L_0000020dba1fbed0;
S_0000020dba19b090 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba16e2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba196de0_0 .net "A", 31 0, L_0000020dba26fe60;  1 drivers
v0000020dba1960c0_0 .net "B", 31 0, L_0000020dba26f1e0;  1 drivers
v0000020dba197ec0_0 .var "result", 0 0;
E_0000020dba068d40 .event anyedge, v0000020dba196de0_0, v0000020dba1960c0_0, v0000020dba197ec0_0;
S_0000020dba19c030 .scope module, "A2" "ieee754_adder" 5 347, 5 61 0, S_0000020dba16fd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0687c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba197740_0 .net "A", 31 0, v0000020dba18fae0_0;  alias, 1 drivers
v0000020dba195b20_0 .net "A_Exponent", 7 0, L_0000020dba275e00;  1 drivers
v0000020dba197ba0_0 .net "A_Mantissa", 23 0, L_0000020dba2745a0;  1 drivers
v0000020dba197920_0 .net "A_sign", 0 0, L_0000020dba2755e0;  1 drivers
v0000020dba195a80_0 .var "A_swap", 31 0;
v0000020dba197420_0 .net "B", 31 0, v0000020dba1a0410_0;  1 drivers
v0000020dba197c40_0 .net "B_Exponent", 7 0, L_0000020dba276800;  1 drivers
v0000020dba197d80_0 .net "B_Mantissa", 23 0, L_0000020dba276620;  1 drivers
v0000020dba197f60_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1977e0_0 .net "B_sign", 0 0, L_0000020dba274e60;  1 drivers
v0000020dba195bc0_0 .var "B_swap", 31 0;
v0000020dba195c60_0 .var "Exponent", 7 0;
v0000020dba195d00_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fc6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba198320_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc6f8;  1 drivers
L_0000020dba1fc788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba198280_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fc788;  1 drivers
v0000020dba198500_0 .net *"_ivl_23", 30 0, L_0000020dba274be0;  1 drivers
L_0000020dba1fc7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba198e60_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fc7d0;  1 drivers
v0000020dba198960_0 .net *"_ivl_29", 30 0, L_0000020dba2757c0;  1 drivers
v0000020dba198f00_0 .net *"_ivl_3", 22 0, L_0000020dba276580;  1 drivers
L_0000020dba1fc740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba198c80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc740;  1 drivers
v0000020dba1980a0_0 .net *"_ivl_9", 22 0, L_0000020dba275400;  1 drivers
v0000020dba198a00_0 .var "carry", 0 0;
v0000020dba1981e0_0 .net "comp", 0 0, v0000020dba195940_0;  1 drivers
v0000020dba1983c0_0 .var "diff_Exponent", 7 0;
v0000020dba1985a0_0 .var/i "i", 31 0;
v0000020dba198dc0_0 .var "result", 31 0;
E_0000020dba068bc0/0 .event anyedge, v0000020dba195940_0, v0000020dba197740_0, v0000020dba197420_0, v0000020dba195b20_0;
E_0000020dba068bc0/1 .event anyedge, v0000020dba197c40_0, v0000020dba197d80_0, v0000020dba1983c0_0, v0000020dba197920_0;
E_0000020dba068bc0/2 .event anyedge, v0000020dba1977e0_0, v0000020dba197ba0_0, v0000020dba197f60_0, v0000020dba198a00_0;
E_0000020dba068bc0/3 .event anyedge, v0000020dba195d00_0, v0000020dba195c60_0;
E_0000020dba068bc0 .event/or E_0000020dba068bc0/0, E_0000020dba068bc0/1, E_0000020dba068bc0/2, E_0000020dba068bc0/3;
L_0000020dba276580 .part v0000020dba195a80_0, 0, 23;
L_0000020dba2745a0 .concat [ 23 1 0 0], L_0000020dba276580, L_0000020dba1fc6f8;
L_0000020dba275400 .part v0000020dba195bc0_0, 0, 23;
L_0000020dba276620 .concat [ 23 1 0 0], L_0000020dba275400, L_0000020dba1fc740;
L_0000020dba275e00 .part v0000020dba195a80_0, 23, 8;
L_0000020dba276800 .part v0000020dba195bc0_0, 23, 8;
L_0000020dba2755e0 .part v0000020dba195a80_0, 31, 1;
L_0000020dba274e60 .part v0000020dba195bc0_0, 31, 1;
L_0000020dba274be0 .part v0000020dba18fae0_0, 0, 31;
L_0000020dba2766c0 .concat [ 31 1 0 0], L_0000020dba274be0, L_0000020dba1fc788;
L_0000020dba2757c0 .part v0000020dba1a0410_0, 0, 31;
L_0000020dba2754a0 .concat [ 31 1 0 0], L_0000020dba2757c0, L_0000020dba1fc7d0;
S_0000020dba19c350 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba19c030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1971a0_0 .net "A", 31 0, L_0000020dba2766c0;  1 drivers
v0000020dba195f80_0 .net "B", 31 0, L_0000020dba2754a0;  1 drivers
v0000020dba195940_0 .var "result", 0 0;
E_0000020dba068c80 .event anyedge, v0000020dba1971a0_0, v0000020dba195f80_0, v0000020dba195940_0;
S_0000020dba19b220 .scope module, "D1" "ieee754_divider" 5 339, 5 180 0, S_0000020dba16fd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e26180 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_0000020db9e261b8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_0000020dba0d6960 .functor BUFZ 1, v0000020dba19fc90_0, C4<0>, C4<0>, C4<0>;
v0000020dba18d740_0 .net "A", 31 0, L_0000020dba271080;  alias, 1 drivers
v0000020dba18d7e0_0 .net "A1_Xn", 31 0, v0000020dba189e60_0;  1 drivers
v0000020dba18dd80_0 .net "A2_M3", 31 0, v0000020dba18a0e0_0;  1 drivers
v0000020dba18df60_0 .net "B", 31 0, L_0000020dba26f820;  alias, 1 drivers
v0000020dba18b940_0 .net "M1_A1", 31 0, L_0000020dba2700e0;  1 drivers
v0000020dba18b9e0_0 .net "M2_A2", 31 0, L_0000020dba2727a0;  1 drivers
v0000020dba18ba80_0 .net "M3_M4", 31 0, L_0000020dba272700;  1 drivers
v0000020dba18bb20_0 .net "M4_OUT", 31 0, L_0000020dba271c60;  1 drivers
v0000020dba18bc60_0 .var "Xn", 31 0;
L_0000020dba1fc2c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18e820_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fc2c0;  1 drivers
v0000020dba18e960_0 .net *"_ivl_17", 30 0, L_0000020dba271d00;  1 drivers
L_0000020dba1fc080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba18f360_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fc080;  1 drivers
L_0000020dba1fc398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba18eb40_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fc398;  1 drivers
L_0000020dba1fc3e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1904e0_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fc3e0;  1 drivers
v0000020dba18ffe0_0 .net *"_ivl_25", 22 0, L_0000020dba273920;  1 drivers
v0000020dba18fd60_0 .net *"_ivl_31", 0 0, L_0000020dba272160;  1 drivers
v0000020dba18e1e0_0 .net *"_ivl_33", 0 0, L_0000020dba271f80;  1 drivers
v0000020dba18fe00_0 .net *"_ivl_35", 30 0, L_0000020dba273a60;  1 drivers
v0000020dba18e140_0 .net *"_ivl_39", 0 0, L_0000020dba272d40;  1 drivers
L_0000020dba1fc0c8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba190440_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fc0c8;  1 drivers
v0000020dba18ebe0_0 .net *"_ivl_41", 7 0, L_0000020dba271a80;  1 drivers
L_0000020dba1fc6b0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba190620_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1fc6b0;  1 drivers
v0000020dba18f720_0 .net *"_ivl_44", 7 0, L_0000020dba272f20;  1 drivers
v0000020dba1903a0_0 .net *"_ivl_47", 7 0, L_0000020dba276260;  1 drivers
v0000020dba18fea0_0 .net *"_ivl_48", 7 0, L_0000020dba274960;  1 drivers
v0000020dba18e280_0 .net *"_ivl_51", 22 0, L_0000020dba275360;  1 drivers
v0000020dba18f180_0 .net *"_ivl_7", 22 0, L_0000020dba273240;  1 drivers
v0000020dba18fa40_0 .var/i "clk", 31 0;
v0000020dba18e320_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba18e460_0 .var "divider_counter", 2 0;
v0000020dba190580_0 .net "effective_enable", 0 0, L_0000020dba0d6960;  1 drivers
v0000020dba18ee60_0 .net "enable", 0 0, v0000020dba19fc90_0;  1 drivers
v0000020dba190120_0 .var/i "index", 31 0;
v0000020dba18fae0_0 .var "result", 31 0;
L_0000020dba273240 .part L_0000020dba26f820, 0, 23;
L_0000020dba2737e0 .concat [ 23 8 1 0], L_0000020dba273240, L_0000020dba1fc0c8, L_0000020dba1fc080;
L_0000020dba271d00 .part L_0000020dba2700e0, 0, 31;
L_0000020dba273ce0 .concat [ 31 1 0 0], L_0000020dba271d00, L_0000020dba1fc2c0;
L_0000020dba273920 .part L_0000020dba26f820, 0, 23;
L_0000020dba2731a0 .concat [ 23 8 1 0], L_0000020dba273920, L_0000020dba1fc3e0, L_0000020dba1fc398;
L_0000020dba272160 .part L_0000020dba2727a0, 31, 1;
L_0000020dba271f80 .reduce/nor L_0000020dba272160;
L_0000020dba273a60 .part L_0000020dba2727a0, 0, 31;
L_0000020dba272200 .concat [ 31 1 0 0], L_0000020dba273a60, L_0000020dba271f80;
L_0000020dba272d40 .part L_0000020dba26f820, 31, 1;
L_0000020dba271a80 .part L_0000020dba272700, 23, 8;
L_0000020dba272f20 .arith/sum 8, L_0000020dba271a80, L_0000020dba1fc6b0;
L_0000020dba276260 .part L_0000020dba26f820, 23, 8;
L_0000020dba274960 .arith/sub 8, L_0000020dba272f20, L_0000020dba276260;
L_0000020dba275360 .part L_0000020dba272700, 0, 23;
L_0000020dba275b80 .concat [ 23 8 1 0], L_0000020dba275360, L_0000020dba274960, L_0000020dba272d40;
S_0000020dba19c1c0 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068c00 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fc278 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba198780_0 .net "A", 31 0, L_0000020dba1fc278;  1 drivers
v0000020dba198be0_0 .net "A_Exponent", 7 0, L_0000020dba2736a0;  1 drivers
v0000020dba198820_0 .net "A_Mantissa", 23 0, L_0000020dba2732e0;  1 drivers
v0000020dba198b40_0 .net "A_sign", 0 0, L_0000020dba273420;  1 drivers
v0000020dba198d20_0 .var "A_swap", 31 0;
v0000020dba1988c0_0 .net "B", 31 0, L_0000020dba273ce0;  1 drivers
v0000020dba198aa0_0 .net "B_Exponent", 7 0, L_0000020dba2728e0;  1 drivers
v0000020dba198140_0 .net "B_Mantissa", 23 0, L_0000020dba273600;  1 drivers
v0000020dba18b260_0 .var "B_shifted_mantissa", 23 0;
v0000020dba18a180_0 .net "B_sign", 0 0, L_0000020dba273880;  1 drivers
v0000020dba18a680_0 .var "B_swap", 31 0;
v0000020dba18b440_0 .var "Exponent", 7 0;
v0000020dba18a5e0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fc158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18b580_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc158;  1 drivers
L_0000020dba1fc1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba18b120_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fc1e8;  1 drivers
v0000020dba18aae0_0 .net *"_ivl_23", 30 0, L_0000020dba273060;  1 drivers
L_0000020dba1fc230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba189fa0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fc230;  1 drivers
v0000020dba1890a0_0 .net *"_ivl_29", 30 0, L_0000020dba2734c0;  1 drivers
v0000020dba18a040_0 .net *"_ivl_3", 22 0, L_0000020dba271da0;  1 drivers
L_0000020dba1fc1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18a220_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc1a0;  1 drivers
v0000020dba18b1c0_0 .net *"_ivl_9", 22 0, L_0000020dba272fc0;  1 drivers
v0000020dba18b620_0 .var "carry", 0 0;
v0000020dba18b760_0 .net "comp", 0 0, v0000020dba1986e0_0;  1 drivers
v0000020dba189a00_0 .var "diff_Exponent", 7 0;
v0000020dba18a2c0_0 .var/i "i", 31 0;
v0000020dba189e60_0 .var "result", 31 0;
E_0000020dba068f00/0 .event anyedge, v0000020dba1986e0_0, v0000020dba198780_0, v0000020dba1988c0_0, v0000020dba198be0_0;
E_0000020dba068f00/1 .event anyedge, v0000020dba198aa0_0, v0000020dba198140_0, v0000020dba189a00_0, v0000020dba198b40_0;
E_0000020dba068f00/2 .event anyedge, v0000020dba18a180_0, v0000020dba198820_0, v0000020dba18b260_0, v0000020dba18b620_0;
E_0000020dba068f00/3 .event anyedge, v0000020dba18a5e0_0, v0000020dba18b440_0;
E_0000020dba068f00 .event/or E_0000020dba068f00/0, E_0000020dba068f00/1, E_0000020dba068f00/2, E_0000020dba068f00/3;
L_0000020dba271da0 .part v0000020dba198d20_0, 0, 23;
L_0000020dba2732e0 .concat [ 23 1 0 0], L_0000020dba271da0, L_0000020dba1fc158;
L_0000020dba272fc0 .part v0000020dba18a680_0, 0, 23;
L_0000020dba273600 .concat [ 23 1 0 0], L_0000020dba272fc0, L_0000020dba1fc1a0;
L_0000020dba2736a0 .part v0000020dba198d20_0, 23, 8;
L_0000020dba2728e0 .part v0000020dba18a680_0, 23, 8;
L_0000020dba273420 .part v0000020dba198d20_0, 31, 1;
L_0000020dba273880 .part v0000020dba18a680_0, 31, 1;
L_0000020dba273060 .part L_0000020dba1fc278, 0, 31;
L_0000020dba273100 .concat [ 31 1 0 0], L_0000020dba273060, L_0000020dba1fc1e8;
L_0000020dba2734c0 .part L_0000020dba273ce0, 0, 31;
L_0000020dba273380 .concat [ 31 1 0 0], L_0000020dba2734c0, L_0000020dba1fc230;
S_0000020dba19b3b0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba19c1c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba198460_0 .net "A", 31 0, L_0000020dba273100;  1 drivers
v0000020dba198640_0 .net "B", 31 0, L_0000020dba273380;  1 drivers
v0000020dba1986e0_0 .var "result", 0 0;
E_0000020dba0688c0 .event anyedge, v0000020dba198460_0, v0000020dba198640_0, v0000020dba1986e0_0;
S_0000020dba19bd10 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba068900 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fc548 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba18a860_0 .net "A", 31 0, L_0000020dba1fc548;  1 drivers
v0000020dba189500_0 .net "A_Exponent", 7 0, L_0000020dba272ac0;  1 drivers
v0000020dba18ab80_0 .net "A_Mantissa", 23 0, L_0000020dba272020;  1 drivers
v0000020dba189dc0_0 .net "A_sign", 0 0, L_0000020dba2722a0;  1 drivers
v0000020dba18ad60_0 .var "A_swap", 31 0;
v0000020dba189be0_0 .net "B", 31 0, L_0000020dba272200;  1 drivers
v0000020dba189820_0 .net "B_Exponent", 7 0, L_0000020dba273e20;  1 drivers
v0000020dba1896e0_0 .net "B_Mantissa", 23 0, L_0000020dba2720c0;  1 drivers
v0000020dba189d20_0 .var "B_shifted_mantissa", 23 0;
v0000020dba189aa0_0 .net "B_sign", 0 0, L_0000020dba272b60;  1 drivers
v0000020dba189c80_0 .var "B_swap", 31 0;
v0000020dba189b40_0 .var "Exponent", 7 0;
v0000020dba18b3a0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fc428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18ae00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc428;  1 drivers
L_0000020dba1fc4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba189780_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fc4b8;  1 drivers
v0000020dba189280_0 .net *"_ivl_23", 30 0, L_0000020dba271ee0;  1 drivers
L_0000020dba1fc500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba18b6c0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fc500;  1 drivers
v0000020dba18b4e0_0 .net *"_ivl_29", 30 0, L_0000020dba273d80;  1 drivers
v0000020dba18a4a0_0 .net *"_ivl_3", 22 0, L_0000020dba272a20;  1 drivers
L_0000020dba1fc470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18aea0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc470;  1 drivers
v0000020dba1893c0_0 .net *"_ivl_9", 22 0, L_0000020dba273f60;  1 drivers
v0000020dba18a400_0 .var "carry", 0 0;
v0000020dba1898c0_0 .net "comp", 0 0, v0000020dba18b300_0;  1 drivers
v0000020dba18afe0_0 .var "diff_Exponent", 7 0;
v0000020dba189960_0 .var/i "i", 31 0;
v0000020dba18a0e0_0 .var "result", 31 0;
E_0000020dba068c40/0 .event anyedge, v0000020dba18b300_0, v0000020dba18a860_0, v0000020dba189be0_0, v0000020dba189500_0;
E_0000020dba068c40/1 .event anyedge, v0000020dba189820_0, v0000020dba1896e0_0, v0000020dba18afe0_0, v0000020dba189dc0_0;
E_0000020dba068c40/2 .event anyedge, v0000020dba189aa0_0, v0000020dba18ab80_0, v0000020dba189d20_0, v0000020dba18a400_0;
E_0000020dba068c40/3 .event anyedge, v0000020dba18b3a0_0, v0000020dba189b40_0;
E_0000020dba068c40 .event/or E_0000020dba068c40/0, E_0000020dba068c40/1, E_0000020dba068c40/2, E_0000020dba068c40/3;
L_0000020dba272a20 .part v0000020dba18ad60_0, 0, 23;
L_0000020dba272020 .concat [ 23 1 0 0], L_0000020dba272a20, L_0000020dba1fc428;
L_0000020dba273f60 .part v0000020dba189c80_0, 0, 23;
L_0000020dba2720c0 .concat [ 23 1 0 0], L_0000020dba273f60, L_0000020dba1fc470;
L_0000020dba272ac0 .part v0000020dba18ad60_0, 23, 8;
L_0000020dba273e20 .part v0000020dba189c80_0, 23, 8;
L_0000020dba2722a0 .part v0000020dba18ad60_0, 31, 1;
L_0000020dba272b60 .part v0000020dba189c80_0, 31, 1;
L_0000020dba271ee0 .part L_0000020dba1fc548, 0, 31;
L_0000020dba2739c0 .concat [ 31 1 0 0], L_0000020dba271ee0, L_0000020dba1fc4b8;
L_0000020dba273d80 .part L_0000020dba272200, 0, 31;
L_0000020dba271bc0 .concat [ 31 1 0 0], L_0000020dba273d80, L_0000020dba1fc500;
S_0000020dba19c800 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba19bd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba189140_0 .net "A", 31 0, L_0000020dba2739c0;  1 drivers
v0000020dba189640_0 .net "B", 31 0, L_0000020dba271bc0;  1 drivers
v0000020dba18b300_0 .var "result", 0 0;
E_0000020dba068f40 .event anyedge, v0000020dba189140_0, v0000020dba189640_0, v0000020dba18b300_0;
S_0000020dba19ccb0 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0690c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba18a360_0 .net "A", 31 0, L_0000020dba2737e0;  1 drivers
v0000020dba189f00_0 .net "A_Exponent", 7 0, L_0000020dba26faa0;  1 drivers
v0000020dba18a720_0 .net "A_Mantissa", 23 0, L_0000020dba271260;  1 drivers
v0000020dba18af40_0 .net "A_sign", 0 0, L_0000020dba26ffa0;  1 drivers
L_0000020dba1fc110 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba18a540_0 .net "B", 31 0, L_0000020dba1fc110;  1 drivers
v0000020dba18b080_0 .net "B_Exponent", 7 0, L_0000020dba26fb40;  1 drivers
v0000020dba1891e0_0 .net "B_Mantissa", 23 0, L_0000020dba271800;  1 drivers
v0000020dba18b800_0 .net "B_sign", 0 0, L_0000020dba270040;  1 drivers
v0000020dba18ac20_0 .var "Exponent", 7 0;
v0000020dba189320_0 .var "Mantissa", 22 0;
v0000020dba18a7c0_0 .var "Sign", 0 0;
v0000020dba18a900_0 .var "Temp_Exponent", 8 0;
v0000020dba18a9a0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fbff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba189460_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbff0;  1 drivers
v0000020dba18acc0_0 .net *"_ivl_3", 22 0, L_0000020dba26fdc0;  1 drivers
L_0000020dba1fc038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18aa40_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc038;  1 drivers
v0000020dba1895a0_0 .net *"_ivl_9", 22 0, L_0000020dba271300;  1 drivers
v0000020dba18cc00_0 .net "result", 31 0, L_0000020dba2700e0;  alias, 1 drivers
E_0000020dba068fc0/0 .event anyedge, v0000020dba189f00_0, v0000020dba18b080_0, v0000020dba18a720_0, v0000020dba1891e0_0;
E_0000020dba068fc0/1 .event anyedge, v0000020dba18a9a0_0, v0000020dba18a900_0, v0000020dba18af40_0, v0000020dba18b800_0;
E_0000020dba068fc0 .event/or E_0000020dba068fc0/0, E_0000020dba068fc0/1;
L_0000020dba26fdc0 .part L_0000020dba2737e0, 0, 23;
L_0000020dba271260 .concat [ 23 1 0 0], L_0000020dba26fdc0, L_0000020dba1fbff0;
L_0000020dba271300 .part L_0000020dba1fc110, 0, 23;
L_0000020dba271800 .concat [ 23 1 0 0], L_0000020dba271300, L_0000020dba1fc038;
L_0000020dba26faa0 .part L_0000020dba2737e0, 23, 8;
L_0000020dba26fb40 .part L_0000020dba1fc110, 23, 8;
L_0000020dba26ffa0 .part L_0000020dba2737e0, 31, 1;
L_0000020dba270040 .part L_0000020dba1fc110, 31, 1;
L_0000020dba2700e0 .concat [ 23 8 1 0], v0000020dba189320_0, v0000020dba18ac20_0, v0000020dba18a7c0_0;
S_0000020dba19c990 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069480 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba18c7a0_0 .net "A", 31 0, L_0000020dba2731a0;  1 drivers
v0000020dba18c5c0_0 .net "A_Exponent", 7 0, L_0000020dba271e40;  1 drivers
v0000020dba18d4c0_0 .net "A_Mantissa", 23 0, L_0000020dba273ec0;  1 drivers
v0000020dba18cb60_0 .net "A_sign", 0 0, L_0000020dba273740;  1 drivers
v0000020dba18bda0_0 .net "B", 31 0, v0000020dba18bc60_0;  1 drivers
v0000020dba18cca0_0 .net "B_Exponent", 7 0, L_0000020dba272ca0;  1 drivers
v0000020dba18d920_0 .net "B_Mantissa", 23 0, L_0000020dba273560;  1 drivers
v0000020dba18d560_0 .net "B_sign", 0 0, L_0000020dba271b20;  1 drivers
v0000020dba18c3e0_0 .var "Exponent", 7 0;
v0000020dba18dc40_0 .var "Mantissa", 22 0;
v0000020dba18e000_0 .var "Sign", 0 0;
v0000020dba18bee0_0 .var "Temp_Exponent", 8 0;
v0000020dba18d100_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fc308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18cde0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc308;  1 drivers
v0000020dba18d1a0_0 .net *"_ivl_3", 22 0, L_0000020dba272340;  1 drivers
L_0000020dba1fc350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18bd00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc350;  1 drivers
v0000020dba18be40_0 .net *"_ivl_9", 22 0, L_0000020dba272980;  1 drivers
v0000020dba18d9c0_0 .net "result", 31 0, L_0000020dba2727a0;  alias, 1 drivers
E_0000020dba0691c0/0 .event anyedge, v0000020dba18c5c0_0, v0000020dba18cca0_0, v0000020dba18d4c0_0, v0000020dba18d920_0;
E_0000020dba0691c0/1 .event anyedge, v0000020dba18d100_0, v0000020dba18bee0_0, v0000020dba18cb60_0, v0000020dba18d560_0;
E_0000020dba0691c0 .event/or E_0000020dba0691c0/0, E_0000020dba0691c0/1;
L_0000020dba272340 .part L_0000020dba2731a0, 0, 23;
L_0000020dba273ec0 .concat [ 23 1 0 0], L_0000020dba272340, L_0000020dba1fc308;
L_0000020dba272980 .part v0000020dba18bc60_0, 0, 23;
L_0000020dba273560 .concat [ 23 1 0 0], L_0000020dba272980, L_0000020dba1fc350;
L_0000020dba271e40 .part L_0000020dba2731a0, 23, 8;
L_0000020dba272ca0 .part v0000020dba18bc60_0, 23, 8;
L_0000020dba273740 .part L_0000020dba2731a0, 31, 1;
L_0000020dba271b20 .part v0000020dba18bc60_0, 31, 1;
L_0000020dba2727a0 .concat [ 23 8 1 0], v0000020dba18dc40_0, v0000020dba18c3e0_0, v0000020dba18e000_0;
S_0000020dba19c670 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069e00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba18c660_0 .net "A", 31 0, v0000020dba18bc60_0;  alias, 1 drivers
v0000020dba18d880_0 .net "A_Exponent", 7 0, L_0000020dba272de0;  1 drivers
v0000020dba18c2a0_0 .net "A_Mantissa", 23 0, L_0000020dba2723e0;  1 drivers
v0000020dba18c160_0 .net "A_sign", 0 0, L_0000020dba273b00;  1 drivers
v0000020dba18c980_0 .net "B", 31 0, v0000020dba18a0e0_0;  alias, 1 drivers
v0000020dba18da60_0 .net "B_Exponent", 7 0, L_0000020dba272c00;  1 drivers
v0000020dba18db00_0 .net "B_Mantissa", 23 0, L_0000020dba272660;  1 drivers
v0000020dba18cac0_0 .net "B_sign", 0 0, L_0000020dba273c40;  1 drivers
v0000020dba18cd40_0 .var "Exponent", 7 0;
v0000020dba18c340_0 .var "Mantissa", 22 0;
v0000020dba18ce80_0 .var "Sign", 0 0;
v0000020dba18c0c0_0 .var "Temp_Exponent", 8 0;
v0000020dba18cfc0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fc590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18dba0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc590;  1 drivers
v0000020dba18d6a0_0 .net *"_ivl_3", 22 0, L_0000020dba273ba0;  1 drivers
L_0000020dba1fc5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18dce0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc5d8;  1 drivers
v0000020dba18bf80_0 .net *"_ivl_9", 22 0, L_0000020dba271940;  1 drivers
v0000020dba18b8a0_0 .net "result", 31 0, L_0000020dba272700;  alias, 1 drivers
E_0000020dba069200/0 .event anyedge, v0000020dba18d880_0, v0000020dba18da60_0, v0000020dba18c2a0_0, v0000020dba18db00_0;
E_0000020dba069200/1 .event anyedge, v0000020dba18cfc0_0, v0000020dba18c0c0_0, v0000020dba18c160_0, v0000020dba18cac0_0;
E_0000020dba069200 .event/or E_0000020dba069200/0, E_0000020dba069200/1;
L_0000020dba273ba0 .part v0000020dba18bc60_0, 0, 23;
L_0000020dba2723e0 .concat [ 23 1 0 0], L_0000020dba273ba0, L_0000020dba1fc590;
L_0000020dba271940 .part v0000020dba18a0e0_0, 0, 23;
L_0000020dba272660 .concat [ 23 1 0 0], L_0000020dba271940, L_0000020dba1fc5d8;
L_0000020dba272de0 .part v0000020dba18bc60_0, 23, 8;
L_0000020dba272c00 .part v0000020dba18a0e0_0, 23, 8;
L_0000020dba273b00 .part v0000020dba18bc60_0, 31, 1;
L_0000020dba273c40 .part v0000020dba18a0e0_0, 31, 1;
L_0000020dba272700 .concat [ 23 8 1 0], v0000020dba18c340_0, v0000020dba18cd40_0, v0000020dba18ce80_0;
S_0000020dba19b540 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba19b220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069980 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba18c200_0 .net "A", 31 0, L_0000020dba271080;  alias, 1 drivers
v0000020dba18bbc0_0 .net "A_Exponent", 7 0, L_0000020dba272480;  1 drivers
v0000020dba18c700_0 .net "A_Mantissa", 23 0, L_0000020dba272e80;  1 drivers
v0000020dba18cf20_0 .net "A_sign", 0 0, L_0000020dba2740a0;  1 drivers
v0000020dba18d060_0 .net "B", 31 0, L_0000020dba275b80;  1 drivers
v0000020dba18c480_0 .net "B_Exponent", 7 0, L_0000020dba272520;  1 drivers
v0000020dba18d240_0 .net "B_Mantissa", 23 0, L_0000020dba2725c0;  1 drivers
v0000020dba18c020_0 .net "B_sign", 0 0, L_0000020dba2719e0;  1 drivers
v0000020dba18d2e0_0 .var "Exponent", 7 0;
v0000020dba18c520_0 .var "Mantissa", 22 0;
v0000020dba18de20_0 .var "Sign", 0 0;
v0000020dba18c840_0 .var "Temp_Exponent", 8 0;
v0000020dba18d600_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fc620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18c8e0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fc620;  1 drivers
v0000020dba18ca20_0 .net *"_ivl_3", 22 0, L_0000020dba272840;  1 drivers
L_0000020dba1fc668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18d380_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fc668;  1 drivers
v0000020dba18d420_0 .net *"_ivl_9", 22 0, L_0000020dba274000;  1 drivers
v0000020dba18dec0_0 .net "result", 31 0, L_0000020dba271c60;  alias, 1 drivers
E_0000020dba0694c0/0 .event anyedge, v0000020dba18bbc0_0, v0000020dba18c480_0, v0000020dba18c700_0, v0000020dba18d240_0;
E_0000020dba0694c0/1 .event anyedge, v0000020dba18d600_0, v0000020dba18c840_0, v0000020dba18cf20_0, v0000020dba18c020_0;
E_0000020dba0694c0 .event/or E_0000020dba0694c0/0, E_0000020dba0694c0/1;
L_0000020dba272840 .part L_0000020dba271080, 0, 23;
L_0000020dba272e80 .concat [ 23 1 0 0], L_0000020dba272840, L_0000020dba1fc620;
L_0000020dba274000 .part L_0000020dba275b80, 0, 23;
L_0000020dba2725c0 .concat [ 23 1 0 0], L_0000020dba274000, L_0000020dba1fc668;
L_0000020dba272480 .part L_0000020dba271080, 23, 8;
L_0000020dba272520 .part L_0000020dba275b80, 23, 8;
L_0000020dba2740a0 .part L_0000020dba271080, 31, 1;
L_0000020dba2719e0 .part L_0000020dba275b80, 31, 1;
L_0000020dba271c60 .concat [ 23 8 1 0], v0000020dba18c520_0, v0000020dba18d2e0_0, v0000020dba18de20_0;
S_0000020dba19cb20 .scope module, "M1" "ieee754_multiplier" 5 318, 5 122 0, S_0000020dba16fd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069d00 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1906c0_0 .net "A", 31 0, v0000020dba1a4fb0_0;  alias, 1 drivers
v0000020dba18e5a0_0 .net "A_Exponent", 7 0, L_0000020dba2705e0;  1 drivers
v0000020dba18f400_0 .net "A_Mantissa", 23 0, L_0000020dba26ff00;  1 drivers
v0000020dba190260_0 .net "A_sign", 0 0, L_0000020dba2711c0;  1 drivers
v0000020dba18fcc0_0 .net "B", 31 0, v0000020dba1a02d0_0;  1 drivers
v0000020dba18e640_0 .net "B_Exponent", 7 0, L_0000020dba270ae0;  1 drivers
v0000020dba18efa0_0 .net "B_Mantissa", 23 0, L_0000020dba270540;  1 drivers
v0000020dba18ff40_0 .net "B_sign", 0 0, L_0000020dba2707c0;  1 drivers
v0000020dba18e0a0_0 .var "Exponent", 7 0;
v0000020dba18f900_0 .var "Mantissa", 22 0;
v0000020dba190080_0 .var "Sign", 0 0;
v0000020dba18e500_0 .var "Temp_Exponent", 8 0;
v0000020dba18ec80_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fbd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18f540_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbd68;  1 drivers
v0000020dba18e3c0_0 .net *"_ivl_3", 22 0, L_0000020dba26f140;  1 drivers
L_0000020dba1fbdb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18f4a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fbdb0;  1 drivers
v0000020dba18ef00_0 .net *"_ivl_9", 22 0, L_0000020dba2702c0;  1 drivers
v0000020dba18fb80_0 .net "result", 31 0, L_0000020dba271080;  alias, 1 drivers
E_0000020dba069580/0 .event anyedge, v0000020dba18e5a0_0, v0000020dba18e640_0, v0000020dba18f400_0, v0000020dba18efa0_0;
E_0000020dba069580/1 .event anyedge, v0000020dba18ec80_0, v0000020dba18e500_0, v0000020dba190260_0, v0000020dba18ff40_0;
E_0000020dba069580 .event/or E_0000020dba069580/0, E_0000020dba069580/1;
L_0000020dba26f140 .part v0000020dba1a4fb0_0, 0, 23;
L_0000020dba26ff00 .concat [ 23 1 0 0], L_0000020dba26f140, L_0000020dba1fbd68;
L_0000020dba2702c0 .part v0000020dba1a02d0_0, 0, 23;
L_0000020dba270540 .concat [ 23 1 0 0], L_0000020dba2702c0, L_0000020dba1fbdb0;
L_0000020dba2705e0 .part v0000020dba1a4fb0_0, 23, 8;
L_0000020dba270ae0 .part v0000020dba1a02d0_0, 23, 8;
L_0000020dba2711c0 .part v0000020dba1a4fb0_0, 31, 1;
L_0000020dba2707c0 .part v0000020dba1a02d0_0, 31, 1;
L_0000020dba271080 .concat [ 23 8 1 0], v0000020dba18f900_0, v0000020dba18e0a0_0, v0000020dba190080_0;
S_0000020dba19b6d0 .scope module, "M2" "ieee754_multiplier" 5 330, 5 122 0, S_0000020dba16fd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069cc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1901c0_0 .net "A", 31 0, v0000020dba197100_0;  alias, 1 drivers
v0000020dba18f5e0_0 .net "A_Exponent", 7 0, L_0000020dba270fe0;  1 drivers
v0000020dba18f220_0 .net "A_Mantissa", 23 0, L_0000020dba26f6e0;  1 drivers
v0000020dba18f040_0 .net "A_sign", 0 0, L_0000020dba271120;  1 drivers
v0000020dba190300_0 .net "B", 31 0, v0000020dba1a0d70_0;  1 drivers
v0000020dba18ed20_0 .net "B_Exponent", 7 0, L_0000020dba26f780;  1 drivers
v0000020dba18e6e0_0 .net "B_Mantissa", 23 0, L_0000020dba270d60;  1 drivers
v0000020dba190760_0 .net "B_sign", 0 0, L_0000020dba26fa00;  1 drivers
v0000020dba190800_0 .var "Exponent", 7 0;
v0000020dba18f9a0_0 .var "Mantissa", 22 0;
v0000020dba18f680_0 .var "Sign", 0 0;
v0000020dba18e780_0 .var "Temp_Exponent", 8 0;
v0000020dba18e8c0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fbf60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18ea00_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbf60;  1 drivers
v0000020dba18eaa0_0 .net *"_ivl_3", 22 0, L_0000020dba270cc0;  1 drivers
L_0000020dba1fbfa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba18edc0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fbfa8;  1 drivers
v0000020dba18f7c0_0 .net *"_ivl_9", 22 0, L_0000020dba271760;  1 drivers
v0000020dba18f0e0_0 .net "result", 31 0, L_0000020dba26f820;  alias, 1 drivers
E_0000020dba069800/0 .event anyedge, v0000020dba18f5e0_0, v0000020dba18ed20_0, v0000020dba18f220_0, v0000020dba18e6e0_0;
E_0000020dba069800/1 .event anyedge, v0000020dba18e8c0_0, v0000020dba18e780_0, v0000020dba18f040_0, v0000020dba190760_0;
E_0000020dba069800 .event/or E_0000020dba069800/0, E_0000020dba069800/1;
L_0000020dba270cc0 .part v0000020dba197100_0, 0, 23;
L_0000020dba26f6e0 .concat [ 23 1 0 0], L_0000020dba270cc0, L_0000020dba1fbf60;
L_0000020dba271760 .part v0000020dba1a0d70_0, 0, 23;
L_0000020dba270d60 .concat [ 23 1 0 0], L_0000020dba271760, L_0000020dba1fbfa8;
L_0000020dba270fe0 .part v0000020dba197100_0, 23, 8;
L_0000020dba26f780 .part v0000020dba1a0d70_0, 23, 8;
L_0000020dba271120 .part v0000020dba197100_0, 31, 1;
L_0000020dba26fa00 .part v0000020dba1a0d70_0, 31, 1;
L_0000020dba26f820 .concat [ 23 8 1 0], v0000020dba18f9a0_0, v0000020dba190800_0, v0000020dba18f680_0;
S_0000020dba19ce40 .scope module, "M1" "ieee754_multiplier" 4 414, 5 122 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069280 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1a0cd0_0 .net "A", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba1a1770_0 .net "A_Exponent", 7 0, L_0000020dba2770c0;  1 drivers
v0000020dba1a0230_0 .net "A_Mantissa", 23 0, L_0000020dba278420;  1 drivers
v0000020dba1a00f0_0 .net "A_sign", 0 0, L_0000020dba2775c0;  1 drivers
v0000020dba1a1810_0 .net "B", 31 0, v0000020dba1a5050_0;  alias, 1 drivers
v0000020dba1a0af0_0 .net "B_Exponent", 7 0, L_0000020dba276ee0;  1 drivers
v0000020dba1a0e10_0 .net "B_Mantissa", 23 0, L_0000020dba277480;  1 drivers
v0000020dba19fe70_0 .net "B_sign", 0 0, L_0000020dba2769e0;  1 drivers
v0000020dba1a1a90_0 .var "Exponent", 7 0;
v0000020dba1a1d10_0 .var "Mantissa", 22 0;
v0000020dba1a0050_0 .var "Sign", 0 0;
v0000020dba1a0370_0 .var "Temp_Exponent", 8 0;
v0000020dba19fb50_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fcf68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a0eb0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fcf68;  1 drivers
v0000020dba1a1090_0 .net *"_ivl_3", 22 0, L_0000020dba277e80;  1 drivers
L_0000020dba1fcfb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a0f50_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fcfb0;  1 drivers
v0000020dba1a1b30_0 .net *"_ivl_9", 22 0, L_0000020dba277ca0;  1 drivers
v0000020dba19fa10_0 .net "result", 31 0, L_0000020dba277520;  alias, 1 drivers
E_0000020dba069f40/0 .event anyedge, v0000020dba1a1770_0, v0000020dba1a0af0_0, v0000020dba1a0230_0, v0000020dba1a0e10_0;
E_0000020dba069f40/1 .event anyedge, v0000020dba19fb50_0, v0000020dba1a0370_0, v0000020dba1a00f0_0, v0000020dba19fe70_0;
E_0000020dba069f40 .event/or E_0000020dba069f40/0, E_0000020dba069f40/1;
L_0000020dba277e80 .part o0000020dba0f1828, 0, 23;
L_0000020dba278420 .concat [ 23 1 0 0], L_0000020dba277e80, L_0000020dba1fcf68;
L_0000020dba277ca0 .part v0000020dba1a5050_0, 0, 23;
L_0000020dba277480 .concat [ 23 1 0 0], L_0000020dba277ca0, L_0000020dba1fcfb0;
L_0000020dba2770c0 .part o0000020dba0f1828, 23, 8;
L_0000020dba276ee0 .part v0000020dba1a5050_0, 23, 8;
L_0000020dba2775c0 .part o0000020dba0f1828, 31, 1;
L_0000020dba2769e0 .part v0000020dba1a5050_0, 31, 1;
L_0000020dba277520 .concat [ 23 8 1 0], v0000020dba1a1d10_0, v0000020dba1a1a90_0, v0000020dba1a0050_0;
S_0000020dba19c4e0 .scope module, "M2" "ieee754_multiplier" 4 420, 5 122 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a000 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba19fd30_0 .net "A", 31 0, L_0000020dba277520;  alias, 1 drivers
v0000020dba1a07d0_0 .net "A_Exponent", 7 0, L_0000020dba278240;  1 drivers
v0000020dba19fab0_0 .net "A_Mantissa", 23 0, L_0000020dba278100;  1 drivers
v0000020dba1a1bd0_0 .net "A_sign", 0 0, L_0000020dba277fc0;  1 drivers
v0000020dba1a1270_0 .net "B", 31 0, L_0000020dba278c40;  alias, 1 drivers
v0000020dba1a0ff0_0 .net "B_Exponent", 7 0, L_0000020dba278b00;  1 drivers
v0000020dba1a1130_0 .net "B_Mantissa", 23 0, L_0000020dba2789c0;  1 drivers
v0000020dba1a1c70_0 .net "B_sign", 0 0, L_0000020dba2782e0;  1 drivers
v0000020dba19fdd0_0 .var "Exponent", 7 0;
v0000020dba19f8d0_0 .var "Mantissa", 22 0;
v0000020dba1a05f0_0 .var "Sign", 0 0;
v0000020dba1a1590_0 .var "Temp_Exponent", 8 0;
v0000020dba1a11d0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fcff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba19ff10_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fcff8;  1 drivers
v0000020dba1a04b0_0 .net *"_ivl_3", 22 0, L_0000020dba278a60;  1 drivers
L_0000020dba1fd040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a09b0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd040;  1 drivers
v0000020dba19fbf0_0 .net *"_ivl_9", 22 0, L_0000020dba277d40;  1 drivers
v0000020dba1a1e50_0 .net "result", 31 0, L_0000020dba2772a0;  alias, 1 drivers
E_0000020dba069300/0 .event anyedge, v0000020dba1a07d0_0, v0000020dba1a0ff0_0, v0000020dba19fab0_0, v0000020dba1a1130_0;
E_0000020dba069300/1 .event anyedge, v0000020dba1a11d0_0, v0000020dba1a1590_0, v0000020dba1a1bd0_0, v0000020dba1a1c70_0;
E_0000020dba069300 .event/or E_0000020dba069300/0, E_0000020dba069300/1;
L_0000020dba278a60 .part L_0000020dba277520, 0, 23;
L_0000020dba278100 .concat [ 23 1 0 0], L_0000020dba278a60, L_0000020dba1fcff8;
L_0000020dba277d40 .part L_0000020dba278c40, 0, 23;
L_0000020dba2789c0 .concat [ 23 1 0 0], L_0000020dba277d40, L_0000020dba1fd040;
L_0000020dba278240 .part L_0000020dba277520, 23, 8;
L_0000020dba278b00 .part L_0000020dba278c40, 23, 8;
L_0000020dba277fc0 .part L_0000020dba277520, 31, 1;
L_0000020dba2782e0 .part L_0000020dba278c40, 31, 1;
L_0000020dba2772a0 .concat [ 23 8 1 0], v0000020dba19f8d0_0, v0000020dba19fdd0_0, v0000020dba1a05f0_0;
S_0000020dba19b860 .scope module, "Z" "Z" 4 384, 4 21 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba069600 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba1a4b50_0 .net "A1_Z", 31 0, v0000020dba1a2cb0_0;  1 drivers
v0000020dba1a6bd0_0 .net "A2_OUT", 31 0, v0000020dba1a25d0_0;  1 drivers
v0000020dba1a68b0_0 .net "M1_A1", 31 0, L_0000020dba270220;  1 drivers
v0000020dba1a6450_0 .var "Z", 31 0;
v0000020dba1a5eb0_0 .net "bias", 31 0, v0000020dba1a50f0_0;  1 drivers
v0000020dba1a4970_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1a6c70_0 .net "enable", 0 0, v0000020dba1a6d10_0;  1 drivers
v0000020dba1a5cd0_0 .var "index", 31 0;
v0000020dba1a4d30_0 .net "neuron_input", 31 0, v0000020dba1a5050_0;  alias, 1 drivers
L_0000020dba1fbd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a6270_0 .net "reset", 0 0, L_0000020dba1fbd20;  1 drivers
v0000020dba1a4fb0_0 .var "result", 31 0;
v0000020dba1a52d0_0 .net "weight", 31 0, v0000020dba1a4dd0_0;  alias, 1 drivers
S_0000020dba19bea0 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba19b860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069400 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1a1ef0_0 .net "A", 31 0, v0000020dba1a6450_0;  1 drivers
v0000020dba1a0870_0 .net "A_Exponent", 7 0, L_0000020dba2714e0;  1 drivers
v0000020dba1a0550_0 .net "A_Mantissa", 23 0, L_0000020dba26f640;  1 drivers
v0000020dba1a0910_0 .net "A_sign", 0 0, L_0000020dba270180;  1 drivers
v0000020dba1a13b0_0 .var "A_swap", 31 0;
v0000020dba1a0a50_0 .net "B", 31 0, L_0000020dba270220;  alias, 1 drivers
v0000020dba1a1450_0 .net "B_Exponent", 7 0, L_0000020dba26f3c0;  1 drivers
v0000020dba1a14f0_0 .net "B_Mantissa", 23 0, L_0000020dba26f320;  1 drivers
v0000020dba19f970_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1a4510_0 .net "B_sign", 0 0, L_0000020dba26f960;  1 drivers
v0000020dba1a32f0_0 .var "B_swap", 31 0;
v0000020dba1a28f0_0 .var "Exponent", 7 0;
v0000020dba1a2350_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fbae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a3430_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbae0;  1 drivers
L_0000020dba1fbb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a3890_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fbb70;  1 drivers
v0000020dba1a3750_0 .net *"_ivl_23", 30 0, L_0000020dba26fbe0;  1 drivers
L_0000020dba1fbbb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a4010_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fbbb8;  1 drivers
v0000020dba1a2210_0 .net *"_ivl_29", 30 0, L_0000020dba271620;  1 drivers
v0000020dba1a3d90_0 .net *"_ivl_3", 22 0, L_0000020dba271580;  1 drivers
L_0000020dba1fbb28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a2170_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fbb28;  1 drivers
v0000020dba1a4470_0 .net *"_ivl_9", 22 0, L_0000020dba26f5a0;  1 drivers
v0000020dba1a2b70_0 .var "carry", 0 0;
v0000020dba1a3f70_0 .net "comp", 0 0, v0000020dba1a1310_0;  1 drivers
v0000020dba1a23f0_0 .var "diff_Exponent", 7 0;
v0000020dba1a2490_0 .var/i "i", 31 0;
v0000020dba1a2cb0_0 .var "result", 31 0;
E_0000020dba06a100/0 .event anyedge, v0000020dba1a1310_0, v0000020dba1a1ef0_0, v0000020dba1a0a50_0, v0000020dba1a0870_0;
E_0000020dba06a100/1 .event anyedge, v0000020dba1a1450_0, v0000020dba1a14f0_0, v0000020dba1a23f0_0, v0000020dba1a0910_0;
E_0000020dba06a100/2 .event anyedge, v0000020dba1a4510_0, v0000020dba1a0550_0, v0000020dba19f970_0, v0000020dba1a2b70_0;
E_0000020dba06a100/3 .event anyedge, v0000020dba1a2350_0, v0000020dba1a28f0_0;
E_0000020dba06a100 .event/or E_0000020dba06a100/0, E_0000020dba06a100/1, E_0000020dba06a100/2, E_0000020dba06a100/3;
L_0000020dba271580 .part v0000020dba1a13b0_0, 0, 23;
L_0000020dba26f640 .concat [ 23 1 0 0], L_0000020dba271580, L_0000020dba1fbae0;
L_0000020dba26f5a0 .part v0000020dba1a32f0_0, 0, 23;
L_0000020dba26f320 .concat [ 23 1 0 0], L_0000020dba26f5a0, L_0000020dba1fbb28;
L_0000020dba2714e0 .part v0000020dba1a13b0_0, 23, 8;
L_0000020dba26f3c0 .part v0000020dba1a32f0_0, 23, 8;
L_0000020dba270180 .part v0000020dba1a13b0_0, 31, 1;
L_0000020dba26f960 .part v0000020dba1a32f0_0, 31, 1;
L_0000020dba26fbe0 .part v0000020dba1a6450_0, 0, 31;
L_0000020dba270a40 .concat [ 31 1 0 0], L_0000020dba26fbe0, L_0000020dba1fbb70;
L_0000020dba271620 .part L_0000020dba270220, 0, 31;
L_0000020dba2713a0 .concat [ 31 1 0 0], L_0000020dba271620, L_0000020dba1fbbb8;
S_0000020dba19b9f0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba19bea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1a0690_0 .net "A", 31 0, L_0000020dba270a40;  1 drivers
v0000020dba19ffb0_0 .net "B", 31 0, L_0000020dba2713a0;  1 drivers
v0000020dba1a1310_0 .var "result", 0 0;
E_0000020dba069500 .event anyedge, v0000020dba1a0690_0, v0000020dba19ffb0_0, v0000020dba1a1310_0;
S_0000020dba19bb80 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba19b860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069ac0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1a3e30_0 .net "A", 31 0, v0000020dba1a6450_0;  alias, 1 drivers
v0000020dba1a3390_0 .net "A_Exponent", 7 0, L_0000020dba271440;  1 drivers
v0000020dba1a3250_0 .net "A_Mantissa", 23 0, L_0000020dba270680;  1 drivers
v0000020dba1a3070_0 .net "A_sign", 0 0, L_0000020dba26f500;  1 drivers
v0000020dba1a4290_0 .var "A_swap", 31 0;
v0000020dba1a2c10_0 .net "B", 31 0, v0000020dba1a50f0_0;  alias, 1 drivers
v0000020dba1a2670_0 .net "B_Exponent", 7 0, L_0000020dba270c20;  1 drivers
v0000020dba1a41f0_0 .net "B_Mantissa", 23 0, L_0000020dba270400;  1 drivers
v0000020dba1a2710_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1a3110_0 .net "B_sign", 0 0, L_0000020dba2704a0;  1 drivers
v0000020dba1a3610_0 .var "B_swap", 31 0;
v0000020dba1a39d0_0 .var "Exponent", 7 0;
v0000020dba1a2530_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fbc00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a27b0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fbc00;  1 drivers
L_0000020dba1fbc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a2850_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fbc90;  1 drivers
v0000020dba1a3ed0_0 .net *"_ivl_23", 30 0, L_0000020dba26fc80;  1 drivers
L_0000020dba1fbcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a4790_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fbcd8;  1 drivers
v0000020dba1a22b0_0 .net *"_ivl_29", 30 0, L_0000020dba26f280;  1 drivers
v0000020dba1a36b0_0 .net *"_ivl_3", 22 0, L_0000020dba2718a0;  1 drivers
L_0000020dba1fbc48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a2d50_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fbc48;  1 drivers
v0000020dba1a40b0_0 .net *"_ivl_9", 22 0, L_0000020dba270360;  1 drivers
v0000020dba1a2990_0 .var "carry", 0 0;
v0000020dba1a4330_0 .net "comp", 0 0, v0000020dba1a3cf0_0;  1 drivers
v0000020dba1a4150_0 .var "diff_Exponent", 7 0;
v0000020dba1a2a30_0 .var/i "i", 31 0;
v0000020dba1a25d0_0 .var "result", 31 0;
E_0000020dba069a40/0 .event anyedge, v0000020dba1a3cf0_0, v0000020dba1a1ef0_0, v0000020dba1a2c10_0, v0000020dba1a3390_0;
E_0000020dba069a40/1 .event anyedge, v0000020dba1a2670_0, v0000020dba1a41f0_0, v0000020dba1a4150_0, v0000020dba1a3070_0;
E_0000020dba069a40/2 .event anyedge, v0000020dba1a3110_0, v0000020dba1a3250_0, v0000020dba1a2710_0, v0000020dba1a2990_0;
E_0000020dba069a40/3 .event anyedge, v0000020dba1a2530_0, v0000020dba1a39d0_0;
E_0000020dba069a40 .event/or E_0000020dba069a40/0, E_0000020dba069a40/1, E_0000020dba069a40/2, E_0000020dba069a40/3;
L_0000020dba2718a0 .part v0000020dba1a4290_0, 0, 23;
L_0000020dba270680 .concat [ 23 1 0 0], L_0000020dba2718a0, L_0000020dba1fbc00;
L_0000020dba270360 .part v0000020dba1a3610_0, 0, 23;
L_0000020dba270400 .concat [ 23 1 0 0], L_0000020dba270360, L_0000020dba1fbc48;
L_0000020dba271440 .part v0000020dba1a4290_0, 23, 8;
L_0000020dba270c20 .part v0000020dba1a3610_0, 23, 8;
L_0000020dba26f500 .part v0000020dba1a4290_0, 31, 1;
L_0000020dba2704a0 .part v0000020dba1a3610_0, 31, 1;
L_0000020dba26fc80 .part v0000020dba1a6450_0, 0, 31;
L_0000020dba270ea0 .concat [ 31 1 0 0], L_0000020dba26fc80, L_0000020dba1fbc90;
L_0000020dba26f280 .part v0000020dba1a50f0_0, 0, 31;
L_0000020dba270720 .concat [ 31 1 0 0], L_0000020dba26f280, L_0000020dba1fbcd8;
S_0000020dba1ad3d0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba19bb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1a2fd0_0 .net "A", 31 0, L_0000020dba270ea0;  1 drivers
v0000020dba1a20d0_0 .net "B", 31 0, L_0000020dba270720;  1 drivers
v0000020dba1a3cf0_0 .var "result", 0 0;
E_0000020dba069c80 .event anyedge, v0000020dba1a2fd0_0, v0000020dba1a20d0_0, v0000020dba1a3cf0_0;
S_0000020dba1ae9b0 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba19b860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba0699c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1a34d0_0 .net "A", 31 0, v0000020dba1a4dd0_0;  alias, 1 drivers
v0000020dba1a43d0_0 .net "A_Exponent", 7 0, L_0000020dba26d0c0;  1 drivers
v0000020dba1a3570_0 .net "A_Mantissa", 23 0, L_0000020dba26ee20;  1 drivers
v0000020dba1a3b10_0 .net "A_sign", 0 0, L_0000020dba26d5c0;  1 drivers
v0000020dba1a2ad0_0 .net "B", 31 0, v0000020dba1a5050_0;  alias, 1 drivers
v0000020dba1a3a70_0 .net "B_Exponent", 7 0, L_0000020dba26d520;  1 drivers
v0000020dba1a2df0_0 .net "B_Mantissa", 23 0, L_0000020dba26ce40;  1 drivers
v0000020dba1a2e90_0 .net "B_sign", 0 0, L_0000020dba26eec0;  1 drivers
v0000020dba1a2f30_0 .var "Exponent", 7 0;
v0000020dba1a37f0_0 .var "Mantissa", 22 0;
v0000020dba1a31b0_0 .var "Sign", 0 0;
v0000020dba1a45b0_0 .var "Temp_Exponent", 8 0;
v0000020dba1a4650_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fba50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a46f0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fba50;  1 drivers
v0000020dba1a3930_0 .net *"_ivl_3", 22 0, L_0000020dba26ece0;  1 drivers
L_0000020dba1fba98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a4830_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fba98;  1 drivers
v0000020dba1a3bb0_0 .net *"_ivl_9", 22 0, L_0000020dba26cf80;  1 drivers
v0000020dba1a3c50_0 .net "result", 31 0, L_0000020dba270220;  alias, 1 drivers
E_0000020dba069380/0 .event anyedge, v0000020dba1a43d0_0, v0000020dba1a3a70_0, v0000020dba1a3570_0, v0000020dba1a2df0_0;
E_0000020dba069380/1 .event anyedge, v0000020dba1a4650_0, v0000020dba1a45b0_0, v0000020dba1a3b10_0, v0000020dba1a2e90_0;
E_0000020dba069380 .event/or E_0000020dba069380/0, E_0000020dba069380/1;
L_0000020dba26ece0 .part v0000020dba1a4dd0_0, 0, 23;
L_0000020dba26ee20 .concat [ 23 1 0 0], L_0000020dba26ece0, L_0000020dba1fba50;
L_0000020dba26cf80 .part v0000020dba1a5050_0, 0, 23;
L_0000020dba26ce40 .concat [ 23 1 0 0], L_0000020dba26cf80, L_0000020dba1fba98;
L_0000020dba26d0c0 .part v0000020dba1a4dd0_0, 23, 8;
L_0000020dba26d520 .part v0000020dba1a5050_0, 23, 8;
L_0000020dba26d5c0 .part v0000020dba1a4dd0_0, 31, 1;
L_0000020dba26eec0 .part v0000020dba1a5050_0, 31, 1;
L_0000020dba270220 .concat [ 23 8 1 0], v0000020dba1a37f0_0, v0000020dba1a2f30_0, v0000020dba1a31b0_0;
S_0000020dba1add30 .scope module, "mem" "memory_parametrized" 4 374, 2 33 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba069680 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba1a5a50_0 .net "address", 1 0, v0000020dba1a6590_0;  1 drivers
v0000020dba1a57d0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1a6a90_0 .var/i "i", 31 0;
v0000020dba1a5410 .array "mem", 3 0, 31 0;
v0000020dba1a4dd0_0 .var "read_data", 31 0;
o0000020dba0fb128 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1a5870_0 .net "reset", 0 0, o0000020dba0fb128;  0 drivers
v0000020dba1a7030_0 .net "write_data", 31 0, v0000020dba1620a0_0;  alias, 1 drivers
v0000020dba1a48d0_0 .net "write_enable", 0 0, v0000020dba1a5370_0;  1 drivers
E_0000020dba0696c0 .event anyedge, v0000020dba1a5a50_0;
S_0000020dba1ad560 .scope module, "mux" "multiplexer_parametrized" 4 366, 2 1 0, S_0000020dba16e750;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e25d00 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e25d38 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba1a6e50_0 .net "in", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba1a5050_0 .var "out", 31 0;
v0000020dba1a4c90_0 .net "sel", 1 0, v0000020dba1a6590_0;  alias, 1 drivers
E_0000020dba06a080 .event anyedge, v0000020dba1a5a50_0, v0000020dba15e0e0_0;
S_0000020dba1ae690 .scope module, "sn3" "softmax_neuron" 3 158, 4 332 0, S_0000020dba04c100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_0000020dba069740 .param/l "NUM_INPUTS" 0 4 332, +C4<00000000000000000000000000000100>;
L_0000020dba0d6ab0 .functor BUFZ 32, v0000020dba1e4ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dba1ea800_0 .net "A1_MEM", 31 0, v0000020dba1a7c10_0;  1 drivers
v0000020dba1e90e0_0 .net "D1_OUT", 31 0, v0000020dba19f330_0;  1 drivers
v0000020dba1e9180_0 .net "E1_D1", 31 0, v0000020dba1e4ae0_0;  1 drivers
v0000020dba1e9220_0 .net "M1_M2", 31 0, L_0000020dba2615e0;  1 drivers
v0000020dba1e92c0_0 .net "M2_A1", 31 0, L_0000020dba263ca0;  1 drivers
v0000020dba1e9360_0 .net "MEM_OUT", 31 0, v0000020dba1ea9e0_0;  1 drivers
v0000020dba1e94a0_0 .net "MUX_OUT", 31 0, v0000020dba1eb700_0;  1 drivers
v0000020dba1e9400_0 .net "Z_E1", 31 0, v0000020dba1eabc0_0;  1 drivers
v0000020dba1ed280_0 .var "a", 31 0;
v0000020dba1ec7e0_0 .net "alpha", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba1ed320_0 .var "bias", 31 0;
v0000020dba1ede60_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1ed460_0 .var "data_counter", 1 0;
v0000020dba1ed640_0 .net "deltafunction_value", 31 0, L_0000020dba264ce0;  1 drivers
v0000020dba1edfa0_0 .var "enable_Z", 0 0;
v0000020dba1ebe80_0 .var "enable_d1", 0 0;
v0000020dba1eba20_0 .net "exp", 31 0, L_0000020dba0d6ab0;  alias, 1 drivers
v0000020dba1edf00_0 .net "exp_sum", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba1ec380_0 .net "inputdata", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba1ed140_0 .var "neuron_backpropagation_state", 1 0;
v0000020dba1ee040_0 .var "neuron_deltafunction_state", 1 0;
v0000020dba1eda00_0 .net "neuron_enable", 0 0, o0000020dba0f34d8;  alias, 0 drivers
v0000020dba1ed6e0_0 .var "neuron_feedfoward_state", 1 0;
v0000020dba1ed500_0 .net "neuron_state", 1 0, o0000020dba0f3538;  alias, 0 drivers
v0000020dba1eca60_0 .var "weight", 31 0;
v0000020dba1ecb00_0 .net "weight_memory_address", 1 0, o0000020dba0f3598;  alias, 0 drivers
v0000020dba1edaa0_0 .var "write_enable", 0 0;
v0000020dba1edb40_0 .var/i "z_counter", 31 0;
S_0000020dba1aecd0 .scope module, "A1" "ieee754_adder" 4 426, 5 61 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069940 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1a61d0_0 .net "A", 31 0, v0000020dba1ea9e0_0;  alias, 1 drivers
v0000020dba1a5690_0 .net "A_Exponent", 7 0, L_0000020dba264240;  1 drivers
v0000020dba1a5910_0 .net "A_Mantissa", 23 0, L_0000020dba262da0;  1 drivers
v0000020dba1a5ff0_0 .net "A_sign", 0 0, L_0000020dba262e40;  1 drivers
v0000020dba1a6090_0 .var "A_swap", 31 0;
v0000020dba1a6b30_0 .net "B", 31 0, L_0000020dba263ca0;  alias, 1 drivers
v0000020dba1a6130_0 .net "B_Exponent", 7 0, L_0000020dba263c00;  1 drivers
v0000020dba1a6310_0 .net "B_Mantissa", 23 0, L_0000020dba264380;  1 drivers
v0000020dba1a6810_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1a69f0_0 .net "B_sign", 0 0, L_0000020dba2632a0;  1 drivers
v0000020dba1a8c50_0 .var "B_swap", 31 0;
v0000020dba1a8390_0 .var "Exponent", 7 0;
v0000020dba1a86b0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fe7e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9290_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe7e0;  1 drivers
L_0000020dba1fe870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a8570_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fe870;  1 drivers
v0000020dba1a8bb0_0 .net *"_ivl_23", 30 0, L_0000020dba2633e0;  1 drivers
L_0000020dba1fe8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a8d90_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fe8b8;  1 drivers
v0000020dba1a8430_0 .net *"_ivl_29", 30 0, L_0000020dba262a80;  1 drivers
v0000020dba1a7710_0 .net *"_ivl_3", 22 0, L_0000020dba2649c0;  1 drivers
L_0000020dba1fe828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a90b0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe828;  1 drivers
v0000020dba1a78f0_0 .net *"_ivl_9", 22 0, L_0000020dba263b60;  1 drivers
v0000020dba1a87f0_0 .var "carry", 0 0;
v0000020dba1a95b0_0 .net "comp", 0 0, v0000020dba1a6770_0;  1 drivers
v0000020dba1a7d50_0 .var "diff_Exponent", 7 0;
v0000020dba1a9650_0 .var/i "i", 31 0;
v0000020dba1a7c10_0 .var "result", 31 0;
E_0000020dba069a00/0 .event anyedge, v0000020dba1a6770_0, v0000020dba1a61d0_0, v0000020dba1a6b30_0, v0000020dba1a5690_0;
E_0000020dba069a00/1 .event anyedge, v0000020dba1a6130_0, v0000020dba1a6310_0, v0000020dba1a7d50_0, v0000020dba1a5ff0_0;
E_0000020dba069a00/2 .event anyedge, v0000020dba1a69f0_0, v0000020dba1a5910_0, v0000020dba1a6810_0, v0000020dba1a87f0_0;
E_0000020dba069a00/3 .event anyedge, v0000020dba1a86b0_0, v0000020dba1a8390_0;
E_0000020dba069a00 .event/or E_0000020dba069a00/0, E_0000020dba069a00/1, E_0000020dba069a00/2, E_0000020dba069a00/3;
L_0000020dba2649c0 .part v0000020dba1a6090_0, 0, 23;
L_0000020dba262da0 .concat [ 23 1 0 0], L_0000020dba2649c0, L_0000020dba1fe7e0;
L_0000020dba263b60 .part v0000020dba1a8c50_0, 0, 23;
L_0000020dba264380 .concat [ 23 1 0 0], L_0000020dba263b60, L_0000020dba1fe828;
L_0000020dba264240 .part v0000020dba1a6090_0, 23, 8;
L_0000020dba263c00 .part v0000020dba1a8c50_0, 23, 8;
L_0000020dba262e40 .part v0000020dba1a6090_0, 31, 1;
L_0000020dba2632a0 .part v0000020dba1a8c50_0, 31, 1;
L_0000020dba2633e0 .part v0000020dba1ea9e0_0, 0, 31;
L_0000020dba263fc0 .concat [ 31 1 0 0], L_0000020dba2633e0, L_0000020dba1fe870;
L_0000020dba262a80 .part L_0000020dba263ca0, 0, 31;
L_0000020dba263980 .concat [ 31 1 0 0], L_0000020dba262a80, L_0000020dba1fe8b8;
S_0000020dba1aeb40 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1aecd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1a54b0_0 .net "A", 31 0, L_0000020dba263fc0;  1 drivers
v0000020dba1a5550_0 .net "B", 31 0, L_0000020dba263980;  1 drivers
v0000020dba1a6770_0 .var "result", 0 0;
E_0000020dba069780 .event anyedge, v0000020dba1a54b0_0, v0000020dba1a5550_0, v0000020dba1a6770_0;
S_0000020dba1aee60 .scope module, "D1" "ieee754_divider" 4 402, 5 180 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e25400 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000100>;
P_0000020db9e25438 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000000>;
v0000020dba1ac0d0_0 .net "A", 31 0, v0000020dba1e4ae0_0;  alias, 1 drivers
v0000020dba1ac7b0_0 .net "A1_Xn", 31 0, v0000020dba1a9790_0;  1 drivers
v0000020dba1ac210_0 .net "A2_M3", 31 0, v0000020dba1aab90_0;  1 drivers
v0000020dba1ac2b0_0 .net "B", 31 0, v0000020dba1eec20_0;  alias, 1 drivers
v0000020dba1ac170_0 .net "M1_A1", 31 0, L_0000020dba27ed20;  1 drivers
v0000020dba1acad0_0 .net "M2_A2", 31 0, L_0000020dba260140;  1 drivers
v0000020dba19e390_0 .net "M3_M4", 31 0, L_0000020dba261180;  1 drivers
v0000020dba19d670_0 .net "M4_OUT", 31 0, L_0000020dba260fa0;  1 drivers
v0000020dba19ef70_0 .var "Xn", 31 0;
L_0000020dba1fe288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba19da30_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fe288;  1 drivers
v0000020dba19d530_0 .net *"_ivl_17", 30 0, L_0000020dba27e140;  1 drivers
L_0000020dba1fe048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba19dc10_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fe048;  1 drivers
L_0000020dba1fe360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba19ec50_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fe360;  1 drivers
L_0000020dba1fe3a8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba19e6b0_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fe3a8;  1 drivers
v0000020dba19f470_0 .net *"_ivl_25", 22 0, L_0000020dba260780;  1 drivers
v0000020dba19e1b0_0 .net *"_ivl_31", 0 0, L_0000020dba260280;  1 drivers
v0000020dba19f510_0 .net *"_ivl_33", 0 0, L_0000020dba261720;  1 drivers
v0000020dba19dad0_0 .net *"_ivl_35", 30 0, L_0000020dba260c80;  1 drivers
v0000020dba19d7b0_0 .net *"_ivl_39", 0 0, L_0000020dba2603c0;  1 drivers
L_0000020dba1fe090 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba19db70_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fe090;  1 drivers
v0000020dba19d0d0_0 .net *"_ivl_41", 7 0, L_0000020dba2619a0;  1 drivers
L_0000020dba1fe678 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba19dfd0_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1fe678;  1 drivers
v0000020dba19e250_0 .net *"_ivl_44", 7 0, L_0000020dba260a00;  1 drivers
v0000020dba19f150_0 .net *"_ivl_47", 7 0, L_0000020dba2612c0;  1 drivers
v0000020dba19f5b0_0 .net *"_ivl_48", 7 0, L_0000020dba260dc0;  1 drivers
v0000020dba19e430_0 .net *"_ivl_51", 22 0, L_0000020dba261f40;  1 drivers
v0000020dba19de90_0 .net *"_ivl_7", 22 0, L_0000020dba27e1e0;  1 drivers
v0000020dba19e4d0_0 .var/i "clk", 31 0;
v0000020dba19f1f0_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba19f290_0 .var "divider_counter", 2 0;
L_0000020dba1fdf70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba19d850_0 .net "effective_enable", 0 0, L_0000020dba1fdf70;  1 drivers
v0000020dba19ebb0_0 .net "enable", 0 0, v0000020dba1ebe80_0;  1 drivers
v0000020dba19d710_0 .var/i "index", 31 0;
v0000020dba19f330_0 .var "result", 31 0;
L_0000020dba27e1e0 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba27efa0 .concat [ 23 8 1 0], L_0000020dba27e1e0, L_0000020dba1fe090, L_0000020dba1fe048;
L_0000020dba27e140 .part L_0000020dba27ed20, 0, 31;
L_0000020dba27e500 .concat [ 31 1 0 0], L_0000020dba27e140, L_0000020dba1fe288;
L_0000020dba260780 .part v0000020dba1eec20_0, 0, 23;
L_0000020dba2610e0 .concat [ 23 8 1 0], L_0000020dba260780, L_0000020dba1fe3a8, L_0000020dba1fe360;
L_0000020dba260280 .part L_0000020dba260140, 31, 1;
L_0000020dba261720 .reduce/nor L_0000020dba260280;
L_0000020dba260c80 .part L_0000020dba260140, 0, 31;
L_0000020dba2601e0 .concat [ 31 1 0 0], L_0000020dba260c80, L_0000020dba261720;
L_0000020dba2603c0 .part v0000020dba1eec20_0, 31, 1;
L_0000020dba2619a0 .part L_0000020dba261180, 23, 8;
L_0000020dba260a00 .arith/sum 8, L_0000020dba2619a0, L_0000020dba1fe678;
L_0000020dba2612c0 .part v0000020dba1eec20_0, 23, 8;
L_0000020dba260dc0 .arith/sub 8, L_0000020dba260a00, L_0000020dba2612c0;
L_0000020dba261f40 .part L_0000020dba261180, 0, 23;
L_0000020dba261fe0 .concat [ 23 8 1 0], L_0000020dba261f40, L_0000020dba260dc0, L_0000020dba2603c0;
S_0000020dba1adec0 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069f00 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fe240 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9510_0 .net "A", 31 0, L_0000020dba1fe240;  1 drivers
v0000020dba1a7530_0 .net "A_Exponent", 7 0, L_0000020dba27f720;  1 drivers
v0000020dba1a7350_0 .net "A_Mantissa", 23 0, L_0000020dba27fd60;  1 drivers
v0000020dba1a7b70_0 .net "A_sign", 0 0, L_0000020dba27e460;  1 drivers
v0000020dba1a8890_0 .var "A_swap", 31 0;
v0000020dba1a9010_0 .net "B", 31 0, L_0000020dba27e500;  1 drivers
v0000020dba1a8e30_0 .net "B_Exponent", 7 0, L_0000020dba27ffe0;  1 drivers
v0000020dba1a7990_0 .net "B_Mantissa", 23 0, L_0000020dba27f680;  1 drivers
v0000020dba1a84d0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1a7df0_0 .net "B_sign", 0 0, L_0000020dba27f7c0;  1 drivers
v0000020dba1a96f0_0 .var "B_swap", 31 0;
v0000020dba1a9150_0 .var "Exponent", 7 0;
v0000020dba1a8ed0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fe120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a7210_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe120;  1 drivers
L_0000020dba1fe1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a8f70_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fe1b0;  1 drivers
v0000020dba1a7170_0 .net *"_ivl_23", 30 0, L_0000020dba27fe00;  1 drivers
L_0000020dba1fe1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9470_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fe1f8;  1 drivers
v0000020dba1a91f0_0 .net *"_ivl_29", 30 0, L_0000020dba27e280;  1 drivers
v0000020dba1a73f0_0 .net *"_ivl_3", 22 0, L_0000020dba27f5e0;  1 drivers
L_0000020dba1fe168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a7490_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe168;  1 drivers
v0000020dba1a7e90_0 .net *"_ivl_9", 22 0, L_0000020dba27ff40;  1 drivers
v0000020dba1a9330_0 .var "carry", 0 0;
v0000020dba1a72b0_0 .net "comp", 0 0, v0000020dba1a89d0_0;  1 drivers
v0000020dba1a8cf0_0 .var "diff_Exponent", 7 0;
v0000020dba1a8750_0 .var/i "i", 31 0;
v0000020dba1a9790_0 .var "result", 31 0;
E_0000020dba069d80/0 .event anyedge, v0000020dba1a89d0_0, v0000020dba1a9510_0, v0000020dba1a9010_0, v0000020dba1a7530_0;
E_0000020dba069d80/1 .event anyedge, v0000020dba1a8e30_0, v0000020dba1a7990_0, v0000020dba1a8cf0_0, v0000020dba1a7b70_0;
E_0000020dba069d80/2 .event anyedge, v0000020dba1a7df0_0, v0000020dba1a7350_0, v0000020dba1a84d0_0, v0000020dba1a9330_0;
E_0000020dba069d80/3 .event anyedge, v0000020dba1a8ed0_0, v0000020dba1a9150_0;
E_0000020dba069d80 .event/or E_0000020dba069d80/0, E_0000020dba069d80/1, E_0000020dba069d80/2, E_0000020dba069d80/3;
L_0000020dba27f5e0 .part v0000020dba1a8890_0, 0, 23;
L_0000020dba27fd60 .concat [ 23 1 0 0], L_0000020dba27f5e0, L_0000020dba1fe120;
L_0000020dba27ff40 .part v0000020dba1a96f0_0, 0, 23;
L_0000020dba27f680 .concat [ 23 1 0 0], L_0000020dba27ff40, L_0000020dba1fe168;
L_0000020dba27f720 .part v0000020dba1a8890_0, 23, 8;
L_0000020dba27ffe0 .part v0000020dba1a96f0_0, 23, 8;
L_0000020dba27e460 .part v0000020dba1a8890_0, 31, 1;
L_0000020dba27f7c0 .part v0000020dba1a96f0_0, 31, 1;
L_0000020dba27fe00 .part L_0000020dba1fe240, 0, 31;
L_0000020dba27ee60 .concat [ 31 1 0 0], L_0000020dba27fe00, L_0000020dba1fe1b0;
L_0000020dba27e280 .part L_0000020dba27e500, 0, 31;
L_0000020dba27e3c0 .concat [ 31 1 0 0], L_0000020dba27e280, L_0000020dba1fe1f8;
S_0000020dba1ad240 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1adec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1a7cb0_0 .net "A", 31 0, L_0000020dba27ee60;  1 drivers
v0000020dba1a8610_0 .net "B", 31 0, L_0000020dba27e3c0;  1 drivers
v0000020dba1a89d0_0 .var "result", 0 0;
E_0000020dba069840 .event anyedge, v0000020dba1a7cb0_0, v0000020dba1a8610_0, v0000020dba1a89d0_0;
S_0000020dba1ad6f0 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069880 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fe510 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba1a7fd0_0 .net "A", 31 0, L_0000020dba1fe510;  1 drivers
v0000020dba1a93d0_0 .net "A_Exponent", 7 0, L_0000020dba261cc0;  1 drivers
v0000020dba1a75d0_0 .net "A_Mantissa", 23 0, L_0000020dba2623a0;  1 drivers
v0000020dba1a70d0_0 .net "A_sign", 0 0, L_0000020dba260aa0;  1 drivers
v0000020dba1a7670_0 .var "A_swap", 31 0;
v0000020dba1a8930_0 .net "B", 31 0, L_0000020dba2601e0;  1 drivers
v0000020dba1a8a70_0 .net "B_Exponent", 7 0, L_0000020dba260640;  1 drivers
v0000020dba1a8b10_0 .net "B_Mantissa", 23 0, L_0000020dba261680;  1 drivers
v0000020dba1a77b0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1a7850_0 .net "B_sign", 0 0, L_0000020dba262440;  1 drivers
v0000020dba1a7ad0_0 .var "B_swap", 31 0;
v0000020dba1a7f30_0 .var "Exponent", 7 0;
v0000020dba1a8110_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fe3f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a81b0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe3f0;  1 drivers
L_0000020dba1fe480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1a8250_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fe480;  1 drivers
v0000020dba1a82f0_0 .net *"_ivl_23", 30 0, L_0000020dba261c20;  1 drivers
L_0000020dba1fe4c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1aae10_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fe4c8;  1 drivers
v0000020dba1ab590_0 .net *"_ivl_29", 30 0, L_0000020dba260be0;  1 drivers
v0000020dba1aaaf0_0 .net *"_ivl_3", 22 0, L_0000020dba262620;  1 drivers
L_0000020dba1fe438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9dd0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe438;  1 drivers
v0000020dba1ab630_0 .net *"_ivl_9", 22 0, L_0000020dba2628a0;  1 drivers
v0000020dba1ab130_0 .var "carry", 0 0;
v0000020dba1aad70_0 .net "comp", 0 0, v0000020dba1a7a30_0;  1 drivers
v0000020dba1ab6d0_0 .var "diff_Exponent", 7 0;
v0000020dba1ab8b0_0 .var/i "i", 31 0;
v0000020dba1aab90_0 .var "result", 31 0;
E_0000020dba069900/0 .event anyedge, v0000020dba1a7a30_0, v0000020dba1a7fd0_0, v0000020dba1a8930_0, v0000020dba1a93d0_0;
E_0000020dba069900/1 .event anyedge, v0000020dba1a8a70_0, v0000020dba1a8b10_0, v0000020dba1ab6d0_0, v0000020dba1a70d0_0;
E_0000020dba069900/2 .event anyedge, v0000020dba1a7850_0, v0000020dba1a75d0_0, v0000020dba1a77b0_0, v0000020dba1ab130_0;
E_0000020dba069900/3 .event anyedge, v0000020dba1a8110_0, v0000020dba1a7f30_0;
E_0000020dba069900 .event/or E_0000020dba069900/0, E_0000020dba069900/1, E_0000020dba069900/2, E_0000020dba069900/3;
L_0000020dba262620 .part v0000020dba1a7670_0, 0, 23;
L_0000020dba2623a0 .concat [ 23 1 0 0], L_0000020dba262620, L_0000020dba1fe3f0;
L_0000020dba2628a0 .part v0000020dba1a7ad0_0, 0, 23;
L_0000020dba261680 .concat [ 23 1 0 0], L_0000020dba2628a0, L_0000020dba1fe438;
L_0000020dba261cc0 .part v0000020dba1a7670_0, 23, 8;
L_0000020dba260640 .part v0000020dba1a7ad0_0, 23, 8;
L_0000020dba260aa0 .part v0000020dba1a7670_0, 31, 1;
L_0000020dba262440 .part v0000020dba1a7ad0_0, 31, 1;
L_0000020dba261c20 .part L_0000020dba1fe510, 0, 31;
L_0000020dba260500 .concat [ 31 1 0 0], L_0000020dba261c20, L_0000020dba1fe480;
L_0000020dba260be0 .part L_0000020dba2601e0, 0, 31;
L_0000020dba261ea0 .concat [ 31 1 0 0], L_0000020dba260be0, L_0000020dba1fe4c8;
S_0000020dba1ad0b0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1ad6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1a8070_0 .net "A", 31 0, L_0000020dba260500;  1 drivers
v0000020dba1a9830_0 .net "B", 31 0, L_0000020dba261ea0;  1 drivers
v0000020dba1a7a30_0 .var "result", 0 0;
E_0000020dba069b00 .event anyedge, v0000020dba1a8070_0, v0000020dba1a9830_0, v0000020dba1a7a30_0;
S_0000020dba1ae820 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069e80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1aa410_0 .net "A", 31 0, L_0000020dba27efa0;  1 drivers
v0000020dba1aa370_0 .net "A_Exponent", 7 0, L_0000020dba27fc20;  1 drivers
v0000020dba1aa4b0_0 .net "A_Mantissa", 23 0, L_0000020dba27e320;  1 drivers
v0000020dba1ab9f0_0 .net "A_sign", 0 0, L_0000020dba27fa40;  1 drivers
L_0000020dba1fe0d8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba1ab770_0 .net "B", 31 0, L_0000020dba1fe0d8;  1 drivers
v0000020dba1ab1d0_0 .net "B_Exponent", 7 0, L_0000020dba27f2c0;  1 drivers
v0000020dba1ab270_0 .net "B_Mantissa", 23 0, L_0000020dba27f040;  1 drivers
v0000020dba1aac30_0 .net "B_sign", 0 0, L_0000020dba27e960;  1 drivers
v0000020dba1aba90_0 .var "Exponent", 7 0;
v0000020dba1aacd0_0 .var "Mantissa", 22 0;
v0000020dba1ab810_0 .var "Sign", 0 0;
v0000020dba1ac030_0 .var "Temp_Exponent", 8 0;
v0000020dba1aaeb0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fdfb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1aa0f0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fdfb8;  1 drivers
v0000020dba1aa550_0 .net *"_ivl_3", 22 0, L_0000020dba27f860;  1 drivers
L_0000020dba1fe000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1aaf50_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe000;  1 drivers
v0000020dba1aaff0_0 .net *"_ivl_9", 22 0, L_0000020dba27ea00;  1 drivers
v0000020dba1aa5f0_0 .net "result", 31 0, L_0000020dba27ed20;  alias, 1 drivers
E_0000020dba06a140/0 .event anyedge, v0000020dba1aa370_0, v0000020dba1ab1d0_0, v0000020dba1aa4b0_0, v0000020dba1ab270_0;
E_0000020dba06a140/1 .event anyedge, v0000020dba1aaeb0_0, v0000020dba1ac030_0, v0000020dba1ab9f0_0, v0000020dba1aac30_0;
E_0000020dba06a140 .event/or E_0000020dba06a140/0, E_0000020dba06a140/1;
L_0000020dba27f860 .part L_0000020dba27efa0, 0, 23;
L_0000020dba27e320 .concat [ 23 1 0 0], L_0000020dba27f860, L_0000020dba1fdfb8;
L_0000020dba27ea00 .part L_0000020dba1fe0d8, 0, 23;
L_0000020dba27f040 .concat [ 23 1 0 0], L_0000020dba27ea00, L_0000020dba1fe000;
L_0000020dba27fc20 .part L_0000020dba27efa0, 23, 8;
L_0000020dba27f2c0 .part L_0000020dba1fe0d8, 23, 8;
L_0000020dba27fa40 .part L_0000020dba27efa0, 31, 1;
L_0000020dba27e960 .part L_0000020dba1fe0d8, 31, 1;
L_0000020dba27ed20 .concat [ 23 8 1 0], v0000020dba1aacd0_0, v0000020dba1aba90_0, v0000020dba1ab810_0;
S_0000020dba1ad880 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069bc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1ab3b0_0 .net "A", 31 0, L_0000020dba2610e0;  1 drivers
v0000020dba1a9fb0_0 .net "A_Exponent", 7 0, L_0000020dba27edc0;  1 drivers
v0000020dba1ab950_0 .net "A_Mantissa", 23 0, L_0000020dba27e6e0;  1 drivers
v0000020dba1aa870_0 .net "A_sign", 0 0, L_0000020dba262260;  1 drivers
v0000020dba1abc70_0 .net "B", 31 0, v0000020dba19ef70_0;  1 drivers
v0000020dba1abb30_0 .net "B_Exponent", 7 0, L_0000020dba261220;  1 drivers
v0000020dba1a9bf0_0 .net "B_Mantissa", 23 0, L_0000020dba27ebe0;  1 drivers
v0000020dba1a9c90_0 .net "B_sign", 0 0, L_0000020dba262300;  1 drivers
v0000020dba1abbd0_0 .var "Exponent", 7 0;
v0000020dba1abd10_0 .var "Mantissa", 22 0;
v0000020dba1aaa50_0 .var "Sign", 0 0;
v0000020dba1aa9b0_0 .var "Temp_Exponent", 8 0;
v0000020dba1ab310_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe2d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9970_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe2d0;  1 drivers
v0000020dba1ab090_0 .net *"_ivl_3", 22 0, L_0000020dba27e5a0;  1 drivers
L_0000020dba1fe318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9d30_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe318;  1 drivers
v0000020dba1aa230_0 .net *"_ivl_9", 22 0, L_0000020dba27eaa0;  1 drivers
v0000020dba1ab4f0_0 .net "result", 31 0, L_0000020dba260140;  alias, 1 drivers
E_0000020dba069f80/0 .event anyedge, v0000020dba1a9fb0_0, v0000020dba1abb30_0, v0000020dba1ab950_0, v0000020dba1a9bf0_0;
E_0000020dba069f80/1 .event anyedge, v0000020dba1ab310_0, v0000020dba1aa9b0_0, v0000020dba1aa870_0, v0000020dba1a9c90_0;
E_0000020dba069f80 .event/or E_0000020dba069f80/0, E_0000020dba069f80/1;
L_0000020dba27e5a0 .part L_0000020dba2610e0, 0, 23;
L_0000020dba27e6e0 .concat [ 23 1 0 0], L_0000020dba27e5a0, L_0000020dba1fe2d0;
L_0000020dba27eaa0 .part v0000020dba19ef70_0, 0, 23;
L_0000020dba27ebe0 .concat [ 23 1 0 0], L_0000020dba27eaa0, L_0000020dba1fe318;
L_0000020dba27edc0 .part L_0000020dba2610e0, 23, 8;
L_0000020dba261220 .part v0000020dba19ef70_0, 23, 8;
L_0000020dba262260 .part L_0000020dba2610e0, 31, 1;
L_0000020dba262300 .part v0000020dba19ef70_0, 31, 1;
L_0000020dba260140 .concat [ 23 8 1 0], v0000020dba1abd10_0, v0000020dba1abbd0_0, v0000020dba1aaa50_0;
S_0000020dba1ada10 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba069fc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1abf90_0 .net "A", 31 0, v0000020dba19ef70_0;  alias, 1 drivers
v0000020dba1aa690_0 .net "A_Exponent", 7 0, L_0000020dba262580;  1 drivers
v0000020dba1aa730_0 .net "A_Mantissa", 23 0, L_0000020dba261b80;  1 drivers
v0000020dba1aa7d0_0 .net "A_sign", 0 0, L_0000020dba261ae0;  1 drivers
v0000020dba1aa050_0 .net "B", 31 0, v0000020dba1aab90_0;  alias, 1 drivers
v0000020dba1a9e70_0 .net "B_Exponent", 7 0, L_0000020dba2626c0;  1 drivers
v0000020dba1abdb0_0 .net "B_Mantissa", 23 0, L_0000020dba2614a0;  1 drivers
v0000020dba1a9f10_0 .net "B_sign", 0 0, L_0000020dba260960;  1 drivers
v0000020dba1ab450_0 .var "Exponent", 7 0;
v0000020dba1abe50_0 .var "Mantissa", 22 0;
v0000020dba1abef0_0 .var "Sign", 0 0;
v0000020dba1a98d0_0 .var "Temp_Exponent", 8 0;
v0000020dba1a9b50_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1aa190_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe558;  1 drivers
v0000020dba1a9a10_0 .net *"_ivl_3", 22 0, L_0000020dba261900;  1 drivers
L_0000020dba1fe5a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1a9ab0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe5a0;  1 drivers
v0000020dba1aa2d0_0 .net *"_ivl_9", 22 0, L_0000020dba2624e0;  1 drivers
v0000020dba1aa910_0 .net "result", 31 0, L_0000020dba261180;  alias, 1 drivers
E_0000020dba06ad00/0 .event anyedge, v0000020dba1aa690_0, v0000020dba1a9e70_0, v0000020dba1aa730_0, v0000020dba1abdb0_0;
E_0000020dba06ad00/1 .event anyedge, v0000020dba1a9b50_0, v0000020dba1a98d0_0, v0000020dba1aa7d0_0, v0000020dba1a9f10_0;
E_0000020dba06ad00 .event/or E_0000020dba06ad00/0, E_0000020dba06ad00/1;
L_0000020dba261900 .part v0000020dba19ef70_0, 0, 23;
L_0000020dba261b80 .concat [ 23 1 0 0], L_0000020dba261900, L_0000020dba1fe558;
L_0000020dba2624e0 .part v0000020dba1aab90_0, 0, 23;
L_0000020dba2614a0 .concat [ 23 1 0 0], L_0000020dba2624e0, L_0000020dba1fe5a0;
L_0000020dba262580 .part v0000020dba19ef70_0, 23, 8;
L_0000020dba2626c0 .part v0000020dba1aab90_0, 23, 8;
L_0000020dba261ae0 .part v0000020dba19ef70_0, 31, 1;
L_0000020dba260960 .part v0000020dba1aab90_0, 31, 1;
L_0000020dba261180 .concat [ 23 8 1 0], v0000020dba1abe50_0, v0000020dba1ab450_0, v0000020dba1abef0_0;
S_0000020dba1ae1e0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba1aee60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06b100 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1ac8f0_0 .net "A", 31 0, v0000020dba1e4ae0_0;  alias, 1 drivers
v0000020dba1ac990_0 .net "A_Exponent", 7 0, L_0000020dba261d60;  1 drivers
v0000020dba1acc10_0 .net "A_Mantissa", 23 0, L_0000020dba261360;  1 drivers
v0000020dba1acb70_0 .net "A_sign", 0 0, L_0000020dba261e00;  1 drivers
v0000020dba1ac710_0 .net "B", 31 0, L_0000020dba261fe0;  1 drivers
v0000020dba1ac5d0_0 .net "B_Exponent", 7 0, L_0000020dba261540;  1 drivers
v0000020dba1ac850_0 .net "B_Mantissa", 23 0, L_0000020dba260d20;  1 drivers
v0000020dba1accb0_0 .net "B_sign", 0 0, L_0000020dba260320;  1 drivers
v0000020dba1ac350_0 .var "Exponent", 7 0;
v0000020dba1ace90_0 .var "Mantissa", 22 0;
v0000020dba1ac490_0 .var "Sign", 0 0;
v0000020dba1acf30_0 .var "Temp_Exponent", 8 0;
v0000020dba1ac530_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe5e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1ac670_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe5e8;  1 drivers
v0000020dba1acdf0_0 .net *"_ivl_3", 22 0, L_0000020dba261a40;  1 drivers
L_0000020dba1fe630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1acd50_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe630;  1 drivers
v0000020dba1ac3f0_0 .net *"_ivl_9", 22 0, L_0000020dba260b40;  1 drivers
v0000020dba1aca30_0 .net "result", 31 0, L_0000020dba260fa0;  alias, 1 drivers
E_0000020dba06a940/0 .event anyedge, v0000020dba1ac990_0, v0000020dba1ac5d0_0, v0000020dba1acc10_0, v0000020dba1ac850_0;
E_0000020dba06a940/1 .event anyedge, v0000020dba1ac530_0, v0000020dba1acf30_0, v0000020dba1acb70_0, v0000020dba1accb0_0;
E_0000020dba06a940 .event/or E_0000020dba06a940/0, E_0000020dba06a940/1;
L_0000020dba261a40 .part v0000020dba1e4ae0_0, 0, 23;
L_0000020dba261360 .concat [ 23 1 0 0], L_0000020dba261a40, L_0000020dba1fe5e8;
L_0000020dba260b40 .part L_0000020dba261fe0, 0, 23;
L_0000020dba260d20 .concat [ 23 1 0 0], L_0000020dba260b40, L_0000020dba1fe630;
L_0000020dba261d60 .part v0000020dba1e4ae0_0, 23, 8;
L_0000020dba261540 .part L_0000020dba261fe0, 23, 8;
L_0000020dba261e00 .part v0000020dba1e4ae0_0, 31, 1;
L_0000020dba260320 .part L_0000020dba261fe0, 31, 1;
L_0000020dba260fa0 .concat [ 23 8 1 0], v0000020dba1ace90_0, v0000020dba1ac350_0, v0000020dba1ac490_0;
S_0000020dba1adba0 .scope module, "E1" "ieee754_natural_exponential" 4 394, 5 302 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "done";
P_0000020dba06abc0 .param/l "ITER" 0 5 302, +C4<00000000000000000000000000001010>;
v0000020dba1e4680_0 .net "A", 31 0, v0000020dba1eabc0_0;  alias, 1 drivers
v0000020dba1e5bc0_0 .net "A1_M2", 31 0, v0000020dba19eed0_0;  1 drivers
v0000020dba1e4ea0_0 .net "A2_OUT", 31 0, v0000020dba1ddec0_0;  1 drivers
v0000020dba1e5e40_0 .net "D1_A2", 31 0, v0000020dba1e2560_0;  1 drivers
v0000020dba1e56c0_0 .net "M1_D1", 31 0, L_0000020dba279500;  1 drivers
v0000020dba1e5760_0 .net "M2_D1", 31 0, L_0000020dba27a360;  1 drivers
v0000020dba1e6340_0 .var/i "clk", 31 0;
v0000020dba1e5940_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1e5a80_0 .var "div_enable", 0 0;
v0000020dba1e4f40_0 .var "done", 0 0;
v0000020dba1e5ee0_0 .var "fatorial_count", 31 0;
v0000020dba1e5f80_0 .var "fatorial_mul", 31 0;
v0000020dba1e4fe0_0 .var/i "index_division", 31 0;
v0000020dba1e60c0_0 .var/i "index_fatorial", 31 0;
v0000020dba1e6160_0 .var "natural_exponential_counter", 2 0;
v0000020dba1e67a0_0 .var "natural_exponential_sum", 31 0;
v0000020dba1e65c0_0 .var "pontential_mul", 31 0;
o0000020dba101518 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1e63e0_0 .net "reset", 0 0, o0000020dba101518;  0 drivers
v0000020dba1e4ae0_0 .var "result", 31 0;
S_0000020dba1ae500 .scope module, "A1" "ieee754_adder" 5 324, 5 61 0, S_0000020dba1adba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a480 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fd670 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba19dcb0_0 .net "A", 31 0, L_0000020dba1fd670;  1 drivers
v0000020dba19e570_0 .net "A_Exponent", 7 0, L_0000020dba279820;  1 drivers
v0000020dba19ddf0_0 .net "A_Mantissa", 23 0, L_0000020dba27b440;  1 drivers
v0000020dba19e610_0 .net "A_sign", 0 0, L_0000020dba27af40;  1 drivers
v0000020dba19e750_0 .var "A_swap", 31 0;
v0000020dba19dd50_0 .net "B", 31 0, v0000020dba1e5ee0_0;  1 drivers
v0000020dba19e7f0_0 .net "B_Exponent", 7 0, L_0000020dba27ad60;  1 drivers
v0000020dba19d8f0_0 .net "B_Mantissa", 23 0, L_0000020dba279460;  1 drivers
v0000020dba19d990_0 .var "B_shifted_mantissa", 23 0;
v0000020dba19df30_0 .net "B_sign", 0 0, L_0000020dba27a2c0;  1 drivers
v0000020dba19f650_0 .var "B_swap", 31 0;
v0000020dba19e070_0 .var "Exponent", 7 0;
v0000020dba19e110_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fd550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba19f3d0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd550;  1 drivers
L_0000020dba1fd5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba19ee30_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fd5e0;  1 drivers
v0000020dba19e890_0 .net *"_ivl_23", 30 0, L_0000020dba27b260;  1 drivers
L_0000020dba1fd628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba19d2b0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fd628;  1 drivers
v0000020dba19e930_0 .net *"_ivl_29", 30 0, L_0000020dba27afe0;  1 drivers
v0000020dba19f790_0 .net *"_ivl_3", 22 0, L_0000020dba27acc0;  1 drivers
L_0000020dba1fd598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba19f830_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd598;  1 drivers
v0000020dba19e9d0_0 .net *"_ivl_9", 22 0, L_0000020dba27b800;  1 drivers
v0000020dba19ea70_0 .var "carry", 0 0;
v0000020dba19eb10_0 .net "comp", 0 0, v0000020dba19e2f0_0;  1 drivers
v0000020dba19ecf0_0 .var "diff_Exponent", 7 0;
v0000020dba19ed90_0 .var/i "i", 31 0;
v0000020dba19eed0_0 .var "result", 31 0;
E_0000020dba06b0c0/0 .event anyedge, v0000020dba19e2f0_0, v0000020dba19dcb0_0, v0000020dba19dd50_0, v0000020dba19e570_0;
E_0000020dba06b0c0/1 .event anyedge, v0000020dba19e7f0_0, v0000020dba19d8f0_0, v0000020dba19ecf0_0, v0000020dba19e610_0;
E_0000020dba06b0c0/2 .event anyedge, v0000020dba19df30_0, v0000020dba19ddf0_0, v0000020dba19d990_0, v0000020dba19ea70_0;
E_0000020dba06b0c0/3 .event anyedge, v0000020dba19e110_0, v0000020dba19e070_0;
E_0000020dba06b0c0 .event/or E_0000020dba06b0c0/0, E_0000020dba06b0c0/1, E_0000020dba06b0c0/2, E_0000020dba06b0c0/3;
L_0000020dba27acc0 .part v0000020dba19e750_0, 0, 23;
L_0000020dba27b440 .concat [ 23 1 0 0], L_0000020dba27acc0, L_0000020dba1fd550;
L_0000020dba27b800 .part v0000020dba19f650_0, 0, 23;
L_0000020dba279460 .concat [ 23 1 0 0], L_0000020dba27b800, L_0000020dba1fd598;
L_0000020dba279820 .part v0000020dba19e750_0, 23, 8;
L_0000020dba27ad60 .part v0000020dba19f650_0, 23, 8;
L_0000020dba27af40 .part v0000020dba19e750_0, 31, 1;
L_0000020dba27a2c0 .part v0000020dba19f650_0, 31, 1;
L_0000020dba27b260 .part L_0000020dba1fd670, 0, 31;
L_0000020dba279140 .concat [ 31 1 0 0], L_0000020dba27b260, L_0000020dba1fd5e0;
L_0000020dba27afe0 .part v0000020dba1e5ee0_0, 0, 31;
L_0000020dba2795a0 .concat [ 31 1 0 0], L_0000020dba27afe0, L_0000020dba1fd628;
S_0000020dba1ae050 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1ae500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba19d170_0 .net "A", 31 0, L_0000020dba279140;  1 drivers
v0000020dba19f6f0_0 .net "B", 31 0, L_0000020dba2795a0;  1 drivers
v0000020dba19e2f0_0 .var "result", 0 0;
E_0000020dba06b180 .event anyedge, v0000020dba19d170_0, v0000020dba19f6f0_0, v0000020dba19e2f0_0;
S_0000020dba1ae370 .scope module, "A2" "ieee754_adder" 5 347, 5 61 0, S_0000020dba1adba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06ac00 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba19d350_0 .net "A", 31 0, v0000020dba1e2560_0;  alias, 1 drivers
v0000020dba19d3f0_0 .net "A_Exponent", 7 0, L_0000020dba27eb40;  1 drivers
v0000020dba19d490_0 .net "A_Mantissa", 23 0, L_0000020dba27f9a0;  1 drivers
v0000020dba19d5d0_0 .net "A_sign", 0 0, L_0000020dba27ec80;  1 drivers
v0000020dba1ddf60_0 .var "A_swap", 31 0;
v0000020dba1ddba0_0 .net "B", 31 0, v0000020dba1e67a0_0;  1 drivers
v0000020dba1ded20_0 .net "B_Exponent", 7 0, L_0000020dba27ef00;  1 drivers
v0000020dba1dd060_0 .net "B_Mantissa", 23 0, L_0000020dba27f4a0;  1 drivers
v0000020dba1dcd40_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1de1e0_0 .net "B_sign", 0 0, L_0000020dba27f0e0;  1 drivers
v0000020dba1dea00_0 .var "B_swap", 31 0;
v0000020dba1dedc0_0 .var "Exponent", 7 0;
v0000020dba1de820_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fde50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1de5a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fde50;  1 drivers
L_0000020dba1fdee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1dca20_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fdee0;  1 drivers
v0000020dba1de640_0 .net *"_ivl_23", 30 0, L_0000020dba27e8c0;  1 drivers
L_0000020dba1fdf28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1dc980_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fdf28;  1 drivers
v0000020dba1dec80_0 .net *"_ivl_29", 30 0, L_0000020dba27fea0;  1 drivers
v0000020dba1de6e0_0 .net *"_ivl_3", 22 0, L_0000020dba27e820;  1 drivers
L_0000020dba1fde98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1dcc00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fde98;  1 drivers
v0000020dba1dcca0_0 .net *"_ivl_9", 22 0, L_0000020dba27f220;  1 drivers
v0000020dba1de000_0 .var "carry", 0 0;
v0000020dba1de960_0 .net "comp", 0 0, v0000020dba19d210_0;  1 drivers
v0000020dba1ddc40_0 .var "diff_Exponent", 7 0;
v0000020dba1de460_0 .var/i "i", 31 0;
v0000020dba1ddec0_0 .var "result", 31 0;
E_0000020dba06a380/0 .event anyedge, v0000020dba19d210_0, v0000020dba19d350_0, v0000020dba1ddba0_0, v0000020dba19d3f0_0;
E_0000020dba06a380/1 .event anyedge, v0000020dba1ded20_0, v0000020dba1dd060_0, v0000020dba1ddc40_0, v0000020dba19d5d0_0;
E_0000020dba06a380/2 .event anyedge, v0000020dba1de1e0_0, v0000020dba19d490_0, v0000020dba1dcd40_0, v0000020dba1de000_0;
E_0000020dba06a380/3 .event anyedge, v0000020dba1de820_0, v0000020dba1dedc0_0;
E_0000020dba06a380 .event/or E_0000020dba06a380/0, E_0000020dba06a380/1, E_0000020dba06a380/2, E_0000020dba06a380/3;
L_0000020dba27e820 .part v0000020dba1ddf60_0, 0, 23;
L_0000020dba27f9a0 .concat [ 23 1 0 0], L_0000020dba27e820, L_0000020dba1fde50;
L_0000020dba27f220 .part v0000020dba1dea00_0, 0, 23;
L_0000020dba27f4a0 .concat [ 23 1 0 0], L_0000020dba27f220, L_0000020dba1fde98;
L_0000020dba27eb40 .part v0000020dba1ddf60_0, 23, 8;
L_0000020dba27ef00 .part v0000020dba1dea00_0, 23, 8;
L_0000020dba27ec80 .part v0000020dba1ddf60_0, 31, 1;
L_0000020dba27f0e0 .part v0000020dba1dea00_0, 31, 1;
L_0000020dba27e8c0 .part v0000020dba1e2560_0, 0, 31;
L_0000020dba27f360 .concat [ 31 1 0 0], L_0000020dba27e8c0, L_0000020dba1fdee0;
L_0000020dba27fea0 .part v0000020dba1e67a0_0, 0, 31;
L_0000020dba27f540 .concat [ 31 1 0 0], L_0000020dba27fea0, L_0000020dba1fdf28;
S_0000020dba1d3200 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1ae370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba19f010_0 .net "A", 31 0, L_0000020dba27f360;  1 drivers
v0000020dba19f0b0_0 .net "B", 31 0, L_0000020dba27f540;  1 drivers
v0000020dba19d210_0 .var "result", 0 0;
E_0000020dba06a600 .event anyedge, v0000020dba19f010_0, v0000020dba19f0b0_0, v0000020dba19d210_0;
S_0000020dba1d3390 .scope module, "D1" "ieee754_divider" 5 339, 5 180 0, S_0000020dba1adba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000020db9e26880 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_0000020db9e268b8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_0000020dba0d5930 .functor BUFZ 1, v0000020dba1e5a80_0, C4<0>, C4<0>, C4<0>;
v0000020dba1e3dc0_0 .net "A", 31 0, L_0000020dba279500;  alias, 1 drivers
v0000020dba1e2380_0 .net "A1_Xn", 31 0, v0000020dba1de3c0_0;  1 drivers
v0000020dba1e36e0_0 .net "A2_M3", 31 0, v0000020dba1e1700_0;  1 drivers
v0000020dba1e3960_0 .net "B", 31 0, L_0000020dba27a360;  alias, 1 drivers
v0000020dba1e35a0_0 .net "M1_A1", 31 0, L_0000020dba27d380;  1 drivers
v0000020dba1e1de0_0 .net "M2_A2", 31 0, L_0000020dba27dd80;  1 drivers
v0000020dba1e27e0_0 .net "M3_M4", 31 0, L_0000020dba27b940;  1 drivers
v0000020dba1e3780_0 .net "M4_OUT", 31 0, L_0000020dba27fcc0;  1 drivers
v0000020dba1e3820_0 .var "Xn", 31 0;
L_0000020dba1fda18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e2f60_0 .net/2u *"_ivl_14", 0 0, L_0000020dba1fda18;  1 drivers
v0000020dba1e33c0_0 .net *"_ivl_17", 30 0, L_0000020dba27e000;  1 drivers
L_0000020dba1fd7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e1e80_0 .net/2u *"_ivl_2", 0 0, L_0000020dba1fd7d8;  1 drivers
L_0000020dba1fdaf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e1fc0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fdaf0;  1 drivers
L_0000020dba1fdb38 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1e2060_0 .net/2u *"_ivl_22", 7 0, L_0000020dba1fdb38;  1 drivers
v0000020dba1e4040_0 .net *"_ivl_25", 22 0, L_0000020dba27c2a0;  1 drivers
v0000020dba1e18e0_0 .net *"_ivl_31", 0 0, L_0000020dba27db00;  1 drivers
v0000020dba1e3aa0_0 .net *"_ivl_33", 0 0, L_0000020dba27c0c0;  1 drivers
v0000020dba1e2100_0 .net *"_ivl_35", 30 0, L_0000020dba27d600;  1 drivers
v0000020dba1e1ac0_0 .net *"_ivl_39", 0 0, L_0000020dba27f400;  1 drivers
L_0000020dba1fd820 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1e3000_0 .net/2u *"_ivl_4", 7 0, L_0000020dba1fd820;  1 drivers
v0000020dba1e1980_0 .net *"_ivl_41", 7 0, L_0000020dba27f180;  1 drivers
L_0000020dba1fde08 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000020dba1e38c0_0 .net/2u *"_ivl_42", 7 0, L_0000020dba1fde08;  1 drivers
v0000020dba1e2c40_0 .net *"_ivl_44", 7 0, L_0000020dba27e640;  1 drivers
v0000020dba1e30a0_0 .net *"_ivl_47", 7 0, L_0000020dba27e780;  1 drivers
v0000020dba1e3b40_0 .net *"_ivl_48", 7 0, L_0000020dba27fae0;  1 drivers
v0000020dba1e3140_0 .net *"_ivl_51", 22 0, L_0000020dba27fb80;  1 drivers
v0000020dba1e3a00_0 .net *"_ivl_7", 22 0, L_0000020dba27dec0;  1 drivers
v0000020dba1e1a20_0 .var/i "clk", 31 0;
v0000020dba1e1c00_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1e2ce0_0 .var "divider_counter", 2 0;
v0000020dba1e21a0_0 .net "effective_enable", 0 0, L_0000020dba0d5930;  1 drivers
v0000020dba1e2420_0 .net "enable", 0 0, v0000020dba1e5a80_0;  1 drivers
v0000020dba1e24c0_0 .var/i "index", 31 0;
v0000020dba1e2560_0 .var "result", 31 0;
L_0000020dba27dec0 .part L_0000020dba27a360, 0, 23;
L_0000020dba27c020 .concat [ 23 8 1 0], L_0000020dba27dec0, L_0000020dba1fd820, L_0000020dba1fd7d8;
L_0000020dba27e000 .part L_0000020dba27d380, 0, 31;
L_0000020dba27bbc0 .concat [ 31 1 0 0], L_0000020dba27e000, L_0000020dba1fda18;
L_0000020dba27c2a0 .part L_0000020dba27a360, 0, 23;
L_0000020dba27da60 .concat [ 23 8 1 0], L_0000020dba27c2a0, L_0000020dba1fdb38, L_0000020dba1fdaf0;
L_0000020dba27db00 .part L_0000020dba27dd80, 31, 1;
L_0000020dba27c0c0 .reduce/nor L_0000020dba27db00;
L_0000020dba27d600 .part L_0000020dba27dd80, 0, 31;
L_0000020dba27ca20 .concat [ 31 1 0 0], L_0000020dba27d600, L_0000020dba27c0c0;
L_0000020dba27f400 .part L_0000020dba27a360, 31, 1;
L_0000020dba27f180 .part L_0000020dba27b940, 23, 8;
L_0000020dba27e640 .arith/sum 8, L_0000020dba27f180, L_0000020dba1fde08;
L_0000020dba27e780 .part L_0000020dba27a360, 23, 8;
L_0000020dba27fae0 .arith/sub 8, L_0000020dba27e640, L_0000020dba27e780;
L_0000020dba27fb80 .part L_0000020dba27b940, 0, 23;
L_0000020dba27f900 .concat [ 23 8 1 0], L_0000020dba27fb80, L_0000020dba27fae0, L_0000020dba27f400;
S_0000020dba1d3840 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a1c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fd9d0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000020dba1dce80_0 .net "A", 31 0, L_0000020dba1fd9d0;  1 drivers
v0000020dba1df040_0 .net "A_Exponent", 7 0, L_0000020dba27c660;  1 drivers
v0000020dba1de500_0 .net "A_Mantissa", 23 0, L_0000020dba27d7e0;  1 drivers
v0000020dba1dde20_0 .net "A_sign", 0 0, L_0000020dba27c7a0;  1 drivers
v0000020dba1de8c0_0 .var "A_swap", 31 0;
v0000020dba1dcf20_0 .net "B", 31 0, L_0000020dba27bbc0;  1 drivers
v0000020dba1dcfc0_0 .net "B_Exponent", 7 0, L_0000020dba27cb60;  1 drivers
v0000020dba1dd100_0 .net "B_Mantissa", 23 0, L_0000020dba27d2e0;  1 drivers
v0000020dba1dee60_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1deb40_0 .net "B_sign", 0 0, L_0000020dba27cde0;  1 drivers
v0000020dba1debe0_0 .var "B_swap", 31 0;
v0000020dba1dd1a0_0 .var "Exponent", 7 0;
v0000020dba1dcac0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fd8b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1de0a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd8b0;  1 drivers
L_0000020dba1fd940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1def00_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fd940;  1 drivers
v0000020dba1de780_0 .net *"_ivl_23", 30 0, L_0000020dba27c160;  1 drivers
L_0000020dba1fd988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1ddd80_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fd988;  1 drivers
v0000020dba1defa0_0 .net *"_ivl_29", 30 0, L_0000020dba27c340;  1 drivers
v0000020dba1de140_0 .net *"_ivl_3", 22 0, L_0000020dba27c200;  1 drivers
L_0000020dba1fd8f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1de280_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd8f8;  1 drivers
v0000020dba1dd600_0 .net *"_ivl_9", 22 0, L_0000020dba27cf20;  1 drivers
v0000020dba1dd240_0 .var "carry", 0 0;
v0000020dba1de320_0 .net "comp", 0 0, v0000020dba1deaa0_0;  1 drivers
v0000020dba1dd2e0_0 .var "diff_Exponent", 7 0;
v0000020dba1dd380_0 .var/i "i", 31 0;
v0000020dba1de3c0_0 .var "result", 31 0;
E_0000020dba06a880/0 .event anyedge, v0000020dba1deaa0_0, v0000020dba1dce80_0, v0000020dba1dcf20_0, v0000020dba1df040_0;
E_0000020dba06a880/1 .event anyedge, v0000020dba1dcfc0_0, v0000020dba1dd100_0, v0000020dba1dd2e0_0, v0000020dba1dde20_0;
E_0000020dba06a880/2 .event anyedge, v0000020dba1deb40_0, v0000020dba1de500_0, v0000020dba1dee60_0, v0000020dba1dd240_0;
E_0000020dba06a880/3 .event anyedge, v0000020dba1dcac0_0, v0000020dba1dd1a0_0;
E_0000020dba06a880 .event/or E_0000020dba06a880/0, E_0000020dba06a880/1, E_0000020dba06a880/2, E_0000020dba06a880/3;
L_0000020dba27c200 .part v0000020dba1de8c0_0, 0, 23;
L_0000020dba27d7e0 .concat [ 23 1 0 0], L_0000020dba27c200, L_0000020dba1fd8b0;
L_0000020dba27cf20 .part v0000020dba1debe0_0, 0, 23;
L_0000020dba27d2e0 .concat [ 23 1 0 0], L_0000020dba27cf20, L_0000020dba1fd8f8;
L_0000020dba27c660 .part v0000020dba1de8c0_0, 23, 8;
L_0000020dba27cb60 .part v0000020dba1debe0_0, 23, 8;
L_0000020dba27c7a0 .part v0000020dba1de8c0_0, 31, 1;
L_0000020dba27cde0 .part v0000020dba1debe0_0, 31, 1;
L_0000020dba27c160 .part L_0000020dba1fd9d0, 0, 31;
L_0000020dba27bee0 .concat [ 31 1 0 0], L_0000020dba27c160, L_0000020dba1fd940;
L_0000020dba27c340 .part L_0000020dba27bbc0, 0, 31;
L_0000020dba27d6a0 .concat [ 31 1 0 0], L_0000020dba27c340, L_0000020dba1fd988;
S_0000020dba1d4970 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1d3840;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1dcde0_0 .net "A", 31 0, L_0000020dba27bee0;  1 drivers
v0000020dba1ddce0_0 .net "B", 31 0, L_0000020dba27d6a0;  1 drivers
v0000020dba1deaa0_0 .var "result", 0 0;
E_0000020dba06b140 .event anyedge, v0000020dba1dcde0_0, v0000020dba1ddce0_0, v0000020dba1deaa0_0;
S_0000020dba1d4c90 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a640 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_0000020dba1fdca0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020dba1dd6a0_0 .net "A", 31 0, L_0000020dba1fdca0;  1 drivers
v0000020dba1dd4c0_0 .net "A_Exponent", 7 0, L_0000020dba27bc60;  1 drivers
v0000020dba1dd740_0 .net "A_Mantissa", 23 0, L_0000020dba27ba80;  1 drivers
v0000020dba1dd7e0_0 .net "A_sign", 0 0, L_0000020dba27cac0;  1 drivers
v0000020dba1dd880_0 .var "A_swap", 31 0;
v0000020dba1dcb60_0 .net "B", 31 0, L_0000020dba27ca20;  1 drivers
v0000020dba1dd920_0 .net "B_Exponent", 7 0, L_0000020dba27d4c0;  1 drivers
v0000020dba1dd9c0_0 .net "B_Mantissa", 23 0, L_0000020dba27d420;  1 drivers
v0000020dba1ddb00_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1dda60_0 .net "B_sign", 0 0, L_0000020dba27df60;  1 drivers
v0000020dba1df4a0_0 .var "B_swap", 31 0;
v0000020dba1e0300_0 .var "Exponent", 7 0;
v0000020dba1e08a0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fdb80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e0760_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fdb80;  1 drivers
L_0000020dba1fdc10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e1020_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fdc10;  1 drivers
v0000020dba1df7c0_0 .net *"_ivl_23", 30 0, L_0000020dba27cfc0;  1 drivers
L_0000020dba1fdc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1df720_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fdc58;  1 drivers
v0000020dba1df180_0 .net *"_ivl_29", 30 0, L_0000020dba27e0a0;  1 drivers
v0000020dba1e1480_0 .net *"_ivl_3", 22 0, L_0000020dba27d920;  1 drivers
L_0000020dba1fdbc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1dfb80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fdbc8;  1 drivers
v0000020dba1e1660_0 .net *"_ivl_9", 22 0, L_0000020dba27c980;  1 drivers
v0000020dba1e0800_0 .var "carry", 0 0;
v0000020dba1dffe0_0 .net "comp", 0 0, v0000020dba1dd420_0;  1 drivers
v0000020dba1e0940_0 .var "diff_Exponent", 7 0;
v0000020dba1e0260_0 .var/i "i", 31 0;
v0000020dba1e1700_0 .var "result", 31 0;
E_0000020dba06ab80/0 .event anyedge, v0000020dba1dd420_0, v0000020dba1dd6a0_0, v0000020dba1dcb60_0, v0000020dba1dd4c0_0;
E_0000020dba06ab80/1 .event anyedge, v0000020dba1dd920_0, v0000020dba1dd9c0_0, v0000020dba1e0940_0, v0000020dba1dd7e0_0;
E_0000020dba06ab80/2 .event anyedge, v0000020dba1dda60_0, v0000020dba1dd740_0, v0000020dba1ddb00_0, v0000020dba1e0800_0;
E_0000020dba06ab80/3 .event anyedge, v0000020dba1e08a0_0, v0000020dba1e0300_0;
E_0000020dba06ab80 .event/or E_0000020dba06ab80/0, E_0000020dba06ab80/1, E_0000020dba06ab80/2, E_0000020dba06ab80/3;
L_0000020dba27d920 .part v0000020dba1dd880_0, 0, 23;
L_0000020dba27ba80 .concat [ 23 1 0 0], L_0000020dba27d920, L_0000020dba1fdb80;
L_0000020dba27c980 .part v0000020dba1df4a0_0, 0, 23;
L_0000020dba27d420 .concat [ 23 1 0 0], L_0000020dba27c980, L_0000020dba1fdbc8;
L_0000020dba27bc60 .part v0000020dba1dd880_0, 23, 8;
L_0000020dba27d4c0 .part v0000020dba1df4a0_0, 23, 8;
L_0000020dba27cac0 .part v0000020dba1dd880_0, 31, 1;
L_0000020dba27df60 .part v0000020dba1df4a0_0, 31, 1;
L_0000020dba27cfc0 .part L_0000020dba1fdca0, 0, 31;
L_0000020dba27b9e0 .concat [ 31 1 0 0], L_0000020dba27cfc0, L_0000020dba1fdc10;
L_0000020dba27e0a0 .part L_0000020dba27ca20, 0, 31;
L_0000020dba27d560 .concat [ 31 1 0 0], L_0000020dba27e0a0, L_0000020dba1fdc58;
S_0000020dba1d4e20 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1d4c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1dc8e0_0 .net "A", 31 0, L_0000020dba27b9e0;  1 drivers
v0000020dba1dd560_0 .net "B", 31 0, L_0000020dba27d560;  1 drivers
v0000020dba1dd420_0 .var "result", 0 0;
E_0000020dba06ad80 .event anyedge, v0000020dba1dc8e0_0, v0000020dba1dd560_0, v0000020dba1dd420_0;
S_0000020dba1d4b00 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a200 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e0b20_0 .net "A", 31 0, L_0000020dba27c020;  1 drivers
v0000020dba1dfae0_0 .net "A_Exponent", 7 0, L_0000020dba27a900;  1 drivers
v0000020dba1e17a0_0 .net "A_Mantissa", 23 0, L_0000020dba27a5e0;  1 drivers
v0000020dba1e03a0_0 .net "A_sign", 0 0, L_0000020dba27bb20;  1 drivers
L_0000020dba1fd868 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000020dba1dfe00_0 .net "B", 31 0, L_0000020dba1fd868;  1 drivers
v0000020dba1e0d00_0 .net "B_Exponent", 7 0, L_0000020dba27d1a0;  1 drivers
v0000020dba1e1840_0 .net "B_Mantissa", 23 0, L_0000020dba27a860;  1 drivers
v0000020dba1df5e0_0 .net "B_sign", 0 0, L_0000020dba27d240;  1 drivers
v0000020dba1e0440_0 .var "Exponent", 7 0;
v0000020dba1e0080_0 .var "Mantissa", 22 0;
v0000020dba1dff40_0 .var "Sign", 0 0;
v0000020dba1df860_0 .var "Temp_Exponent", 8 0;
v0000020dba1df680_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fd748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e0120_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd748;  1 drivers
v0000020dba1e0da0_0 .net *"_ivl_3", 22 0, L_0000020dba27a540;  1 drivers
L_0000020dba1fd790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e0c60_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd790;  1 drivers
v0000020dba1e09e0_0 .net *"_ivl_9", 22 0, L_0000020dba27a720;  1 drivers
v0000020dba1e0a80_0 .net "result", 31 0, L_0000020dba27d380;  alias, 1 drivers
E_0000020dba06b000/0 .event anyedge, v0000020dba1dfae0_0, v0000020dba1e0d00_0, v0000020dba1e17a0_0, v0000020dba1e1840_0;
E_0000020dba06b000/1 .event anyedge, v0000020dba1df680_0, v0000020dba1df860_0, v0000020dba1e03a0_0, v0000020dba1df5e0_0;
E_0000020dba06b000 .event/or E_0000020dba06b000/0, E_0000020dba06b000/1;
L_0000020dba27a540 .part L_0000020dba27c020, 0, 23;
L_0000020dba27a5e0 .concat [ 23 1 0 0], L_0000020dba27a540, L_0000020dba1fd748;
L_0000020dba27a720 .part L_0000020dba1fd868, 0, 23;
L_0000020dba27a860 .concat [ 23 1 0 0], L_0000020dba27a720, L_0000020dba1fd790;
L_0000020dba27a900 .part L_0000020dba27c020, 23, 8;
L_0000020dba27d1a0 .part L_0000020dba1fd868, 23, 8;
L_0000020dba27bb20 .part L_0000020dba27c020, 31, 1;
L_0000020dba27d240 .part L_0000020dba1fd868, 31, 1;
L_0000020dba27d380 .concat [ 23 8 1 0], v0000020dba1e0080_0, v0000020dba1e0440_0, v0000020dba1dff40_0;
S_0000020dba1d4010 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a500 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e12a0_0 .net "A", 31 0, L_0000020dba27da60;  1 drivers
v0000020dba1df540_0 .net "A_Exponent", 7 0, L_0000020dba27c840;  1 drivers
v0000020dba1df0e0_0 .net "A_Mantissa", 23 0, L_0000020dba27cca0;  1 drivers
v0000020dba1df220_0 .net "A_sign", 0 0, L_0000020dba27bf80;  1 drivers
v0000020dba1e0f80_0 .net "B", 31 0, v0000020dba1e3820_0;  1 drivers
v0000020dba1e04e0_0 .net "B_Exponent", 7 0, L_0000020dba27c8e0;  1 drivers
v0000020dba1e06c0_0 .net "B_Mantissa", 23 0, L_0000020dba27ce80;  1 drivers
v0000020dba1e1340_0 .net "B_sign", 0 0, L_0000020dba27d880;  1 drivers
v0000020dba1e13e0_0 .var "Exponent", 7 0;
v0000020dba1e0bc0_0 .var "Mantissa", 22 0;
v0000020dba1e0e40_0 .var "Sign", 0 0;
v0000020dba1e0580_0 .var "Temp_Exponent", 8 0;
v0000020dba1df9a0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fda60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1dfc20_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fda60;  1 drivers
v0000020dba1e0ee0_0 .net *"_ivl_3", 22 0, L_0000020dba27c480;  1 drivers
L_0000020dba1fdaa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1df900_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fdaa8;  1 drivers
v0000020dba1dfa40_0 .net *"_ivl_9", 22 0, L_0000020dba27d9c0;  1 drivers
v0000020dba1dfcc0_0 .net "result", 31 0, L_0000020dba27dd80;  alias, 1 drivers
E_0000020dba06a280/0 .event anyedge, v0000020dba1df540_0, v0000020dba1e04e0_0, v0000020dba1df0e0_0, v0000020dba1e06c0_0;
E_0000020dba06a280/1 .event anyedge, v0000020dba1df9a0_0, v0000020dba1e0580_0, v0000020dba1df220_0, v0000020dba1e1340_0;
E_0000020dba06a280 .event/or E_0000020dba06a280/0, E_0000020dba06a280/1;
L_0000020dba27c480 .part L_0000020dba27da60, 0, 23;
L_0000020dba27cca0 .concat [ 23 1 0 0], L_0000020dba27c480, L_0000020dba1fda60;
L_0000020dba27d9c0 .part v0000020dba1e3820_0, 0, 23;
L_0000020dba27ce80 .concat [ 23 1 0 0], L_0000020dba27d9c0, L_0000020dba1fdaa8;
L_0000020dba27c840 .part L_0000020dba27da60, 23, 8;
L_0000020dba27c8e0 .part v0000020dba1e3820_0, 23, 8;
L_0000020dba27bf80 .part L_0000020dba27da60, 31, 1;
L_0000020dba27d880 .part v0000020dba1e3820_0, 31, 1;
L_0000020dba27dd80 .concat [ 23 8 1 0], v0000020dba1e0bc0_0, v0000020dba1e13e0_0, v0000020dba1e0e40_0;
S_0000020dba1d4650 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a540 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e10c0_0 .net "A", 31 0, v0000020dba1e3820_0;  alias, 1 drivers
v0000020dba1e0620_0 .net "A_Exponent", 7 0, L_0000020dba27dce0;  1 drivers
v0000020dba1e1160_0 .net "A_Mantissa", 23 0, L_0000020dba27bd00;  1 drivers
v0000020dba1e1520_0 .net "A_sign", 0 0, L_0000020dba27c3e0;  1 drivers
v0000020dba1e1200_0 .net "B", 31 0, v0000020dba1e1700_0;  alias, 1 drivers
v0000020dba1dfd60_0 .net "B_Exponent", 7 0, L_0000020dba27bda0;  1 drivers
v0000020dba1dfea0_0 .net "B_Mantissa", 23 0, L_0000020dba27d740;  1 drivers
v0000020dba1e15c0_0 .net "B_sign", 0 0, L_0000020dba27de20;  1 drivers
v0000020dba1e01c0_0 .var "Exponent", 7 0;
v0000020dba1df2c0_0 .var "Mantissa", 22 0;
v0000020dba1df360_0 .var "Sign", 0 0;
v0000020dba1df400_0 .var "Temp_Exponent", 8 0;
v0000020dba1e31e0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fdce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e2240_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fdce8;  1 drivers
v0000020dba1e22e0_0 .net *"_ivl_3", 22 0, L_0000020dba27dba0;  1 drivers
L_0000020dba1fdd30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e1d40_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fdd30;  1 drivers
v0000020dba1e2d80_0 .net *"_ivl_9", 22 0, L_0000020dba27dc40;  1 drivers
v0000020dba1e2b00_0 .net "result", 31 0, L_0000020dba27b940;  alias, 1 drivers
E_0000020dba06ac40/0 .event anyedge, v0000020dba1e0620_0, v0000020dba1dfd60_0, v0000020dba1e1160_0, v0000020dba1dfea0_0;
E_0000020dba06ac40/1 .event anyedge, v0000020dba1e31e0_0, v0000020dba1df400_0, v0000020dba1e1520_0, v0000020dba1e15c0_0;
E_0000020dba06ac40 .event/or E_0000020dba06ac40/0, E_0000020dba06ac40/1;
L_0000020dba27dba0 .part v0000020dba1e3820_0, 0, 23;
L_0000020dba27bd00 .concat [ 23 1 0 0], L_0000020dba27dba0, L_0000020dba1fdce8;
L_0000020dba27dc40 .part v0000020dba1e1700_0, 0, 23;
L_0000020dba27d740 .concat [ 23 1 0 0], L_0000020dba27dc40, L_0000020dba1fdd30;
L_0000020dba27dce0 .part v0000020dba1e3820_0, 23, 8;
L_0000020dba27bda0 .part v0000020dba1e1700_0, 23, 8;
L_0000020dba27c3e0 .part v0000020dba1e3820_0, 31, 1;
L_0000020dba27de20 .part v0000020dba1e1700_0, 31, 1;
L_0000020dba27b940 .concat [ 23 8 1 0], v0000020dba1df2c0_0, v0000020dba1e01c0_0, v0000020dba1df360_0;
S_0000020dba1d47e0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_0000020dba1d3390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06ae40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e2e20_0 .net "A", 31 0, L_0000020dba279500;  alias, 1 drivers
v0000020dba1e3c80_0 .net "A_Exponent", 7 0, L_0000020dba27cd40;  1 drivers
v0000020dba1e3640_0 .net "A_Mantissa", 23 0, L_0000020dba27c520;  1 drivers
v0000020dba1e1b60_0 .net "A_sign", 0 0, L_0000020dba27d060;  1 drivers
v0000020dba1e1ca0_0 .net "B", 31 0, L_0000020dba27f900;  1 drivers
v0000020dba1e2ec0_0 .net "B_Exponent", 7 0, L_0000020dba27c700;  1 drivers
v0000020dba1e2ba0_0 .net "B_Mantissa", 23 0, L_0000020dba27cc00;  1 drivers
v0000020dba1e3460_0 .net "B_sign", 0 0, L_0000020dba27d100;  1 drivers
v0000020dba1e3be0_0 .var "Exponent", 7 0;
v0000020dba1e3d20_0 .var "Mantissa", 22 0;
v0000020dba1e3f00_0 .var "Sign", 0 0;
v0000020dba1e1f20_0 .var "Temp_Exponent", 8 0;
v0000020dba1e3fa0_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fdd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e3280_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fdd78;  1 drivers
v0000020dba1e3500_0 .net *"_ivl_3", 22 0, L_0000020dba27be40;  1 drivers
L_0000020dba1fddc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e3320_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fddc0;  1 drivers
v0000020dba1e3e60_0 .net *"_ivl_9", 22 0, L_0000020dba27c5c0;  1 drivers
v0000020dba1e2a60_0 .net "result", 31 0, L_0000020dba27fcc0;  alias, 1 drivers
E_0000020dba06a440/0 .event anyedge, v0000020dba1e3c80_0, v0000020dba1e2ec0_0, v0000020dba1e3640_0, v0000020dba1e2ba0_0;
E_0000020dba06a440/1 .event anyedge, v0000020dba1e3fa0_0, v0000020dba1e1f20_0, v0000020dba1e1b60_0, v0000020dba1e3460_0;
E_0000020dba06a440 .event/or E_0000020dba06a440/0, E_0000020dba06a440/1;
L_0000020dba27be40 .part L_0000020dba279500, 0, 23;
L_0000020dba27c520 .concat [ 23 1 0 0], L_0000020dba27be40, L_0000020dba1fdd78;
L_0000020dba27c5c0 .part L_0000020dba27f900, 0, 23;
L_0000020dba27cc00 .concat [ 23 1 0 0], L_0000020dba27c5c0, L_0000020dba1fddc0;
L_0000020dba27cd40 .part L_0000020dba279500, 23, 8;
L_0000020dba27c700 .part L_0000020dba27f900, 23, 8;
L_0000020dba27d060 .part L_0000020dba279500, 31, 1;
L_0000020dba27d100 .part L_0000020dba27f900, 31, 1;
L_0000020dba27fcc0 .concat [ 23 8 1 0], v0000020dba1e3d20_0, v0000020dba1e3be0_0, v0000020dba1e3f00_0;
S_0000020dba1d3070 .scope module, "M1" "ieee754_multiplier" 5 318, 5 122 0, S_0000020dba1adba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a6c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e26a0_0 .net "A", 31 0, v0000020dba1eabc0_0;  alias, 1 drivers
v0000020dba1e2600_0 .net "A_Exponent", 7 0, L_0000020dba2791e0;  1 drivers
v0000020dba1e2740_0 .net "A_Mantissa", 23 0, L_0000020dba27a0e0;  1 drivers
v0000020dba1e2880_0 .net "A_sign", 0 0, L_0000020dba27a180;  1 drivers
v0000020dba1e2920_0 .net "B", 31 0, v0000020dba1e65c0_0;  1 drivers
v0000020dba1e29c0_0 .net "B_Exponent", 7 0, L_0000020dba27b4e0;  1 drivers
v0000020dba1e58a0_0 .net "B_Mantissa", 23 0, L_0000020dba279280;  1 drivers
v0000020dba1e49a0_0 .net "B_sign", 0 0, L_0000020dba27b760;  1 drivers
v0000020dba1e5440_0 .var "Exponent", 7 0;
v0000020dba1e6020_0 .var "Mantissa", 22 0;
v0000020dba1e4900_0 .var "Sign", 0 0;
v0000020dba1e5580_0 .var "Temp_Exponent", 8 0;
v0000020dba1e5b20_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fd4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e4cc0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd4c0;  1 drivers
v0000020dba1e59e0_0 .net *"_ivl_3", 22 0, L_0000020dba279d20;  1 drivers
L_0000020dba1fd508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e6480_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd508;  1 drivers
v0000020dba1e6700_0 .net *"_ivl_9", 22 0, L_0000020dba27b080;  1 drivers
v0000020dba1e4400_0 .net "result", 31 0, L_0000020dba279500;  alias, 1 drivers
E_0000020dba06a5c0/0 .event anyedge, v0000020dba1e2600_0, v0000020dba1e29c0_0, v0000020dba1e2740_0, v0000020dba1e58a0_0;
E_0000020dba06a5c0/1 .event anyedge, v0000020dba1e5b20_0, v0000020dba1e5580_0, v0000020dba1e2880_0, v0000020dba1e49a0_0;
E_0000020dba06a5c0 .event/or E_0000020dba06a5c0/0, E_0000020dba06a5c0/1;
L_0000020dba279d20 .part v0000020dba1eabc0_0, 0, 23;
L_0000020dba27a0e0 .concat [ 23 1 0 0], L_0000020dba279d20, L_0000020dba1fd4c0;
L_0000020dba27b080 .part v0000020dba1e65c0_0, 0, 23;
L_0000020dba279280 .concat [ 23 1 0 0], L_0000020dba27b080, L_0000020dba1fd508;
L_0000020dba2791e0 .part v0000020dba1eabc0_0, 23, 8;
L_0000020dba27b4e0 .part v0000020dba1e65c0_0, 23, 8;
L_0000020dba27a180 .part v0000020dba1eabc0_0, 31, 1;
L_0000020dba27b760 .part v0000020dba1e65c0_0, 31, 1;
L_0000020dba279500 .concat [ 23 8 1 0], v0000020dba1e6020_0, v0000020dba1e5440_0, v0000020dba1e4900_0;
S_0000020dba1d3520 .scope module, "M2" "ieee754_multiplier" 5 330, 5 122 0, S_0000020dba1adba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06ac80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e4e00_0 .net "A", 31 0, v0000020dba19eed0_0;  alias, 1 drivers
v0000020dba1e5d00_0 .net "A_Exponent", 7 0, L_0000020dba279640;  1 drivers
v0000020dba1e53a0_0 .net "A_Mantissa", 23 0, L_0000020dba279320;  1 drivers
v0000020dba1e5260_0 .net "A_sign", 0 0, L_0000020dba2796e0;  1 drivers
v0000020dba1e54e0_0 .net "B", 31 0, v0000020dba1e5f80_0;  1 drivers
v0000020dba1e62a0_0 .net "B_Exponent", 7 0, L_0000020dba2798c0;  1 drivers
v0000020dba1e4860_0 .net "B_Mantissa", 23 0, L_0000020dba2793c0;  1 drivers
v0000020dba1e45e0_0 .net "B_sign", 0 0, L_0000020dba279780;  1 drivers
v0000020dba1e6520_0 .var "Exponent", 7 0;
v0000020dba1e5da0_0 .var "Mantissa", 22 0;
v0000020dba1e5c60_0 .var "Sign", 0 0;
v0000020dba1e5120_0 .var "Temp_Exponent", 8 0;
v0000020dba1e4a40_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fd6b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e4540_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd6b8;  1 drivers
v0000020dba1e4c20_0 .net *"_ivl_3", 22 0, L_0000020dba27a7c0;  1 drivers
L_0000020dba1fd700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e5620_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd700;  1 drivers
v0000020dba1e6200_0 .net *"_ivl_9", 22 0, L_0000020dba27a220;  1 drivers
v0000020dba1e5800_0 .net "result", 31 0, L_0000020dba27a360;  alias, 1 drivers
E_0000020dba06ad40/0 .event anyedge, v0000020dba1e5d00_0, v0000020dba1e62a0_0, v0000020dba1e53a0_0, v0000020dba1e4860_0;
E_0000020dba06ad40/1 .event anyedge, v0000020dba1e4a40_0, v0000020dba1e5120_0, v0000020dba1e5260_0, v0000020dba1e45e0_0;
E_0000020dba06ad40 .event/or E_0000020dba06ad40/0, E_0000020dba06ad40/1;
L_0000020dba27a7c0 .part v0000020dba19eed0_0, 0, 23;
L_0000020dba279320 .concat [ 23 1 0 0], L_0000020dba27a7c0, L_0000020dba1fd6b8;
L_0000020dba27a220 .part v0000020dba1e5f80_0, 0, 23;
L_0000020dba2793c0 .concat [ 23 1 0 0], L_0000020dba27a220, L_0000020dba1fd700;
L_0000020dba279640 .part v0000020dba19eed0_0, 23, 8;
L_0000020dba2798c0 .part v0000020dba1e5f80_0, 23, 8;
L_0000020dba2796e0 .part v0000020dba19eed0_0, 31, 1;
L_0000020dba279780 .part v0000020dba1e5f80_0, 31, 1;
L_0000020dba27a360 .concat [ 23 8 1 0], v0000020dba1e5da0_0, v0000020dba1e6520_0, v0000020dba1e5c60_0;
S_0000020dba1d36b0 .scope module, "M1" "ieee754_multiplier" 4 414, 5 122 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06adc0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e5300_0 .net "A", 31 0, o0000020dba0f1828;  alias, 0 drivers
v0000020dba1e6660_0 .net "A_Exponent", 7 0, L_0000020dba262120;  1 drivers
v0000020dba1e6840_0 .net "A_Mantissa", 23 0, L_0000020dba262080;  1 drivers
v0000020dba1e40e0_0 .net "A_sign", 0 0, L_0000020dba262800;  1 drivers
v0000020dba1e4b80_0 .net "B", 31 0, v0000020dba1eb700_0;  alias, 1 drivers
v0000020dba1e4d60_0 .net "B_Exponent", 7 0, L_0000020dba2621c0;  1 drivers
v0000020dba1e5080_0 .net "B_Mantissa", 23 0, L_0000020dba262760;  1 drivers
v0000020dba1e4180_0 .net "B_sign", 0 0, L_0000020dba261040;  1 drivers
v0000020dba1e51c0_0 .var "Exponent", 7 0;
v0000020dba1e4720_0 .var "Mantissa", 22 0;
v0000020dba1e4220_0 .var "Sign", 0 0;
v0000020dba1e42c0_0 .var "Temp_Exponent", 8 0;
v0000020dba1e4360_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe6c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e44a0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe6c0;  1 drivers
v0000020dba1e47c0_0 .net *"_ivl_3", 22 0, L_0000020dba260e60;  1 drivers
L_0000020dba1fe708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e7b00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe708;  1 drivers
v0000020dba1e80a0_0 .net *"_ivl_9", 22 0, L_0000020dba261400;  1 drivers
v0000020dba1e8820_0 .net "result", 31 0, L_0000020dba2615e0;  alias, 1 drivers
E_0000020dba06a900/0 .event anyedge, v0000020dba1e6660_0, v0000020dba1e4d60_0, v0000020dba1e6840_0, v0000020dba1e5080_0;
E_0000020dba06a900/1 .event anyedge, v0000020dba1e4360_0, v0000020dba1e42c0_0, v0000020dba1e40e0_0, v0000020dba1e4180_0;
E_0000020dba06a900 .event/or E_0000020dba06a900/0, E_0000020dba06a900/1;
L_0000020dba260e60 .part o0000020dba0f1828, 0, 23;
L_0000020dba262080 .concat [ 23 1 0 0], L_0000020dba260e60, L_0000020dba1fe6c0;
L_0000020dba261400 .part v0000020dba1eb700_0, 0, 23;
L_0000020dba262760 .concat [ 23 1 0 0], L_0000020dba261400, L_0000020dba1fe708;
L_0000020dba262120 .part o0000020dba0f1828, 23, 8;
L_0000020dba2621c0 .part v0000020dba1eb700_0, 23, 8;
L_0000020dba262800 .part o0000020dba0f1828, 31, 1;
L_0000020dba261040 .part v0000020dba1eb700_0, 31, 1;
L_0000020dba2615e0 .concat [ 23 8 1 0], v0000020dba1e4720_0, v0000020dba1e51c0_0, v0000020dba1e4220_0;
S_0000020dba1d39d0 .scope module, "M2" "ieee754_multiplier" 4 420, 5 122 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a840 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1e8640_0 .net "A", 31 0, L_0000020dba2615e0;  alias, 1 drivers
v0000020dba1e6b60_0 .net "A_Exponent", 7 0, L_0000020dba2605a0;  1 drivers
v0000020dba1e8460_0 .net "A_Mantissa", 23 0, L_0000020dba260f00;  1 drivers
v0000020dba1e7a60_0 .net "A_sign", 0 0, L_0000020dba260820;  1 drivers
v0000020dba1e8280_0 .net "B", 31 0, L_0000020dba264ce0;  alias, 1 drivers
v0000020dba1e8be0_0 .net "B_Exponent", 7 0, L_0000020dba2606e0;  1 drivers
v0000020dba1e6ac0_0 .net "B_Mantissa", 23 0, L_0000020dba2617c0;  1 drivers
v0000020dba1e7e20_0 .net "B_sign", 0 0, L_0000020dba2608c0;  1 drivers
v0000020dba1e7600_0 .var "Exponent", 7 0;
v0000020dba1e8500_0 .var "Mantissa", 22 0;
v0000020dba1e7ba0_0 .var "Sign", 0 0;
v0000020dba1e7c40_0 .var "Temp_Exponent", 8 0;
v0000020dba1e7240_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e8c80_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe750;  1 drivers
v0000020dba1e86e0_0 .net *"_ivl_3", 22 0, L_0000020dba261860;  1 drivers
L_0000020dba1fe798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e88c0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe798;  1 drivers
v0000020dba1e7ce0_0 .net *"_ivl_9", 22 0, L_0000020dba260460;  1 drivers
v0000020dba1e7740_0 .net "result", 31 0, L_0000020dba263ca0;  alias, 1 drivers
E_0000020dba06a400/0 .event anyedge, v0000020dba1e6b60_0, v0000020dba1e8be0_0, v0000020dba1e8460_0, v0000020dba1e6ac0_0;
E_0000020dba06a400/1 .event anyedge, v0000020dba1e7240_0, v0000020dba1e7c40_0, v0000020dba1e7a60_0, v0000020dba1e7e20_0;
E_0000020dba06a400 .event/or E_0000020dba06a400/0, E_0000020dba06a400/1;
L_0000020dba261860 .part L_0000020dba2615e0, 0, 23;
L_0000020dba260f00 .concat [ 23 1 0 0], L_0000020dba261860, L_0000020dba1fe750;
L_0000020dba260460 .part L_0000020dba264ce0, 0, 23;
L_0000020dba2617c0 .concat [ 23 1 0 0], L_0000020dba260460, L_0000020dba1fe798;
L_0000020dba2605a0 .part L_0000020dba2615e0, 23, 8;
L_0000020dba2606e0 .part L_0000020dba264ce0, 23, 8;
L_0000020dba260820 .part L_0000020dba2615e0, 31, 1;
L_0000020dba2608c0 .part L_0000020dba264ce0, 31, 1;
L_0000020dba263ca0 .concat [ 23 8 1 0], v0000020dba1e8500_0, v0000020dba1e7600_0, v0000020dba1e7ba0_0;
S_0000020dba1d41a0 .scope module, "Z" "Z" 4 384, 4 21 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba06a700 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba1ea620_0 .net "A1_Z", 31 0, v0000020dba1e6980_0;  1 drivers
v0000020dba1e9900_0 .net "A2_OUT", 31 0, v0000020dba1eada0_0;  1 drivers
v0000020dba1e99a0_0 .net "M1_A1", 31 0, L_0000020dba27b300;  1 drivers
v0000020dba1e9c20_0 .var "Z", 31 0;
v0000020dba1e9ae0_0 .net "bias", 31 0, v0000020dba1ed320_0;  1 drivers
v0000020dba1eb340_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1e9b80_0 .net "enable", 0 0, v0000020dba1edfa0_0;  1 drivers
v0000020dba1e9a40_0 .var "index", 31 0;
v0000020dba1e9f40_0 .net "neuron_input", 31 0, v0000020dba1eb700_0;  alias, 1 drivers
L_0000020dba1fd478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1eac60_0 .net "reset", 0 0, L_0000020dba1fd478;  1 drivers
v0000020dba1eabc0_0 .var "result", 31 0;
v0000020dba1eb3e0_0 .net "weight", 31 0, v0000020dba1ea9e0_0;  alias, 1 drivers
S_0000020dba1d4330 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba1d41a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06a800 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1e9040_0 .net "A", 31 0, v0000020dba1e9c20_0;  1 drivers
v0000020dba1e7f60_0 .net "A_Exponent", 7 0, L_0000020dba27aae0;  1 drivers
v0000020dba1e8960_0 .net "A_Mantissa", 23 0, L_0000020dba279e60;  1 drivers
v0000020dba1e8000_0 .net "A_sign", 0 0, L_0000020dba27a9a0;  1 drivers
v0000020dba1e7880_0 .var "A_swap", 31 0;
v0000020dba1e6e80_0 .net "B", 31 0, L_0000020dba27b300;  alias, 1 drivers
v0000020dba1e8780_0 .net "B_Exponent", 7 0, L_0000020dba27b120;  1 drivers
v0000020dba1e8d20_0 .net "B_Mantissa", 23 0, L_0000020dba27ae00;  1 drivers
v0000020dba1e7060_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1e8140_0 .net "B_sign", 0 0, L_0000020dba279fa0;  1 drivers
v0000020dba1e72e0_0 .var "B_swap", 31 0;
v0000020dba1e8aa0_0 .var "Exponent", 7 0;
v0000020dba1e8dc0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fd238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e8b40_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd238;  1 drivers
L_0000020dba1fd2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e85a0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fd2c8;  1 drivers
v0000020dba1e6a20_0 .net *"_ivl_23", 30 0, L_0000020dba27b1c0;  1 drivers
L_0000020dba1fd310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e8e60_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fd310;  1 drivers
v0000020dba1e7920_0 .net *"_ivl_29", 30 0, L_0000020dba279dc0;  1 drivers
v0000020dba1e8f00_0 .net *"_ivl_3", 22 0, L_0000020dba27ab80;  1 drivers
L_0000020dba1fd280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1e8fa0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd280;  1 drivers
v0000020dba1e6c00_0 .net *"_ivl_9", 22 0, L_0000020dba27a400;  1 drivers
v0000020dba1e6ca0_0 .var "carry", 0 0;
v0000020dba1e68e0_0 .net "comp", 0 0, v0000020dba1e8a00_0;  1 drivers
v0000020dba1e81e0_0 .var "diff_Exponent", 7 0;
v0000020dba1e8320_0 .var/i "i", 31 0;
v0000020dba1e6980_0 .var "result", 31 0;
E_0000020dba06a9c0/0 .event anyedge, v0000020dba1e8a00_0, v0000020dba1e9040_0, v0000020dba1e6e80_0, v0000020dba1e7f60_0;
E_0000020dba06a9c0/1 .event anyedge, v0000020dba1e8780_0, v0000020dba1e8d20_0, v0000020dba1e81e0_0, v0000020dba1e8000_0;
E_0000020dba06a9c0/2 .event anyedge, v0000020dba1e8140_0, v0000020dba1e8960_0, v0000020dba1e7060_0, v0000020dba1e6ca0_0;
E_0000020dba06a9c0/3 .event anyedge, v0000020dba1e8dc0_0, v0000020dba1e8aa0_0;
E_0000020dba06a9c0 .event/or E_0000020dba06a9c0/0, E_0000020dba06a9c0/1, E_0000020dba06a9c0/2, E_0000020dba06a9c0/3;
L_0000020dba27ab80 .part v0000020dba1e7880_0, 0, 23;
L_0000020dba279e60 .concat [ 23 1 0 0], L_0000020dba27ab80, L_0000020dba1fd238;
L_0000020dba27a400 .part v0000020dba1e72e0_0, 0, 23;
L_0000020dba27ae00 .concat [ 23 1 0 0], L_0000020dba27a400, L_0000020dba1fd280;
L_0000020dba27aae0 .part v0000020dba1e7880_0, 23, 8;
L_0000020dba27b120 .part v0000020dba1e72e0_0, 23, 8;
L_0000020dba27a9a0 .part v0000020dba1e7880_0, 31, 1;
L_0000020dba279fa0 .part v0000020dba1e72e0_0, 31, 1;
L_0000020dba27b1c0 .part v0000020dba1e9c20_0, 0, 31;
L_0000020dba279960 .concat [ 31 1 0 0], L_0000020dba27b1c0, L_0000020dba1fd2c8;
L_0000020dba279dc0 .part L_0000020dba27b300, 0, 31;
L_0000020dba279b40 .concat [ 31 1 0 0], L_0000020dba279dc0, L_0000020dba1fd310;
S_0000020dba1d3b60 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1d4330;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1e7d80_0 .net "A", 31 0, L_0000020dba279960;  1 drivers
v0000020dba1e7ec0_0 .net "B", 31 0, L_0000020dba279b40;  1 drivers
v0000020dba1e8a00_0 .var "result", 0 0;
E_0000020dba06ae80 .event anyedge, v0000020dba1e7d80_0, v0000020dba1e7ec0_0, v0000020dba1e8a00_0;
S_0000020dba1d3cf0 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba1d41a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06aa40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1e6de0_0 .net "A", 31 0, v0000020dba1e9c20_0;  alias, 1 drivers
v0000020dba1e83c0_0 .net "A_Exponent", 7 0, L_0000020dba27b580;  1 drivers
v0000020dba1e6f20_0 .net "A_Mantissa", 23 0, L_0000020dba27aea0;  1 drivers
v0000020dba1e7420_0 .net "A_sign", 0 0, L_0000020dba27a680;  1 drivers
v0000020dba1e6fc0_0 .var "A_swap", 31 0;
v0000020dba1e7100_0 .net "B", 31 0, v0000020dba1ed320_0;  alias, 1 drivers
v0000020dba1e71a0_0 .net "B_Exponent", 7 0, L_0000020dba27b3a0;  1 drivers
v0000020dba1e74c0_0 .net "B_Mantissa", 23 0, L_0000020dba279c80;  1 drivers
v0000020dba1e7560_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1e76a0_0 .net "B_sign", 0 0, L_0000020dba27ac20;  1 drivers
v0000020dba1e77e0_0 .var "B_swap", 31 0;
v0000020dba1e9680_0 .var "Exponent", 7 0;
v0000020dba1e97c0_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fd358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1eb5c0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd358;  1 drivers
L_0000020dba1fd3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1eb660_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fd3e8;  1 drivers
v0000020dba1eb2a0_0 .net *"_ivl_23", 30 0, L_0000020dba279aa0;  1 drivers
L_0000020dba1fd430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1e9540_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fd430;  1 drivers
v0000020dba1ea260_0 .net *"_ivl_29", 30 0, L_0000020dba27aa40;  1 drivers
v0000020dba1ea080_0 .net *"_ivl_3", 22 0, L_0000020dba279a00;  1 drivers
L_0000020dba1fd3a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1ead00_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd3a0;  1 drivers
v0000020dba1eb7a0_0 .net *"_ivl_9", 22 0, L_0000020dba279f00;  1 drivers
v0000020dba1e95e0_0 .var "carry", 0 0;
v0000020dba1ea300_0 .net "comp", 0 0, v0000020dba1e7380_0;  1 drivers
v0000020dba1ea440_0 .var "diff_Exponent", 7 0;
v0000020dba1eb160_0 .var/i "i", 31 0;
v0000020dba1eada0_0 .var "result", 31 0;
E_0000020dba06aac0/0 .event anyedge, v0000020dba1e7380_0, v0000020dba1e9040_0, v0000020dba1e7100_0, v0000020dba1e83c0_0;
E_0000020dba06aac0/1 .event anyedge, v0000020dba1e71a0_0, v0000020dba1e74c0_0, v0000020dba1ea440_0, v0000020dba1e7420_0;
E_0000020dba06aac0/2 .event anyedge, v0000020dba1e76a0_0, v0000020dba1e6f20_0, v0000020dba1e7560_0, v0000020dba1e95e0_0;
E_0000020dba06aac0/3 .event anyedge, v0000020dba1e97c0_0, v0000020dba1e9680_0;
E_0000020dba06aac0 .event/or E_0000020dba06aac0/0, E_0000020dba06aac0/1, E_0000020dba06aac0/2, E_0000020dba06aac0/3;
L_0000020dba279a00 .part v0000020dba1e6fc0_0, 0, 23;
L_0000020dba27aea0 .concat [ 23 1 0 0], L_0000020dba279a00, L_0000020dba1fd358;
L_0000020dba279f00 .part v0000020dba1e77e0_0, 0, 23;
L_0000020dba279c80 .concat [ 23 1 0 0], L_0000020dba279f00, L_0000020dba1fd3a0;
L_0000020dba27b580 .part v0000020dba1e6fc0_0, 23, 8;
L_0000020dba27b3a0 .part v0000020dba1e77e0_0, 23, 8;
L_0000020dba27a680 .part v0000020dba1e6fc0_0, 31, 1;
L_0000020dba27ac20 .part v0000020dba1e77e0_0, 31, 1;
L_0000020dba279aa0 .part v0000020dba1e9c20_0, 0, 31;
L_0000020dba27a4a0 .concat [ 31 1 0 0], L_0000020dba279aa0, L_0000020dba1fd3e8;
L_0000020dba27aa40 .part v0000020dba1ed320_0, 0, 31;
L_0000020dba279be0 .concat [ 31 1 0 0], L_0000020dba27aa40, L_0000020dba1fd430;
S_0000020dba1d44c0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1d3cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1e6d40_0 .net "A", 31 0, L_0000020dba27a4a0;  1 drivers
v0000020dba1e79c0_0 .net "B", 31 0, L_0000020dba279be0;  1 drivers
v0000020dba1e7380_0 .var "result", 0 0;
E_0000020dba06af40 .event anyedge, v0000020dba1e6d40_0, v0000020dba1e79c0_0, v0000020dba1e7380_0;
S_0000020dba1d3e80 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba1d41a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06af80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1eb020_0 .net "A", 31 0, v0000020dba1ea9e0_0;  alias, 1 drivers
v0000020dba1e9720_0 .net "A_Exponent", 7 0, L_0000020dba27a040;  1 drivers
v0000020dba1ea580_0 .net "A_Mantissa", 23 0, L_0000020dba276d00;  1 drivers
v0000020dba1eae40_0 .net "A_sign", 0 0, L_0000020dba27b620;  1 drivers
v0000020dba1eaee0_0 .net "B", 31 0, v0000020dba1eb700_0;  alias, 1 drivers
v0000020dba1ea8a0_0 .net "B_Exponent", 7 0, L_0000020dba27b8a0;  1 drivers
v0000020dba1eaf80_0 .net "B_Mantissa", 23 0, L_0000020dba2781a0;  1 drivers
v0000020dba1eb840_0 .net "B_sign", 0 0, L_0000020dba27b6c0;  1 drivers
v0000020dba1eab20_0 .var "Exponent", 7 0;
v0000020dba1e9e00_0 .var "Mantissa", 22 0;
v0000020dba1eb0c0_0 .var "Sign", 0 0;
v0000020dba1ea3a0_0 .var "Temp_Exponent", 8 0;
v0000020dba1e9860_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fd1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1eb200_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fd1a8;  1 drivers
v0000020dba1ea940_0 .net *"_ivl_3", 22 0, L_0000020dba278e20;  1 drivers
L_0000020dba1fd1f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1eaa80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fd1f0;  1 drivers
v0000020dba1e9ea0_0 .net *"_ivl_9", 22 0, L_0000020dba276e40;  1 drivers
v0000020dba1ea4e0_0 .net "result", 31 0, L_0000020dba27b300;  alias, 1 drivers
E_0000020dba06bb80/0 .event anyedge, v0000020dba1e9720_0, v0000020dba1ea8a0_0, v0000020dba1ea580_0, v0000020dba1eaf80_0;
E_0000020dba06bb80/1 .event anyedge, v0000020dba1e9860_0, v0000020dba1ea3a0_0, v0000020dba1eae40_0, v0000020dba1eb840_0;
E_0000020dba06bb80 .event/or E_0000020dba06bb80/0, E_0000020dba06bb80/1;
L_0000020dba278e20 .part v0000020dba1ea9e0_0, 0, 23;
L_0000020dba276d00 .concat [ 23 1 0 0], L_0000020dba278e20, L_0000020dba1fd1a8;
L_0000020dba276e40 .part v0000020dba1eb700_0, 0, 23;
L_0000020dba2781a0 .concat [ 23 1 0 0], L_0000020dba276e40, L_0000020dba1fd1f0;
L_0000020dba27a040 .part v0000020dba1ea9e0_0, 23, 8;
L_0000020dba27b8a0 .part v0000020dba1eb700_0, 23, 8;
L_0000020dba27b620 .part v0000020dba1ea9e0_0, 31, 1;
L_0000020dba27b6c0 .part v0000020dba1eb700_0, 31, 1;
L_0000020dba27b300 .concat [ 23 8 1 0], v0000020dba1e9e00_0, v0000020dba1eab20_0, v0000020dba1eb0c0_0;
S_0000020dba1f6e40 .scope module, "mem" "memory_parametrized" 4 374, 2 33 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020dba06a780 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v0000020dba1e9fe0_0 .net "address", 1 0, v0000020dba1ed460_0;  1 drivers
v0000020dba1ea120_0 .net "clock", 0 0, o0000020dba0ede68;  alias, 0 drivers
v0000020dba1eb480_0 .var/i "i", 31 0;
v0000020dba1eb520 .array "mem", 3 0, 31 0;
v0000020dba1ea9e0_0 .var "read_data", 31 0;
o0000020dba102fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1e9cc0_0 .net "reset", 0 0, o0000020dba102fb8;  0 drivers
v0000020dba1e9d60_0 .net "write_data", 31 0, v0000020dba1a7c10_0;  alias, 1 drivers
v0000020dba1ea1c0_0 .net "write_enable", 0 0, v0000020dba1edaa0_0;  1 drivers
E_0000020dba06bc00 .event anyedge, v0000020dba1e9fe0_0;
S_0000020dba1f6cb0 .scope module, "mux" "multiplexer_parametrized" 4 366, 2 1 0, S_0000020dba1ae690;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_0000020db9e26b00 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000020db9e26b38 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v0000020dba1ea6c0_0 .net "in", 127 0, o0000020dba0f3358;  alias, 0 drivers
v0000020dba1eb700_0 .var "out", 31 0;
v0000020dba1ea760_0 .net "sel", 1 0, v0000020dba1ed460_0;  alias, 1 drivers
E_0000020dba06b440 .event anyedge, v0000020dba1e9fe0_0, v0000020dba15e0e0_0;
S_0000020dba1f6800 .scope module, "ss" "softmax_sum" 3 115, 4 302 0, S_0000020dba04c100;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "input_data";
    .port_info 1 /OUTPUT 32 "output_data";
P_0000020dba06b780 .param/l "NUM_INPUTS" 0 4 302, +C4<00000000000000000000000000000100>;
v0000020dba1ee7c0_0 .net "A1_A2", 31 0, v0000020dba1ec560_0;  1 drivers
v0000020dba1f05c0_0 .net "A1_A3", 31 0, v0000020dba1ee720_0;  1 drivers
v0000020dba1ef760_0 .net "input_data", 127 0, L_0000020dba1db800;  1 drivers
v0000020dba1eec20_0 .var "output_data", 31 0;
E_0000020dba06bc40 .event anyedge, v0000020dba1ee720_0;
L_0000020dba1dbc60 .part L_0000020dba1db800, 0, 32;
L_0000020dba1dad60 .part L_0000020dba1db800, 32, 32;
L_0000020dba1da400 .part L_0000020dba1db800, 64, 32;
S_0000020dba1f5860 .scope module, "A1" "ieee754_adder" 4 311, 5 61 0, S_0000020dba1f6800;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06bbc0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1eb980_0 .net "A", 31 0, L_0000020dba1dbc60;  1 drivers
v0000020dba1edc80_0 .net "A_Exponent", 7 0, L_0000020dba1db300;  1 drivers
v0000020dba1ed780_0 .net "A_Mantissa", 23 0, L_0000020dba1db3a0;  1 drivers
v0000020dba1ecf60_0 .net "A_sign", 0 0, L_0000020dba1dc0c0;  1 drivers
v0000020dba1ec880_0 .var "A_swap", 31 0;
v0000020dba1ed960_0 .net "B", 31 0, L_0000020dba1dad60;  1 drivers
v0000020dba1ed5a0_0 .net "B_Exponent", 7 0, L_0000020dba1daf40;  1 drivers
v0000020dba1ec9c0_0 .net "B_Mantissa", 23 0, L_0000020dba1dbee0;  1 drivers
v0000020dba1ed820_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1ebac0_0 .net "B_sign", 0 0, L_0000020dba1da9a0;  1 drivers
v0000020dba1ebf20_0 .var "B_swap", 31 0;
v0000020dba1ebc00_0 .var "Exponent", 7 0;
v0000020dba1ec240_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fa070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1ec060_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa070;  1 drivers
L_0000020dba1fa100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1ec2e0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fa100;  1 drivers
v0000020dba1eb8e0_0 .net *"_ivl_23", 30 0, L_0000020dba1daa40;  1 drivers
L_0000020dba1fa148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1ec920_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa148;  1 drivers
v0000020dba1ec600_0 .net *"_ivl_29", 30 0, L_0000020dba1dbe40;  1 drivers
v0000020dba1ec420_0 .net *"_ivl_3", 22 0, L_0000020dba1dbf80;  1 drivers
L_0000020dba1fa0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1eddc0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa0b8;  1 drivers
v0000020dba1ec4c0_0 .net *"_ivl_9", 22 0, L_0000020dba1db9e0;  1 drivers
v0000020dba1ecba0_0 .var "carry", 0 0;
v0000020dba1ecc40_0 .net "comp", 0 0, v0000020dba1ebfc0_0;  1 drivers
v0000020dba1ecce0_0 .var "diff_Exponent", 7 0;
v0000020dba1ec740_0 .var/i "i", 31 0;
v0000020dba1ec560_0 .var "result", 31 0;
E_0000020dba06b380/0 .event anyedge, v0000020dba1ebfc0_0, v0000020dba1eb980_0, v0000020dba1ed960_0, v0000020dba1edc80_0;
E_0000020dba06b380/1 .event anyedge, v0000020dba1ed5a0_0, v0000020dba1ec9c0_0, v0000020dba1ecce0_0, v0000020dba1ecf60_0;
E_0000020dba06b380/2 .event anyedge, v0000020dba1ebac0_0, v0000020dba1ed780_0, v0000020dba1ed820_0, v0000020dba1ecba0_0;
E_0000020dba06b380/3 .event anyedge, v0000020dba1ec240_0, v0000020dba1ebc00_0;
E_0000020dba06b380 .event/or E_0000020dba06b380/0, E_0000020dba06b380/1, E_0000020dba06b380/2, E_0000020dba06b380/3;
L_0000020dba1dbf80 .part v0000020dba1ec880_0, 0, 23;
L_0000020dba1db3a0 .concat [ 23 1 0 0], L_0000020dba1dbf80, L_0000020dba1fa070;
L_0000020dba1db9e0 .part v0000020dba1ebf20_0, 0, 23;
L_0000020dba1dbee0 .concat [ 23 1 0 0], L_0000020dba1db9e0, L_0000020dba1fa0b8;
L_0000020dba1db300 .part v0000020dba1ec880_0, 23, 8;
L_0000020dba1daf40 .part v0000020dba1ebf20_0, 23, 8;
L_0000020dba1dc0c0 .part v0000020dba1ec880_0, 31, 1;
L_0000020dba1da9a0 .part v0000020dba1ebf20_0, 31, 1;
L_0000020dba1daa40 .part L_0000020dba1dbc60, 0, 31;
L_0000020dba1dac20 .concat [ 31 1 0 0], L_0000020dba1daa40, L_0000020dba1fa100;
L_0000020dba1dbe40 .part L_0000020dba1dad60, 0, 31;
L_0000020dba1dc3e0 .concat [ 31 1 0 0], L_0000020dba1dbe40, L_0000020dba1fa148;
S_0000020dba1f6030 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1f5860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1edd20_0 .net "A", 31 0, L_0000020dba1dac20;  1 drivers
v0000020dba1ed3c0_0 .net "B", 31 0, L_0000020dba1dc3e0;  1 drivers
v0000020dba1ebfc0_0 .var "result", 0 0;
E_0000020dba06bf00 .event anyedge, v0000020dba1edd20_0, v0000020dba1ed3c0_0, v0000020dba1ebfc0_0;
S_0000020dba1f5090 .scope module, "A2" "ieee754_adder" 4 316, 5 61 0, S_0000020dba1f6800;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06b1c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1ed8c0_0 .net "A", 31 0, v0000020dba1ec560_0;  alias, 1 drivers
v0000020dba1ec6a0_0 .net "A_Exponent", 7 0, L_0000020dba1db580;  1 drivers
v0000020dba1ebca0_0 .net "A_Mantissa", 23 0, L_0000020dba1db4e0;  1 drivers
v0000020dba1ebde0_0 .net "A_sign", 0 0, L_0000020dba1db8a0;  1 drivers
v0000020dba1ecec0_0 .var "A_swap", 31 0;
v0000020dba1ed1e0_0 .net "B", 31 0, L_0000020dba1da400;  1 drivers
v0000020dba1ebd40_0 .net "B_Exponent", 7 0, L_0000020dba1dbbc0;  1 drivers
v0000020dba1ecd80_0 .net "B_Mantissa", 23 0, L_0000020dba1daae0;  1 drivers
v0000020dba1ec100_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1ec1a0_0 .net "B_sign", 0 0, L_0000020dba1db760;  1 drivers
v0000020dba1ece20_0 .var "B_swap", 31 0;
v0000020dba1ed0a0_0 .var "Exponent", 7 0;
v0000020dba1eff80_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fa190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f0840_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fa190;  1 drivers
L_0000020dba1fa220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1ee0e0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fa220;  1 drivers
v0000020dba1eee00_0 .net *"_ivl_23", 30 0, L_0000020dba1dbda0;  1 drivers
L_0000020dba1fa268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1f0020_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fa268;  1 drivers
v0000020dba1ef3a0_0 .net *"_ivl_29", 30 0, L_0000020dba1db080;  1 drivers
v0000020dba1ef6c0_0 .net *"_ivl_3", 22 0, L_0000020dba1dc480;  1 drivers
L_0000020dba1fa1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f02a0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fa1d8;  1 drivers
v0000020dba1ef580_0 .net *"_ivl_9", 22 0, L_0000020dba1db620;  1 drivers
v0000020dba1efbc0_0 .var "carry", 0 0;
v0000020dba1f00c0_0 .net "comp", 0 0, v0000020dba1ebb60_0;  1 drivers
v0000020dba1ee4a0_0 .var "diff_Exponent", 7 0;
v0000020dba1ef440_0 .var/i "i", 31 0;
v0000020dba1ee720_0 .var "result", 31 0;
E_0000020dba06b500/0 .event anyedge, v0000020dba1ebb60_0, v0000020dba1ec560_0, v0000020dba1ed1e0_0, v0000020dba1ec6a0_0;
E_0000020dba06b500/1 .event anyedge, v0000020dba1ebd40_0, v0000020dba1ecd80_0, v0000020dba1ee4a0_0, v0000020dba1ebde0_0;
E_0000020dba06b500/2 .event anyedge, v0000020dba1ec1a0_0, v0000020dba1ebca0_0, v0000020dba1ec100_0, v0000020dba1efbc0_0;
E_0000020dba06b500/3 .event anyedge, v0000020dba1eff80_0, v0000020dba1ed0a0_0;
E_0000020dba06b500 .event/or E_0000020dba06b500/0, E_0000020dba06b500/1, E_0000020dba06b500/2, E_0000020dba06b500/3;
L_0000020dba1dc480 .part v0000020dba1ecec0_0, 0, 23;
L_0000020dba1db4e0 .concat [ 23 1 0 0], L_0000020dba1dc480, L_0000020dba1fa190;
L_0000020dba1db620 .part v0000020dba1ece20_0, 0, 23;
L_0000020dba1daae0 .concat [ 23 1 0 0], L_0000020dba1db620, L_0000020dba1fa1d8;
L_0000020dba1db580 .part v0000020dba1ecec0_0, 23, 8;
L_0000020dba1dbbc0 .part v0000020dba1ece20_0, 23, 8;
L_0000020dba1db8a0 .part v0000020dba1ecec0_0, 31, 1;
L_0000020dba1db760 .part v0000020dba1ece20_0, 31, 1;
L_0000020dba1dbda0 .part v0000020dba1ec560_0, 0, 31;
L_0000020dba1da360 .concat [ 31 1 0 0], L_0000020dba1dbda0, L_0000020dba1fa220;
L_0000020dba1db080 .part L_0000020dba1da400, 0, 31;
L_0000020dba1dc020 .concat [ 31 1 0 0], L_0000020dba1db080, L_0000020dba1fa268;
S_0000020dba1f59f0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1f5090;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1edbe0_0 .net "A", 31 0, L_0000020dba1da360;  1 drivers
v0000020dba1ed000_0 .net "B", 31 0, L_0000020dba1dc020;  1 drivers
v0000020dba1ebb60_0 .var "result", 0 0;
E_0000020dba06b540 .event anyedge, v0000020dba1edbe0_0, v0000020dba1ed000_0, v0000020dba1ebb60_0;
S_0000020dba0d9c30 .scope module, "register" "register" 2 16;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "register";
o0000020dba104518 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1ee540_0 .net "clock", 0 0, o0000020dba104518;  0 drivers
o0000020dba104548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020dba1ef8a0_0 .net "data", 31 0, o0000020dba104548;  0 drivers
v0000020dba1f0660_0 .var "register", 31 0;
o0000020dba1045a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020dba1efc60_0 .net "reset", 0 0, o0000020dba1045a8;  0 drivers
E_0000020dba06b9c0 .event posedge, v0000020dba1ee540_0;
S_0000020dba0d9dc0 .scope module, "tb_Z" "tb_Z" 7 3;
 .timescale -9 -9;
P_0000020dba060200 .param/l "NUM_INPUTS" 0 7 5, +C4<00000000000000000000000000000100>;
v0000020dba1f1920_0 .var "bias", 31 0;
v0000020dba1f0d40_0 .var "clock", 0 0;
v0000020dba1f4080_0 .var "enable", 0 0;
v0000020dba1f44e0_0 .var "neuron_input", 31 0;
v0000020dba1f39a0_0 .var "reset", 0 0;
v0000020dba1f4440_0 .net "result", 31 0, v0000020dba1f0b60_0;  1 drivers
v0000020dba1f37c0_0 .var "weight", 31 0;
S_0000020dba1f56d0 .scope module, "uut" "Z" 7 16, 4 21 0, S_0000020dba0d9dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_0000020dba06ba00 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v0000020dba1f16a0_0 .net "A1_Z", 31 0, v0000020dba1f1380_0;  1 drivers
v0000020dba1f3040_0 .net "A2_OUT", 31 0, v0000020dba1f1060_0;  1 drivers
v0000020dba1f2320_0 .net "M1_A1", 31 0, L_0000020dba2642e0;  1 drivers
v0000020dba1f25a0_0 .var "Z", 31 0;
v0000020dba1f2640_0 .net "bias", 31 0, v0000020dba1f1920_0;  1 drivers
v0000020dba1f26e0_0 .net "clock", 0 0, v0000020dba1f0d40_0;  1 drivers
v0000020dba1f2f00_0 .net "enable", 0 0, v0000020dba1f4080_0;  1 drivers
v0000020dba1f2fa0_0 .var "index", 31 0;
v0000020dba1f08e0_0 .net "neuron_input", 31 0, v0000020dba1f44e0_0;  1 drivers
v0000020dba1f1880_0 .net "reset", 0 0, v0000020dba1f39a0_0;  1 drivers
v0000020dba1f0b60_0 .var "result", 31 0;
v0000020dba1f0c00_0 .net "weight", 31 0, v0000020dba1f37c0_0;  1 drivers
E_0000020dba06bcc0 .event posedge, v0000020dba1f26e0_0;
S_0000020dba1f6990 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_0000020dba1f56d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06b2c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1efd00_0 .net "A", 31 0, v0000020dba1f25a0_0;  1 drivers
v0000020dba1ee180_0 .net "A_Exponent", 7 0, L_0000020dba264740;  1 drivers
v0000020dba1eefe0_0 .net "A_Mantissa", 23 0, L_0000020dba263840;  1 drivers
v0000020dba1eeea0_0 .net "A_sign", 0 0, L_0000020dba262b20;  1 drivers
v0000020dba1f07a0_0 .var "A_swap", 31 0;
v0000020dba1ee220_0 .net "B", 31 0, L_0000020dba2642e0;  alias, 1 drivers
v0000020dba1eea40_0 .net "B_Exponent", 7 0, L_0000020dba262940;  1 drivers
v0000020dba1ef260_0 .net "B_Mantissa", 23 0, L_0000020dba265000;  1 drivers
v0000020dba1eef40_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1ef080_0 .net "B_sign", 0 0, L_0000020dba264100;  1 drivers
v0000020dba1eeae0_0 .var "B_swap", 31 0;
v0000020dba1ee5e0_0 .var "Exponent", 7 0;
v0000020dba1ef120_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1fe990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1efda0_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe990;  1 drivers
L_0000020dba1fea20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1efee0_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1fea20;  1 drivers
v0000020dba1ef940_0 .net *"_ivl_23", 30 0, L_0000020dba263480;  1 drivers
L_0000020dba1fea68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1ee2c0_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1fea68;  1 drivers
v0000020dba1efa80_0 .net *"_ivl_29", 30 0, L_0000020dba262bc0;  1 drivers
v0000020dba1efb20_0 .net *"_ivl_3", 22 0, L_0000020dba2650a0;  1 drivers
L_0000020dba1fe9d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1eeb80_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe9d8;  1 drivers
v0000020dba1ee680_0 .net *"_ivl_9", 22 0, L_0000020dba263340;  1 drivers
v0000020dba1eed60_0 .var "carry", 0 0;
v0000020dba1ef1c0_0 .net "comp", 0 0, v0000020dba1ee400_0;  1 drivers
v0000020dba1f0a20_0 .var "diff_Exponent", 7 0;
v0000020dba1f1ec0_0 .var/i "i", 31 0;
v0000020dba1f1380_0 .var "result", 31 0;
E_0000020dba06ba80/0 .event anyedge, v0000020dba1ee400_0, v0000020dba1efd00_0, v0000020dba1ee220_0, v0000020dba1ee180_0;
E_0000020dba06ba80/1 .event anyedge, v0000020dba1eea40_0, v0000020dba1ef260_0, v0000020dba1f0a20_0, v0000020dba1eeea0_0;
E_0000020dba06ba80/2 .event anyedge, v0000020dba1ef080_0, v0000020dba1eefe0_0, v0000020dba1eef40_0, v0000020dba1eed60_0;
E_0000020dba06ba80/3 .event anyedge, v0000020dba1ef120_0, v0000020dba1ee5e0_0;
E_0000020dba06ba80 .event/or E_0000020dba06ba80/0, E_0000020dba06ba80/1, E_0000020dba06ba80/2, E_0000020dba06ba80/3;
L_0000020dba2650a0 .part v0000020dba1f07a0_0, 0, 23;
L_0000020dba263840 .concat [ 23 1 0 0], L_0000020dba2650a0, L_0000020dba1fe990;
L_0000020dba263340 .part v0000020dba1eeae0_0, 0, 23;
L_0000020dba265000 .concat [ 23 1 0 0], L_0000020dba263340, L_0000020dba1fe9d8;
L_0000020dba264740 .part v0000020dba1f07a0_0, 23, 8;
L_0000020dba262940 .part v0000020dba1eeae0_0, 23, 8;
L_0000020dba262b20 .part v0000020dba1f07a0_0, 31, 1;
L_0000020dba264100 .part v0000020dba1eeae0_0, 31, 1;
L_0000020dba263480 .part v0000020dba1f25a0_0, 0, 31;
L_0000020dba263520 .concat [ 31 1 0 0], L_0000020dba263480, L_0000020dba1fea20;
L_0000020dba262bc0 .part L_0000020dba2642e0, 0, 31;
L_0000020dba264420 .concat [ 31 1 0 0], L_0000020dba262bc0, L_0000020dba1fea68;
S_0000020dba1f61c0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1f6990;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1f0160_0 .net "A", 31 0, L_0000020dba263520;  1 drivers
v0000020dba1f0700_0 .net "B", 31 0, L_0000020dba264420;  1 drivers
v0000020dba1ee400_0 .var "result", 0 0;
E_0000020dba06bfc0 .event anyedge, v0000020dba1f0160_0, v0000020dba1f0700_0, v0000020dba1ee400_0;
S_0000020dba1f5220 .scope module, "A2" "ieee754_adder" 4 51, 5 61 0, S_0000020dba1f56d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06bd80 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v0000020dba1f1100_0 .net "A", 31 0, v0000020dba1f25a0_0;  alias, 1 drivers
v0000020dba1f1ba0_0 .net "A_Exponent", 7 0, L_0000020dba2641a0;  1 drivers
v0000020dba1f14c0_0 .net "A_Mantissa", 23 0, L_0000020dba263de0;  1 drivers
v0000020dba1f0980_0 .net "A_sign", 0 0, L_0000020dba2647e0;  1 drivers
v0000020dba1f1240_0 .var "A_swap", 31 0;
v0000020dba1f1ce0_0 .net "B", 31 0, v0000020dba1f1920_0;  alias, 1 drivers
v0000020dba1f0ca0_0 .net "B_Exponent", 7 0, L_0000020dba2644c0;  1 drivers
v0000020dba1f1b00_0 .net "B_Mantissa", 23 0, L_0000020dba263160;  1 drivers
v0000020dba1f20a0_0 .var "B_shifted_mantissa", 23 0;
v0000020dba1f2820_0 .net "B_sign", 0 0, L_0000020dba262d00;  1 drivers
v0000020dba1f28c0_0 .var "B_swap", 31 0;
v0000020dba1f0fc0_0 .var "Exponent", 7 0;
v0000020dba1f0f20_0 .var "Temp_Mantissa", 23 0;
L_0000020dba1feab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f1d80_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1feab0;  1 drivers
L_0000020dba1feb40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1f1600_0 .net/2u *"_ivl_20", 0 0, L_0000020dba1feb40;  1 drivers
v0000020dba1f23c0_0 .net *"_ivl_23", 30 0, L_0000020dba2630c0;  1 drivers
L_0000020dba1feb88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020dba1f2780_0 .net/2u *"_ivl_26", 0 0, L_0000020dba1feb88;  1 drivers
v0000020dba1f1f60_0 .net *"_ivl_29", 30 0, L_0000020dba264600;  1 drivers
v0000020dba1f2460_0 .net *"_ivl_3", 22 0, L_0000020dba264b00;  1 drivers
L_0000020dba1feaf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f2960_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1feaf8;  1 drivers
v0000020dba1f2280_0 .net *"_ivl_9", 22 0, L_0000020dba263e80;  1 drivers
v0000020dba1f19c0_0 .var "carry", 0 0;
v0000020dba1f2000_0 .net "comp", 0 0, v0000020dba1f1e20_0;  1 drivers
v0000020dba1f2a00_0 .var "diff_Exponent", 7 0;
v0000020dba1f0ac0_0 .var/i "i", 31 0;
v0000020dba1f1060_0 .var "result", 31 0;
E_0000020dba06b8c0/0 .event anyedge, v0000020dba1f1e20_0, v0000020dba1efd00_0, v0000020dba1f1ce0_0, v0000020dba1f1ba0_0;
E_0000020dba06b8c0/1 .event anyedge, v0000020dba1f0ca0_0, v0000020dba1f1b00_0, v0000020dba1f2a00_0, v0000020dba1f0980_0;
E_0000020dba06b8c0/2 .event anyedge, v0000020dba1f2820_0, v0000020dba1f14c0_0, v0000020dba1f20a0_0, v0000020dba1f19c0_0;
E_0000020dba06b8c0/3 .event anyedge, v0000020dba1f0f20_0, v0000020dba1f0fc0_0;
E_0000020dba06b8c0 .event/or E_0000020dba06b8c0/0, E_0000020dba06b8c0/1, E_0000020dba06b8c0/2, E_0000020dba06b8c0/3;
L_0000020dba264b00 .part v0000020dba1f1240_0, 0, 23;
L_0000020dba263de0 .concat [ 23 1 0 0], L_0000020dba264b00, L_0000020dba1feab0;
L_0000020dba263e80 .part v0000020dba1f28c0_0, 0, 23;
L_0000020dba263160 .concat [ 23 1 0 0], L_0000020dba263e80, L_0000020dba1feaf8;
L_0000020dba2641a0 .part v0000020dba1f1240_0, 23, 8;
L_0000020dba2644c0 .part v0000020dba1f28c0_0, 23, 8;
L_0000020dba2647e0 .part v0000020dba1f1240_0, 31, 1;
L_0000020dba262d00 .part v0000020dba1f28c0_0, 31, 1;
L_0000020dba2630c0 .part v0000020dba1f25a0_0, 0, 31;
L_0000020dba264560 .concat [ 31 1 0 0], L_0000020dba2630c0, L_0000020dba1feb40;
L_0000020dba264600 .part v0000020dba1f1920_0, 0, 31;
L_0000020dba264880 .concat [ 31 1 0 0], L_0000020dba264600, L_0000020dba1feb88;
S_0000020dba1f6350 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_0000020dba1f5220;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000020dba1f2d20_0 .net "A", 31 0, L_0000020dba264560;  1 drivers
v0000020dba1f2aa0_0 .net "B", 31 0, L_0000020dba264880;  1 drivers
v0000020dba1f1e20_0 .var "result", 0 0;
E_0000020dba06bf40 .event anyedge, v0000020dba1f2d20_0, v0000020dba1f2aa0_0, v0000020dba1f1e20_0;
S_0000020dba1f6b20 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_0000020dba1f56d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000020dba06b7c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v0000020dba1f1a60_0 .net "A", 31 0, v0000020dba1f37c0_0;  alias, 1 drivers
v0000020dba1f2b40_0 .net "A_Exponent", 7 0, L_0000020dba264060;  1 drivers
v0000020dba1f2dc0_0 .net "A_Mantissa", 23 0, L_0000020dba262c60;  1 drivers
v0000020dba1f0de0_0 .net "A_sign", 0 0, L_0000020dba262f80;  1 drivers
v0000020dba1f1c40_0 .net "B", 31 0, v0000020dba1f44e0_0;  alias, 1 drivers
v0000020dba1f17e0_0 .net "B_Exponent", 7 0, L_0000020dba2629e0;  1 drivers
v0000020dba1f1740_0 .net "B_Mantissa", 23 0, L_0000020dba263d40;  1 drivers
v0000020dba1f1420_0 .net "B_sign", 0 0, L_0000020dba264f60;  1 drivers
v0000020dba1f0e80_0 .var "Exponent", 7 0;
v0000020dba1f2be0_0 .var "Mantissa", 22 0;
v0000020dba1f11a0_0 .var "Sign", 0 0;
v0000020dba1f2500_0 .var "Temp_Exponent", 8 0;
v0000020dba1f2140_0 .var "Temp_Mantissa", 47 0;
L_0000020dba1fe900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f2c80_0 .net/2u *"_ivl_0", 0 0, L_0000020dba1fe900;  1 drivers
v0000020dba1f1560_0 .net *"_ivl_3", 22 0, L_0000020dba2646a0;  1 drivers
L_0000020dba1fe948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020dba1f21e0_0 .net/2u *"_ivl_6", 0 0, L_0000020dba1fe948;  1 drivers
v0000020dba1f12e0_0 .net *"_ivl_9", 22 0, L_0000020dba263f20;  1 drivers
v0000020dba1f2e60_0 .net "result", 31 0, L_0000020dba2642e0;  alias, 1 drivers
E_0000020dba06bd40/0 .event anyedge, v0000020dba1f2b40_0, v0000020dba1f17e0_0, v0000020dba1f2dc0_0, v0000020dba1f1740_0;
E_0000020dba06bd40/1 .event anyedge, v0000020dba1f2140_0, v0000020dba1f2500_0, v0000020dba1f0de0_0, v0000020dba1f1420_0;
E_0000020dba06bd40 .event/or E_0000020dba06bd40/0, E_0000020dba06bd40/1;
L_0000020dba2646a0 .part v0000020dba1f37c0_0, 0, 23;
L_0000020dba262c60 .concat [ 23 1 0 0], L_0000020dba2646a0, L_0000020dba1fe900;
L_0000020dba263f20 .part v0000020dba1f44e0_0, 0, 23;
L_0000020dba263d40 .concat [ 23 1 0 0], L_0000020dba263f20, L_0000020dba1fe948;
L_0000020dba264060 .part v0000020dba1f37c0_0, 23, 8;
L_0000020dba2629e0 .part v0000020dba1f44e0_0, 23, 8;
L_0000020dba262f80 .part v0000020dba1f37c0_0, 31, 1;
L_0000020dba264f60 .part v0000020dba1f44e0_0, 31, 1;
L_0000020dba2642e0 .concat [ 23 8 1 0], v0000020dba1f2be0_0, v0000020dba1f0e80_0, v0000020dba1f11a0_0;
    .scope S_0000020dba0dcd10;
T_0 ;
    %wait E_0000020dba0603c0;
    %load/vec4 v0000020dba04e560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0000020dba04f640_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020dba1346e0;
T_1 ;
    %wait E_0000020dba065200;
    %load/vec4 v0000020dba133580_0;
    %load/vec4 v0000020dba132540_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba132400_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020dba135360;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131f00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020dba131f00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba131f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba131960, 0, 4;
    %load/vec4 v0000020dba131f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba131f00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000020dba135360;
T_3 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba131b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131f00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020dba131f00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba131f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba131960, 0, 4;
    %load/vec4 v0000020dba131f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba131f00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020dba131c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020dba131be0_0;
    %load/vec4 v0000020dba1325e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba131960, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020dba135360;
T_4 ;
    %wait E_0000020dba065f40;
    %load/vec4 v0000020dba131c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000020dba1325e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba131960, 4;
    %assign/vec4 v0000020dba1318c0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020dba134d20;
T_5 ;
    %wait E_0000020dba065f00;
    %load/vec4 v0000020dba12f3e0_0;
    %pad/u 9;
    %load/vec4 v0000020dba131280_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1309c0_0, 0, 9;
    %load/vec4 v0000020dba12f200_0;
    %pad/u 48;
    %load/vec4 v0000020dba131640_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba12f5c0_0, 0, 48;
    %load/vec4 v0000020dba12f5c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020dba12f5c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba12ef80_0, 0, 23;
    %load/vec4 v0000020dba1309c0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1309c0_0, 0, 9;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020dba12f5c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba12ef80_0, 0, 23;
T_5.1 ;
    %load/vec4 v0000020dba1309c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba12f520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12ef80_0, 0, 23;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000020dba1309c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba12f520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12ef80_0, 0, 23;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000020dba1309c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba12f520_0, 0, 8;
T_5.5 ;
T_5.3 ;
    %load/vec4 v0000020dba12fac0_0;
    %load/vec4 v0000020dba12f0c0_0;
    %xor;
    %store/vec4 v0000020dba12f2a0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020db9ba2f20;
T_6 ;
    %wait E_0000020dba065b00;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020db9de6b30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020db9de7170_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020db9de6b30_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000020db9de6b30_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0000020db9de7170_0, 0, 1;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000020db9de7170_0;
    %inv;
    %store/vec4 v0000020db9de7170_0, 0, 1;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000020db9de6b30_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0000020db9de7170_0, 0, 1;
    %load/vec4 v0000020db9db16b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000020db9de7170_0;
    %inv;
    %store/vec4 v0000020db9de7170_0, 0, 1;
T_6.10 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020db9ba2d90;
T_7 ;
    %wait E_0000020dba0631c0;
    %load/vec4 v0000020dba12ff20_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0000020db9de73f0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000020db9e51750_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0000020db9e50a30_0, 0, 32;
    %load/vec4 v0000020dba12ff20_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0000020db9e51750_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0000020db9de73f0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0000020db9f59de0_0, 0, 32;
    %load/vec4 v0000020db9de7850_0;
    %load/vec4 v0000020db9fa60b0_0;
    %sub;
    %store/vec4 v0000020dba130e20_0, 0, 8;
    %load/vec4 v0000020db9fa8310_0;
    %ix/getv 4, v0000020dba130e20_0;
    %shiftr 4;
    %store/vec4 v0000020db9dd42c0_0, 0, 24;
    %load/vec4 v0000020db9ed23d0_0;
    %load/vec4 v0000020db9e23810_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0000020db9ed1bb0_0;
    %pad/u 25;
    %load/vec4 v0000020db9dd42c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0000020db9ed1bb0_0;
    %pad/u 25;
    %load/vec4 v0000020db9dd42c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %split/vec4 24;
    %store/vec4 v0000020dba12f160_0, 0, 24;
    %store/vec4 v0000020dba130f60_0, 0, 1;
    %load/vec4 v0000020db9de7850_0;
    %store/vec4 v0000020dba1306a0_0, 0, 8;
    %load/vec4 v0000020dba130f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0000020dba12f160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba12f160_0, 0, 24;
    %load/vec4 v0000020dba1306a0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0000020dba1306a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0000020dba1306a0_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000020dba12f160_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba12f160_0, 0, 24;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131000_0, 0, 32;
T_7.12 ;
    %load/vec4 v0000020dba12f160_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1306a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0000020dba131000_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz T_7.13, 8;
    %load/vec4 v0000020dba12f160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba12f160_0, 0, 24;
    %load/vec4 v0000020dba1306a0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1306a0_0, 0, 8;
    %load/vec4 v0000020dba131000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba131000_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
T_7.11 ;
T_7.7 ;
    %load/vec4 v0000020db9ed23d0_0;
    %load/vec4 v0000020dba1306a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba12f160_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba12f700_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020dba1351d0;
T_8 ;
    %wait E_0000020dba065b40;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba130ec0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1313c0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba130ec0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020dba130ec0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0000020dba1313c0_0, 0, 1;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000020dba1313c0_0;
    %inv;
    %store/vec4 v0000020dba1313c0_0, 0, 1;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000020dba130ec0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0000020dba1313c0_0, 0, 1;
    %load/vec4 v0000020dba130d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000020dba1313c0_0;
    %inv;
    %store/vec4 v0000020dba1313c0_0, 0, 1;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020dba135040;
T_9 ;
    %wait E_0000020dba0660c0;
    %load/vec4 v0000020dba12fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0000020dba130a60_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000020dba130100_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000020dba12fca0_0, 0, 32;
    %load/vec4 v0000020dba12fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0000020dba130100_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0000020dba130a60_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0000020dba12f480_0, 0, 32;
    %load/vec4 v0000020dba1302e0_0;
    %load/vec4 v0000020dba12f7a0_0;
    %sub;
    %store/vec4 v0000020dba130740_0, 0, 8;
    %load/vec4 v0000020dba12f980_0;
    %ix/getv 4, v0000020dba130740_0;
    %shiftr 4;
    %store/vec4 v0000020dba1304c0_0, 0, 24;
    %load/vec4 v0000020dba1310a0_0;
    %load/vec4 v0000020dba1315a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0000020dba12ffc0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1304c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0000020dba12ffc0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1304c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %split/vec4 24;
    %store/vec4 v0000020dba131460_0, 0, 24;
    %store/vec4 v0000020dba130380_0, 0, 1;
    %load/vec4 v0000020dba1302e0_0;
    %store/vec4 v0000020dba12fb60_0, 0, 8;
    %load/vec4 v0000020dba130380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000020dba131460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba131460_0, 0, 24;
    %load/vec4 v0000020dba12fb60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0000020dba12fb60_0;
    %addi 1, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0000020dba12fb60_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000020dba131460_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba131460_0, 0, 24;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba12f8e0_0, 0, 32;
T_9.12 ;
    %load/vec4 v0000020dba131460_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba12fb60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.14, 9;
    %load/vec4 v0000020dba12f8e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz T_9.13, 8;
    %load/vec4 v0000020dba131460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba131460_0, 0, 24;
    %load/vec4 v0000020dba12fb60_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba12fb60_0, 0, 8;
    %load/vec4 v0000020dba12f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba12f8e0_0, 0, 32;
    %jmp T_9.12;
T_9.13 ;
T_9.11 ;
T_9.7 ;
    %load/vec4 v0000020dba1310a0_0;
    %load/vec4 v0000020dba12fb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba131460_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba12f340_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020db9bc7250;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1333a0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000020db9bc7250;
T_11 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba131820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1333a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba132860_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020dba1329a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020dba1333a0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0000020dba130880_0;
    %store/vec4 v0000020dba131a00_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba1333a0_0, v0000020dba131780_0, v0000020dba130880_0, v0000020dba131a00_0, v0000020dba130920_0 {0 0 0};
    %load/vec4 v0000020dba1333a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1333a0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000020dba1333a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0000020dba130920_0;
    %store/vec4 v0000020dba132860_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba1333a0_0, v0000020dba131a00_0, v0000020dba1316e0_0, v0000020dba132860_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1333a0_0, 0, 32;
T_11.6 ;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020dba1354f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba132a40_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000020dba1354f0;
T_13 ;
    %wait E_0000020dba065c80;
    %load/vec4 v0000020dba1334e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba132a40_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020dba1334e0_0;
    %store/vec4 v0000020dba132a40_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020db9bc5b10;
T_14 ;
    %wait E_0000020dba061940;
    %load/vec4 v0000020dba0509a0_0;
    %pad/u 9;
    %load/vec4 v0000020dba050a40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba051d00_0, 0, 9;
    %load/vec4 v0000020dba0513a0_0;
    %pad/u 48;
    %load/vec4 v0000020dba051440_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba051da0_0, 0, 48;
    %load/vec4 v0000020dba051da0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000020dba051da0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba051bc0_0, 0, 23;
    %load/vec4 v0000020dba051d00_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba051d00_0, 0, 9;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020dba051da0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba051bc0_0, 0, 23;
T_14.1 ;
    %load/vec4 v0000020dba051d00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba0514e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba051bc0_0, 0, 23;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000020dba051d00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba0514e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba051bc0_0, 0, 23;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000020dba051d00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba0514e0_0, 0, 8;
T_14.5 ;
T_14.3 ;
    %load/vec4 v0000020dba051e40_0;
    %load/vec4 v0000020dba04fdc0_0;
    %xor;
    %store/vec4 v0000020dba04fe60_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020db9bc70c0;
T_15 ;
    %wait E_0000020dba062240;
    %load/vec4 v0000020db9fddba0_0;
    %pad/u 9;
    %load/vec4 v0000020db9e32c10_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020db9f135a0_0, 0, 9;
    %load/vec4 v0000020db9fe1480_0;
    %pad/u 48;
    %load/vec4 v0000020db9e33890_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020db9f13640_0, 0, 48;
    %load/vec4 v0000020db9f13640_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000020db9f13640_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020db9e32990_0, 0, 23;
    %load/vec4 v0000020db9f135a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020db9f135a0_0, 0, 9;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020db9f13640_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020db9e32990_0, 0, 23;
T_15.1 ;
    %load/vec4 v0000020db9f135a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020db9e325d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020db9e32990_0, 0, 23;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000020db9f135a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_15.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020db9e325d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020db9e32990_0, 0, 23;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000020db9f135a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020db9e325d0_0, 0, 8;
T_15.5 ;
T_15.3 ;
    %load/vec4 v0000020db9fe2880_0;
    %load/vec4 v0000020db9e328f0_0;
    %xor;
    %store/vec4 v0000020db9f12600_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020db9bc5980;
T_16 ;
    %wait E_0000020dba061c80;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba051760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba04f960_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba051760_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000020dba051760_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %store/vec4 v0000020dba04f960_0, 0, 1;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0000020dba04f960_0;
    %inv;
    %store/vec4 v0000020dba04f960_0, 0, 1;
T_16.6 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000020dba051760_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %store/vec4 v0000020dba04f960_0, 0, 1;
    %load/vec4 v0000020dba051c60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0000020dba04f960_0;
    %inv;
    %store/vec4 v0000020dba04f960_0, 0, 1;
T_16.10 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020dba0dde50;
T_17 ;
    %wait E_0000020dba062140;
    %load/vec4 v0000020dba050540_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0000020dba0516c0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0000020dba04fc80_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0000020dba050400_0, 0, 32;
    %load/vec4 v0000020dba050540_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0000020dba04fc80_0;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0000020dba0516c0_0;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0000020dba050cc0_0, 0, 32;
    %load/vec4 v0000020dba050180_0;
    %load/vec4 v0000020dba04ffa0_0;
    %sub;
    %store/vec4 v0000020dba050040_0, 0, 8;
    %load/vec4 v0000020dba0511c0_0;
    %ix/getv 4, v0000020dba050040_0;
    %shiftr 4;
    %store/vec4 v0000020dba050c20_0, 0, 24;
    %load/vec4 v0000020dba050860_0;
    %load/vec4 v0000020dba051ee0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %load/vec4 v0000020dba04fa00_0;
    %pad/u 25;
    %load/vec4 v0000020dba050c20_0;
    %pad/u 25;
    %add;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0000020dba04fa00_0;
    %pad/u 25;
    %load/vec4 v0000020dba050c20_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %split/vec4 24;
    %store/vec4 v0000020dba050d60_0, 0, 24;
    %store/vec4 v0000020dba04faa0_0, 0, 1;
    %load/vec4 v0000020dba050180_0;
    %store/vec4 v0000020dba0519e0_0, 0, 8;
    %load/vec4 v0000020dba04faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000020dba050d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba050d60_0, 0, 24;
    %load/vec4 v0000020dba0519e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_17.8, 8;
    %load/vec4 v0000020dba0519e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %store/vec4 v0000020dba0519e0_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000020dba050d60_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba050d60_0, 0, 24;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba0507c0_0, 0, 32;
T_17.12 ;
    %load/vec4 v0000020dba050d60_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_17.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba0519e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_17.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.14, 9;
    %load/vec4 v0000020dba0507c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.14;
    %flag_set/vec4 8;
    %jmp/0xz T_17.13, 8;
    %load/vec4 v0000020dba050d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba050d60_0, 0, 24;
    %load/vec4 v0000020dba0519e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba0519e0_0, 0, 8;
    %load/vec4 v0000020dba0507c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba0507c0_0, 0, 32;
    %jmp T_17.12;
T_17.13 ;
T_17.11 ;
T_17.7 ;
    %load/vec4 v0000020dba050860_0;
    %load/vec4 v0000020dba0519e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba050d60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba050ea0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020dba0ddcc0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba133d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba131e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba133b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba133620_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0000020dba0ddcc0;
T_19 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba132680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000020dba132e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %vpi_call 4 295 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0000020dba132900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %vpi_call 4 246 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %jmp T_19.13;
T_19.8 ;
    %vpi_call 4 211 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 213 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba132900_0, v0000020dba132220_0, v0000020dba133c60_0, v0000020dba131dc0_0, v0000020dba131d20_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1338a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba132ea0_0, 0, 32;
    %jmp T_19.13;
T_19.9 ;
    %vpi_call 4 221 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba132900_0, v0000020dba132220_0, v0000020dba133c60_0, v0000020dba131dc0_0, v0000020dba131d20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba133620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %jmp T_19.13;
T_19.10 ;
    %vpi_call 4 229 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba132900_0, v0000020dba132ea0_0, v0000020dba132220_0, v0000020dba133c60_0, v0000020dba131dc0_0, v0000020dba131d20_0 {0 0 0};
    %load/vec4 v0000020dba132ea0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.14, 5;
    %load/vec4 v0000020dba132ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba132ea0_0, 0, 32;
    %load/vec4 v0000020dba1338a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1338a0_0, 0, 2;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba133620_0, 0, 1;
    %load/vec4 v0000020dba132900_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
T_19.15 ;
    %jmp T_19.13;
T_19.11 ;
    %load/vec4 v0000020dba131d20_0;
    %store/vec4 v0000020dba132d60_0, 0, 32;
    %vpi_call 4 242 "$display", "State: %d | RELU_OUT = %h | a = %h ", v0000020dba132900_0, v0000020dba131d20_0, v0000020dba132d60_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0000020dba132040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %vpi_call 4 263 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0000020dba1336c0_0;
    %store/vec4 v0000020dba1338a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba132040_0, 0, 2;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0000020dba133c60_0;
    %store/vec4 v0000020dba131e60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132040_0, 0, 2;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0000020dba132c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %vpi_call 4 279 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_19.23;
T_19.20 ;
    %load/vec4 v0000020dba1336c0_0;
    %store/vec4 v0000020dba1338a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba132c20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba133b20_0, 0, 1;
    %jmp T_19.23;
T_19.21 ;
    %load/vec4 v0000020dba133c60_0;
    %store/vec4 v0000020dba131e60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132c20_0, 0, 2;
    %jmp T_19.23;
T_19.23 ;
    %pop/vec4 1;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba132c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba133b20_0, 0, 1;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000020dba136b40;
T_20 ;
    %wait E_0000020dba066880;
    %load/vec4 v0000020dba13a2d0_0;
    %load/vec4 v0000020dba13b130_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba13bef0_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000020dba136e60;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba139150_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000020dba139150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba139150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba13a5f0, 0, 4;
    %load/vec4 v0000020dba139150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba139150_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0000020dba136e60;
T_22 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba13c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba139150_0, 0, 32;
T_22.2 ;
    %load/vec4 v0000020dba139150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba139150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba13a5f0, 0, 4;
    %load/vec4 v0000020dba139150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba139150_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000020dba13c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0000020dba13bdb0_0;
    %load/vec4 v0000020dba1387f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba13a5f0, 0, 4;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020dba136e60;
T_23 ;
    %wait E_0000020dba066380;
    %load/vec4 v0000020dba13c670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000020dba1387f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba13a5f0, 4;
    %assign/vec4 v0000020dba13a230_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000020dba1369b0;
T_24 ;
    %wait E_0000020dba066540;
    %load/vec4 v0000020dba1381b0_0;
    %pad/u 9;
    %load/vec4 v0000020dba139650_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba138610_0, 0, 9;
    %load/vec4 v0000020dba138ed0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1377b0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1382f0_0, 0, 48;
    %load/vec4 v0000020dba1382f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000020dba1382f0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba139c90_0, 0, 23;
    %load/vec4 v0000020dba138610_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba138610_0, 0, 9;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000020dba1382f0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba139c90_0, 0, 23;
T_24.1 ;
    %load/vec4 v0000020dba138610_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1391f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba139c90_0, 0, 23;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0000020dba138610_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_24.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1391f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba139c90_0, 0, 23;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000020dba138610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1391f0_0, 0, 8;
T_24.5 ;
T_24.3 ;
    %load/vec4 v0000020dba1393d0_0;
    %load/vec4 v0000020dba139ab0_0;
    %xor;
    %store/vec4 v0000020dba139010_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000020dba136820;
T_25 ;
    %wait E_0000020dba065740;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba12e120_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba12cf00_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba12e120_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0000020dba12e120_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v0000020dba12cf00_0, 0, 1;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0000020dba12cf00_0;
    %inv;
    %store/vec4 v0000020dba12cf00_0, 0, 1;
T_25.6 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0000020dba12e120_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v0000020dba12cf00_0, 0, 1;
    %load/vec4 v0000020dba12dc20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0000020dba12cf00_0;
    %inv;
    %store/vec4 v0000020dba12cf00_0, 0, 1;
T_25.10 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000020dba136690;
T_26 ;
    %wait E_0000020dba065600;
    %load/vec4 v0000020dba12e260_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0000020dba12cc80_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000020dba12d2c0_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000020dba12caa0_0, 0, 32;
    %load/vec4 v0000020dba12e260_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.2, 8;
    %load/vec4 v0000020dba12d2c0_0;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %load/vec4 v0000020dba12cc80_0;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %store/vec4 v0000020dba12e4e0_0, 0, 32;
    %load/vec4 v0000020dba12dfe0_0;
    %load/vec4 v0000020dba12c8c0_0;
    %sub;
    %store/vec4 v0000020dba12e300_0, 0, 8;
    %load/vec4 v0000020dba12e800_0;
    %ix/getv 4, v0000020dba12e300_0;
    %shiftr 4;
    %store/vec4 v0000020dba12e440_0, 0, 24;
    %load/vec4 v0000020dba12d180_0;
    %load/vec4 v0000020dba12cd20_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_26.4, 8;
    %load/vec4 v0000020dba12d9a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba12e440_0;
    %pad/u 25;
    %add;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %load/vec4 v0000020dba12d9a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba12e440_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %split/vec4 24;
    %store/vec4 v0000020dba12d360_0, 0, 24;
    %store/vec4 v0000020dba12e1c0_0, 0, 1;
    %load/vec4 v0000020dba12dfe0_0;
    %store/vec4 v0000020dba12ce60_0, 0, 8;
    %load/vec4 v0000020dba12e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0000020dba12d360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba12d360_0, 0, 24;
    %load/vec4 v0000020dba12ce60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0000020dba12ce60_0;
    %addi 1, 0, 8;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %store/vec4 v0000020dba12ce60_0, 0, 8;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0000020dba12d360_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_26.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba12d360_0, 0, 24;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba138070_0, 0, 32;
T_26.12 ;
    %load/vec4 v0000020dba12d360_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_26.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba12ce60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_26.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.14, 9;
    %load/vec4 v0000020dba138070_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_26.14;
    %flag_set/vec4 8;
    %jmp/0xz T_26.13, 8;
    %load/vec4 v0000020dba12d360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba12d360_0, 0, 24;
    %load/vec4 v0000020dba12ce60_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba12ce60_0, 0, 8;
    %load/vec4 v0000020dba138070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba138070_0, 0, 32;
    %jmp T_26.12;
T_26.13 ;
T_26.11 ;
T_26.7 ;
    %load/vec4 v0000020dba12d180_0;
    %load/vec4 v0000020dba12ce60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba12d360_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba137df0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000020dba1374a0;
T_27 ;
    %wait E_0000020dba065cc0;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba138d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba139790_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba138d90_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0000020dba138d90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v0000020dba139790_0, 0, 1;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0000020dba139790_0;
    %inv;
    %store/vec4 v0000020dba139790_0, 0, 1;
T_27.6 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000020dba138d90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v0000020dba139790_0, 0, 1;
    %load/vec4 v0000020dba138a70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0000020dba139790_0;
    %inv;
    %store/vec4 v0000020dba139790_0, 0, 1;
T_27.10 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000020dba135a10;
T_28 ;
    %wait E_0000020dba065c00;
    %load/vec4 v0000020dba137d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0000020dba139830_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0000020dba138bb0_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0000020dba137c10_0, 0, 32;
    %load/vec4 v0000020dba137d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %load/vec4 v0000020dba138bb0_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %load/vec4 v0000020dba139830_0;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %store/vec4 v0000020dba137ad0_0, 0, 32;
    %load/vec4 v0000020dba137e90_0;
    %load/vec4 v0000020dba139d30_0;
    %sub;
    %store/vec4 v0000020dba138c50_0, 0, 8;
    %load/vec4 v0000020dba137f30_0;
    %ix/getv 4, v0000020dba138c50_0;
    %shiftr 4;
    %store/vec4 v0000020dba139970_0, 0, 24;
    %load/vec4 v0000020dba137b70_0;
    %load/vec4 v0000020dba1395b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_28.4, 8;
    %load/vec4 v0000020dba138e30_0;
    %pad/u 25;
    %load/vec4 v0000020dba139970_0;
    %pad/u 25;
    %add;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %load/vec4 v0000020dba138e30_0;
    %pad/u 25;
    %load/vec4 v0000020dba139970_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %split/vec4 24;
    %store/vec4 v0000020dba139b50_0, 0, 24;
    %store/vec4 v0000020dba137fd0_0, 0, 1;
    %load/vec4 v0000020dba137e90_0;
    %store/vec4 v0000020dba137cb0_0, 0, 8;
    %load/vec4 v0000020dba137fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0000020dba139b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba139b50_0, 0, 24;
    %load/vec4 v0000020dba137cb0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0000020dba137cb0_0;
    %addi 1, 0, 8;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0000020dba137cb0_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0000020dba139b50_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba139b50_0, 0, 24;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba139510_0, 0, 32;
T_28.12 ;
    %load/vec4 v0000020dba139b50_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_28.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba137cb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_28.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.14, 9;
    %load/vec4 v0000020dba139510_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_28.14;
    %flag_set/vec4 8;
    %jmp/0xz T_28.13, 8;
    %load/vec4 v0000020dba139b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba139b50_0, 0, 24;
    %load/vec4 v0000020dba137cb0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba137cb0_0, 0, 8;
    %load/vec4 v0000020dba139510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba139510_0, 0, 32;
    %jmp T_28.12;
T_28.13 ;
T_28.11 ;
T_28.7 ;
    %load/vec4 v0000020dba137b70_0;
    %load/vec4 v0000020dba137cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba139b50_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba139dd0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000020dba1356f0;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137990_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0000020dba1356f0;
T_30 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba138b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137a30_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000020dba1378f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000020dba137990_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_30.4, 5;
    %load/vec4 v0000020dba1390b0_0;
    %store/vec4 v0000020dba137850_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba137990_0, v0000020dba138430_0, v0000020dba1390b0_0, v0000020dba137850_0, v0000020dba1386b0_0 {0 0 0};
    %load/vec4 v0000020dba137990_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba137990_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0000020dba137990_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0000020dba1386b0_0;
    %store/vec4 v0000020dba137a30_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba137990_0, v0000020dba137850_0, v0000020dba1384d0_0, v0000020dba137a30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba137990_0, 0, 32;
T_30.6 ;
T_30.5 ;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000020dba136ff0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13aa50_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0000020dba136ff0;
T_32 ;
    %wait E_0000020dba066480;
    %load/vec4 v0000020dba13a4b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13aa50_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000020dba13a4b0_0;
    %store/vec4 v0000020dba13aa50_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000020dba134eb0;
T_33 ;
    %wait E_0000020dba065800;
    %load/vec4 v0000020dba12e580_0;
    %pad/u 9;
    %load/vec4 v0000020dba12d7c0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba12e620_0, 0, 9;
    %load/vec4 v0000020dba12dd60_0;
    %pad/u 48;
    %load/vec4 v0000020dba12e9e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba12ebc0_0, 0, 48;
    %load/vec4 v0000020dba12ebc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000020dba12ebc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba12ca00_0, 0, 23;
    %load/vec4 v0000020dba12e620_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba12e620_0, 0, 9;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000020dba12ebc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba12ca00_0, 0, 23;
T_33.1 ;
    %load/vec4 v0000020dba12e620_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_33.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba12c780_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12ca00_0, 0, 23;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000020dba12e620_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba12c780_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12ca00_0, 0, 23;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0000020dba12e620_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba12c780_0, 0, 8;
T_33.5 ;
T_33.3 ;
    %load/vec4 v0000020dba12ed00_0;
    %load/vec4 v0000020dba12e6c0_0;
    %xor;
    %store/vec4 v0000020dba12c6e0_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000020dba136050;
T_34 ;
    %wait E_0000020dba065700;
    %load/vec4 v0000020dba12c960_0;
    %pad/u 9;
    %load/vec4 v0000020dba12cb40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba12e8a0_0, 0, 9;
    %load/vec4 v0000020dba12e940_0;
    %pad/u 48;
    %load/vec4 v0000020dba12d220_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba12cbe0_0, 0, 48;
    %load/vec4 v0000020dba12cbe0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000020dba12cbe0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba12cdc0_0, 0, 23;
    %load/vec4 v0000020dba12e8a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba12e8a0_0, 0, 9;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000020dba12cbe0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba12cdc0_0, 0, 23;
T_34.1 ;
    %load/vec4 v0000020dba12e8a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba12ee40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12cdc0_0, 0, 23;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0000020dba12e8a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_34.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba12ee40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba12cdc0_0, 0, 23;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0000020dba12e8a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba12ee40_0, 0, 8;
T_34.5 ;
T_34.3 ;
    %load/vec4 v0000020dba12d900_0;
    %load/vec4 v0000020dba12db80_0;
    %xor;
    %store/vec4 v0000020dba12c820_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000020dba134b90;
T_35 ;
    %wait E_0000020dba065280;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba132180_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba132fe0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba132180_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0000020dba132180_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %store/vec4 v0000020dba132fe0_0, 0, 1;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0000020dba132fe0_0;
    %inv;
    %store/vec4 v0000020dba132fe0_0, 0, 1;
T_35.6 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000020dba132180_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_35.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_35.9, 8;
T_35.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_35.9, 8;
 ; End of false expr.
    %blend;
T_35.9;
    %store/vec4 v0000020dba132fe0_0, 0, 1;
    %load/vec4 v0000020dba132f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %load/vec4 v0000020dba132fe0_0;
    %inv;
    %store/vec4 v0000020dba132fe0_0, 0, 1;
T_35.10 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000020dba134a00;
T_36 ;
    %wait E_0000020dba065900;
    %load/vec4 v0000020dba1345c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0000020dba133bc0_0;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0000020dba133120_0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0000020dba132720_0, 0, 32;
    %load/vec4 v0000020dba1345c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0000020dba133120_0;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v0000020dba133bc0_0;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %store/vec4 v0000020dba1339e0_0, 0, 32;
    %load/vec4 v0000020dba133080_0;
    %load/vec4 v0000020dba1331c0_0;
    %sub;
    %store/vec4 v0000020dba133f80_0, 0, 8;
    %load/vec4 v0000020dba133300_0;
    %ix/getv 4, v0000020dba133f80_0;
    %shiftr 4;
    %store/vec4 v0000020dba133260_0, 0, 24;
    %load/vec4 v0000020dba1324a0_0;
    %load/vec4 v0000020dba133940_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_36.4, 8;
    %load/vec4 v0000020dba132360_0;
    %pad/u 25;
    %load/vec4 v0000020dba133260_0;
    %pad/u 25;
    %add;
    %jmp/1 T_36.5, 8;
T_36.4 ; End of true expr.
    %load/vec4 v0000020dba132360_0;
    %pad/u 25;
    %load/vec4 v0000020dba133260_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_36.5, 8;
 ; End of false expr.
    %blend;
T_36.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1327c0_0, 0, 24;
    %store/vec4 v0000020dba1340c0_0, 0, 1;
    %load/vec4 v0000020dba133080_0;
    %store/vec4 v0000020dba133a80_0, 0, 8;
    %load/vec4 v0000020dba1340c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0000020dba1327c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1327c0_0, 0, 24;
    %load/vec4 v0000020dba133a80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_36.8, 8;
    %load/vec4 v0000020dba133a80_0;
    %addi 1, 0, 8;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %store/vec4 v0000020dba133a80_0, 0, 8;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0000020dba1327c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1327c0_0, 0, 24;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba134020_0, 0, 32;
T_36.12 ;
    %load/vec4 v0000020dba1327c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_36.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba133a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_36.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.14, 9;
    %load/vec4 v0000020dba134020_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz T_36.13, 8;
    %load/vec4 v0000020dba1327c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1327c0_0, 0, 24;
    %load/vec4 v0000020dba133a80_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba133a80_0, 0, 8;
    %load/vec4 v0000020dba134020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba134020_0, 0, 32;
    %jmp T_36.12;
T_36.13 ;
T_36.11 ;
T_36.7 ;
    %load/vec4 v0000020dba1324a0_0;
    %load/vec4 v0000020dba133a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1327c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba12eb20_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000020dba134870;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13b450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba13a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13bd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b810_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba13b3b0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0000020dba134870;
T_38 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba13c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000020dba13aaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %vpi_call 4 295 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_38.7;
T_38.2 ;
    %load/vec4 v0000020dba13b310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %vpi_call 4 246 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %jmp T_38.13;
T_38.8 ;
    %vpi_call 4 211 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 213 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba13b310_0, v0000020dba13c530_0, v0000020dba139f10_0, v0000020dba13b270_0, v0000020dba13c170_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b8b0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13be50_0, 0, 32;
    %jmp T_38.13;
T_38.9 ;
    %vpi_call 4 221 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba13b310_0, v0000020dba13c530_0, v0000020dba139f10_0, v0000020dba13b270_0, v0000020dba13c170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba13b3b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %jmp T_38.13;
T_38.10 ;
    %vpi_call 4 229 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba13b310_0, v0000020dba13be50_0, v0000020dba13c530_0, v0000020dba139f10_0, v0000020dba13b270_0, v0000020dba13c170_0 {0 0 0};
    %load/vec4 v0000020dba13be50_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_38.14, 5;
    %load/vec4 v0000020dba13be50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba13be50_0, 0, 32;
    %load/vec4 v0000020dba13b8b0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba13b8b0_0, 0, 2;
    %jmp T_38.15;
T_38.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba13b3b0_0, 0, 1;
    %load/vec4 v0000020dba13b310_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
T_38.15 ;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0000020dba13c170_0;
    %store/vec4 v0000020dba13acd0_0, 0, 32;
    %vpi_call 4 242 "$display", "State: %d | RELU_OUT = %h | a = %h ", v0000020dba13b310_0, v0000020dba13c170_0, v0000020dba13acd0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38.7;
T_38.3 ;
    %load/vec4 v0000020dba13bd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %vpi_call 4 263 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_38.19;
T_38.16 ;
    %load/vec4 v0000020dba13b630_0;
    %store/vec4 v0000020dba13b8b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba13bd10_0, 0, 2;
    %jmp T_38.19;
T_38.17 ;
    %load/vec4 v0000020dba139f10_0;
    %store/vec4 v0000020dba13b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13bd10_0, 0, 2;
    %jmp T_38.19;
T_38.19 ;
    %pop/vec4 1;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v0000020dba13b810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %vpi_call 4 279 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_38.23;
T_38.20 ;
    %load/vec4 v0000020dba13b630_0;
    %store/vec4 v0000020dba13b8b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba13b810_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba13a550_0, 0, 1;
    %jmp T_38.23;
T_38.21 ;
    %load/vec4 v0000020dba139f10_0;
    %store/vec4 v0000020dba13b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b810_0, 0, 2;
    %jmp T_38.23;
T_38.23 ;
    %pop/vec4 1;
    %jmp T_38.7;
T_38.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b310_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13bd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba13b810_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba13a550_0, 0, 1;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000020dba1578c0;
T_39 ;
    %wait E_0000020dba066a80;
    %load/vec4 v0000020dba1483e0_0;
    %load/vec4 v0000020dba148700_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba148480_0, 0, 32;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000020dba159030;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148de0_0, 0, 32;
T_40.0 ;
    %load/vec4 v0000020dba148de0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba148de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1480c0, 0, 4;
    %load/vec4 v0000020dba148de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba148de0_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %end;
    .thread T_40;
    .scope S_0000020dba159030;
T_41 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba149060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148de0_0, 0, 32;
T_41.2 ;
    %load/vec4 v0000020dba148de0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba148de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1480c0, 0, 4;
    %load/vec4 v0000020dba148de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba148de0_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000020dba148340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0000020dba1482a0_0;
    %load/vec4 v0000020dba1496a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1480c0, 0, 4;
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000020dba159030;
T_42 ;
    %wait E_0000020dba066dc0;
    %load/vec4 v0000020dba148340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000020dba1496a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba1480c0, 4;
    %assign/vec4 v0000020dba146f40_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000020dba1589f0;
T_43 ;
    %wait E_0000020dba066a40;
    %load/vec4 v0000020dba147800_0;
    %pad/u 9;
    %load/vec4 v0000020dba148a20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba148200_0, 0, 9;
    %load/vec4 v0000020dba147760_0;
    %pad/u 48;
    %load/vec4 v0000020dba147b20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba147d00_0, 0, 48;
    %load/vec4 v0000020dba147d00_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000020dba147d00_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1473a0_0, 0, 23;
    %load/vec4 v0000020dba148200_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba148200_0, 0, 9;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000020dba147d00_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1473a0_0, 0, 23;
T_43.1 ;
    %load/vec4 v0000020dba148200_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba149380_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1473a0_0, 0, 23;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0000020dba148200_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_43.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba149380_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1473a0_0, 0, 23;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0000020dba148200_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba149380_0, 0, 8;
T_43.5 ;
T_43.3 ;
    %load/vec4 v0000020dba147da0_0;
    %load/vec4 v0000020dba148840_0;
    %xor;
    %store/vec4 v0000020dba147a80_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000020dba136370;
T_44 ;
    %wait E_0000020dba066700;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba13e0b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba13d110_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13e0b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0000020dba13e0b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_44.5, 8;
T_44.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_44.5, 8;
 ; End of false expr.
    %blend;
T_44.5;
    %store/vec4 v0000020dba13d110_0, 0, 1;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0000020dba13d110_0;
    %inv;
    %store/vec4 v0000020dba13d110_0, 0, 1;
T_44.6 ;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0000020dba13e0b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_44.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_44.9, 8;
T_44.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_44.9, 8;
 ; End of false expr.
    %blend;
T_44.9;
    %store/vec4 v0000020dba13d110_0, 0, 1;
    %load/vec4 v0000020dba13d430_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %load/vec4 v0000020dba13d110_0;
    %inv;
    %store/vec4 v0000020dba13d110_0, 0, 1;
T_44.10 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000020dba1361e0;
T_45 ;
    %wait E_0000020dba066340;
    %load/vec4 v0000020dba13d890_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0000020dba13e290_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0000020dba13edd0_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0000020dba13dd90_0, 0, 32;
    %load/vec4 v0000020dba13d890_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %load/vec4 v0000020dba13edd0_0;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %load/vec4 v0000020dba13e290_0;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0000020dba13cb70_0, 0, 32;
    %load/vec4 v0000020dba13cad0_0;
    %load/vec4 v0000020dba13ee70_0;
    %sub;
    %store/vec4 v0000020dba13c850_0, 0, 8;
    %load/vec4 v0000020dba13d4d0_0;
    %ix/getv 4, v0000020dba13c850_0;
    %shiftr 4;
    %store/vec4 v0000020dba13d750_0, 0, 24;
    %load/vec4 v0000020dba13dc50_0;
    %load/vec4 v0000020dba13e5b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_45.4, 8;
    %load/vec4 v0000020dba13d2f0_0;
    %pad/u 25;
    %load/vec4 v0000020dba13d750_0;
    %pad/u 25;
    %add;
    %jmp/1 T_45.5, 8;
T_45.4 ; End of true expr.
    %load/vec4 v0000020dba13d2f0_0;
    %pad/u 25;
    %load/vec4 v0000020dba13d750_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_45.5, 8;
 ; End of false expr.
    %blend;
T_45.5;
    %split/vec4 24;
    %store/vec4 v0000020dba13de30_0, 0, 24;
    %store/vec4 v0000020dba13eab0_0, 0, 1;
    %load/vec4 v0000020dba13cad0_0;
    %store/vec4 v0000020dba13ce90_0, 0, 8;
    %load/vec4 v0000020dba13eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0000020dba13de30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba13de30_0, 0, 24;
    %load/vec4 v0000020dba13ce90_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_45.8, 8;
    %load/vec4 v0000020dba13ce90_0;
    %addi 1, 0, 8;
    %jmp/1 T_45.9, 8;
T_45.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_45.9, 8;
 ; End of false expr.
    %blend;
T_45.9;
    %store/vec4 v0000020dba13ce90_0, 0, 8;
    %jmp T_45.7;
T_45.6 ;
    %load/vec4 v0000020dba13de30_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_45.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba13de30_0, 0, 24;
    %jmp T_45.11;
T_45.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13c990_0, 0, 32;
T_45.12 ;
    %load/vec4 v0000020dba13de30_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_45.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba13ce90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_45.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.14, 9;
    %load/vec4 v0000020dba13c990_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz T_45.13, 8;
    %load/vec4 v0000020dba13de30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba13de30_0, 0, 24;
    %load/vec4 v0000020dba13ce90_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba13ce90_0, 0, 8;
    %load/vec4 v0000020dba13c990_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba13c990_0, 0, 32;
    %jmp T_45.12;
T_45.13 ;
T_45.11 ;
T_45.7 ;
    %load/vec4 v0000020dba13dc50_0;
    %load/vec4 v0000020dba13ce90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba13de30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba13efb0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000020dba135d30;
T_46 ;
    %wait E_0000020dba066e80;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba13f5f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba13f2d0_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13f5f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_46.2, 4;
    %load/vec4 v0000020dba13f5f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_46.5, 8;
T_46.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_46.5, 8;
 ; End of false expr.
    %blend;
T_46.5;
    %store/vec4 v0000020dba13f2d0_0, 0, 1;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0000020dba13f2d0_0;
    %inv;
    %store/vec4 v0000020dba13f2d0_0, 0, 1;
T_46.6 ;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0000020dba13f5f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_46.9, 8;
T_46.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_46.9, 8;
 ; End of false expr.
    %blend;
T_46.9;
    %store/vec4 v0000020dba13f2d0_0, 0, 1;
    %load/vec4 v0000020dba13f410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0000020dba13f2d0_0;
    %inv;
    %store/vec4 v0000020dba13f2d0_0, 0, 1;
T_46.10 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000020dba136500;
T_47 ;
    %wait E_0000020dba066980;
    %load/vec4 v0000020dba1479e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0000020dba13f0f0_0;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0000020dba13f4b0_0;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0000020dba13f230_0, 0, 32;
    %load/vec4 v0000020dba1479e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.2, 8;
    %load/vec4 v0000020dba13f4b0_0;
    %jmp/1 T_47.3, 8;
T_47.2 ; End of true expr.
    %load/vec4 v0000020dba13f0f0_0;
    %jmp/0 T_47.3, 8;
 ; End of false expr.
    %blend;
T_47.3;
    %store/vec4 v0000020dba1488e0_0, 0, 32;
    %load/vec4 v0000020dba13f050_0;
    %load/vec4 v0000020dba13f550_0;
    %sub;
    %store/vec4 v0000020dba1487a0_0, 0, 8;
    %load/vec4 v0000020dba13ef10_0;
    %ix/getv 4, v0000020dba1487a0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1492e0_0, 0, 24;
    %load/vec4 v0000020dba13f370_0;
    %load/vec4 v0000020dba148fc0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_47.4, 8;
    %load/vec4 v0000020dba13f190_0;
    %pad/u 25;
    %load/vec4 v0000020dba1492e0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_47.5, 8;
T_47.4 ; End of true expr.
    %load/vec4 v0000020dba13f190_0;
    %pad/u 25;
    %load/vec4 v0000020dba1492e0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_47.5, 8;
 ; End of false expr.
    %blend;
T_47.5;
    %split/vec4 24;
    %store/vec4 v0000020dba148980_0, 0, 24;
    %store/vec4 v0000020dba1494c0_0, 0, 1;
    %load/vec4 v0000020dba13f050_0;
    %store/vec4 v0000020dba148b60_0, 0, 8;
    %load/vec4 v0000020dba1494c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v0000020dba148980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba148980_0, 0, 24;
    %load/vec4 v0000020dba148b60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_47.8, 8;
    %load/vec4 v0000020dba148b60_0;
    %addi 1, 0, 8;
    %jmp/1 T_47.9, 8;
T_47.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_47.9, 8;
 ; End of false expr.
    %blend;
T_47.9;
    %store/vec4 v0000020dba148b60_0, 0, 8;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v0000020dba148980_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_47.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba148980_0, 0, 24;
    %jmp T_47.11;
T_47.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba147260_0, 0, 32;
T_47.12 ;
    %load/vec4 v0000020dba148980_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_47.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba148b60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_47.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.14, 9;
    %load/vec4 v0000020dba147260_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_47.14;
    %flag_set/vec4 8;
    %jmp/0xz T_47.13, 8;
    %load/vec4 v0000020dba148980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba148980_0, 0, 24;
    %load/vec4 v0000020dba148b60_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba148b60_0, 0, 8;
    %load/vec4 v0000020dba147260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba147260_0, 0, 32;
    %jmp T_47.12;
T_47.13 ;
T_47.11 ;
T_47.7 ;
    %load/vec4 v0000020dba13f370_0;
    %load/vec4 v0000020dba148b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba148980_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1476c0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000020dba135ec0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba147440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148d40_0, 0, 32;
    %end;
    .thread T_48;
    .scope S_0000020dba135ec0;
T_49 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba149600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba147440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba147e40_0, 0, 32;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000020dba149240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000020dba148d40_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0000020dba148ac0_0;
    %store/vec4 v0000020dba147440_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba148d40_0, v0000020dba147300_0, v0000020dba148ac0_0, v0000020dba147440_0, v0000020dba149560_0 {0 0 0};
    %load/vec4 v0000020dba148d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba148d40_0, 0, 32;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0000020dba148d40_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_49.6, 4;
    %load/vec4 v0000020dba149560_0;
    %store/vec4 v0000020dba147e40_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba148d40_0, v0000020dba147440_0, v0000020dba147940_0, v0000020dba147e40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba147440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148d40_0, 0, 32;
T_49.6 ;
T_49.5 ;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000020dba157be0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148660_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0000020dba157be0;
T_51 ;
    %wait E_0000020dba066f00;
    %load/vec4 v0000020dba1485c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba148660_0, 0, 32;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000020dba1485c0_0;
    %store/vec4 v0000020dba148660_0, 0, 32;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000020dba137310;
T_52 ;
    %wait E_0000020dba0663c0;
    %load/vec4 v0000020dba13eb50_0;
    %pad/u 9;
    %load/vec4 v0000020dba13ed30_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba13d1b0_0, 0, 9;
    %load/vec4 v0000020dba13d930_0;
    %pad/u 48;
    %load/vec4 v0000020dba13ca30_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba13dcf0_0, 0, 48;
    %load/vec4 v0000020dba13dcf0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0000020dba13dcf0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba13df70_0, 0, 23;
    %load/vec4 v0000020dba13d1b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba13d1b0_0, 0, 9;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000020dba13dcf0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba13df70_0, 0, 23;
T_52.1 ;
    %load/vec4 v0000020dba13d1b0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_52.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba13e6f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba13df70_0, 0, 23;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000020dba13d1b0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_52.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba13e6f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba13df70_0, 0, 23;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000020dba13d1b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba13e6f0_0, 0, 8;
T_52.5 ;
T_52.3 ;
    %load/vec4 v0000020dba13d570_0;
    %load/vec4 v0000020dba13e1f0_0;
    %xor;
    %store/vec4 v0000020dba13d610_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000020dba135ba0;
T_53 ;
    %wait E_0000020dba067140;
    %load/vec4 v0000020dba13da70_0;
    %pad/u 9;
    %load/vec4 v0000020dba13e790_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba13c710_0, 0, 9;
    %load/vec4 v0000020dba13e470_0;
    %pad/u 48;
    %load/vec4 v0000020dba13ebf0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba13e830_0, 0, 48;
    %load/vec4 v0000020dba13e830_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0000020dba13e830_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba13dbb0_0, 0, 23;
    %load/vec4 v0000020dba13c710_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba13c710_0, 0, 9;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000020dba13e830_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba13dbb0_0, 0, 23;
T_53.1 ;
    %load/vec4 v0000020dba13c710_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_53.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba13cc10_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba13dbb0_0, 0, 23;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0000020dba13c710_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_53.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba13cc10_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba13dbb0_0, 0, 23;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0000020dba13c710_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba13cc10_0, 0, 8;
T_53.5 ;
T_53.3 ;
    %load/vec4 v0000020dba13cfd0_0;
    %load/vec4 v0000020dba13d9d0_0;
    %xor;
    %store/vec4 v0000020dba13cd50_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000020dba135880;
T_54 ;
    %wait E_0000020dba066c80;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba13b770_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba13c5d0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13b770_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_54.2, 4;
    %load/vec4 v0000020dba13b770_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_54.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_54.5, 8;
T_54.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_54.5, 8;
 ; End of false expr.
    %blend;
T_54.5;
    %store/vec4 v0000020dba13c5d0_0, 0, 1;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %load/vec4 v0000020dba13c5d0_0;
    %inv;
    %store/vec4 v0000020dba13c5d0_0, 0, 1;
T_54.6 ;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0000020dba13b770_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_54.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_54.9, 8;
T_54.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_54.9, 8;
 ; End of false expr.
    %blend;
T_54.9;
    %store/vec4 v0000020dba13c5d0_0, 0, 1;
    %load/vec4 v0000020dba13bf90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %load/vec4 v0000020dba13c5d0_0;
    %inv;
    %store/vec4 v0000020dba13c5d0_0, 0, 1;
T_54.10 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000020dba137180;
T_55 ;
    %wait E_0000020dba066d80;
    %load/vec4 v0000020dba13a910_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %load/vec4 v0000020dba13ba90_0;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0000020dba13b9f0_0;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0000020dba13a050_0, 0, 32;
    %load/vec4 v0000020dba13a910_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.2, 8;
    %load/vec4 v0000020dba13b9f0_0;
    %jmp/1 T_55.3, 8;
T_55.2 ; End of true expr.
    %load/vec4 v0000020dba13ba90_0;
    %jmp/0 T_55.3, 8;
 ; End of false expr.
    %blend;
T_55.3;
    %store/vec4 v0000020dba13aff0_0, 0, 32;
    %load/vec4 v0000020dba13b950_0;
    %load/vec4 v0000020dba13af50_0;
    %sub;
    %store/vec4 v0000020dba13a9b0_0, 0, 8;
    %load/vec4 v0000020dba13a7d0_0;
    %ix/getv 4, v0000020dba13a9b0_0;
    %shiftr 4;
    %store/vec4 v0000020dba13c030_0, 0, 24;
    %load/vec4 v0000020dba13a690_0;
    %load/vec4 v0000020dba13b090_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_55.4, 8;
    %load/vec4 v0000020dba13ae10_0;
    %pad/u 25;
    %load/vec4 v0000020dba13c030_0;
    %pad/u 25;
    %add;
    %jmp/1 T_55.5, 8;
T_55.4 ; End of true expr.
    %load/vec4 v0000020dba13ae10_0;
    %pad/u 25;
    %load/vec4 v0000020dba13c030_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_55.5, 8;
 ; End of false expr.
    %blend;
T_55.5;
    %split/vec4 24;
    %store/vec4 v0000020dba13a0f0_0, 0, 24;
    %store/vec4 v0000020dba13a370_0, 0, 1;
    %load/vec4 v0000020dba13b950_0;
    %store/vec4 v0000020dba13bb30_0, 0, 8;
    %load/vec4 v0000020dba13a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0000020dba13a0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba13a0f0_0, 0, 24;
    %load/vec4 v0000020dba13bb30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_55.8, 8;
    %load/vec4 v0000020dba13bb30_0;
    %addi 1, 0, 8;
    %jmp/1 T_55.9, 8;
T_55.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_55.9, 8;
 ; End of false expr.
    %blend;
T_55.9;
    %store/vec4 v0000020dba13bb30_0, 0, 8;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0000020dba13a0f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_55.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba13a0f0_0, 0, 24;
    %jmp T_55.11;
T_55.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13ab90_0, 0, 32;
T_55.12 ;
    %load/vec4 v0000020dba13a0f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_55.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba13bb30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_55.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.14, 9;
    %load/vec4 v0000020dba13ab90_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_55.14;
    %flag_set/vec4 8;
    %jmp/0xz T_55.13, 8;
    %load/vec4 v0000020dba13a0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba13a0f0_0, 0, 24;
    %load/vec4 v0000020dba13bb30_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba13bb30_0, 0, 8;
    %load/vec4 v0000020dba13ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba13ab90_0, 0, 32;
    %jmp T_55.12;
T_55.13 ;
T_55.11 ;
T_55.7 ;
    %load/vec4 v0000020dba13a690_0;
    %load/vec4 v0000020dba13bb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba13a0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba13ac30_0, 0, 32;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000020dba136cd0;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14a140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14af00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba149ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba149c40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14a320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba149740_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000020dba136cd0;
T_57 ;
    %wait E_0000020dba0624c0;
    %load/vec4 v0000020dba14b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0000020dba14bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %vpi_call 4 295 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_57.7;
T_57.2 ;
    %load/vec4 v0000020dba14b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.11, 6;
    %vpi_call 4 246 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %jmp T_57.13;
T_57.8 ;
    %vpi_call 4 211 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 213 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba14b9a0_0, v0000020dba14a1e0_0, v0000020dba14aaa0_0, v0000020dba14be00_0, v0000020dba14b4a0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14bea0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14b0e0_0, 0, 32;
    %jmp T_57.13;
T_57.9 ;
    %vpi_call 4 221 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba14b9a0_0, v0000020dba14a1e0_0, v0000020dba14aaa0_0, v0000020dba14be00_0, v0000020dba14b4a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba149740_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %jmp T_57.13;
T_57.10 ;
    %vpi_call 4 229 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v0000020dba14b9a0_0, v0000020dba14b0e0_0, v0000020dba14a1e0_0, v0000020dba14aaa0_0, v0000020dba14be00_0, v0000020dba14b4a0_0 {0 0 0};
    %load/vec4 v0000020dba14b0e0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_57.14, 5;
    %load/vec4 v0000020dba14b0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba14b0e0_0, 0, 32;
    %load/vec4 v0000020dba14bea0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba14bea0_0, 0, 2;
    %jmp T_57.15;
T_57.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba149740_0, 0, 1;
    %load/vec4 v0000020dba14b9a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
T_57.15 ;
    %jmp T_57.13;
T_57.11 ;
    %load/vec4 v0000020dba14b4a0_0;
    %store/vec4 v0000020dba14bc20_0, 0, 32;
    %vpi_call 4 242 "$display", "State: %d | RELU_OUT = %h | a = %h ", v0000020dba14b9a0_0, v0000020dba14b4a0_0, v0000020dba14bc20_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %jmp T_57.13;
T_57.13 ;
    %pop/vec4 1;
    %jmp T_57.7;
T_57.3 ;
    %load/vec4 v0000020dba149c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.17, 6;
    %vpi_call 4 263 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_57.19;
T_57.16 ;
    %load/vec4 v0000020dba14a000_0;
    %store/vec4 v0000020dba14bea0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba149c40_0, 0, 2;
    %jmp T_57.19;
T_57.17 ;
    %load/vec4 v0000020dba14aaa0_0;
    %store/vec4 v0000020dba14af00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba149c40_0, 0, 2;
    %jmp T_57.19;
T_57.19 ;
    %pop/vec4 1;
    %jmp T_57.7;
T_57.4 ;
    %load/vec4 v0000020dba14a320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.21, 6;
    %vpi_call 4 279 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_57.23;
T_57.20 ;
    %load/vec4 v0000020dba14a000_0;
    %store/vec4 v0000020dba14bea0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba14a320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba149ba0_0, 0, 1;
    %jmp T_57.23;
T_57.21 ;
    %load/vec4 v0000020dba14aaa0_0;
    %store/vec4 v0000020dba14af00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14a320_0, 0, 2;
    %jmp T_57.23;
T_57.23 ;
    %pop/vec4 1;
    %jmp T_57.7;
T_57.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14b9a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba149c40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba14a320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba149ba0_0, 0, 1;
    %jmp T_57.7;
T_57.7 ;
    %pop/vec4 1;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000020db9e4dce0;
T_58 ;
    %wait E_0000020dba066740;
    %load/vec4 v0000020dba149d80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000020dba14b720_0, 0, 1;
    %load/vec4 v0000020dba149d80_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v0000020dba1497e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020dba149d80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba14a820_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba149920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba149b00_0, 0, 32;
    %load/vec4 v0000020dba1497e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020dba149920_0, 4, 8;
    %load/vec4 v0000020dba14a820_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020dba149b00_0, 4, 24;
    %load/vec4 v0000020dba1497e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_58.0, 5;
    %load/vec4 v0000020dba14a820_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000020dba1497e0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000020dba149920_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000020dba1497e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_58.2, 5;
    %load/vec4 v0000020dba14a820_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000020dba1497e0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v0000020dba149b00_0, 0, 32;
    %load/vec4 v0000020dba149b00_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000020dba1497e0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020dba149b00_0, 0, 32;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0000020dba14a820_0;
    %pad/u 32;
    %load/vec4 v0000020dba1497e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020dba149b00_0, 0, 32;
T_58.3 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000020dba159350;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba149a60_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0000020dba159350;
T_60 ;
    %wait E_0000020dba066c00;
    %load/vec4 v0000020dba14b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000020dba14b180_0;
    %store/vec4 v0000020dba149a60_0, 0, 32;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000020dba1594e0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14b220_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0000020dba1594e0;
T_62 ;
    %wait E_0000020dba066c00;
    %load/vec4 v0000020dba14ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0000020dba14ab40_0;
    %store/vec4 v0000020dba14b220_0, 0, 32;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000020dba1591c0;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14a5a0_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0000020dba1591c0;
T_64 ;
    %wait E_0000020dba066c00;
    %load/vec4 v0000020dba149ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0000020dba14b2c0_0;
    %store/vec4 v0000020dba14a5a0_0, 0, 32;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000020dba158b80;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14b680_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0000020dba158b80;
T_66 ;
    %wait E_0000020dba066c00;
    %load/vec4 v0000020dba149f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0000020dba14bae0_0;
    %store/vec4 v0000020dba14b680_0, 0, 32;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000020dba0cf580;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14d7a0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0000020dba14d7a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020dba14d7a0_0;
    %store/vec4a v0000020dba14c440, 4, 0;
    %load/vec4 v0000020dba14d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba14d7a0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0000020dba0cf580;
T_68 ;
    %wait E_0000020dba0667c0;
    %load/vec4 v0000020dba14d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14d7a0_0, 0, 32;
T_68.2 ;
    %load/vec4 v0000020dba14d7a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_68.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba14d7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba14c440, 0, 4;
    %load/vec4 v0000020dba14d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba14d7a0_0, 0, 32;
    %jmp T_68.2;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000020dba14d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %load/vec4 v0000020dba14db60_0;
    %load/vec4 v0000020dba14e240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba14c440, 0, 4;
T_68.4 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000020dba0cf580;
T_69 ;
    %wait E_0000020dba0610c0;
    %load/vec4 v0000020dba14e240_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020dba14c440, 4;
    %store/vec4 v0000020dba14c580_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000020dba1f6030;
T_70 ;
    %wait E_0000020dba06bf00;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1ed3c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1ebfc0_0, 0, 1;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1ed3c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_70.2, 4;
    %load/vec4 v0000020dba1ed3c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %store/vec4 v0000020dba1ebfc0_0, 0, 1;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %load/vec4 v0000020dba1ebfc0_0;
    %inv;
    %store/vec4 v0000020dba1ebfc0_0, 0, 1;
T_70.6 ;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v0000020dba1ed3c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_70.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.9, 8;
T_70.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_70.9, 8;
 ; End of false expr.
    %blend;
T_70.9;
    %store/vec4 v0000020dba1ebfc0_0, 0, 1;
    %load/vec4 v0000020dba1edd20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %load/vec4 v0000020dba1ebfc0_0;
    %inv;
    %store/vec4 v0000020dba1ebfc0_0, 0, 1;
T_70.10 ;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000020dba1f5860;
T_71 ;
    %wait E_0000020dba06b380;
    %load/vec4 v0000020dba1ecc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %load/vec4 v0000020dba1eb980_0;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0000020dba1ed960_0;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0000020dba1ec880_0, 0, 32;
    %load/vec4 v0000020dba1ecc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.2, 8;
    %load/vec4 v0000020dba1ed960_0;
    %jmp/1 T_71.3, 8;
T_71.2 ; End of true expr.
    %load/vec4 v0000020dba1eb980_0;
    %jmp/0 T_71.3, 8;
 ; End of false expr.
    %blend;
T_71.3;
    %store/vec4 v0000020dba1ebf20_0, 0, 32;
    %load/vec4 v0000020dba1edc80_0;
    %load/vec4 v0000020dba1ed5a0_0;
    %sub;
    %store/vec4 v0000020dba1ecce0_0, 0, 8;
    %load/vec4 v0000020dba1ec9c0_0;
    %ix/getv 4, v0000020dba1ecce0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1ed820_0, 0, 24;
    %load/vec4 v0000020dba1ecf60_0;
    %load/vec4 v0000020dba1ebac0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %load/vec4 v0000020dba1ed780_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ed820_0;
    %pad/u 25;
    %add;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %load/vec4 v0000020dba1ed780_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ed820_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1ec240_0, 0, 24;
    %store/vec4 v0000020dba1ecba0_0, 0, 1;
    %load/vec4 v0000020dba1edc80_0;
    %store/vec4 v0000020dba1ebc00_0, 0, 8;
    %load/vec4 v0000020dba1ecba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0000020dba1ec240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1ec240_0, 0, 24;
    %load/vec4 v0000020dba1ebc00_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_71.8, 8;
    %load/vec4 v0000020dba1ebc00_0;
    %addi 1, 0, 8;
    %jmp/1 T_71.9, 8;
T_71.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_71.9, 8;
 ; End of false expr.
    %blend;
T_71.9;
    %store/vec4 v0000020dba1ebc00_0, 0, 8;
    %jmp T_71.7;
T_71.6 ;
    %load/vec4 v0000020dba1ec240_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_71.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1ec240_0, 0, 24;
    %jmp T_71.11;
T_71.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1ec740_0, 0, 32;
T_71.12 ;
    %load/vec4 v0000020dba1ec240_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_71.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1ebc00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_71.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.14, 9;
    %load/vec4 v0000020dba1ec740_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_71.14;
    %flag_set/vec4 8;
    %jmp/0xz T_71.13, 8;
    %load/vec4 v0000020dba1ec240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1ec240_0, 0, 24;
    %load/vec4 v0000020dba1ebc00_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1ebc00_0, 0, 8;
    %load/vec4 v0000020dba1ec740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1ec740_0, 0, 32;
    %jmp T_71.12;
T_71.13 ;
T_71.11 ;
T_71.7 ;
    %load/vec4 v0000020dba1ecf60_0;
    %load/vec4 v0000020dba1ebc00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1ec240_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1ec560_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000020dba1f59f0;
T_72 ;
    %wait E_0000020dba06b540;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1ed000_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1ebb60_0, 0, 1;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1ed000_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_72.2, 4;
    %load/vec4 v0000020dba1ed000_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_72.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %store/vec4 v0000020dba1ebb60_0, 0, 1;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %load/vec4 v0000020dba1ebb60_0;
    %inv;
    %store/vec4 v0000020dba1ebb60_0, 0, 1;
T_72.6 ;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0000020dba1ed000_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_72.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_72.9, 8;
T_72.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_72.9, 8;
 ; End of false expr.
    %blend;
T_72.9;
    %store/vec4 v0000020dba1ebb60_0, 0, 1;
    %load/vec4 v0000020dba1edbe0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %load/vec4 v0000020dba1ebb60_0;
    %inv;
    %store/vec4 v0000020dba1ebb60_0, 0, 1;
T_72.10 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000020dba1f5090;
T_73 ;
    %wait E_0000020dba06b500;
    %load/vec4 v0000020dba1f00c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %load/vec4 v0000020dba1ed8c0_0;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0000020dba1ed1e0_0;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0000020dba1ecec0_0, 0, 32;
    %load/vec4 v0000020dba1f00c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0000020dba1ed1e0_0;
    %jmp/1 T_73.3, 8;
T_73.2 ; End of true expr.
    %load/vec4 v0000020dba1ed8c0_0;
    %jmp/0 T_73.3, 8;
 ; End of false expr.
    %blend;
T_73.3;
    %store/vec4 v0000020dba1ece20_0, 0, 32;
    %load/vec4 v0000020dba1ec6a0_0;
    %load/vec4 v0000020dba1ebd40_0;
    %sub;
    %store/vec4 v0000020dba1ee4a0_0, 0, 8;
    %load/vec4 v0000020dba1ecd80_0;
    %ix/getv 4, v0000020dba1ee4a0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1ec100_0, 0, 24;
    %load/vec4 v0000020dba1ebde0_0;
    %load/vec4 v0000020dba1ec1a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_73.4, 8;
    %load/vec4 v0000020dba1ebca0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ec100_0;
    %pad/u 25;
    %add;
    %jmp/1 T_73.5, 8;
T_73.4 ; End of true expr.
    %load/vec4 v0000020dba1ebca0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ec100_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_73.5, 8;
 ; End of false expr.
    %blend;
T_73.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1eff80_0, 0, 24;
    %store/vec4 v0000020dba1efbc0_0, 0, 1;
    %load/vec4 v0000020dba1ec6a0_0;
    %store/vec4 v0000020dba1ed0a0_0, 0, 8;
    %load/vec4 v0000020dba1efbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.6, 8;
    %load/vec4 v0000020dba1eff80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1eff80_0, 0, 24;
    %load/vec4 v0000020dba1ed0a0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0000020dba1ed0a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_73.9, 8;
T_73.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_73.9, 8;
 ; End of false expr.
    %blend;
T_73.9;
    %store/vec4 v0000020dba1ed0a0_0, 0, 8;
    %jmp T_73.7;
T_73.6 ;
    %load/vec4 v0000020dba1eff80_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_73.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1eff80_0, 0, 24;
    %jmp T_73.11;
T_73.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1ef440_0, 0, 32;
T_73.12 ;
    %load/vec4 v0000020dba1eff80_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_73.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1ed0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_73.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.14, 9;
    %load/vec4 v0000020dba1ef440_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_73.14;
    %flag_set/vec4 8;
    %jmp/0xz T_73.13, 8;
    %load/vec4 v0000020dba1eff80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1eff80_0, 0, 24;
    %load/vec4 v0000020dba1ed0a0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1ed0a0_0, 0, 8;
    %load/vec4 v0000020dba1ef440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1ef440_0, 0, 32;
    %jmp T_73.12;
T_73.13 ;
T_73.11 ;
T_73.7 ;
    %load/vec4 v0000020dba1ebde0_0;
    %load/vec4 v0000020dba1ed0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1eff80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1ee720_0, 0, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000020dba1f6800;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eec20_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0000020dba1f6800;
T_75 ;
    %wait E_0000020dba06bc40;
    %load/vec4 v0000020dba1f05c0_0;
    %store/vec4 v0000020dba1eec20_0, 0, 32;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0000020dba16ef20;
T_76 ;
    %wait E_0000020dba068ec0;
    %load/vec4 v0000020dba15e0e0_0;
    %load/vec4 v0000020dba15f080_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba15f8a0_0, 0, 32;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0000020dba16ec00;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15fe40_0, 0, 32;
T_77.0 ;
    %load/vec4 v0000020dba15fe40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba15fe40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba15f800, 0, 4;
    %load/vec4 v0000020dba15fe40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba15fe40_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %end;
    .thread T_77;
    .scope S_0000020dba16ec00;
T_78 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba15eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15fe40_0, 0, 32;
T_78.2 ;
    %load/vec4 v0000020dba15fe40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_78.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba15fe40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba15f800, 0, 4;
    %load/vec4 v0000020dba15fe40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba15fe40_0, 0, 32;
    %jmp T_78.2;
T_78.3 ;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000020dba15eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0000020dba15e040_0;
    %load/vec4 v0000020dba15e680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba15f800, 0, 4;
T_78.4 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000020dba16ec00;
T_79 ;
    %wait E_0000020dba068400;
    %load/vec4 v0000020dba15eb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0000020dba15e680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba15f800, 4;
    %assign/vec4 v0000020dba15e7c0_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000020dba16e5c0;
T_80 ;
    %wait E_0000020dba068980;
    %load/vec4 v0000020dba15f620_0;
    %pad/u 9;
    %load/vec4 v0000020dba15ef40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba15f940_0, 0, 9;
    %load/vec4 v0000020dba15fc60_0;
    %pad/u 48;
    %load/vec4 v0000020dba160340_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba15f120_0, 0, 48;
    %load/vec4 v0000020dba15f120_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0000020dba15f120_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba15e360_0, 0, 23;
    %load/vec4 v0000020dba15f940_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba15f940_0, 0, 9;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000020dba15f120_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba15e360_0, 0, 23;
T_80.1 ;
    %load/vec4 v0000020dba15f940_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_80.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba160520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba15e360_0, 0, 23;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0000020dba15f940_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_80.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba160520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba15e360_0, 0, 23;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0000020dba15f940_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba160520_0, 0, 8;
T_80.5 ;
T_80.3 ;
    %load/vec4 v0000020dba160660_0;
    %load/vec4 v0000020dba15fda0_0;
    %xor;
    %store/vec4 v0000020dba1605c0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0000020dba16fba0;
T_81 ;
    %wait E_0000020dba0680c0;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba16b740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba16a7a0_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba16b740_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_81.2, 4;
    %load/vec4 v0000020dba16b740_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_81.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_81.5, 8;
T_81.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_81.5, 8;
 ; End of false expr.
    %blend;
T_81.5;
    %store/vec4 v0000020dba16a7a0_0, 0, 1;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %load/vec4 v0000020dba16a7a0_0;
    %inv;
    %store/vec4 v0000020dba16a7a0_0, 0, 1;
T_81.6 ;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v0000020dba16b740_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_81.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_81.9, 8;
T_81.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_81.9, 8;
 ; End of false expr.
    %blend;
T_81.9;
    %store/vec4 v0000020dba16a7a0_0, 0, 1;
    %load/vec4 v0000020dba16cf00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.10, 8;
    %load/vec4 v0000020dba16a7a0_0;
    %inv;
    %store/vec4 v0000020dba16a7a0_0, 0, 1;
T_81.10 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000020dba15bf60;
T_82 ;
    %wait E_0000020dba067dc0;
    %load/vec4 v0000020dba16de00_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %load/vec4 v0000020dba16af20_0;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0000020dba16b7e0_0;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0000020dba16aca0_0, 0, 32;
    %load/vec4 v0000020dba16de00_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.2, 8;
    %load/vec4 v0000020dba16b7e0_0;
    %jmp/1 T_82.3, 8;
T_82.2 ; End of true expr.
    %load/vec4 v0000020dba16af20_0;
    %jmp/0 T_82.3, 8;
 ; End of false expr.
    %blend;
T_82.3;
    %store/vec4 v0000020dba16c5a0_0, 0, 32;
    %load/vec4 v0000020dba16cdc0_0;
    %load/vec4 v0000020dba16b9c0_0;
    %sub;
    %store/vec4 v0000020dba16d2c0_0, 0, 8;
    %load/vec4 v0000020dba16c0a0_0;
    %ix/getv 4, v0000020dba16d2c0_0;
    %shiftr 4;
    %store/vec4 v0000020dba16ae80_0, 0, 24;
    %load/vec4 v0000020dba16c8c0_0;
    %load/vec4 v0000020dba16cd20_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_82.4, 8;
    %load/vec4 v0000020dba16ab60_0;
    %pad/u 25;
    %load/vec4 v0000020dba16ae80_0;
    %pad/u 25;
    %add;
    %jmp/1 T_82.5, 8;
T_82.4 ; End of true expr.
    %load/vec4 v0000020dba16ab60_0;
    %pad/u 25;
    %load/vec4 v0000020dba16ae80_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_82.5, 8;
 ; End of false expr.
    %blend;
T_82.5;
    %split/vec4 24;
    %store/vec4 v0000020dba16c960_0, 0, 24;
    %store/vec4 v0000020dba16da40_0, 0, 1;
    %load/vec4 v0000020dba16cdc0_0;
    %store/vec4 v0000020dba16a840_0, 0, 8;
    %load/vec4 v0000020dba16da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %load/vec4 v0000020dba16c960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba16c960_0, 0, 24;
    %load/vec4 v0000020dba16a840_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_82.8, 8;
    %load/vec4 v0000020dba16a840_0;
    %addi 1, 0, 8;
    %jmp/1 T_82.9, 8;
T_82.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_82.9, 8;
 ; End of false expr.
    %blend;
T_82.9;
    %store/vec4 v0000020dba16a840_0, 0, 8;
    %jmp T_82.7;
T_82.6 ;
    %load/vec4 v0000020dba16c960_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_82.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba16c960_0, 0, 24;
    %jmp T_82.11;
T_82.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16d0e0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0000020dba16c960_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_82.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba16a840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_82.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.14, 9;
    %load/vec4 v0000020dba16d0e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_82.14;
    %flag_set/vec4 8;
    %jmp/0xz T_82.13, 8;
    %load/vec4 v0000020dba16c960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba16c960_0, 0, 24;
    %load/vec4 v0000020dba16a840_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba16a840_0, 0, 8;
    %load/vec4 v0000020dba16d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba16d0e0_0, 0, 32;
    %jmp T_82.12;
T_82.13 ;
T_82.11 ;
T_82.7 ;
    %load/vec4 v0000020dba16c8c0_0;
    %load/vec4 v0000020dba16a840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba16c960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba16dae0_0, 0, 32;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000020dba16e430;
T_83 ;
    %wait E_0000020dba0682c0;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba16dcc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_83.0, 4;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba16d9a0_0, 0, 1;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba16dcc0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_83.2, 4;
    %load/vec4 v0000020dba16dcc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_83.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_83.5, 8;
T_83.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_83.5, 8;
 ; End of false expr.
    %blend;
T_83.5;
    %store/vec4 v0000020dba16d9a0_0, 0, 1;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0000020dba16d9a0_0;
    %inv;
    %store/vec4 v0000020dba16d9a0_0, 0, 1;
T_83.6 ;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0000020dba16dcc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_83.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_83.9, 8;
T_83.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_83.9, 8;
 ; End of false expr.
    %blend;
T_83.9;
    %store/vec4 v0000020dba16d9a0_0, 0, 1;
    %load/vec4 v0000020dba16d7c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.10, 8;
    %load/vec4 v0000020dba16d9a0_0;
    %inv;
    %store/vec4 v0000020dba16d9a0_0, 0, 1;
T_83.10 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000020dba16ed90;
T_84 ;
    %wait E_0000020dba069040;
    %load/vec4 v0000020dba15ee00_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %load/vec4 v0000020dba16d220_0;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0000020dba16d5e0_0;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0000020dba16d180_0, 0, 32;
    %load/vec4 v0000020dba15ee00_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.2, 8;
    %load/vec4 v0000020dba16d5e0_0;
    %jmp/1 T_84.3, 8;
T_84.2 ; End of true expr.
    %load/vec4 v0000020dba16d220_0;
    %jmp/0 T_84.3, 8;
 ; End of false expr.
    %blend;
T_84.3;
    %store/vec4 v0000020dba16d540_0, 0, 32;
    %load/vec4 v0000020dba16cfa0_0;
    %load/vec4 v0000020dba16d360_0;
    %sub;
    %store/vec4 v0000020dba15f260_0, 0, 8;
    %load/vec4 v0000020dba16d400_0;
    %ix/getv 4, v0000020dba15f260_0;
    %shiftr 4;
    %store/vec4 v0000020dba16d040_0, 0, 24;
    %load/vec4 v0000020dba16dc20_0;
    %load/vec4 v0000020dba16d4a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_84.4, 8;
    %load/vec4 v0000020dba16dd60_0;
    %pad/u 25;
    %load/vec4 v0000020dba16d040_0;
    %pad/u 25;
    %add;
    %jmp/1 T_84.5, 8;
T_84.4 ; End of true expr.
    %load/vec4 v0000020dba16dd60_0;
    %pad/u 25;
    %load/vec4 v0000020dba16d040_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_84.5, 8;
 ; End of false expr.
    %blend;
T_84.5;
    %split/vec4 24;
    %store/vec4 v0000020dba16d900_0, 0, 24;
    %store/vec4 v0000020dba15fee0_0, 0, 1;
    %load/vec4 v0000020dba16cfa0_0;
    %store/vec4 v0000020dba16d860_0, 0, 8;
    %load/vec4 v0000020dba15fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0000020dba16d900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba16d900_0, 0, 24;
    %load/vec4 v0000020dba16d860_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_84.8, 8;
    %load/vec4 v0000020dba16d860_0;
    %addi 1, 0, 8;
    %jmp/1 T_84.9, 8;
T_84.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_84.9, 8;
 ; End of false expr.
    %blend;
T_84.9;
    %store/vec4 v0000020dba16d860_0, 0, 8;
    %jmp T_84.7;
T_84.6 ;
    %load/vec4 v0000020dba16d900_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_84.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba16d900_0, 0, 24;
    %jmp T_84.11;
T_84.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15f300_0, 0, 32;
T_84.12 ;
    %load/vec4 v0000020dba16d900_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_84.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba16d860_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_84.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.14, 9;
    %load/vec4 v0000020dba15f300_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_84.14;
    %flag_set/vec4 8;
    %jmp/0xz T_84.13, 8;
    %load/vec4 v0000020dba16d900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba16d900_0, 0, 24;
    %load/vec4 v0000020dba16d860_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba16d860_0, 0, 8;
    %load/vec4 v0000020dba15f300_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba15f300_0, 0, 32;
    %jmp T_84.12;
T_84.13 ;
T_84.11 ;
T_84.7 ;
    %load/vec4 v0000020dba16dc20_0;
    %load/vec4 v0000020dba16d860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba16d900_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba15e540_0, 0, 32;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000020dba15db80;
T_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba160200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15f3a0_0, 0, 32;
    %end;
    .thread T_85;
    .scope S_0000020dba15db80;
T_86 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba15eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba160200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15f3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15e720_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000020dba15e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0000020dba15f3a0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_86.4, 5;
    %load/vec4 v0000020dba15e9a0_0;
    %store/vec4 v0000020dba160200_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba15f3a0_0, v0000020dba15e2c0_0, v0000020dba15e9a0_0, v0000020dba160200_0, v0000020dba15e220_0 {0 0 0};
    %load/vec4 v0000020dba15f3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba15f3a0_0, 0, 32;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0000020dba15f3a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v0000020dba15e220_0;
    %store/vec4 v0000020dba15e720_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba15f3a0_0, v0000020dba160200_0, v0000020dba160700_0, v0000020dba15e720_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba160200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba15f3a0_0, 0, 32;
T_86.6 ;
T_86.5 ;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000020dba15c410;
T_87 ;
    %wait E_0000020dba067bc0;
    %load/vec4 v0000020dba168a40_0;
    %pad/u 9;
    %load/vec4 v0000020dba16a480_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba168400_0, 0, 9;
    %load/vec4 v0000020dba16a200_0;
    %pad/u 48;
    %load/vec4 v0000020dba16a700_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba169b20_0, 0, 48;
    %load/vec4 v0000020dba169b20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0000020dba169b20_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba168ae0_0, 0, 23;
    %load/vec4 v0000020dba168400_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba168400_0, 0, 9;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000020dba169b20_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba168ae0_0, 0, 23;
T_87.1 ;
    %load/vec4 v0000020dba168400_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba169580_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba168ae0_0, 0, 23;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0000020dba168400_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_87.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba169580_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba168ae0_0, 0, 23;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0000020dba168400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba169580_0, 0, 8;
T_87.5 ;
T_87.3 ;
    %load/vec4 v0000020dba168360_0;
    %load/vec4 v0000020dba1694e0_0;
    %xor;
    %store/vec4 v0000020dba169080_0, 0, 1;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0000020dba15ca50;
T_88 ;
    %wait E_0000020dba067a80;
    %load/vec4 v0000020dba143340_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1444c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_88.0, 4;
    %load/vec4 v0000020dba143340_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba143520_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000020dba143340_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1444c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_88.2, 4;
    %load/vec4 v0000020dba1444c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba143340_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_88.5, 8;
T_88.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_88.5, 8;
 ; End of false expr.
    %blend;
T_88.5;
    %store/vec4 v0000020dba143520_0, 0, 1;
    %load/vec4 v0000020dba143340_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v0000020dba143520_0;
    %inv;
    %store/vec4 v0000020dba143520_0, 0, 1;
T_88.6 ;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0000020dba1444c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba143340_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_88.9, 8;
T_88.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_88.9, 8;
 ; End of false expr.
    %blend;
T_88.9;
    %store/vec4 v0000020dba143520_0, 0, 1;
    %load/vec4 v0000020dba143340_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %load/vec4 v0000020dba143520_0;
    %inv;
    %store/vec4 v0000020dba143520_0, 0, 1;
T_88.10 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0000020dba15c0f0;
T_89 ;
    %wait E_0000020dba067b80;
    %load/vec4 v0000020dba146680_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %load/vec4 v0000020dba1433e0_0;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0000020dba1442e0_0;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0000020dba143980_0, 0, 32;
    %load/vec4 v0000020dba146680_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.2, 8;
    %load/vec4 v0000020dba1442e0_0;
    %jmp/1 T_89.3, 8;
T_89.2 ; End of true expr.
    %load/vec4 v0000020dba1433e0_0;
    %jmp/0 T_89.3, 8;
 ; End of false expr.
    %blend;
T_89.3;
    %store/vec4 v0000020dba143fc0_0, 0, 32;
    %load/vec4 v0000020dba144060_0;
    %load/vec4 v0000020dba143a20_0;
    %sub;
    %store/vec4 v0000020dba146720_0, 0, 8;
    %load/vec4 v0000020dba143b60_0;
    %ix/getv 4, v0000020dba146720_0;
    %shiftr 4;
    %store/vec4 v0000020dba143e80_0, 0, 24;
    %load/vec4 v0000020dba1438e0_0;
    %load/vec4 v0000020dba143f20_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_89.4, 8;
    %load/vec4 v0000020dba143480_0;
    %pad/u 25;
    %load/vec4 v0000020dba143e80_0;
    %pad/u 25;
    %add;
    %jmp/1 T_89.5, 8;
T_89.4 ; End of true expr.
    %load/vec4 v0000020dba143480_0;
    %pad/u 25;
    %load/vec4 v0000020dba143e80_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_89.5, 8;
 ; End of false expr.
    %blend;
T_89.5;
    %split/vec4 24;
    %store/vec4 v0000020dba145960_0, 0, 24;
    %store/vec4 v0000020dba145500_0, 0, 1;
    %load/vec4 v0000020dba144060_0;
    %store/vec4 v0000020dba145320_0, 0, 8;
    %load/vec4 v0000020dba145500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %load/vec4 v0000020dba145960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba145960_0, 0, 24;
    %load/vec4 v0000020dba145320_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_89.8, 8;
    %load/vec4 v0000020dba145320_0;
    %addi 1, 0, 8;
    %jmp/1 T_89.9, 8;
T_89.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_89.9, 8;
 ; End of false expr.
    %blend;
T_89.9;
    %store/vec4 v0000020dba145320_0, 0, 8;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0000020dba145960_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_89.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba145960_0, 0, 24;
    %jmp T_89.11;
T_89.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba144e20_0, 0, 32;
T_89.12 ;
    %load/vec4 v0000020dba145960_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_89.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba145320_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_89.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.14, 9;
    %load/vec4 v0000020dba144e20_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_89.14;
    %flag_set/vec4 8;
    %jmp/0xz T_89.13, 8;
    %load/vec4 v0000020dba145960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba145960_0, 0, 24;
    %load/vec4 v0000020dba145320_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba145320_0, 0, 8;
    %load/vec4 v0000020dba144e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba144e20_0, 0, 32;
    %jmp T_89.12;
T_89.13 ;
T_89.11 ;
T_89.7 ;
    %load/vec4 v0000020dba1438e0_0;
    %load/vec4 v0000020dba145320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba145960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba144d80_0, 0, 32;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0000020dba15d220;
T_90 ;
    %wait E_0000020dba067580;
    %load/vec4 v0000020dba1684a0_0;
    %pad/u 9;
    %load/vec4 v0000020dba168fe0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba168860_0, 0, 9;
    %load/vec4 v0000020dba169300_0;
    %pad/u 48;
    %load/vec4 v0000020dba168540_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba168b80_0, 0, 48;
    %load/vec4 v0000020dba168b80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0000020dba168b80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1685e0_0, 0, 23;
    %load/vec4 v0000020dba168860_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba168860_0, 0, 9;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000020dba168b80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1685e0_0, 0, 23;
T_90.1 ;
    %load/vec4 v0000020dba168860_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_90.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1687c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1685e0_0, 0, 23;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0000020dba168860_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_90.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1687c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1685e0_0, 0, 23;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0000020dba168860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1687c0_0, 0, 8;
T_90.5 ;
T_90.3 ;
    %load/vec4 v0000020dba16a2a0_0;
    %load/vec4 v0000020dba169f80_0;
    %xor;
    %store/vec4 v0000020dba168720_0, 0, 1;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0000020dba15c280;
T_91 ;
    %wait E_0000020dba068040;
    %load/vec4 v0000020dba164580_0;
    %pad/u 9;
    %load/vec4 v0000020dba1648a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba164800_0, 0, 9;
    %load/vec4 v0000020dba164940_0;
    %pad/u 48;
    %load/vec4 v0000020dba164da0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba163fe0_0, 0, 48;
    %load/vec4 v0000020dba163fe0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0000020dba163fe0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba163d60_0, 0, 23;
    %load/vec4 v0000020dba164800_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba164800_0, 0, 9;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0000020dba163fe0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba163d60_0, 0, 23;
T_91.1 ;
    %load/vec4 v0000020dba164800_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_91.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba163a40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba163d60_0, 0, 23;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v0000020dba164800_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_91.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba163a40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba163d60_0, 0, 23;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0000020dba164800_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba163a40_0, 0, 8;
T_91.5 ;
T_91.3 ;
    %load/vec4 v0000020dba163900_0;
    %load/vec4 v0000020dba163040_0;
    %xor;
    %store/vec4 v0000020dba163220_0, 0, 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000020dba15dd10;
T_92 ;
    %wait E_0000020dba067200;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba146540_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_92.0, 4;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1449c0_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba146540_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_92.2, 4;
    %load/vec4 v0000020dba146540_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_92.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_92.5, 8;
T_92.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_92.5, 8;
 ; End of false expr.
    %blend;
T_92.5;
    %store/vec4 v0000020dba1449c0_0, 0, 1;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.6, 8;
    %load/vec4 v0000020dba1449c0_0;
    %inv;
    %store/vec4 v0000020dba1449c0_0, 0, 1;
T_92.6 ;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0000020dba146540_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_92.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_92.9, 8;
T_92.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_92.9, 8;
 ; End of false expr.
    %blend;
T_92.9;
    %store/vec4 v0000020dba1449c0_0, 0, 1;
    %load/vec4 v0000020dba146ae0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.10, 8;
    %load/vec4 v0000020dba1449c0_0;
    %inv;
    %store/vec4 v0000020dba1449c0_0, 0, 1;
T_92.10 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0000020dba15c730;
T_93 ;
    %wait E_0000020dba067a00;
    %load/vec4 v0000020dba163720_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %load/vec4 v0000020dba146360_0;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0000020dba145640_0;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0000020dba145dc0_0, 0, 32;
    %load/vec4 v0000020dba163720_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.2, 8;
    %load/vec4 v0000020dba145640_0;
    %jmp/1 T_93.3, 8;
T_93.2 ; End of true expr.
    %load/vec4 v0000020dba146360_0;
    %jmp/0 T_93.3, 8;
 ; End of false expr.
    %blend;
T_93.3;
    %store/vec4 v0000020dba146d60_0, 0, 32;
    %load/vec4 v0000020dba145820_0;
    %load/vec4 v0000020dba1450a0_0;
    %sub;
    %store/vec4 v0000020dba164080_0, 0, 8;
    %load/vec4 v0000020dba145460_0;
    %ix/getv 4, v0000020dba164080_0;
    %shiftr 4;
    %store/vec4 v0000020dba145780_0, 0, 24;
    %load/vec4 v0000020dba1447e0_0;
    %load/vec4 v0000020dba144a60_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_93.4, 8;
    %load/vec4 v0000020dba145d20_0;
    %pad/u 25;
    %load/vec4 v0000020dba145780_0;
    %pad/u 25;
    %add;
    %jmp/1 T_93.5, 8;
T_93.4 ; End of true expr.
    %load/vec4 v0000020dba145d20_0;
    %pad/u 25;
    %load/vec4 v0000020dba145780_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_93.5, 8;
 ; End of false expr.
    %blend;
T_93.5;
    %split/vec4 24;
    %store/vec4 v0000020dba144740_0, 0, 24;
    %store/vec4 v0000020dba165200_0, 0, 1;
    %load/vec4 v0000020dba145820_0;
    %store/vec4 v0000020dba1458c0_0, 0, 8;
    %load/vec4 v0000020dba165200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %load/vec4 v0000020dba144740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba144740_0, 0, 24;
    %load/vec4 v0000020dba1458c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_93.8, 8;
    %load/vec4 v0000020dba1458c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_93.9, 8;
T_93.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_93.9, 8;
 ; End of false expr.
    %blend;
T_93.9;
    %store/vec4 v0000020dba1458c0_0, 0, 8;
    %jmp T_93.7;
T_93.6 ;
    %load/vec4 v0000020dba144740_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_93.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba144740_0, 0, 24;
    %jmp T_93.11;
T_93.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba163180_0, 0, 32;
T_93.12 ;
    %load/vec4 v0000020dba144740_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_93.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1458c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_93.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.14, 9;
    %load/vec4 v0000020dba163180_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_93.14;
    %flag_set/vec4 8;
    %jmp/0xz T_93.13, 8;
    %load/vec4 v0000020dba144740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba144740_0, 0, 24;
    %load/vec4 v0000020dba1458c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1458c0_0, 0, 8;
    %load/vec4 v0000020dba163180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba163180_0, 0, 32;
    %jmp T_93.12;
T_93.13 ;
T_93.11 ;
T_93.7 ;
    %load/vec4 v0000020dba1447e0_0;
    %load/vec4 v0000020dba1458c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba144740_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba163400_0, 0, 32;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000020dba15cd70;
T_94 ;
    %wait E_0000020dba067840;
    %load/vec4 v0000020dba1630e0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1655c0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1658e0_0, 0, 9;
    %load/vec4 v0000020dba165340_0;
    %pad/u 48;
    %load/vec4 v0000020dba164e40_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1664c0_0, 0, 48;
    %load/vec4 v0000020dba1664c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0000020dba1664c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba165d40_0, 0, 23;
    %load/vec4 v0000020dba1658e0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1658e0_0, 0, 9;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000020dba1664c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba165d40_0, 0, 23;
T_94.1 ;
    %load/vec4 v0000020dba1658e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_94.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1673c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba165d40_0, 0, 23;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v0000020dba1658e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_94.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1673c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba165d40_0, 0, 23;
    %jmp T_94.5;
T_94.4 ;
    %load/vec4 v0000020dba1658e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1673c0_0, 0, 8;
T_94.5 ;
T_94.3 ;
    %load/vec4 v0000020dba165480_0;
    %load/vec4 v0000020dba164ee0_0;
    %xor;
    %store/vec4 v0000020dba167820_0, 0, 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0000020dba15d6d0;
T_95 ;
    %wait E_0000020dba067400;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba164300_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_95.0, 4;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1644e0_0, 0, 1;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba164300_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_95.2, 4;
    %load/vec4 v0000020dba164300_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_95.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_95.5, 8;
T_95.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_95.5, 8;
 ; End of false expr.
    %blend;
T_95.5;
    %store/vec4 v0000020dba1644e0_0, 0, 1;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.6, 8;
    %load/vec4 v0000020dba1644e0_0;
    %inv;
    %store/vec4 v0000020dba1644e0_0, 0, 1;
T_95.6 ;
    %jmp T_95.3;
T_95.2 ;
    %load/vec4 v0000020dba164300_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_95.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_95.9, 8;
T_95.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_95.9, 8;
 ; End of false expr.
    %blend;
T_95.9;
    %store/vec4 v0000020dba1644e0_0, 0, 1;
    %load/vec4 v0000020dba1653e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.10, 8;
    %load/vec4 v0000020dba1644e0_0;
    %inv;
    %store/vec4 v0000020dba1644e0_0, 0, 1;
T_95.10 ;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0000020dba15c8c0;
T_96 ;
    %wait E_0000020dba067b40;
    %load/vec4 v0000020dba164d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %load/vec4 v0000020dba164120_0;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0000020dba164f80_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0000020dba163f40_0, 0, 32;
    %load/vec4 v0000020dba164d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.2, 8;
    %load/vec4 v0000020dba164f80_0;
    %jmp/1 T_96.3, 8;
T_96.2 ; End of true expr.
    %load/vec4 v0000020dba164120_0;
    %jmp/0 T_96.3, 8;
 ; End of false expr.
    %blend;
T_96.3;
    %store/vec4 v0000020dba1641c0_0, 0, 32;
    %load/vec4 v0000020dba165020_0;
    %load/vec4 v0000020dba1637c0_0;
    %sub;
    %store/vec4 v0000020dba165700_0, 0, 8;
    %load/vec4 v0000020dba1646c0_0;
    %ix/getv 4, v0000020dba165700_0;
    %shiftr 4;
    %store/vec4 v0000020dba1639a0_0, 0, 24;
    %load/vec4 v0000020dba1643a0_0;
    %load/vec4 v0000020dba163860_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_96.4, 8;
    %load/vec4 v0000020dba164c60_0;
    %pad/u 25;
    %load/vec4 v0000020dba1639a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_96.5, 8;
T_96.4 ; End of true expr.
    %load/vec4 v0000020dba164c60_0;
    %pad/u 25;
    %load/vec4 v0000020dba1639a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_96.5, 8;
 ; End of false expr.
    %blend;
T_96.5;
    %split/vec4 24;
    %store/vec4 v0000020dba163cc0_0, 0, 24;
    %store/vec4 v0000020dba163b80_0, 0, 1;
    %load/vec4 v0000020dba165020_0;
    %store/vec4 v0000020dba1632c0_0, 0, 8;
    %load/vec4 v0000020dba163b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0000020dba163cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba163cc0_0, 0, 24;
    %load/vec4 v0000020dba1632c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_96.8, 8;
    %load/vec4 v0000020dba1632c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_96.9, 8;
T_96.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_96.9, 8;
 ; End of false expr.
    %blend;
T_96.9;
    %store/vec4 v0000020dba1632c0_0, 0, 8;
    %jmp T_96.7;
T_96.6 ;
    %load/vec4 v0000020dba163cc0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_96.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba163cc0_0, 0, 24;
    %jmp T_96.11;
T_96.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1652a0_0, 0, 32;
T_96.12 ;
    %load/vec4 v0000020dba163cc0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_96.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1632c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_96.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_96.14, 9;
    %load/vec4 v0000020dba1652a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_96.14;
    %flag_set/vec4 8;
    %jmp/0xz T_96.13, 8;
    %load/vec4 v0000020dba163cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba163cc0_0, 0, 24;
    %load/vec4 v0000020dba1632c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1632c0_0, 0, 8;
    %load/vec4 v0000020dba1652a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1652a0_0, 0, 32;
    %jmp T_96.12;
T_96.13 ;
T_96.11 ;
T_96.7 ;
    %load/vec4 v0000020dba1643a0_0;
    %load/vec4 v0000020dba1632c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba163cc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba165660_0, 0, 32;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0000020dba15d3b0;
T_97 ;
    %wait E_0000020dba067500;
    %load/vec4 v0000020dba165c00_0;
    %pad/u 9;
    %load/vec4 v0000020dba165e80_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba166560_0, 0, 9;
    %load/vec4 v0000020dba165ca0_0;
    %pad/u 48;
    %load/vec4 v0000020dba167a00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba167780_0, 0, 48;
    %load/vec4 v0000020dba167780_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0000020dba167780_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba165fc0_0, 0, 23;
    %load/vec4 v0000020dba166560_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba166560_0, 0, 9;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000020dba167780_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba165fc0_0, 0, 23;
T_97.1 ;
    %load/vec4 v0000020dba166560_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_97.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba165de0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba165fc0_0, 0, 23;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v0000020dba166560_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_97.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba165de0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba165fc0_0, 0, 23;
    %jmp T_97.5;
T_97.4 ;
    %load/vec4 v0000020dba166560_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba165de0_0, 0, 8;
T_97.5 ;
T_97.3 ;
    %load/vec4 v0000020dba166c40_0;
    %load/vec4 v0000020dba165f20_0;
    %xor;
    %store/vec4 v0000020dba167d20_0, 0, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000020dba15d090;
T_98 ;
    %wait E_0000020dba068180;
    %load/vec4 v0000020dba166600_0;
    %pad/u 9;
    %load/vec4 v0000020dba166ba0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba166b00_0, 0, 9;
    %load/vec4 v0000020dba165980_0;
    %pad/u 48;
    %load/vec4 v0000020dba167500_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba166e20_0, 0, 48;
    %load/vec4 v0000020dba166e20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0000020dba166e20_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba167140_0, 0, 23;
    %load/vec4 v0000020dba166b00_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba166b00_0, 0, 9;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000020dba166e20_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba167140_0, 0, 23;
T_98.1 ;
    %load/vec4 v0000020dba166b00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_98.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba166ce0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba167140_0, 0, 23;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0000020dba166b00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_98.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba166ce0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba167140_0, 0, 23;
    %jmp T_98.5;
T_98.4 ;
    %load/vec4 v0000020dba166b00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba166ce0_0, 0, 8;
T_98.5 ;
T_98.3 ;
    %load/vec4 v0000020dba166a60_0;
    %load/vec4 v0000020dba165ac0_0;
    %xor;
    %store/vec4 v0000020dba166740_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0000020dba15c5a0;
T_99 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1682c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba169d00_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0000020dba15c5a0;
T_100 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba166f60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba169d00_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1682c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000020dba169a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0000020dba169c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_100.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_100.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_100.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %jmp T_100.8;
T_100.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1682c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
    %jmp T_100.8;
T_100.5 ;
    %load/vec4 v0000020dba1676e0_0;
    %store/vec4 v0000020dba1671e0_0, 0, 32;
    %load/vec4 v0000020dba169c60_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %load/vec4 v0000020dba168d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
    %jmp T_100.8;
T_100.6 ;
    %load/vec4 v0000020dba1682c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_100.9, 5;
    %load/vec4 v0000020dba1670a0_0;
    %store/vec4 v0000020dba1671e0_0, 0, 32;
    %load/vec4 v0000020dba168d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
    %jmp T_100.10;
T_100.9 ;
    %load/vec4 v0000020dba167f00_0;
    %store/vec4 v0000020dba169d00_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba169c60_0, 0, 3;
    %load/vec4 v0000020dba168d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba168d60_0, 0, 32;
T_100.10 ;
    %load/vec4 v0000020dba1682c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1682c0_0, 0, 32;
    %jmp T_100.8;
T_100.8 ;
    %pop/vec4 1;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000020dba15cbe0;
T_101 ;
    %wait E_0000020dba0675c0;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1460e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_101.0, 4;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba144b00_0, 0, 1;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1460e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_101.2, 4;
    %load/vec4 v0000020dba1460e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_101.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_101.5, 8;
T_101.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_101.5, 8;
 ; End of false expr.
    %blend;
T_101.5;
    %store/vec4 v0000020dba144b00_0, 0, 1;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0000020dba144b00_0;
    %inv;
    %store/vec4 v0000020dba144b00_0, 0, 1;
T_101.6 ;
    %jmp T_101.3;
T_101.2 ;
    %load/vec4 v0000020dba1460e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_101.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_101.9, 8;
T_101.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_101.9, 8;
 ; End of false expr.
    %blend;
T_101.9;
    %store/vec4 v0000020dba144b00_0, 0, 1;
    %load/vec4 v0000020dba1462c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.10, 8;
    %load/vec4 v0000020dba144b00_0;
    %inv;
    %store/vec4 v0000020dba144b00_0, 0, 1;
T_101.10 ;
T_101.3 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0000020dba15d9f0;
T_102 ;
    %wait E_0000020dba067ac0;
    %load/vec4 v0000020dba1455a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %load/vec4 v0000020dba1467c0_0;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0000020dba1456e0_0;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0000020dba144880_0, 0, 32;
    %load/vec4 v0000020dba1455a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.2, 8;
    %load/vec4 v0000020dba1456e0_0;
    %jmp/1 T_102.3, 8;
T_102.2 ; End of true expr.
    %load/vec4 v0000020dba1467c0_0;
    %jmp/0 T_102.3, 8;
 ; End of false expr.
    %blend;
T_102.3;
    %store/vec4 v0000020dba146ea0_0, 0, 32;
    %load/vec4 v0000020dba144ec0_0;
    %load/vec4 v0000020dba146c20_0;
    %sub;
    %store/vec4 v0000020dba145be0_0, 0, 8;
    %load/vec4 v0000020dba1453c0_0;
    %ix/getv 4, v0000020dba145be0_0;
    %shiftr 4;
    %store/vec4 v0000020dba145140_0, 0, 24;
    %load/vec4 v0000020dba146860_0;
    %load/vec4 v0000020dba1464a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_102.4, 8;
    %load/vec4 v0000020dba146180_0;
    %pad/u 25;
    %load/vec4 v0000020dba145140_0;
    %pad/u 25;
    %add;
    %jmp/1 T_102.5, 8;
T_102.4 ; End of true expr.
    %load/vec4 v0000020dba146180_0;
    %pad/u 25;
    %load/vec4 v0000020dba145140_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_102.5, 8;
 ; End of false expr.
    %blend;
T_102.5;
    %split/vec4 24;
    %store/vec4 v0000020dba146e00_0, 0, 24;
    %store/vec4 v0000020dba146a40_0, 0, 1;
    %load/vec4 v0000020dba144ec0_0;
    %store/vec4 v0000020dba146900_0, 0, 8;
    %load/vec4 v0000020dba146a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0000020dba146e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba146e00_0, 0, 24;
    %load/vec4 v0000020dba146900_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_102.8, 8;
    %load/vec4 v0000020dba146900_0;
    %addi 1, 0, 8;
    %jmp/1 T_102.9, 8;
T_102.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_102.9, 8;
 ; End of false expr.
    %blend;
T_102.9;
    %store/vec4 v0000020dba146900_0, 0, 8;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0000020dba146e00_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_102.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba146e00_0, 0, 24;
    %jmp T_102.11;
T_102.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba145c80_0, 0, 32;
T_102.12 ;
    %load/vec4 v0000020dba146e00_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_102.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba146900_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_102.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.14, 9;
    %load/vec4 v0000020dba145c80_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_102.14;
    %flag_set/vec4 8;
    %jmp/0xz T_102.13, 8;
    %load/vec4 v0000020dba146e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba146e00_0, 0, 24;
    %load/vec4 v0000020dba146900_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba146900_0, 0, 8;
    %load/vec4 v0000020dba145c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba145c80_0, 0, 32;
    %jmp T_102.12;
T_102.13 ;
T_102.11 ;
T_102.7 ;
    %load/vec4 v0000020dba146860_0;
    %load/vec4 v0000020dba146900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba146e00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba144f60_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0000020dba15cf00;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1696c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16bd80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba169760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16bec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16afc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16b240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba169800_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1698a0_0, 0, 32;
    %end;
    .thread T_103;
    .scope S_0000020dba15cf00;
T_104 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba16b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1696c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16bd80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba169760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16bec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16afc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16b240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba169800_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1698a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16b060_0, 0, 32;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0000020dba16a8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_104.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %vpi_call 5 472 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %jmp T_104.8;
T_104.2 ;
    %vpi_call 5 383 "$display", "State %d: A = %h ", v0000020dba16a8e0_0, v0000020dba168e00_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16bec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16afc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16b240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba169800_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1698a0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba16bd80_0, 0, 32;
    %jmp T_104.8;
T_104.3 ;
    %load/vec4 v0000020dba169260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %vpi_call 5 397 "$display", "State: %d Clock: %d", v0000020dba16a8e0_0, v0000020dba169260_0 {0 0 0};
    %vpi_call 5 398 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba16a8e0_0, v0000020dba168e00_0, v0000020dba16b240_0, v0000020dba168180_0 {0 0 0};
    %vpi_call 5 399 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba16a8e0_0, 32'b00111111100000000000000000000000, v0000020dba169800_0, v0000020dba168040_0 {0 0 0};
    %vpi_call 5 400 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba16a8e0_0, v0000020dba168040_0, v0000020dba1698a0_0, v0000020dba1691c0_0 {0 0 0};
    %vpi_call 5 401 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba16a8e0_0, v0000020dba168180_0, v0000020dba1691c0_0, v0000020dba1699e0_0 {0 0 0};
    %vpi_call 5 402 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba16a8e0_0, v0000020dba1699e0_0, v0000020dba16bd80_0, v0000020dba168f40_0 {0 0 0};
    %load/vec4 v0000020dba16a8e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1696c0_0, 0, 1;
    %jmp T_104.8;
T_104.4 ;
    %vpi_call 5 413 "$display", "clock: %d\012", v0000020dba169260_0 {0 0 0};
    %vpi_call 5 414 "$display", "DEBUG: index_fatorial = %d, ITER = %d", v0000020dba16bec0_0, P_0000020dba067c00 {0 0 0};
    %load/vec4 v0000020dba16bec0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_104.9, 5;
    %vpi_call 5 416 "$display", "DEBUG: index_fatorial <= ITER, continuing loop" {0 0 0};
    %load/vec4 v0000020dba16afc0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_104.11, 5;
    %vpi_call 5 420 "$display", "index_division: %d\012", v0000020dba16afc0_0 {0 0 0};
    %load/vec4 v0000020dba169260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %load/vec4 v0000020dba16afc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba16afc0_0, 0, 32;
    %jmp T_104.12;
T_104.11 ;
    %vpi_call 5 425 "$display", "DEBUG: index_division >= ITER*2, incrementing index_fatorial" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1696c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba16afc0_0, 0, 32;
    %load/vec4 v0000020dba16bec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba16bec0_0, 0, 32;
    %vpi_call 5 435 "$display", "DEBUG: index_fatorial incremented to %d", v0000020dba16bec0_0 {0 0 0};
    %load/vec4 v0000020dba169260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %load/vec4 v0000020dba16a8e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
T_104.12 ;
    %jmp T_104.10;
T_104.9 ;
    %vpi_call 5 441 "$display", "DEBUG: index_fatorial > ITER, computation complete!" {0 0 0};
    %load/vec4 v0000020dba169260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba169260_0, 0, 32;
    %load/vec4 v0000020dba168f40_0;
    %store/vec4 v0000020dba16b060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba169760_0, 0, 1;
    %load/vec4 v0000020dba169260_0;
    %addi 1, 0, 32;
    %vpi_call 5 445 "$display", "State %d: clk = %d", v0000020dba16a8e0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
T_104.10 ;
    %jmp T_104.8;
T_104.5 ;
    %load/vec4 v0000020dba168180_0;
    %store/vec4 v0000020dba16b240_0, 0, 32;
    %load/vec4 v0000020dba168040_0;
    %store/vec4 v0000020dba169800_0, 0, 32;
    %load/vec4 v0000020dba1691c0_0;
    %store/vec4 v0000020dba1698a0_0, 0, 32;
    %load/vec4 v0000020dba168f40_0;
    %store/vec4 v0000020dba16bd80_0, 0, 32;
    %vpi_call 5 456 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba16a8e0_0, v0000020dba168e00_0, v0000020dba16b240_0, v0000020dba168180_0 {0 0 0};
    %vpi_call 5 457 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba16a8e0_0, 32'b00111111100000000000000000000000, v0000020dba169800_0, v0000020dba168040_0 {0 0 0};
    %vpi_call 5 458 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba16a8e0_0, v0000020dba168040_0, v0000020dba1698a0_0, v0000020dba1691c0_0 {0 0 0};
    %vpi_call 5 459 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba16a8e0_0, v0000020dba168180_0, v0000020dba1691c0_0, v0000020dba1699e0_0 {0 0 0};
    %vpi_call 5 460 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba16a8e0_0, v0000020dba1699e0_0, v0000020dba16bd80_0, v0000020dba168f40_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba16a8e0_0, 0, 3;
    %jmp T_104.8;
T_104.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba169760_0, 0, 1;
    %jmp T_104.8;
T_104.8 ;
    %pop/vec4 1;
    %load/vec4 v0000020dba169760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_104.15, 9;
    %load/vec4 v0000020dba16a8e0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_104.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba169760_0, 0, 1;
T_104.13 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0000020dba158220;
T_105 ;
    %wait E_0000020dba067780;
    %load/vec4 v0000020dba140820_0;
    %pad/u 9;
    %load/vec4 v0000020dba1405a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba13fa60_0, 0, 9;
    %load/vec4 v0000020dba140d20_0;
    %pad/u 48;
    %load/vec4 v0000020dba1400a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1406e0_0, 0, 48;
    %load/vec4 v0000020dba1406e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0000020dba1406e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba140000_0, 0, 23;
    %load/vec4 v0000020dba13fa60_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba13fa60_0, 0, 9;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0000020dba1406e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba140000_0, 0, 23;
T_105.1 ;
    %load/vec4 v0000020dba13fa60_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_105.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba140640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba140000_0, 0, 23;
    %jmp T_105.3;
T_105.2 ;
    %load/vec4 v0000020dba13fa60_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_105.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba140640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba140000_0, 0, 23;
    %jmp T_105.5;
T_105.4 ;
    %load/vec4 v0000020dba13fa60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba140640_0, 0, 8;
T_105.5 ;
T_105.3 ;
    %load/vec4 v0000020dba13f7e0_0;
    %load/vec4 v0000020dba13fec0_0;
    %xor;
    %store/vec4 v0000020dba141c20_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0000020dba158ea0;
T_106 ;
    %wait E_0000020dba066cc0;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba14cbc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_106.0, 4;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba14bfe0_0, 0, 1;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14cbc0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_106.2, 4;
    %load/vec4 v0000020dba14cbc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_106.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_106.5, 8;
T_106.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_106.5, 8;
 ; End of false expr.
    %blend;
T_106.5;
    %store/vec4 v0000020dba14bfe0_0, 0, 1;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0000020dba14bfe0_0;
    %inv;
    %store/vec4 v0000020dba14bfe0_0, 0, 1;
T_106.6 ;
    %jmp T_106.3;
T_106.2 ;
    %load/vec4 v0000020dba14cbc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_106.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_106.9, 8;
T_106.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_106.9, 8;
 ; End of false expr.
    %blend;
T_106.9;
    %store/vec4 v0000020dba14bfe0_0, 0, 1;
    %load/vec4 v0000020dba14d200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.10, 8;
    %load/vec4 v0000020dba14bfe0_0;
    %inv;
    %store/vec4 v0000020dba14bfe0_0, 0, 1;
T_106.10 ;
T_106.3 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0000020dba158d10;
T_107 ;
    %wait E_0000020dba066bc0;
    %load/vec4 v0000020dba14d5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0000020dba14c940_0;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0000020dba14c120_0;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0000020dba14e060_0, 0, 32;
    %load/vec4 v0000020dba14d5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.2, 8;
    %load/vec4 v0000020dba14c120_0;
    %jmp/1 T_107.3, 8;
T_107.2 ; End of true expr.
    %load/vec4 v0000020dba14c940_0;
    %jmp/0 T_107.3, 8;
 ; End of false expr.
    %blend;
T_107.3;
    %store/vec4 v0000020dba14e380_0, 0, 32;
    %load/vec4 v0000020dba14d2a0_0;
    %load/vec4 v0000020dba14ce40_0;
    %sub;
    %store/vec4 v0000020dba14f140_0, 0, 8;
    %load/vec4 v0000020dba14e1a0_0;
    %ix/getv 4, v0000020dba14f140_0;
    %shiftr 4;
    %store/vec4 v0000020dba14e2e0_0, 0, 24;
    %load/vec4 v0000020dba14dfc0_0;
    %load/vec4 v0000020dba14d020_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_107.4, 8;
    %load/vec4 v0000020dba14dde0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14e2e0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_107.5, 8;
T_107.4 ; End of true expr.
    %load/vec4 v0000020dba14dde0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14e2e0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_107.5, 8;
 ; End of false expr.
    %blend;
T_107.5;
    %split/vec4 24;
    %store/vec4 v0000020dba14c6c0_0, 0, 24;
    %store/vec4 v0000020dba14d520_0, 0, 1;
    %load/vec4 v0000020dba14d2a0_0;
    %store/vec4 v0000020dba14e420_0, 0, 8;
    %load/vec4 v0000020dba14d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0000020dba14c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba14c6c0_0, 0, 24;
    %load/vec4 v0000020dba14e420_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_107.8, 8;
    %load/vec4 v0000020dba14e420_0;
    %addi 1, 0, 8;
    %jmp/1 T_107.9, 8;
T_107.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_107.9, 8;
 ; End of false expr.
    %blend;
T_107.9;
    %store/vec4 v0000020dba14e420_0, 0, 8;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0000020dba14c6c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_107.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba14c6c0_0, 0, 24;
    %jmp T_107.11;
T_107.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14ea60_0, 0, 32;
T_107.12 ;
    %load/vec4 v0000020dba14c6c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_107.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba14e420_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_107.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_107.14, 9;
    %load/vec4 v0000020dba14ea60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_107.14;
    %flag_set/vec4 8;
    %jmp/0xz T_107.13, 8;
    %load/vec4 v0000020dba14c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba14c6c0_0, 0, 24;
    %load/vec4 v0000020dba14e420_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba14e420_0, 0, 8;
    %load/vec4 v0000020dba14ea60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba14ea60_0, 0, 32;
    %jmp T_107.12;
T_107.13 ;
T_107.11 ;
T_107.7 ;
    %load/vec4 v0000020dba14dfc0_0;
    %load/vec4 v0000020dba14e420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba14c6c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba14eb00_0, 0, 32;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0000020dba1583b0;
T_108 ;
    %wait E_0000020dba067a40;
    %load/vec4 v0000020dba140780_0;
    %pad/u 9;
    %load/vec4 v0000020dba141b80_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba140dc0_0, 0, 9;
    %load/vec4 v0000020dba1408c0_0;
    %pad/u 48;
    %load/vec4 v0000020dba140280_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba141680_0, 0, 48;
    %load/vec4 v0000020dba141680_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0000020dba141680_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1403c0_0, 0, 23;
    %load/vec4 v0000020dba140dc0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba140dc0_0, 0, 9;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0000020dba141680_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1403c0_0, 0, 23;
T_108.1 ;
    %load/vec4 v0000020dba140dc0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_108.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba13f9c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1403c0_0, 0, 23;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0000020dba140dc0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_108.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba13f9c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1403c0_0, 0, 23;
    %jmp T_108.5;
T_108.4 ;
    %load/vec4 v0000020dba140dc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba13f9c0_0, 0, 8;
T_108.5 ;
T_108.3 ;
    %load/vec4 v0000020dba13fce0_0;
    %load/vec4 v0000020dba140320_0;
    %xor;
    %store/vec4 v0000020dba141cc0_0, 0, 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0000020dba157d70;
T_109 ;
    %wait E_0000020dba066280;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba14eba0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_109.0, 4;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba14ec40_0, 0, 1;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14eba0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_109.2, 4;
    %load/vec4 v0000020dba14eba0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_109.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_109.5, 8;
T_109.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_109.5, 8;
 ; End of false expr.
    %blend;
T_109.5;
    %store/vec4 v0000020dba14ec40_0, 0, 1;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0000020dba14ec40_0;
    %inv;
    %store/vec4 v0000020dba14ec40_0, 0, 1;
T_109.6 ;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0000020dba14eba0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_109.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_109.9, 8;
T_109.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_109.9, 8;
 ; End of false expr.
    %blend;
T_109.9;
    %store/vec4 v0000020dba14ec40_0, 0, 1;
    %load/vec4 v0000020dba14e920_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.10, 8;
    %load/vec4 v0000020dba14ec40_0;
    %inv;
    %store/vec4 v0000020dba14ec40_0, 0, 1;
T_109.10 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0000020dba157a50;
T_110 ;
    %wait E_0000020dba0661c0;
    %load/vec4 v0000020dba141400_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %load/vec4 v0000020dba14f460_0;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0000020dba14eec0_0;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0000020dba14ed80_0, 0, 32;
    %load/vec4 v0000020dba141400_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.2, 8;
    %load/vec4 v0000020dba14eec0_0;
    %jmp/1 T_110.3, 8;
T_110.2 ; End of true expr.
    %load/vec4 v0000020dba14f460_0;
    %jmp/0 T_110.3, 8;
 ; End of false expr.
    %blend;
T_110.3;
    %store/vec4 v0000020dba14ef60_0, 0, 32;
    %load/vec4 v0000020dba14f5a0_0;
    %load/vec4 v0000020dba14ee20_0;
    %sub;
    %store/vec4 v0000020dba13fe20_0, 0, 8;
    %load/vec4 v0000020dba14e7e0_0;
    %ix/getv 4, v0000020dba13fe20_0;
    %shiftr 4;
    %store/vec4 v0000020dba14f000_0, 0, 24;
    %load/vec4 v0000020dba14e740_0;
    %load/vec4 v0000020dba14f1e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_110.4, 8;
    %load/vec4 v0000020dba14ece0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14f000_0;
    %pad/u 25;
    %add;
    %jmp/1 T_110.5, 8;
T_110.4 ; End of true expr.
    %load/vec4 v0000020dba14ece0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14f000_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_110.5, 8;
 ; End of false expr.
    %blend;
T_110.5;
    %split/vec4 24;
    %store/vec4 v0000020dba14f280_0, 0, 24;
    %store/vec4 v0000020dba141220_0, 0, 1;
    %load/vec4 v0000020dba14f5a0_0;
    %store/vec4 v0000020dba14f0a0_0, 0, 8;
    %load/vec4 v0000020dba141220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0000020dba14f280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba14f280_0, 0, 24;
    %load/vec4 v0000020dba14f0a0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_110.8, 8;
    %load/vec4 v0000020dba14f0a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_110.9, 8;
T_110.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_110.9, 8;
 ; End of false expr.
    %blend;
T_110.9;
    %store/vec4 v0000020dba14f0a0_0, 0, 8;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0000020dba14f280_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_110.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba14f280_0, 0, 24;
    %jmp T_110.11;
T_110.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba13fd80_0, 0, 32;
T_110.12 ;
    %load/vec4 v0000020dba14f280_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_110.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba14f0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_110.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.14, 9;
    %load/vec4 v0000020dba13fd80_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_110.14;
    %flag_set/vec4 8;
    %jmp/0xz T_110.13, 8;
    %load/vec4 v0000020dba14f280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba14f280_0, 0, 24;
    %load/vec4 v0000020dba14f0a0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba14f0a0_0, 0, 8;
    %load/vec4 v0000020dba13fd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba13fd80_0, 0, 32;
    %jmp T_110.12;
T_110.13 ;
T_110.11 ;
T_110.7 ;
    %load/vec4 v0000020dba14e740_0;
    %load/vec4 v0000020dba14f0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba14f280_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba140be0_0, 0, 32;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0000020dba1586d0;
T_111 ;
    %wait E_0000020dba067880;
    %load/vec4 v0000020dba141ae0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1414a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba141ea0_0, 0, 9;
    %load/vec4 v0000020dba140f00_0;
    %pad/u 48;
    %load/vec4 v0000020dba141180_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1417c0_0, 0, 48;
    %load/vec4 v0000020dba1417c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %load/vec4 v0000020dba1417c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1412c0_0, 0, 23;
    %load/vec4 v0000020dba141ea0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba141ea0_0, 0, 9;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0000020dba1417c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1412c0_0, 0, 23;
T_111.1 ;
    %load/vec4 v0000020dba141ea0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_111.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba141d60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1412c0_0, 0, 23;
    %jmp T_111.3;
T_111.2 ;
    %load/vec4 v0000020dba141ea0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_111.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba141d60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1412c0_0, 0, 23;
    %jmp T_111.5;
T_111.4 ;
    %load/vec4 v0000020dba141ea0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba141d60_0, 0, 8;
T_111.5 ;
T_111.3 ;
    %load/vec4 v0000020dba140fa0_0;
    %load/vec4 v0000020dba13fb00_0;
    %xor;
    %store/vec4 v0000020dba141720_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0000020dba158860;
T_112 ;
    %wait E_0000020dba067380;
    %load/vec4 v0000020dba13fba0_0;
    %pad/u 9;
    %load/vec4 v0000020dba143de0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1437a0_0, 0, 9;
    %load/vec4 v0000020dba144560_0;
    %pad/u 48;
    %load/vec4 v0000020dba1446a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1429e0_0, 0, 48;
    %load/vec4 v0000020dba1429e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0000020dba1429e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba143160_0, 0, 23;
    %load/vec4 v0000020dba1437a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1437a0_0, 0, 9;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0000020dba1429e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba143160_0, 0, 23;
T_112.1 ;
    %load/vec4 v0000020dba1437a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_112.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba144380_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba143160_0, 0, 23;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0000020dba1437a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_112.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba144380_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba143160_0, 0, 23;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0000020dba1437a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba144380_0, 0, 8;
T_112.5 ;
T_112.3 ;
    %load/vec4 v0000020dba142940_0;
    %load/vec4 v0000020dba141f40_0;
    %xor;
    %store/vec4 v0000020dba143ac0_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0000020dba157730;
T_113 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba142080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba142120_0, 0, 32;
    %end;
    .thread T_113;
    .scope S_0000020dba157730;
T_114 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba143ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_114.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba142120_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba142080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0000020dba142620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0000020dba144240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_114.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_114.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_114.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %jmp T_114.8;
T_114.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba142080_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
    %jmp T_114.8;
T_114.5 ;
    %load/vec4 v0000020dba143660_0;
    %store/vec4 v0000020dba142b20_0, 0, 32;
    %load/vec4 v0000020dba144240_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %load/vec4 v0000020dba143d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
    %jmp T_114.8;
T_114.6 ;
    %load/vec4 v0000020dba142080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_114.9, 5;
    %load/vec4 v0000020dba142d00_0;
    %store/vec4 v0000020dba142b20_0, 0, 32;
    %load/vec4 v0000020dba143d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
    %jmp T_114.10;
T_114.9 ;
    %load/vec4 v0000020dba142da0_0;
    %store/vec4 v0000020dba142120_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba144240_0, 0, 3;
    %load/vec4 v0000020dba143d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba143d40_0, 0, 32;
T_114.10 ;
    %load/vec4 v0000020dba142080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba142080_0, 0, 32;
    %jmp T_114.8;
T_114.8 ;
    %pop/vec4 1;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0000020dba15d540;
T_115 ;
    %wait E_0000020dba068080;
    %load/vec4 v0000020dba16bf60_0;
    %pad/u 9;
    %load/vec4 v0000020dba16bc40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba16b1a0_0, 0, 9;
    %load/vec4 v0000020dba16bce0_0;
    %pad/u 48;
    %load/vec4 v0000020dba16c1e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba16ba60_0, 0, 48;
    %load/vec4 v0000020dba16ba60_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %load/vec4 v0000020dba16ba60_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba16b100_0, 0, 23;
    %load/vec4 v0000020dba16b1a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba16b1a0_0, 0, 9;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0000020dba16ba60_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba16b100_0, 0, 23;
T_115.1 ;
    %load/vec4 v0000020dba16b1a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_115.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba16c640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba16b100_0, 0, 23;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0000020dba16b1a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_115.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba16c640_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba16b100_0, 0, 23;
    %jmp T_115.5;
T_115.4 ;
    %load/vec4 v0000020dba16b1a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba16c640_0, 0, 8;
T_115.5 ;
T_115.3 ;
    %load/vec4 v0000020dba16c140_0;
    %load/vec4 v0000020dba16b420_0;
    %xor;
    %store/vec4 v0000020dba16ac00_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0000020dba15d860;
T_116 ;
    %wait E_0000020dba067480;
    %load/vec4 v0000020dba16c280_0;
    %pad/u 9;
    %load/vec4 v0000020dba16c320_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba16bb00_0, 0, 9;
    %load/vec4 v0000020dba16b880_0;
    %pad/u 48;
    %load/vec4 v0000020dba16aa20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba16b600_0, 0, 48;
    %load/vec4 v0000020dba16b600_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0000020dba16b600_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba16b560_0, 0, 23;
    %load/vec4 v0000020dba16bb00_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba16bb00_0, 0, 9;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0000020dba16b600_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba16b560_0, 0, 23;
T_116.1 ;
    %load/vec4 v0000020dba16bb00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba16b920_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba16b560_0, 0, 23;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0000020dba16bb00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_116.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba16b920_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba16b560_0, 0, 23;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v0000020dba16bb00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba16b920_0, 0, 8;
T_116.5 ;
T_116.3 ;
    %load/vec4 v0000020dba16be20_0;
    %load/vec4 v0000020dba16a980_0;
    %xor;
    %store/vec4 v0000020dba16cc80_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0000020dba157f00;
T_117 ;
    %wait E_0000020dba066b40;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba14c760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_117.0, 4;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba14c1c0_0, 0, 1;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14c760_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_117.2, 4;
    %load/vec4 v0000020dba14c760_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_117.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_117.5, 8;
T_117.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_117.5, 8;
 ; End of false expr.
    %blend;
T_117.5;
    %store/vec4 v0000020dba14c1c0_0, 0, 1;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0000020dba14c1c0_0;
    %inv;
    %store/vec4 v0000020dba14c1c0_0, 0, 1;
T_117.6 ;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0000020dba14c760_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_117.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_117.9, 8;
T_117.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_117.9, 8;
 ; End of false expr.
    %blend;
T_117.9;
    %store/vec4 v0000020dba14c1c0_0, 0, 1;
    %load/vec4 v0000020dba14e100_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.10, 8;
    %load/vec4 v0000020dba14c1c0_0;
    %inv;
    %store/vec4 v0000020dba14c1c0_0, 0, 1;
T_117.10 ;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0000020dba158540;
T_118 ;
    %wait E_0000020dba0668c0;
    %load/vec4 v0000020dba14ca80_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %load/vec4 v0000020dba14c3a0_0;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0000020dba14c4e0_0;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0000020dba14d700_0, 0, 32;
    %load/vec4 v0000020dba14ca80_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.2, 8;
    %load/vec4 v0000020dba14c4e0_0;
    %jmp/1 T_118.3, 8;
T_118.2 ; End of true expr.
    %load/vec4 v0000020dba14c3a0_0;
    %jmp/0 T_118.3, 8;
 ; End of false expr.
    %blend;
T_118.3;
    %store/vec4 v0000020dba14cda0_0, 0, 32;
    %load/vec4 v0000020dba14d3e0_0;
    %load/vec4 v0000020dba14de80_0;
    %sub;
    %store/vec4 v0000020dba14e4c0_0, 0, 8;
    %load/vec4 v0000020dba14c8a0_0;
    %ix/getv 4, v0000020dba14e4c0_0;
    %shiftr 4;
    %store/vec4 v0000020dba14cc60_0, 0, 24;
    %load/vec4 v0000020dba14c260_0;
    %load/vec4 v0000020dba14dd40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_118.4, 8;
    %load/vec4 v0000020dba14dca0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14cc60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_118.5, 8;
T_118.4 ; End of true expr.
    %load/vec4 v0000020dba14dca0_0;
    %pad/u 25;
    %load/vec4 v0000020dba14cc60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_118.5, 8;
 ; End of false expr.
    %blend;
T_118.5;
    %split/vec4 24;
    %store/vec4 v0000020dba14e560_0, 0, 24;
    %store/vec4 v0000020dba14c080_0, 0, 1;
    %load/vec4 v0000020dba14d3e0_0;
    %store/vec4 v0000020dba14d340_0, 0, 8;
    %load/vec4 v0000020dba14c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v0000020dba14e560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba14e560_0, 0, 24;
    %load/vec4 v0000020dba14d340_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_118.8, 8;
    %load/vec4 v0000020dba14d340_0;
    %addi 1, 0, 8;
    %jmp/1 T_118.9, 8;
T_118.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_118.9, 8;
 ; End of false expr.
    %blend;
T_118.9;
    %store/vec4 v0000020dba14d340_0, 0, 8;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0000020dba14e560_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_118.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba14e560_0, 0, 24;
    %jmp T_118.11;
T_118.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba14cb20_0, 0, 32;
T_118.12 ;
    %load/vec4 v0000020dba14e560_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_118.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba14d340_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_118.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.14, 9;
    %load/vec4 v0000020dba14cb20_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_118.14;
    %flag_set/vec4 8;
    %jmp/0xz T_118.13, 8;
    %load/vec4 v0000020dba14e560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba14e560_0, 0, 24;
    %load/vec4 v0000020dba14d340_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba14d340_0, 0, 8;
    %load/vec4 v0000020dba14cb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba14cb20_0, 0, 32;
    %jmp T_118.12;
T_118.13 ;
T_118.11 ;
T_118.7 ;
    %load/vec4 v0000020dba14c260_0;
    %load/vec4 v0000020dba14d340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba14e560_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba14c9e0_0, 0, 32;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0000020dba158090;
T_119 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba161100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1612e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba162960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba160a20_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0000020dba158090;
T_120 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba161b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0000020dba161600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_120.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_120.5, 6;
    %vpi_call 4 535 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_120.7;
T_120.2 ;
    %load/vec4 v0000020dba1616a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_120.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_120.11, 6;
    %vpi_call 4 489 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %jmp T_120.13;
T_120.8 ;
    %vpi_call 4 454 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 456 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1616a0_0, v0000020dba15f6c0_0, v0000020dba15f4e0_0, v0000020dba15f580_0, v0000020dba15e180_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1623c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba162460_0, 0, 32;
    %jmp T_120.13;
T_120.9 ;
    %vpi_call 4 464 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1616a0_0, v0000020dba15f6c0_0, v0000020dba15f4e0_0, v0000020dba15f580_0, v0000020dba15e180_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba160a20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %jmp T_120.13;
T_120.10 ;
    %vpi_call 4 472 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1616a0_0, v0000020dba162460_0, v0000020dba15f6c0_0, v0000020dba15f4e0_0, v0000020dba15f580_0, v0000020dba15e180_0 {0 0 0};
    %load/vec4 v0000020dba162460_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_120.14, 5;
    %load/vec4 v0000020dba162460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba162460_0, 0, 32;
    %load/vec4 v0000020dba1623c0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1623c0_0, 0, 2;
    %jmp T_120.15;
T_120.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba160a20_0, 0, 1;
    %load/vec4 v0000020dba1616a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
T_120.15 ;
    %jmp T_120.13;
T_120.11 ;
    %load/vec4 v0000020dba15e180_0;
    %store/vec4 v0000020dba15fb20_0, 0, 32;
    %vpi_call 4 485 "$display", "State: %d | D1_OUT = %h | a = %h ", v0000020dba1616a0_0, v0000020dba15e180_0, v0000020dba15fb20_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %jmp T_120.13;
T_120.13 ;
    %pop/vec4 1;
    %jmp T_120.7;
T_120.3 ;
    %load/vec4 v0000020dba161560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.17, 6;
    %vpi_call 4 506 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_120.19;
T_120.16 ;
    %load/vec4 v0000020dba161740_0;
    %store/vec4 v0000020dba1623c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba161560_0, 0, 2;
    %jmp T_120.19;
T_120.17 ;
    %load/vec4 v0000020dba15f4e0_0;
    %store/vec4 v0000020dba1612e0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161560_0, 0, 2;
    %jmp T_120.19;
T_120.19 ;
    %pop/vec4 1;
    %jmp T_120.7;
T_120.4 ;
    %load/vec4 v0000020dba161a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_120.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_120.21, 6;
    %vpi_call 4 522 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_120.23;
T_120.20 ;
    %load/vec4 v0000020dba161740_0;
    %store/vec4 v0000020dba1623c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba161a60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba162960_0, 0, 1;
    %jmp T_120.23;
T_120.21 ;
    %load/vec4 v0000020dba15f4e0_0;
    %store/vec4 v0000020dba1612e0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161a60_0, 0, 2;
    %jmp T_120.23;
T_120.23 ;
    %pop/vec4 1;
    %jmp T_120.7;
T_120.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1616a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba161a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba162960_0, 0, 1;
    %jmp T_120.7;
T_120.7 ;
    %pop/vec4 1;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0000020dba1ad560;
T_121 ;
    %wait E_0000020dba06a080;
    %load/vec4 v0000020dba1a6e50_0;
    %load/vec4 v0000020dba1a4c90_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba1a5050_0, 0, 32;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0000020dba1add30;
T_122 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6a90_0, 0, 32;
T_122.0 ;
    %load/vec4 v0000020dba1a6a90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_122.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba1a6a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1a5410, 0, 4;
    %load/vec4 v0000020dba1a6a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a6a90_0, 0, 32;
    %jmp T_122.0;
T_122.1 ;
    %end;
    .thread T_122;
    .scope S_0000020dba1add30;
T_123 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1a5870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6a90_0, 0, 32;
T_123.2 ;
    %load/vec4 v0000020dba1a6a90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_123.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba1a6a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1a5410, 0, 4;
    %load/vec4 v0000020dba1a6a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a6a90_0, 0, 32;
    %jmp T_123.2;
T_123.3 ;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0000020dba1a48d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %load/vec4 v0000020dba1a7030_0;
    %load/vec4 v0000020dba1a5a50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1a5410, 0, 4;
T_123.4 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0000020dba1add30;
T_124 ;
    %wait E_0000020dba0696c0;
    %load/vec4 v0000020dba1a48d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %load/vec4 v0000020dba1a5a50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba1a5410, 4;
    %assign/vec4 v0000020dba1a4dd0_0, 0;
T_124.0 ;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0000020dba1ae9b0;
T_125 ;
    %wait E_0000020dba069380;
    %load/vec4 v0000020dba1a43d0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1a3a70_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1a45b0_0, 0, 9;
    %load/vec4 v0000020dba1a3570_0;
    %pad/u 48;
    %load/vec4 v0000020dba1a2df0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1a4650_0, 0, 48;
    %load/vec4 v0000020dba1a4650_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %load/vec4 v0000020dba1a4650_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1a37f0_0, 0, 23;
    %load/vec4 v0000020dba1a45b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1a45b0_0, 0, 9;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0000020dba1a4650_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1a37f0_0, 0, 23;
T_125.1 ;
    %load/vec4 v0000020dba1a45b0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_125.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1a2f30_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1a37f0_0, 0, 23;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0000020dba1a45b0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_125.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1a2f30_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1a37f0_0, 0, 23;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0000020dba1a45b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1a2f30_0, 0, 8;
T_125.5 ;
T_125.3 ;
    %load/vec4 v0000020dba1a3b10_0;
    %load/vec4 v0000020dba1a2e90_0;
    %xor;
    %store/vec4 v0000020dba1a31b0_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0000020dba19b9f0;
T_126 ;
    %wait E_0000020dba069500;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba19ffb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_126.0, 4;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1a1310_0, 0, 1;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba19ffb0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_126.2, 4;
    %load/vec4 v0000020dba19ffb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_126.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_126.5, 8;
T_126.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_126.5, 8;
 ; End of false expr.
    %blend;
T_126.5;
    %store/vec4 v0000020dba1a1310_0, 0, 1;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.6, 8;
    %load/vec4 v0000020dba1a1310_0;
    %inv;
    %store/vec4 v0000020dba1a1310_0, 0, 1;
T_126.6 ;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0000020dba19ffb0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_126.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_126.9, 8;
T_126.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_126.9, 8;
 ; End of false expr.
    %blend;
T_126.9;
    %store/vec4 v0000020dba1a1310_0, 0, 1;
    %load/vec4 v0000020dba1a0690_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.10, 8;
    %load/vec4 v0000020dba1a1310_0;
    %inv;
    %store/vec4 v0000020dba1a1310_0, 0, 1;
T_126.10 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0000020dba19bea0;
T_127 ;
    %wait E_0000020dba06a100;
    %load/vec4 v0000020dba1a3f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %load/vec4 v0000020dba1a1ef0_0;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0000020dba1a0a50_0;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0000020dba1a13b0_0, 0, 32;
    %load/vec4 v0000020dba1a3f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.2, 8;
    %load/vec4 v0000020dba1a0a50_0;
    %jmp/1 T_127.3, 8;
T_127.2 ; End of true expr.
    %load/vec4 v0000020dba1a1ef0_0;
    %jmp/0 T_127.3, 8;
 ; End of false expr.
    %blend;
T_127.3;
    %store/vec4 v0000020dba1a32f0_0, 0, 32;
    %load/vec4 v0000020dba1a0870_0;
    %load/vec4 v0000020dba1a1450_0;
    %sub;
    %store/vec4 v0000020dba1a23f0_0, 0, 8;
    %load/vec4 v0000020dba1a14f0_0;
    %ix/getv 4, v0000020dba1a23f0_0;
    %shiftr 4;
    %store/vec4 v0000020dba19f970_0, 0, 24;
    %load/vec4 v0000020dba1a0910_0;
    %load/vec4 v0000020dba1a4510_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_127.4, 8;
    %load/vec4 v0000020dba1a0550_0;
    %pad/u 25;
    %load/vec4 v0000020dba19f970_0;
    %pad/u 25;
    %add;
    %jmp/1 T_127.5, 8;
T_127.4 ; End of true expr.
    %load/vec4 v0000020dba1a0550_0;
    %pad/u 25;
    %load/vec4 v0000020dba19f970_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_127.5, 8;
 ; End of false expr.
    %blend;
T_127.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1a2350_0, 0, 24;
    %store/vec4 v0000020dba1a2b70_0, 0, 1;
    %load/vec4 v0000020dba1a0870_0;
    %store/vec4 v0000020dba1a28f0_0, 0, 8;
    %load/vec4 v0000020dba1a2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0000020dba1a2350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1a2350_0, 0, 24;
    %load/vec4 v0000020dba1a28f0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_127.8, 8;
    %load/vec4 v0000020dba1a28f0_0;
    %addi 1, 0, 8;
    %jmp/1 T_127.9, 8;
T_127.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_127.9, 8;
 ; End of false expr.
    %blend;
T_127.9;
    %store/vec4 v0000020dba1a28f0_0, 0, 8;
    %jmp T_127.7;
T_127.6 ;
    %load/vec4 v0000020dba1a2350_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_127.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1a2350_0, 0, 24;
    %jmp T_127.11;
T_127.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a2490_0, 0, 32;
T_127.12 ;
    %load/vec4 v0000020dba1a2350_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_127.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1a28f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_127.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_127.14, 9;
    %load/vec4 v0000020dba1a2490_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_127.14;
    %flag_set/vec4 8;
    %jmp/0xz T_127.13, 8;
    %load/vec4 v0000020dba1a2350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1a2350_0, 0, 24;
    %load/vec4 v0000020dba1a28f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1a28f0_0, 0, 8;
    %load/vec4 v0000020dba1a2490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a2490_0, 0, 32;
    %jmp T_127.12;
T_127.13 ;
T_127.11 ;
T_127.7 ;
    %load/vec4 v0000020dba1a0910_0;
    %load/vec4 v0000020dba1a28f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1a2350_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1a2cb0_0, 0, 32;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0000020dba1ad3d0;
T_128 ;
    %wait E_0000020dba069c80;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1a20d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_128.0, 4;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1a3cf0_0, 0, 1;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a20d0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_128.2, 4;
    %load/vec4 v0000020dba1a20d0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_128.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_128.5, 8;
T_128.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_128.5, 8;
 ; End of false expr.
    %blend;
T_128.5;
    %store/vec4 v0000020dba1a3cf0_0, 0, 1;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.6, 8;
    %load/vec4 v0000020dba1a3cf0_0;
    %inv;
    %store/vec4 v0000020dba1a3cf0_0, 0, 1;
T_128.6 ;
    %jmp T_128.3;
T_128.2 ;
    %load/vec4 v0000020dba1a20d0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_128.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_128.9, 8;
T_128.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_128.9, 8;
 ; End of false expr.
    %blend;
T_128.9;
    %store/vec4 v0000020dba1a3cf0_0, 0, 1;
    %load/vec4 v0000020dba1a2fd0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.10, 8;
    %load/vec4 v0000020dba1a3cf0_0;
    %inv;
    %store/vec4 v0000020dba1a3cf0_0, 0, 1;
T_128.10 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0000020dba19bb80;
T_129 ;
    %wait E_0000020dba069a40;
    %load/vec4 v0000020dba1a4330_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %load/vec4 v0000020dba1a3e30_0;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0000020dba1a2c10_0;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0000020dba1a4290_0, 0, 32;
    %load/vec4 v0000020dba1a4330_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.2, 8;
    %load/vec4 v0000020dba1a2c10_0;
    %jmp/1 T_129.3, 8;
T_129.2 ; End of true expr.
    %load/vec4 v0000020dba1a3e30_0;
    %jmp/0 T_129.3, 8;
 ; End of false expr.
    %blend;
T_129.3;
    %store/vec4 v0000020dba1a3610_0, 0, 32;
    %load/vec4 v0000020dba1a3390_0;
    %load/vec4 v0000020dba1a2670_0;
    %sub;
    %store/vec4 v0000020dba1a4150_0, 0, 8;
    %load/vec4 v0000020dba1a41f0_0;
    %ix/getv 4, v0000020dba1a4150_0;
    %shiftr 4;
    %store/vec4 v0000020dba1a2710_0, 0, 24;
    %load/vec4 v0000020dba1a3070_0;
    %load/vec4 v0000020dba1a3110_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_129.4, 8;
    %load/vec4 v0000020dba1a3250_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a2710_0;
    %pad/u 25;
    %add;
    %jmp/1 T_129.5, 8;
T_129.4 ; End of true expr.
    %load/vec4 v0000020dba1a3250_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a2710_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_129.5, 8;
 ; End of false expr.
    %blend;
T_129.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1a2530_0, 0, 24;
    %store/vec4 v0000020dba1a2990_0, 0, 1;
    %load/vec4 v0000020dba1a3390_0;
    %store/vec4 v0000020dba1a39d0_0, 0, 8;
    %load/vec4 v0000020dba1a2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.6, 8;
    %load/vec4 v0000020dba1a2530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1a2530_0, 0, 24;
    %load/vec4 v0000020dba1a39d0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_129.8, 8;
    %load/vec4 v0000020dba1a39d0_0;
    %addi 1, 0, 8;
    %jmp/1 T_129.9, 8;
T_129.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_129.9, 8;
 ; End of false expr.
    %blend;
T_129.9;
    %store/vec4 v0000020dba1a39d0_0, 0, 8;
    %jmp T_129.7;
T_129.6 ;
    %load/vec4 v0000020dba1a2530_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_129.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1a2530_0, 0, 24;
    %jmp T_129.11;
T_129.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a2a30_0, 0, 32;
T_129.12 ;
    %load/vec4 v0000020dba1a2530_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_129.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1a39d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_129.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_129.14, 9;
    %load/vec4 v0000020dba1a2a30_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_129.14;
    %flag_set/vec4 8;
    %jmp/0xz T_129.13, 8;
    %load/vec4 v0000020dba1a2530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1a2530_0, 0, 24;
    %load/vec4 v0000020dba1a39d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1a39d0_0, 0, 8;
    %load/vec4 v0000020dba1a2a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a2a30_0, 0, 32;
    %jmp T_129.12;
T_129.13 ;
T_129.11 ;
T_129.7 ;
    %load/vec4 v0000020dba1a3070_0;
    %load/vec4 v0000020dba1a39d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1a2530_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1a25d0_0, 0, 32;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0000020dba19b860;
T_130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a5cd0_0, 0, 32;
    %end;
    .thread T_130;
    .scope S_0000020dba19b860;
T_131 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1a6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a5cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a4fb0_0, 0, 32;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0000020dba1a6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0000020dba1a5cd0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_131.4, 5;
    %load/vec4 v0000020dba1a4b50_0;
    %store/vec4 v0000020dba1a6450_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba1a5cd0_0, v0000020dba1a68b0_0, v0000020dba1a4b50_0, v0000020dba1a6450_0, v0000020dba1a6bd0_0 {0 0 0};
    %load/vec4 v0000020dba1a5cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a5cd0_0, 0, 32;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0000020dba1a5cd0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_131.6, 4;
    %load/vec4 v0000020dba1a6bd0_0;
    %store/vec4 v0000020dba1a4fb0_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba1a5cd0_0, v0000020dba1a6450_0, v0000020dba1a5eb0_0, v0000020dba1a4fb0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a5cd0_0, 0, 32;
T_131.6 ;
T_131.5 ;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0000020dba19cb20;
T_132 ;
    %wait E_0000020dba069580;
    %load/vec4 v0000020dba18e5a0_0;
    %pad/u 9;
    %load/vec4 v0000020dba18e640_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18e500_0, 0, 9;
    %load/vec4 v0000020dba18f400_0;
    %pad/u 48;
    %load/vec4 v0000020dba18efa0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18ec80_0, 0, 48;
    %load/vec4 v0000020dba18ec80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %load/vec4 v0000020dba18ec80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba18f900_0, 0, 23;
    %load/vec4 v0000020dba18e500_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18e500_0, 0, 9;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0000020dba18ec80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba18f900_0, 0, 23;
T_132.1 ;
    %load/vec4 v0000020dba18e500_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_132.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba18e0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18f900_0, 0, 23;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v0000020dba18e500_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_132.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba18e0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18f900_0, 0, 23;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0000020dba18e500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba18e0a0_0, 0, 8;
T_132.5 ;
T_132.3 ;
    %load/vec4 v0000020dba190260_0;
    %load/vec4 v0000020dba18ff40_0;
    %xor;
    %store/vec4 v0000020dba190080_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0000020dba19b090;
T_133 ;
    %wait E_0000020dba068d40;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1960c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_133.0, 4;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba197ec0_0, 0, 1;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1960c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_133.2, 4;
    %load/vec4 v0000020dba1960c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_133.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_133.5, 8;
T_133.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_133.5, 8;
 ; End of false expr.
    %blend;
T_133.5;
    %store/vec4 v0000020dba197ec0_0, 0, 1;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v0000020dba197ec0_0;
    %inv;
    %store/vec4 v0000020dba197ec0_0, 0, 1;
T_133.6 ;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v0000020dba1960c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_133.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_133.9, 8;
T_133.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_133.9, 8;
 ; End of false expr.
    %blend;
T_133.9;
    %store/vec4 v0000020dba197ec0_0, 0, 1;
    %load/vec4 v0000020dba196de0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.10, 8;
    %load/vec4 v0000020dba197ec0_0;
    %inv;
    %store/vec4 v0000020dba197ec0_0, 0, 1;
T_133.10 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0000020dba16e2a0;
T_134 ;
    %wait E_0000020dba068780;
    %load/vec4 v0000020dba196d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0000020dba196700_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0000020dba196fc0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0000020dba1976a0_0, 0, 32;
    %load/vec4 v0000020dba196d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.2, 8;
    %load/vec4 v0000020dba196fc0_0;
    %jmp/1 T_134.3, 8;
T_134.2 ; End of true expr.
    %load/vec4 v0000020dba196700_0;
    %jmp/0 T_134.3, 8;
 ; End of false expr.
    %blend;
T_134.3;
    %store/vec4 v0000020dba196160_0, 0, 32;
    %load/vec4 v0000020dba196ac0_0;
    %load/vec4 v0000020dba1959e0_0;
    %sub;
    %store/vec4 v0000020dba197060_0, 0, 8;
    %load/vec4 v0000020dba196e80_0;
    %ix/getv 4, v0000020dba197060_0;
    %shiftr 4;
    %store/vec4 v0000020dba196340_0, 0, 24;
    %load/vec4 v0000020dba197880_0;
    %load/vec4 v0000020dba1963e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_134.4, 8;
    %load/vec4 v0000020dba1967a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba196340_0;
    %pad/u 25;
    %add;
    %jmp/1 T_134.5, 8;
T_134.4 ; End of true expr.
    %load/vec4 v0000020dba1967a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba196340_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_134.5, 8;
 ; End of false expr.
    %blend;
T_134.5;
    %split/vec4 24;
    %store/vec4 v0000020dba196980_0, 0, 24;
    %store/vec4 v0000020dba196ca0_0, 0, 1;
    %load/vec4 v0000020dba196ac0_0;
    %store/vec4 v0000020dba196840_0, 0, 8;
    %load/vec4 v0000020dba196ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.6, 8;
    %load/vec4 v0000020dba196980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba196980_0, 0, 24;
    %load/vec4 v0000020dba196840_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_134.8, 8;
    %load/vec4 v0000020dba196840_0;
    %addi 1, 0, 8;
    %jmp/1 T_134.9, 8;
T_134.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_134.9, 8;
 ; End of false expr.
    %blend;
T_134.9;
    %store/vec4 v0000020dba196840_0, 0, 8;
    %jmp T_134.7;
T_134.6 ;
    %load/vec4 v0000020dba196980_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_134.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba196980_0, 0, 24;
    %jmp T_134.11;
T_134.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba197380_0, 0, 32;
T_134.12 ;
    %load/vec4 v0000020dba196980_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_134.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba196840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_134.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.14, 9;
    %load/vec4 v0000020dba197380_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_134.14;
    %flag_set/vec4 8;
    %jmp/0xz T_134.13, 8;
    %load/vec4 v0000020dba196980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba196980_0, 0, 24;
    %load/vec4 v0000020dba196840_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba196840_0, 0, 8;
    %load/vec4 v0000020dba197380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba197380_0, 0, 32;
    %jmp T_134.12;
T_134.13 ;
T_134.11 ;
T_134.7 ;
    %load/vec4 v0000020dba197880_0;
    %load/vec4 v0000020dba196840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba196980_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba197100_0, 0, 32;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0000020dba19b6d0;
T_135 ;
    %wait E_0000020dba069800;
    %load/vec4 v0000020dba18f5e0_0;
    %pad/u 9;
    %load/vec4 v0000020dba18ed20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18e780_0, 0, 9;
    %load/vec4 v0000020dba18f220_0;
    %pad/u 48;
    %load/vec4 v0000020dba18e6e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18e8c0_0, 0, 48;
    %load/vec4 v0000020dba18e8c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %load/vec4 v0000020dba18e8c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba18f9a0_0, 0, 23;
    %load/vec4 v0000020dba18e780_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18e780_0, 0, 9;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0000020dba18e8c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba18f9a0_0, 0, 23;
T_135.1 ;
    %load/vec4 v0000020dba18e780_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_135.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba190800_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18f9a0_0, 0, 23;
    %jmp T_135.3;
T_135.2 ;
    %load/vec4 v0000020dba18e780_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_135.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba190800_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18f9a0_0, 0, 23;
    %jmp T_135.5;
T_135.4 ;
    %load/vec4 v0000020dba18e780_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba190800_0, 0, 8;
T_135.5 ;
T_135.3 ;
    %load/vec4 v0000020dba18f040_0;
    %load/vec4 v0000020dba190760_0;
    %xor;
    %store/vec4 v0000020dba18f680_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0000020dba19ccb0;
T_136 ;
    %wait E_0000020dba068fc0;
    %load/vec4 v0000020dba189f00_0;
    %pad/u 9;
    %load/vec4 v0000020dba18b080_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18a900_0, 0, 9;
    %load/vec4 v0000020dba18a720_0;
    %pad/u 48;
    %load/vec4 v0000020dba1891e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18a9a0_0, 0, 48;
    %load/vec4 v0000020dba18a9a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0000020dba18a9a0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba189320_0, 0, 23;
    %load/vec4 v0000020dba18a900_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18a900_0, 0, 9;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0000020dba18a9a0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba189320_0, 0, 23;
T_136.1 ;
    %load/vec4 v0000020dba18a900_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_136.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba18ac20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba189320_0, 0, 23;
    %jmp T_136.3;
T_136.2 ;
    %load/vec4 v0000020dba18a900_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_136.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba18ac20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba189320_0, 0, 23;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0000020dba18a900_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba18ac20_0, 0, 8;
T_136.5 ;
T_136.3 ;
    %load/vec4 v0000020dba18af40_0;
    %load/vec4 v0000020dba18b800_0;
    %xor;
    %store/vec4 v0000020dba18a7c0_0, 0, 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0000020dba19b3b0;
T_137 ;
    %wait E_0000020dba0688c0;
    %load/vec4 v0000020dba198460_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba198640_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_137.0, 4;
    %load/vec4 v0000020dba198460_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1986e0_0, 0, 1;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0000020dba198460_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba198640_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_137.2, 4;
    %load/vec4 v0000020dba198640_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba198460_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_137.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %store/vec4 v0000020dba1986e0_0, 0, 1;
    %load/vec4 v0000020dba198460_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.6, 8;
    %load/vec4 v0000020dba1986e0_0;
    %inv;
    %store/vec4 v0000020dba1986e0_0, 0, 1;
T_137.6 ;
    %jmp T_137.3;
T_137.2 ;
    %load/vec4 v0000020dba198640_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba198460_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_137.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_137.9, 8;
T_137.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_137.9, 8;
 ; End of false expr.
    %blend;
T_137.9;
    %store/vec4 v0000020dba1986e0_0, 0, 1;
    %load/vec4 v0000020dba198460_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.10, 8;
    %load/vec4 v0000020dba1986e0_0;
    %inv;
    %store/vec4 v0000020dba1986e0_0, 0, 1;
T_137.10 ;
T_137.3 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0000020dba19c1c0;
T_138 ;
    %wait E_0000020dba068f00;
    %load/vec4 v0000020dba18b760_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %load/vec4 v0000020dba198780_0;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0000020dba1988c0_0;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0000020dba198d20_0, 0, 32;
    %load/vec4 v0000020dba18b760_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.2, 8;
    %load/vec4 v0000020dba1988c0_0;
    %jmp/1 T_138.3, 8;
T_138.2 ; End of true expr.
    %load/vec4 v0000020dba198780_0;
    %jmp/0 T_138.3, 8;
 ; End of false expr.
    %blend;
T_138.3;
    %store/vec4 v0000020dba18a680_0, 0, 32;
    %load/vec4 v0000020dba198be0_0;
    %load/vec4 v0000020dba198aa0_0;
    %sub;
    %store/vec4 v0000020dba189a00_0, 0, 8;
    %load/vec4 v0000020dba198140_0;
    %ix/getv 4, v0000020dba189a00_0;
    %shiftr 4;
    %store/vec4 v0000020dba18b260_0, 0, 24;
    %load/vec4 v0000020dba198b40_0;
    %load/vec4 v0000020dba18a180_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_138.4, 8;
    %load/vec4 v0000020dba198820_0;
    %pad/u 25;
    %load/vec4 v0000020dba18b260_0;
    %pad/u 25;
    %add;
    %jmp/1 T_138.5, 8;
T_138.4 ; End of true expr.
    %load/vec4 v0000020dba198820_0;
    %pad/u 25;
    %load/vec4 v0000020dba18b260_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_138.5, 8;
 ; End of false expr.
    %blend;
T_138.5;
    %split/vec4 24;
    %store/vec4 v0000020dba18a5e0_0, 0, 24;
    %store/vec4 v0000020dba18b620_0, 0, 1;
    %load/vec4 v0000020dba198be0_0;
    %store/vec4 v0000020dba18b440_0, 0, 8;
    %load/vec4 v0000020dba18b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.6, 8;
    %load/vec4 v0000020dba18a5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba18a5e0_0, 0, 24;
    %load/vec4 v0000020dba18b440_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_138.8, 8;
    %load/vec4 v0000020dba18b440_0;
    %addi 1, 0, 8;
    %jmp/1 T_138.9, 8;
T_138.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_138.9, 8;
 ; End of false expr.
    %blend;
T_138.9;
    %store/vec4 v0000020dba18b440_0, 0, 8;
    %jmp T_138.7;
T_138.6 ;
    %load/vec4 v0000020dba18a5e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_138.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba18a5e0_0, 0, 24;
    %jmp T_138.11;
T_138.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba18a2c0_0, 0, 32;
T_138.12 ;
    %load/vec4 v0000020dba18a5e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_138.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba18b440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_138.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_138.14, 9;
    %load/vec4 v0000020dba18a2c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_138.14;
    %flag_set/vec4 8;
    %jmp/0xz T_138.13, 8;
    %load/vec4 v0000020dba18a5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba18a5e0_0, 0, 24;
    %load/vec4 v0000020dba18b440_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba18b440_0, 0, 8;
    %load/vec4 v0000020dba18a2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba18a2c0_0, 0, 32;
    %jmp T_138.12;
T_138.13 ;
T_138.11 ;
T_138.7 ;
    %load/vec4 v0000020dba198b40_0;
    %load/vec4 v0000020dba18b440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba18a5e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba189e60_0, 0, 32;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0000020dba19c990;
T_139 ;
    %wait E_0000020dba0691c0;
    %load/vec4 v0000020dba18c5c0_0;
    %pad/u 9;
    %load/vec4 v0000020dba18cca0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18bee0_0, 0, 9;
    %load/vec4 v0000020dba18d4c0_0;
    %pad/u 48;
    %load/vec4 v0000020dba18d920_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18d100_0, 0, 48;
    %load/vec4 v0000020dba18d100_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %load/vec4 v0000020dba18d100_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba18dc40_0, 0, 23;
    %load/vec4 v0000020dba18bee0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18bee0_0, 0, 9;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0000020dba18d100_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba18dc40_0, 0, 23;
T_139.1 ;
    %load/vec4 v0000020dba18bee0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_139.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba18c3e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18dc40_0, 0, 23;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0000020dba18bee0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_139.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba18c3e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18dc40_0, 0, 23;
    %jmp T_139.5;
T_139.4 ;
    %load/vec4 v0000020dba18bee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba18c3e0_0, 0, 8;
T_139.5 ;
T_139.3 ;
    %load/vec4 v0000020dba18cb60_0;
    %load/vec4 v0000020dba18d560_0;
    %xor;
    %store/vec4 v0000020dba18e000_0, 0, 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0000020dba19c800;
T_140 ;
    %wait E_0000020dba068f40;
    %load/vec4 v0000020dba189140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba189640_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_140.0, 4;
    %load/vec4 v0000020dba189140_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba18b300_0, 0, 1;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0000020dba189140_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba189640_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_140.2, 4;
    %load/vec4 v0000020dba189640_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba189140_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_140.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_140.5, 8;
T_140.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_140.5, 8;
 ; End of false expr.
    %blend;
T_140.5;
    %store/vec4 v0000020dba18b300_0, 0, 1;
    %load/vec4 v0000020dba189140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.6, 8;
    %load/vec4 v0000020dba18b300_0;
    %inv;
    %store/vec4 v0000020dba18b300_0, 0, 1;
T_140.6 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0000020dba189640_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba189140_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_140.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_140.9, 8;
T_140.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_140.9, 8;
 ; End of false expr.
    %blend;
T_140.9;
    %store/vec4 v0000020dba18b300_0, 0, 1;
    %load/vec4 v0000020dba189140_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.10, 8;
    %load/vec4 v0000020dba18b300_0;
    %inv;
    %store/vec4 v0000020dba18b300_0, 0, 1;
T_140.10 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0000020dba19bd10;
T_141 ;
    %wait E_0000020dba068c40;
    %load/vec4 v0000020dba1898c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %load/vec4 v0000020dba18a860_0;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0000020dba189be0_0;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0000020dba18ad60_0, 0, 32;
    %load/vec4 v0000020dba1898c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.2, 8;
    %load/vec4 v0000020dba189be0_0;
    %jmp/1 T_141.3, 8;
T_141.2 ; End of true expr.
    %load/vec4 v0000020dba18a860_0;
    %jmp/0 T_141.3, 8;
 ; End of false expr.
    %blend;
T_141.3;
    %store/vec4 v0000020dba189c80_0, 0, 32;
    %load/vec4 v0000020dba189500_0;
    %load/vec4 v0000020dba189820_0;
    %sub;
    %store/vec4 v0000020dba18afe0_0, 0, 8;
    %load/vec4 v0000020dba1896e0_0;
    %ix/getv 4, v0000020dba18afe0_0;
    %shiftr 4;
    %store/vec4 v0000020dba189d20_0, 0, 24;
    %load/vec4 v0000020dba189dc0_0;
    %load/vec4 v0000020dba189aa0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_141.4, 8;
    %load/vec4 v0000020dba18ab80_0;
    %pad/u 25;
    %load/vec4 v0000020dba189d20_0;
    %pad/u 25;
    %add;
    %jmp/1 T_141.5, 8;
T_141.4 ; End of true expr.
    %load/vec4 v0000020dba18ab80_0;
    %pad/u 25;
    %load/vec4 v0000020dba189d20_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_141.5, 8;
 ; End of false expr.
    %blend;
T_141.5;
    %split/vec4 24;
    %store/vec4 v0000020dba18b3a0_0, 0, 24;
    %store/vec4 v0000020dba18a400_0, 0, 1;
    %load/vec4 v0000020dba189500_0;
    %store/vec4 v0000020dba189b40_0, 0, 8;
    %load/vec4 v0000020dba18a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.6, 8;
    %load/vec4 v0000020dba18b3a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba18b3a0_0, 0, 24;
    %load/vec4 v0000020dba189b40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_141.8, 8;
    %load/vec4 v0000020dba189b40_0;
    %addi 1, 0, 8;
    %jmp/1 T_141.9, 8;
T_141.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_141.9, 8;
 ; End of false expr.
    %blend;
T_141.9;
    %store/vec4 v0000020dba189b40_0, 0, 8;
    %jmp T_141.7;
T_141.6 ;
    %load/vec4 v0000020dba18b3a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_141.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba18b3a0_0, 0, 24;
    %jmp T_141.11;
T_141.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba189960_0, 0, 32;
T_141.12 ;
    %load/vec4 v0000020dba18b3a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_141.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba189b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_141.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_141.14, 9;
    %load/vec4 v0000020dba189960_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_141.14;
    %flag_set/vec4 8;
    %jmp/0xz T_141.13, 8;
    %load/vec4 v0000020dba18b3a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba18b3a0_0, 0, 24;
    %load/vec4 v0000020dba189b40_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba189b40_0, 0, 8;
    %load/vec4 v0000020dba189960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba189960_0, 0, 32;
    %jmp T_141.12;
T_141.13 ;
T_141.11 ;
T_141.7 ;
    %load/vec4 v0000020dba189dc0_0;
    %load/vec4 v0000020dba189b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba18b3a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba18a0e0_0, 0, 32;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0000020dba19c670;
T_142 ;
    %wait E_0000020dba069200;
    %load/vec4 v0000020dba18d880_0;
    %pad/u 9;
    %load/vec4 v0000020dba18da60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18c0c0_0, 0, 9;
    %load/vec4 v0000020dba18c2a0_0;
    %pad/u 48;
    %load/vec4 v0000020dba18db00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18cfc0_0, 0, 48;
    %load/vec4 v0000020dba18cfc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v0000020dba18cfc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba18c340_0, 0, 23;
    %load/vec4 v0000020dba18c0c0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18c0c0_0, 0, 9;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0000020dba18cfc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba18c340_0, 0, 23;
T_142.1 ;
    %load/vec4 v0000020dba18c0c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba18cd40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18c340_0, 0, 23;
    %jmp T_142.3;
T_142.2 ;
    %load/vec4 v0000020dba18c0c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_142.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba18cd40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18c340_0, 0, 23;
    %jmp T_142.5;
T_142.4 ;
    %load/vec4 v0000020dba18c0c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba18cd40_0, 0, 8;
T_142.5 ;
T_142.3 ;
    %load/vec4 v0000020dba18c160_0;
    %load/vec4 v0000020dba18cac0_0;
    %xor;
    %store/vec4 v0000020dba18ce80_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0000020dba19b540;
T_143 ;
    %wait E_0000020dba0694c0;
    %load/vec4 v0000020dba18bbc0_0;
    %pad/u 9;
    %load/vec4 v0000020dba18c480_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba18c840_0, 0, 9;
    %load/vec4 v0000020dba18c700_0;
    %pad/u 48;
    %load/vec4 v0000020dba18d240_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba18d600_0, 0, 48;
    %load/vec4 v0000020dba18d600_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v0000020dba18d600_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba18c520_0, 0, 23;
    %load/vec4 v0000020dba18c840_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba18c840_0, 0, 9;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0000020dba18d600_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba18c520_0, 0, 23;
T_143.1 ;
    %load/vec4 v0000020dba18c840_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_143.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba18d2e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18c520_0, 0, 23;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v0000020dba18c840_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_143.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba18d2e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba18c520_0, 0, 23;
    %jmp T_143.5;
T_143.4 ;
    %load/vec4 v0000020dba18c840_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba18d2e0_0, 0, 8;
T_143.5 ;
T_143.3 ;
    %load/vec4 v0000020dba18cf20_0;
    %load/vec4 v0000020dba18c020_0;
    %xor;
    %store/vec4 v0000020dba18de20_0, 0, 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0000020dba19b220;
T_144 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba190120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba18fae0_0, 0, 32;
    %end;
    .thread T_144;
    .scope S_0000020dba19b220;
T_145 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba18d740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_145.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba18fae0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba190120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0000020dba190580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0000020dba18e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_145.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_145.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_145.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %jmp T_145.8;
T_145.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba190120_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
    %jmp T_145.8;
T_145.5 ;
    %load/vec4 v0000020dba18d7e0_0;
    %store/vec4 v0000020dba18bc60_0, 0, 32;
    %load/vec4 v0000020dba18e460_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %load/vec4 v0000020dba18fa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
    %jmp T_145.8;
T_145.6 ;
    %load/vec4 v0000020dba190120_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_145.9, 5;
    %load/vec4 v0000020dba18ba80_0;
    %store/vec4 v0000020dba18bc60_0, 0, 32;
    %load/vec4 v0000020dba18fa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
    %jmp T_145.10;
T_145.9 ;
    %load/vec4 v0000020dba18bb20_0;
    %store/vec4 v0000020dba18fae0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba18e460_0, 0, 3;
    %load/vec4 v0000020dba18fa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba18fa40_0, 0, 32;
T_145.10 ;
    %load/vec4 v0000020dba190120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba190120_0, 0, 32;
    %jmp T_145.8;
T_145.8 ;
    %pop/vec4 1;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0000020dba19c350;
T_146 ;
    %wait E_0000020dba068c80;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba195f80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_146.0, 4;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba195940_0, 0, 1;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba195f80_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_146.2, 4;
    %load/vec4 v0000020dba195f80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_146.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_146.5, 8;
T_146.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_146.5, 8;
 ; End of false expr.
    %blend;
T_146.5;
    %store/vec4 v0000020dba195940_0, 0, 1;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.6, 8;
    %load/vec4 v0000020dba195940_0;
    %inv;
    %store/vec4 v0000020dba195940_0, 0, 1;
T_146.6 ;
    %jmp T_146.3;
T_146.2 ;
    %load/vec4 v0000020dba195f80_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_146.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_146.9, 8;
T_146.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_146.9, 8;
 ; End of false expr.
    %blend;
T_146.9;
    %store/vec4 v0000020dba195940_0, 0, 1;
    %load/vec4 v0000020dba1971a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.10, 8;
    %load/vec4 v0000020dba195940_0;
    %inv;
    %store/vec4 v0000020dba195940_0, 0, 1;
T_146.10 ;
T_146.3 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0000020dba19c030;
T_147 ;
    %wait E_0000020dba068bc0;
    %load/vec4 v0000020dba1981e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %load/vec4 v0000020dba197740_0;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0000020dba197420_0;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0000020dba195a80_0, 0, 32;
    %load/vec4 v0000020dba1981e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.2, 8;
    %load/vec4 v0000020dba197420_0;
    %jmp/1 T_147.3, 8;
T_147.2 ; End of true expr.
    %load/vec4 v0000020dba197740_0;
    %jmp/0 T_147.3, 8;
 ; End of false expr.
    %blend;
T_147.3;
    %store/vec4 v0000020dba195bc0_0, 0, 32;
    %load/vec4 v0000020dba195b20_0;
    %load/vec4 v0000020dba197c40_0;
    %sub;
    %store/vec4 v0000020dba1983c0_0, 0, 8;
    %load/vec4 v0000020dba197d80_0;
    %ix/getv 4, v0000020dba1983c0_0;
    %shiftr 4;
    %store/vec4 v0000020dba197f60_0, 0, 24;
    %load/vec4 v0000020dba197920_0;
    %load/vec4 v0000020dba1977e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_147.4, 8;
    %load/vec4 v0000020dba197ba0_0;
    %pad/u 25;
    %load/vec4 v0000020dba197f60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_147.5, 8;
T_147.4 ; End of true expr.
    %load/vec4 v0000020dba197ba0_0;
    %pad/u 25;
    %load/vec4 v0000020dba197f60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_147.5, 8;
 ; End of false expr.
    %blend;
T_147.5;
    %split/vec4 24;
    %store/vec4 v0000020dba195d00_0, 0, 24;
    %store/vec4 v0000020dba198a00_0, 0, 1;
    %load/vec4 v0000020dba195b20_0;
    %store/vec4 v0000020dba195c60_0, 0, 8;
    %load/vec4 v0000020dba198a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.6, 8;
    %load/vec4 v0000020dba195d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba195d00_0, 0, 24;
    %load/vec4 v0000020dba195c60_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_147.8, 8;
    %load/vec4 v0000020dba195c60_0;
    %addi 1, 0, 8;
    %jmp/1 T_147.9, 8;
T_147.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_147.9, 8;
 ; End of false expr.
    %blend;
T_147.9;
    %store/vec4 v0000020dba195c60_0, 0, 8;
    %jmp T_147.7;
T_147.6 ;
    %load/vec4 v0000020dba195d00_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_147.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba195d00_0, 0, 24;
    %jmp T_147.11;
T_147.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1985a0_0, 0, 32;
T_147.12 ;
    %load/vec4 v0000020dba195d00_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_147.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba195c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_147.14, 9;
    %load/vec4 v0000020dba1985a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_147.14;
    %flag_set/vec4 8;
    %jmp/0xz T_147.13, 8;
    %load/vec4 v0000020dba195d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba195d00_0, 0, 24;
    %load/vec4 v0000020dba195c60_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba195c60_0, 0, 8;
    %load/vec4 v0000020dba1985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1985a0_0, 0, 32;
    %jmp T_147.12;
T_147.13 ;
T_147.11 ;
T_147.7 ;
    %load/vec4 v0000020dba197920_0;
    %load/vec4 v0000020dba195c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba195d00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba198dc0_0, 0, 32;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0000020dba16fd30;
T_148 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba19fc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1630_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a02d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a0730_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0d70_0, 0, 32;
    %end;
    .thread T_148;
    .scope S_0000020dba16fd30;
T_149 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1a16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba19fc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1630_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a02d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a0730_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a2030_0, 0, 32;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0000020dba1a1db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_149.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_149.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_149.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_149.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_149.6, 6;
    %vpi_call 5 472 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %jmp T_149.8;
T_149.2 ;
    %vpi_call 5 383 "$display", "State %d: A = %h ", v0000020dba1a1db0_0, v0000020dba18fc20_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1630_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a02d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a0730_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0d70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1a0410_0, 0, 32;
    %jmp T_149.8;
T_149.3 ;
    %load/vec4 v0000020dba1a19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %vpi_call 5 397 "$display", "State: %d Clock: %d", v0000020dba1a1db0_0, v0000020dba1a19f0_0 {0 0 0};
    %vpi_call 5 398 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba1a1db0_0, v0000020dba18fc20_0, v0000020dba1a02d0_0, v0000020dba1a0190_0 {0 0 0};
    %vpi_call 5 399 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba1a1db0_0, 32'b00111111100000000000000000000000, v0000020dba1a0730_0, v0000020dba18f2c0_0 {0 0 0};
    %vpi_call 5 400 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba1a1db0_0, v0000020dba18f2c0_0, v0000020dba1a0d70_0, v0000020dba1a1950_0 {0 0 0};
    %vpi_call 5 401 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba1a1db0_0, v0000020dba1a0190_0, v0000020dba1a1950_0, v0000020dba1a0b90_0 {0 0 0};
    %vpi_call 5 402 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba1a1db0_0, v0000020dba1a0b90_0, v0000020dba1a0410_0, v0000020dba18f860_0 {0 0 0};
    %load/vec4 v0000020dba1a1db0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba19fc90_0, 0, 1;
    %jmp T_149.8;
T_149.4 ;
    %vpi_call 5 413 "$display", "clock: %d\012", v0000020dba1a19f0_0 {0 0 0};
    %vpi_call 5 414 "$display", "DEBUG: index_fatorial = %d, ITER = %d", v0000020dba1a1f90_0, P_0000020dba068b80 {0 0 0};
    %load/vec4 v0000020dba1a1f90_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_149.9, 5;
    %vpi_call 5 416 "$display", "DEBUG: index_fatorial <= ITER, continuing loop" {0 0 0};
    %load/vec4 v0000020dba1a1630_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_149.11, 5;
    %vpi_call 5 420 "$display", "index_division: %d\012", v0000020dba1a1630_0 {0 0 0};
    %load/vec4 v0000020dba1a19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %load/vec4 v0000020dba1a1630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a1630_0, 0, 32;
    %jmp T_149.12;
T_149.11 ;
    %vpi_call 5 425 "$display", "DEBUG: index_division >= ITER*2, incrementing index_fatorial" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba19fc90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a1630_0, 0, 32;
    %load/vec4 v0000020dba1a1f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a1f90_0, 0, 32;
    %vpi_call 5 435 "$display", "DEBUG: index_fatorial incremented to %d", v0000020dba1a1f90_0 {0 0 0};
    %load/vec4 v0000020dba1a19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %load/vec4 v0000020dba1a1db0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
T_149.12 ;
    %jmp T_149.10;
T_149.9 ;
    %vpi_call 5 441 "$display", "DEBUG: index_fatorial > ITER, computation complete!" {0 0 0};
    %load/vec4 v0000020dba1a19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a19f0_0, 0, 32;
    %load/vec4 v0000020dba18f860_0;
    %store/vec4 v0000020dba1a2030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1a0c30_0, 0, 1;
    %load/vec4 v0000020dba1a19f0_0;
    %addi 1, 0, 32;
    %vpi_call 5 445 "$display", "State %d: clk = %d", v0000020dba1a1db0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
T_149.10 ;
    %jmp T_149.8;
T_149.5 ;
    %load/vec4 v0000020dba1a0190_0;
    %store/vec4 v0000020dba1a02d0_0, 0, 32;
    %load/vec4 v0000020dba18f2c0_0;
    %store/vec4 v0000020dba1a0730_0, 0, 32;
    %load/vec4 v0000020dba1a1950_0;
    %store/vec4 v0000020dba1a0d70_0, 0, 32;
    %load/vec4 v0000020dba18f860_0;
    %store/vec4 v0000020dba1a0410_0, 0, 32;
    %vpi_call 5 456 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba1a1db0_0, v0000020dba18fc20_0, v0000020dba1a02d0_0, v0000020dba1a0190_0 {0 0 0};
    %vpi_call 5 457 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba1a1db0_0, 32'b00111111100000000000000000000000, v0000020dba1a0730_0, v0000020dba18f2c0_0 {0 0 0};
    %vpi_call 5 458 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba1a1db0_0, v0000020dba18f2c0_0, v0000020dba1a0d70_0, v0000020dba1a1950_0 {0 0 0};
    %vpi_call 5 459 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba1a1db0_0, v0000020dba1a0190_0, v0000020dba1a1950_0, v0000020dba1a0b90_0 {0 0 0};
    %vpi_call 5 460 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba1a1db0_0, v0000020dba1a0b90_0, v0000020dba1a0410_0, v0000020dba18f860_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba1a1db0_0, 0, 3;
    %jmp T_149.8;
T_149.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a0c30_0, 0, 1;
    %jmp T_149.8;
T_149.8 ;
    %pop/vec4 1;
    %load/vec4 v0000020dba1a0c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_149.15, 9;
    %load/vec4 v0000020dba1a1db0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_149.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a0c30_0, 0, 1;
T_149.13 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0000020dba16f560;
T_150 ;
    %wait E_0000020dba068500;
    %load/vec4 v0000020dba1909e0_0;
    %pad/u 9;
    %load/vec4 v0000020dba191980_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba191ca0_0, 0, 9;
    %load/vec4 v0000020dba192c40_0;
    %pad/u 48;
    %load/vec4 v0000020dba191a20_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba192ec0_0, 0, 48;
    %load/vec4 v0000020dba192ec0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v0000020dba192ec0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba191f20_0, 0, 23;
    %load/vec4 v0000020dba191ca0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba191ca0_0, 0, 9;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0000020dba192ec0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba191f20_0, 0, 23;
T_150.1 ;
    %load/vec4 v0000020dba191ca0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_150.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba191c00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba191f20_0, 0, 23;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0000020dba191ca0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_150.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba191c00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba191f20_0, 0, 23;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0000020dba191ca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba191c00_0, 0, 8;
T_150.5 ;
T_150.3 ;
    %load/vec4 v0000020dba1927e0_0;
    %load/vec4 v0000020dba192a60_0;
    %xor;
    %store/vec4 v0000020dba192e20_0, 0, 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0000020dba16e8e0;
T_151 ;
    %wait E_0000020dba068800;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba162640_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_151.0, 4;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba162280_0, 0, 1;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba162640_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_151.2, 4;
    %load/vec4 v0000020dba162640_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_151.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_151.5, 8;
T_151.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_151.5, 8;
 ; End of false expr.
    %blend;
T_151.5;
    %store/vec4 v0000020dba162280_0, 0, 1;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.6, 8;
    %load/vec4 v0000020dba162280_0;
    %inv;
    %store/vec4 v0000020dba162280_0, 0, 1;
T_151.6 ;
    %jmp T_151.3;
T_151.2 ;
    %load/vec4 v0000020dba162640_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_151.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_151.9, 8;
T_151.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_151.9, 8;
 ; End of false expr.
    %blend;
T_151.9;
    %store/vec4 v0000020dba162280_0, 0, 1;
    %load/vec4 v0000020dba162b40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.10, 8;
    %load/vec4 v0000020dba162280_0;
    %inv;
    %store/vec4 v0000020dba162280_0, 0, 1;
T_151.10 ;
T_151.3 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0000020dba16f3d0;
T_152 ;
    %wait E_0000020dba0684c0;
    %load/vec4 v0000020dba1924c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %load/vec4 v0000020dba162a00_0;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0000020dba162aa0_0;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0000020dba1626e0_0, 0, 32;
    %load/vec4 v0000020dba1924c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.2, 8;
    %load/vec4 v0000020dba162aa0_0;
    %jmp/1 T_152.3, 8;
T_152.2 ; End of true expr.
    %load/vec4 v0000020dba162a00_0;
    %jmp/0 T_152.3, 8;
 ; End of false expr.
    %blend;
T_152.3;
    %store/vec4 v0000020dba160980_0, 0, 32;
    %load/vec4 v0000020dba162320_0;
    %load/vec4 v0000020dba162be0_0;
    %sub;
    %store/vec4 v0000020dba1926a0_0, 0, 8;
    %load/vec4 v0000020dba162e60_0;
    %ix/getv 4, v0000020dba1926a0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1607a0_0, 0, 24;
    %load/vec4 v0000020dba160b60_0;
    %load/vec4 v0000020dba160840_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_152.4, 8;
    %load/vec4 v0000020dba1625a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1607a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_152.5, 8;
T_152.4 ; End of true expr.
    %load/vec4 v0000020dba1625a0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1607a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_152.5, 8;
 ; End of false expr.
    %blend;
T_152.5;
    %split/vec4 24;
    %store/vec4 v0000020dba160d40_0, 0, 24;
    %store/vec4 v0000020dba190f80_0, 0, 1;
    %load/vec4 v0000020dba162320_0;
    %store/vec4 v0000020dba160c00_0, 0, 8;
    %load/vec4 v0000020dba190f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.6, 8;
    %load/vec4 v0000020dba160d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba160d40_0, 0, 24;
    %load/vec4 v0000020dba160c00_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_152.8, 8;
    %load/vec4 v0000020dba160c00_0;
    %addi 1, 0, 8;
    %jmp/1 T_152.9, 8;
T_152.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_152.9, 8;
 ; End of false expr.
    %blend;
T_152.9;
    %store/vec4 v0000020dba160c00_0, 0, 8;
    %jmp T_152.7;
T_152.6 ;
    %load/vec4 v0000020dba160d40_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_152.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba160d40_0, 0, 24;
    %jmp T_152.11;
T_152.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba192b00_0, 0, 32;
T_152.12 ;
    %load/vec4 v0000020dba160d40_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_152.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba160c00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_152.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_152.14, 9;
    %load/vec4 v0000020dba192b00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_152.14;
    %flag_set/vec4 8;
    %jmp/0xz T_152.13, 8;
    %load/vec4 v0000020dba160d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba160d40_0, 0, 24;
    %load/vec4 v0000020dba160c00_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba160c00_0, 0, 8;
    %load/vec4 v0000020dba192b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba192b00_0, 0, 32;
    %jmp T_152.12;
T_152.13 ;
T_152.11 ;
T_152.7 ;
    %load/vec4 v0000020dba160b60_0;
    %load/vec4 v0000020dba160c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba160d40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba191020_0, 0, 32;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0000020dba16f6f0;
T_153 ;
    %wait E_0000020dba068280;
    %load/vec4 v0000020dba192f60_0;
    %pad/u 9;
    %load/vec4 v0000020dba194ea0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba193dc0_0, 0, 9;
    %load/vec4 v0000020dba193000_0;
    %pad/u 48;
    %load/vec4 v0000020dba195300_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba195080_0, 0, 48;
    %load/vec4 v0000020dba195080_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0000020dba195080_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba193640_0, 0, 23;
    %load/vec4 v0000020dba193dc0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba193dc0_0, 0, 9;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0000020dba195080_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba193640_0, 0, 23;
T_153.1 ;
    %load/vec4 v0000020dba193dc0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_153.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba193500_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba193640_0, 0, 23;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0000020dba193dc0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_153.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba193500_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba193640_0, 0, 23;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0000020dba193dc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba193500_0, 0, 8;
T_153.5 ;
T_153.3 ;
    %load/vec4 v0000020dba1908a0_0;
    %load/vec4 v0000020dba193780_0;
    %xor;
    %store/vec4 v0000020dba1954e0_0, 0, 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0000020dba16ea70;
T_154 ;
    %wait E_0000020dba068880;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba192880_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_154.0, 4;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba192100_0, 0, 1;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba192880_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_154.2, 4;
    %load/vec4 v0000020dba192880_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_154.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_154.5, 8;
T_154.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_154.5, 8;
 ; End of false expr.
    %blend;
T_154.5;
    %store/vec4 v0000020dba192100_0, 0, 1;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0000020dba192100_0;
    %inv;
    %store/vec4 v0000020dba192100_0, 0, 1;
T_154.6 ;
    %jmp T_154.3;
T_154.2 ;
    %load/vec4 v0000020dba192880_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_154.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_154.9, 8;
T_154.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_154.9, 8;
 ; End of false expr.
    %blend;
T_154.9;
    %store/vec4 v0000020dba192100_0, 0, 1;
    %load/vec4 v0000020dba190bc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.10, 8;
    %load/vec4 v0000020dba192100_0;
    %inv;
    %store/vec4 v0000020dba192100_0, 0, 1;
T_154.10 ;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0000020dba16e110;
T_155 ;
    %wait E_0000020dba068680;
    %load/vec4 v0000020dba190940_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %load/vec4 v0000020dba192920_0;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0000020dba192600_0;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0000020dba1912a0_0, 0, 32;
    %load/vec4 v0000020dba190940_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.2, 8;
    %load/vec4 v0000020dba192600_0;
    %jmp/1 T_155.3, 8;
T_155.2 ; End of true expr.
    %load/vec4 v0000020dba192920_0;
    %jmp/0 T_155.3, 8;
 ; End of false expr.
    %blend;
T_155.3;
    %store/vec4 v0000020dba190da0_0, 0, 32;
    %load/vec4 v0000020dba1910c0_0;
    %load/vec4 v0000020dba191160_0;
    %sub;
    %store/vec4 v0000020dba191520_0, 0, 8;
    %load/vec4 v0000020dba191660_0;
    %ix/getv 4, v0000020dba191520_0;
    %shiftr 4;
    %store/vec4 v0000020dba191700_0, 0, 24;
    %load/vec4 v0000020dba191e80_0;
    %load/vec4 v0000020dba190a80_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_155.4, 8;
    %load/vec4 v0000020dba192d80_0;
    %pad/u 25;
    %load/vec4 v0000020dba191700_0;
    %pad/u 25;
    %add;
    %jmp/1 T_155.5, 8;
T_155.4 ; End of true expr.
    %load/vec4 v0000020dba192d80_0;
    %pad/u 25;
    %load/vec4 v0000020dba191700_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_155.5, 8;
 ; End of false expr.
    %blend;
T_155.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1929c0_0, 0, 24;
    %store/vec4 v0000020dba192740_0, 0, 1;
    %load/vec4 v0000020dba1910c0_0;
    %store/vec4 v0000020dba1913e0_0, 0, 8;
    %load/vec4 v0000020dba192740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.6, 8;
    %load/vec4 v0000020dba1929c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1929c0_0, 0, 24;
    %load/vec4 v0000020dba1913e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_155.8, 8;
    %load/vec4 v0000020dba1913e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_155.9, 8;
T_155.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_155.9, 8;
 ; End of false expr.
    %blend;
T_155.9;
    %store/vec4 v0000020dba1913e0_0, 0, 8;
    %jmp T_155.7;
T_155.6 ;
    %load/vec4 v0000020dba1929c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_155.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1929c0_0, 0, 24;
    %jmp T_155.11;
T_155.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1915c0_0, 0, 32;
T_155.12 ;
    %load/vec4 v0000020dba1929c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_155.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1913e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_155.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_155.14, 9;
    %load/vec4 v0000020dba1915c0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_155.14;
    %flag_set/vec4 8;
    %jmp/0xz T_155.13, 8;
    %load/vec4 v0000020dba1929c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1929c0_0, 0, 24;
    %load/vec4 v0000020dba1913e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1913e0_0, 0, 8;
    %load/vec4 v0000020dba1915c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1915c0_0, 0, 32;
    %jmp T_155.12;
T_155.13 ;
T_155.11 ;
T_155.7 ;
    %load/vec4 v0000020dba191e80_0;
    %load/vec4 v0000020dba1913e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1929c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba191840_0, 0, 32;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0000020dba16f880;
T_156 ;
    %wait E_0000020dba068580;
    %load/vec4 v0000020dba193be0_0;
    %pad/u 9;
    %load/vec4 v0000020dba194e00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba195580_0, 0, 9;
    %load/vec4 v0000020dba193b40_0;
    %pad/u 48;
    %load/vec4 v0000020dba193820_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba194860_0, 0, 48;
    %load/vec4 v0000020dba194860_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0000020dba194860_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba195260_0, 0, 23;
    %load/vec4 v0000020dba195580_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba195580_0, 0, 9;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0000020dba194860_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba195260_0, 0, 23;
T_156.1 ;
    %load/vec4 v0000020dba195580_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_156.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1935a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba195260_0, 0, 23;
    %jmp T_156.3;
T_156.2 ;
    %load/vec4 v0000020dba195580_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_156.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1935a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba195260_0, 0, 23;
    %jmp T_156.5;
T_156.4 ;
    %load/vec4 v0000020dba195580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1935a0_0, 0, 8;
T_156.5 ;
T_156.3 ;
    %load/vec4 v0000020dba193c80_0;
    %load/vec4 v0000020dba193280_0;
    %xor;
    %store/vec4 v0000020dba194400_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0000020dba16fa10;
T_157 ;
    %wait E_0000020dba0686c0;
    %load/vec4 v0000020dba193d20_0;
    %pad/u 9;
    %load/vec4 v0000020dba194f40_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba193fa0_0, 0, 9;
    %load/vec4 v0000020dba194720_0;
    %pad/u 48;
    %load/vec4 v0000020dba193140_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba194040_0, 0, 48;
    %load/vec4 v0000020dba194040_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %load/vec4 v0000020dba194040_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba195620_0, 0, 23;
    %load/vec4 v0000020dba193fa0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba193fa0_0, 0, 9;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0000020dba194040_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba195620_0, 0, 23;
T_157.1 ;
    %load/vec4 v0000020dba193fa0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_157.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba194b80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba195620_0, 0, 23;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0000020dba193fa0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba194b80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba195620_0, 0, 23;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0000020dba193fa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba194b80_0, 0, 8;
T_157.5 ;
T_157.3 ;
    %load/vec4 v0000020dba194d60_0;
    %load/vec4 v0000020dba195440_0;
    %xor;
    %store/vec4 v0000020dba1947c0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0000020dba16f240;
T_158 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1958a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1968e0_0, 0, 32;
    %end;
    .thread T_158;
    .scope S_0000020dba16f240;
T_159 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba194ae0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_159.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1968e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1958a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0000020dba1979c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %load/vec4 v0000020dba195e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_159.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_159.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_159.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %jmp T_159.8;
T_159.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1958a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
    %jmp T_159.8;
T_159.5 ;
    %load/vec4 v0000020dba1940e0_0;
    %store/vec4 v0000020dba1951c0_0, 0, 32;
    %load/vec4 v0000020dba195e40_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %load/vec4 v0000020dba196020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
    %jmp T_159.8;
T_159.6 ;
    %load/vec4 v0000020dba1958a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_159.9, 5;
    %load/vec4 v0000020dba195800_0;
    %store/vec4 v0000020dba1951c0_0, 0, 32;
    %load/vec4 v0000020dba196020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
    %jmp T_159.10;
T_159.9 ;
    %load/vec4 v0000020dba194220_0;
    %store/vec4 v0000020dba1968e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba195e40_0, 0, 3;
    %load/vec4 v0000020dba196020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba196020_0, 0, 32;
T_159.10 ;
    %load/vec4 v0000020dba1958a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1958a0_0, 0, 32;
    %jmp T_159.8;
T_159.8 ;
    %pop/vec4 1;
T_159.2 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0000020dba19ce40;
T_160 ;
    %wait E_0000020dba069f40;
    %load/vec4 v0000020dba1a1770_0;
    %pad/u 9;
    %load/vec4 v0000020dba1a0af0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1a0370_0, 0, 9;
    %load/vec4 v0000020dba1a0230_0;
    %pad/u 48;
    %load/vec4 v0000020dba1a0e10_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba19fb50_0, 0, 48;
    %load/vec4 v0000020dba19fb50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0000020dba19fb50_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1a1d10_0, 0, 23;
    %load/vec4 v0000020dba1a0370_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1a0370_0, 0, 9;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0000020dba19fb50_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1a1d10_0, 0, 23;
T_160.1 ;
    %load/vec4 v0000020dba1a0370_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_160.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1a1a90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1a1d10_0, 0, 23;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0000020dba1a0370_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_160.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1a1a90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1a1d10_0, 0, 23;
    %jmp T_160.5;
T_160.4 ;
    %load/vec4 v0000020dba1a0370_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1a1a90_0, 0, 8;
T_160.5 ;
T_160.3 ;
    %load/vec4 v0000020dba1a00f0_0;
    %load/vec4 v0000020dba19fe70_0;
    %xor;
    %store/vec4 v0000020dba1a0050_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0000020dba19c4e0;
T_161 ;
    %wait E_0000020dba069300;
    %load/vec4 v0000020dba1a07d0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1a0ff0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1a1590_0, 0, 9;
    %load/vec4 v0000020dba19fab0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1a1130_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1a11d0_0, 0, 48;
    %load/vec4 v0000020dba1a11d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %load/vec4 v0000020dba1a11d0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba19f8d0_0, 0, 23;
    %load/vec4 v0000020dba1a1590_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1a1590_0, 0, 9;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0000020dba1a11d0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba19f8d0_0, 0, 23;
T_161.1 ;
    %load/vec4 v0000020dba1a1590_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_161.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba19fdd0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba19f8d0_0, 0, 23;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0000020dba1a1590_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_161.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba19fdd0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba19f8d0_0, 0, 23;
    %jmp T_161.5;
T_161.4 ;
    %load/vec4 v0000020dba1a1590_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba19fdd0_0, 0, 8;
T_161.5 ;
T_161.3 ;
    %load/vec4 v0000020dba1a1bd0_0;
    %load/vec4 v0000020dba1a1c70_0;
    %xor;
    %store/vec4 v0000020dba1a05f0_0, 0, 1;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0000020dba16df80;
T_162 ;
    %wait E_0000020dba0681c0;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba160f20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_162.0, 4;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba162dc0_0, 0, 1;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba160f20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_162.2, 4;
    %load/vec4 v0000020dba160f20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_162.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_162.5, 8;
T_162.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_162.5, 8;
 ; End of false expr.
    %blend;
T_162.5;
    %store/vec4 v0000020dba162dc0_0, 0, 1;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v0000020dba162dc0_0;
    %inv;
    %store/vec4 v0000020dba162dc0_0, 0, 1;
T_162.6 ;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v0000020dba160f20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_162.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_162.9, 8;
T_162.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_162.9, 8;
 ; End of false expr.
    %blend;
T_162.9;
    %store/vec4 v0000020dba162dc0_0, 0, 1;
    %load/vec4 v0000020dba161ce0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.10, 8;
    %load/vec4 v0000020dba162dc0_0;
    %inv;
    %store/vec4 v0000020dba162dc0_0, 0, 1;
T_162.10 ;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0000020dba16f0b0;
T_163 ;
    %wait E_0000020dba069180;
    %load/vec4 v0000020dba1611a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %load/vec4 v0000020dba1614c0_0;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0000020dba161ec0_0;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0000020dba162500_0, 0, 32;
    %load/vec4 v0000020dba1611a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.2, 8;
    %load/vec4 v0000020dba161ec0_0;
    %jmp/1 T_163.3, 8;
T_163.2 ; End of true expr.
    %load/vec4 v0000020dba1614c0_0;
    %jmp/0 T_163.3, 8;
 ; End of false expr.
    %blend;
T_163.3;
    %store/vec4 v0000020dba160fc0_0, 0, 32;
    %load/vec4 v0000020dba1619c0_0;
    %load/vec4 v0000020dba1608e0_0;
    %sub;
    %store/vec4 v0000020dba162000_0, 0, 8;
    %load/vec4 v0000020dba161d80_0;
    %ix/getv 4, v0000020dba162000_0;
    %shiftr 4;
    %store/vec4 v0000020dba161240_0, 0, 24;
    %load/vec4 v0000020dba162780_0;
    %load/vec4 v0000020dba161380_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_163.4, 8;
    %load/vec4 v0000020dba1617e0_0;
    %pad/u 25;
    %load/vec4 v0000020dba161240_0;
    %pad/u 25;
    %add;
    %jmp/1 T_163.5, 8;
T_163.4 ; End of true expr.
    %load/vec4 v0000020dba1617e0_0;
    %pad/u 25;
    %load/vec4 v0000020dba161240_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_163.5, 8;
 ; End of false expr.
    %blend;
T_163.5;
    %split/vec4 24;
    %store/vec4 v0000020dba161920_0, 0, 24;
    %store/vec4 v0000020dba161f60_0, 0, 1;
    %load/vec4 v0000020dba1619c0_0;
    %store/vec4 v0000020dba161880_0, 0, 8;
    %load/vec4 v0000020dba161f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.6, 8;
    %load/vec4 v0000020dba161920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba161920_0, 0, 24;
    %load/vec4 v0000020dba161880_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_163.8, 8;
    %load/vec4 v0000020dba161880_0;
    %addi 1, 0, 8;
    %jmp/1 T_163.9, 8;
T_163.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_163.9, 8;
 ; End of false expr.
    %blend;
T_163.9;
    %store/vec4 v0000020dba161880_0, 0, 8;
    %jmp T_163.7;
T_163.6 ;
    %load/vec4 v0000020dba161920_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_163.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba161920_0, 0, 24;
    %jmp T_163.11;
T_163.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1621e0_0, 0, 32;
T_163.12 ;
    %load/vec4 v0000020dba161920_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_163.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba161880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_163.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_163.14, 9;
    %load/vec4 v0000020dba1621e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_163.14;
    %flag_set/vec4 8;
    %jmp/0xz T_163.13, 8;
    %load/vec4 v0000020dba161920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba161920_0, 0, 24;
    %load/vec4 v0000020dba161880_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba161880_0, 0, 8;
    %load/vec4 v0000020dba1621e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1621e0_0, 0, 32;
    %jmp T_163.12;
T_163.13 ;
T_163.11 ;
T_163.7 ;
    %load/vec4 v0000020dba162780_0;
    %load/vec4 v0000020dba161880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba161920_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1620a0_0, 0, 32;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0000020dba16e750;
T_164 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a50f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a6f90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a5370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a66d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a6db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a6d10_0, 0, 1;
    %end;
    .thread T_164;
    .scope S_0000020dba16e750;
T_165 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1a4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0000020dba1a5f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_165.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_165.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_165.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_165.5, 6;
    %vpi_call 4 535 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_165.7;
T_165.2 ;
    %load/vec4 v0000020dba1a64f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_165.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_165.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_165.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_165.11, 6;
    %vpi_call 4 489 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %jmp T_165.13;
T_165.8 ;
    %vpi_call 4 454 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 456 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1a64f0_0, v0000020dba1a4e70_0, v0000020dba1a55f0_0, v0000020dba1a5b90_0, v0000020dba1a5af0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a6590_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a5e10_0, 0, 32;
    %jmp T_165.13;
T_165.9 ;
    %vpi_call 4 464 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1a64f0_0, v0000020dba1a4e70_0, v0000020dba1a55f0_0, v0000020dba1a5b90_0, v0000020dba1a5af0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1a6d10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %jmp T_165.13;
T_165.10 ;
    %vpi_call 4 472 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1a64f0_0, v0000020dba1a5e10_0, v0000020dba1a4e70_0, v0000020dba1a55f0_0, v0000020dba1a5b90_0, v0000020dba1a5af0_0 {0 0 0};
    %load/vec4 v0000020dba1a5e10_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_165.14, 5;
    %load/vec4 v0000020dba1a5e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a5e10_0, 0, 32;
    %load/vec4 v0000020dba1a6590_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1a6590_0, 0, 2;
    %jmp T_165.15;
T_165.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a6d10_0, 0, 1;
    %load/vec4 v0000020dba1a64f0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
T_165.15 ;
    %jmp T_165.13;
T_165.11 ;
    %load/vec4 v0000020dba1a5af0_0;
    %store/vec4 v0000020dba1a5730_0, 0, 32;
    %vpi_call 4 485 "$display", "State: %d | D1_OUT = %h | a = %h ", v0000020dba1a64f0_0, v0000020dba1a5af0_0, v0000020dba1a5730_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %jmp T_165.13;
T_165.13 ;
    %pop/vec4 1;
    %jmp T_165.7;
T_165.3 ;
    %load/vec4 v0000020dba1a66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_165.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_165.17, 6;
    %vpi_call 4 506 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_165.19;
T_165.16 ;
    %load/vec4 v0000020dba1a59b0_0;
    %store/vec4 v0000020dba1a6590_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1a66d0_0, 0, 2;
    %jmp T_165.19;
T_165.17 ;
    %load/vec4 v0000020dba1a55f0_0;
    %store/vec4 v0000020dba1a6f90_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a66d0_0, 0, 2;
    %jmp T_165.19;
T_165.19 ;
    %pop/vec4 1;
    %jmp T_165.7;
T_165.4 ;
    %load/vec4 v0000020dba1a6db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_165.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_165.21, 6;
    %vpi_call 4 522 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_165.23;
T_165.20 ;
    %load/vec4 v0000020dba1a59b0_0;
    %store/vec4 v0000020dba1a6590_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1a6db0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1a5370_0, 0, 1;
    %jmp T_165.23;
T_165.21 ;
    %load/vec4 v0000020dba1a55f0_0;
    %store/vec4 v0000020dba1a6f90_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a6db0_0, 0, 2;
    %jmp T_165.23;
T_165.23 ;
    %pop/vec4 1;
    %jmp T_165.7;
T_165.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a64f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a66d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1a6db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1a5370_0, 0, 1;
    %jmp T_165.7;
T_165.7 ;
    %pop/vec4 1;
T_165.0 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0000020dba1f6cb0;
T_166 ;
    %wait E_0000020dba06b440;
    %load/vec4 v0000020dba1ea6c0_0;
    %load/vec4 v0000020dba1ea760_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0000020dba1eb700_0, 0, 32;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0000020dba1f6e40;
T_167 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eb480_0, 0, 32;
T_167.0 ;
    %load/vec4 v0000020dba1eb480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_167.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v0000020dba1eb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1eb520, 0, 4;
    %load/vec4 v0000020dba1eb480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1eb480_0, 0, 32;
    %jmp T_167.0;
T_167.1 ;
    %end;
    .thread T_167;
    .scope S_0000020dba1f6e40;
T_168 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1e9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eb480_0, 0, 32;
T_168.2 ;
    %load/vec4 v0000020dba1eb480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_168.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020dba1eb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1eb520, 0, 4;
    %load/vec4 v0000020dba1eb480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1eb480_0, 0, 32;
    %jmp T_168.2;
T_168.3 ;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0000020dba1ea1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %load/vec4 v0000020dba1e9d60_0;
    %load/vec4 v0000020dba1e9fe0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dba1eb520, 0, 4;
T_168.4 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0000020dba1f6e40;
T_169 ;
    %wait E_0000020dba06bc00;
    %load/vec4 v0000020dba1ea1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0000020dba1e9fe0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000020dba1eb520, 4;
    %assign/vec4 v0000020dba1ea9e0_0, 0;
T_169.0 ;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0000020dba1d3e80;
T_170 ;
    %wait E_0000020dba06bb80;
    %load/vec4 v0000020dba1e9720_0;
    %pad/u 9;
    %load/vec4 v0000020dba1ea8a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1ea3a0_0, 0, 9;
    %load/vec4 v0000020dba1ea580_0;
    %pad/u 48;
    %load/vec4 v0000020dba1eaf80_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e9860_0, 0, 48;
    %load/vec4 v0000020dba1e9860_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %load/vec4 v0000020dba1e9860_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e9e00_0, 0, 23;
    %load/vec4 v0000020dba1ea3a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1ea3a0_0, 0, 9;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0000020dba1e9860_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e9e00_0, 0, 23;
T_170.1 ;
    %load/vec4 v0000020dba1ea3a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_170.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1eab20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e9e00_0, 0, 23;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0000020dba1ea3a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_170.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1eab20_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e9e00_0, 0, 23;
    %jmp T_170.5;
T_170.4 ;
    %load/vec4 v0000020dba1ea3a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1eab20_0, 0, 8;
T_170.5 ;
T_170.3 ;
    %load/vec4 v0000020dba1eae40_0;
    %load/vec4 v0000020dba1eb840_0;
    %xor;
    %store/vec4 v0000020dba1eb0c0_0, 0, 1;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0000020dba1d3b60;
T_171 ;
    %wait E_0000020dba06ae80;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1e7ec0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_171.0, 4;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1e8a00_0, 0, 1;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1e7ec0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_171.2, 4;
    %load/vec4 v0000020dba1e7ec0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_171.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_171.5, 8;
T_171.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_171.5, 8;
 ; End of false expr.
    %blend;
T_171.5;
    %store/vec4 v0000020dba1e8a00_0, 0, 1;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.6, 8;
    %load/vec4 v0000020dba1e8a00_0;
    %inv;
    %store/vec4 v0000020dba1e8a00_0, 0, 1;
T_171.6 ;
    %jmp T_171.3;
T_171.2 ;
    %load/vec4 v0000020dba1e7ec0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_171.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_171.9, 8;
T_171.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_171.9, 8;
 ; End of false expr.
    %blend;
T_171.9;
    %store/vec4 v0000020dba1e8a00_0, 0, 1;
    %load/vec4 v0000020dba1e7d80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.10, 8;
    %load/vec4 v0000020dba1e8a00_0;
    %inv;
    %store/vec4 v0000020dba1e8a00_0, 0, 1;
T_171.10 ;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0000020dba1d4330;
T_172 ;
    %wait E_0000020dba06a9c0;
    %load/vec4 v0000020dba1e68e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %load/vec4 v0000020dba1e9040_0;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0000020dba1e6e80_0;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0000020dba1e7880_0, 0, 32;
    %load/vec4 v0000020dba1e68e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.2, 8;
    %load/vec4 v0000020dba1e6e80_0;
    %jmp/1 T_172.3, 8;
T_172.2 ; End of true expr.
    %load/vec4 v0000020dba1e9040_0;
    %jmp/0 T_172.3, 8;
 ; End of false expr.
    %blend;
T_172.3;
    %store/vec4 v0000020dba1e72e0_0, 0, 32;
    %load/vec4 v0000020dba1e7f60_0;
    %load/vec4 v0000020dba1e8780_0;
    %sub;
    %store/vec4 v0000020dba1e81e0_0, 0, 8;
    %load/vec4 v0000020dba1e8d20_0;
    %ix/getv 4, v0000020dba1e81e0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1e7060_0, 0, 24;
    %load/vec4 v0000020dba1e8000_0;
    %load/vec4 v0000020dba1e8140_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_172.4, 8;
    %load/vec4 v0000020dba1e8960_0;
    %pad/u 25;
    %load/vec4 v0000020dba1e7060_0;
    %pad/u 25;
    %add;
    %jmp/1 T_172.5, 8;
T_172.4 ; End of true expr.
    %load/vec4 v0000020dba1e8960_0;
    %pad/u 25;
    %load/vec4 v0000020dba1e7060_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_172.5, 8;
 ; End of false expr.
    %blend;
T_172.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1e8dc0_0, 0, 24;
    %store/vec4 v0000020dba1e6ca0_0, 0, 1;
    %load/vec4 v0000020dba1e7f60_0;
    %store/vec4 v0000020dba1e8aa0_0, 0, 8;
    %load/vec4 v0000020dba1e6ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.6, 8;
    %load/vec4 v0000020dba1e8dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1e8dc0_0, 0, 24;
    %load/vec4 v0000020dba1e8aa0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_172.8, 8;
    %load/vec4 v0000020dba1e8aa0_0;
    %addi 1, 0, 8;
    %jmp/1 T_172.9, 8;
T_172.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_172.9, 8;
 ; End of false expr.
    %blend;
T_172.9;
    %store/vec4 v0000020dba1e8aa0_0, 0, 8;
    %jmp T_172.7;
T_172.6 ;
    %load/vec4 v0000020dba1e8dc0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_172.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1e8dc0_0, 0, 24;
    %jmp T_172.11;
T_172.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e8320_0, 0, 32;
T_172.12 ;
    %load/vec4 v0000020dba1e8dc0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_172.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1e8aa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_172.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.14, 9;
    %load/vec4 v0000020dba1e8320_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_172.14;
    %flag_set/vec4 8;
    %jmp/0xz T_172.13, 8;
    %load/vec4 v0000020dba1e8dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1e8dc0_0, 0, 24;
    %load/vec4 v0000020dba1e8aa0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1e8aa0_0, 0, 8;
    %load/vec4 v0000020dba1e8320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e8320_0, 0, 32;
    %jmp T_172.12;
T_172.13 ;
T_172.11 ;
T_172.7 ;
    %load/vec4 v0000020dba1e8000_0;
    %load/vec4 v0000020dba1e8aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1e8dc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1e6980_0, 0, 32;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0000020dba1d44c0;
T_173 ;
    %wait E_0000020dba06af40;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1e79c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_173.0, 4;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1e7380_0, 0, 1;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1e79c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_173.2, 4;
    %load/vec4 v0000020dba1e79c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_173.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_173.5, 8;
T_173.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_173.5, 8;
 ; End of false expr.
    %blend;
T_173.5;
    %store/vec4 v0000020dba1e7380_0, 0, 1;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.6, 8;
    %load/vec4 v0000020dba1e7380_0;
    %inv;
    %store/vec4 v0000020dba1e7380_0, 0, 1;
T_173.6 ;
    %jmp T_173.3;
T_173.2 ;
    %load/vec4 v0000020dba1e79c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_173.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_173.9, 8;
T_173.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_173.9, 8;
 ; End of false expr.
    %blend;
T_173.9;
    %store/vec4 v0000020dba1e7380_0, 0, 1;
    %load/vec4 v0000020dba1e6d40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.10, 8;
    %load/vec4 v0000020dba1e7380_0;
    %inv;
    %store/vec4 v0000020dba1e7380_0, 0, 1;
T_173.10 ;
T_173.3 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0000020dba1d3cf0;
T_174 ;
    %wait E_0000020dba06aac0;
    %load/vec4 v0000020dba1ea300_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %load/vec4 v0000020dba1e6de0_0;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0000020dba1e7100_0;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0000020dba1e6fc0_0, 0, 32;
    %load/vec4 v0000020dba1ea300_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.2, 8;
    %load/vec4 v0000020dba1e7100_0;
    %jmp/1 T_174.3, 8;
T_174.2 ; End of true expr.
    %load/vec4 v0000020dba1e6de0_0;
    %jmp/0 T_174.3, 8;
 ; End of false expr.
    %blend;
T_174.3;
    %store/vec4 v0000020dba1e77e0_0, 0, 32;
    %load/vec4 v0000020dba1e83c0_0;
    %load/vec4 v0000020dba1e71a0_0;
    %sub;
    %store/vec4 v0000020dba1ea440_0, 0, 8;
    %load/vec4 v0000020dba1e74c0_0;
    %ix/getv 4, v0000020dba1ea440_0;
    %shiftr 4;
    %store/vec4 v0000020dba1e7560_0, 0, 24;
    %load/vec4 v0000020dba1e7420_0;
    %load/vec4 v0000020dba1e76a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_174.4, 8;
    %load/vec4 v0000020dba1e6f20_0;
    %pad/u 25;
    %load/vec4 v0000020dba1e7560_0;
    %pad/u 25;
    %add;
    %jmp/1 T_174.5, 8;
T_174.4 ; End of true expr.
    %load/vec4 v0000020dba1e6f20_0;
    %pad/u 25;
    %load/vec4 v0000020dba1e7560_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_174.5, 8;
 ; End of false expr.
    %blend;
T_174.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1e97c0_0, 0, 24;
    %store/vec4 v0000020dba1e95e0_0, 0, 1;
    %load/vec4 v0000020dba1e83c0_0;
    %store/vec4 v0000020dba1e9680_0, 0, 8;
    %load/vec4 v0000020dba1e95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.6, 8;
    %load/vec4 v0000020dba1e97c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1e97c0_0, 0, 24;
    %load/vec4 v0000020dba1e9680_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_174.8, 8;
    %load/vec4 v0000020dba1e9680_0;
    %addi 1, 0, 8;
    %jmp/1 T_174.9, 8;
T_174.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_174.9, 8;
 ; End of false expr.
    %blend;
T_174.9;
    %store/vec4 v0000020dba1e9680_0, 0, 8;
    %jmp T_174.7;
T_174.6 ;
    %load/vec4 v0000020dba1e97c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_174.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1e97c0_0, 0, 24;
    %jmp T_174.11;
T_174.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eb160_0, 0, 32;
T_174.12 ;
    %load/vec4 v0000020dba1e97c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_174.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1e9680_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_174.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_174.14, 9;
    %load/vec4 v0000020dba1eb160_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_174.14;
    %flag_set/vec4 8;
    %jmp/0xz T_174.13, 8;
    %load/vec4 v0000020dba1e97c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1e97c0_0, 0, 24;
    %load/vec4 v0000020dba1e9680_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1e9680_0, 0, 8;
    %load/vec4 v0000020dba1eb160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1eb160_0, 0, 32;
    %jmp T_174.12;
T_174.13 ;
T_174.11 ;
T_174.7 ;
    %load/vec4 v0000020dba1e7420_0;
    %load/vec4 v0000020dba1e9680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1e97c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1eada0_0, 0, 32;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0000020dba1d41a0;
T_175 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9a40_0, 0, 32;
    %end;
    .thread T_175;
    .scope S_0000020dba1d41a0;
T_176 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1eac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eabc0_0, 0, 32;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0000020dba1e9b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0000020dba1e9a40_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_176.4, 5;
    %load/vec4 v0000020dba1ea620_0;
    %store/vec4 v0000020dba1e9c20_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba1e9a40_0, v0000020dba1e99a0_0, v0000020dba1ea620_0, v0000020dba1e9c20_0, v0000020dba1e9900_0 {0 0 0};
    %load/vec4 v0000020dba1e9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e9a40_0, 0, 32;
    %jmp T_176.5;
T_176.4 ;
    %load/vec4 v0000020dba1e9a40_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_176.6, 4;
    %load/vec4 v0000020dba1e9900_0;
    %store/vec4 v0000020dba1eabc0_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba1e9a40_0, v0000020dba1e9c20_0, v0000020dba1e9ae0_0, v0000020dba1eabc0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e9a40_0, 0, 32;
T_176.6 ;
T_176.5 ;
T_176.2 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0000020dba1d3070;
T_177 ;
    %wait E_0000020dba06a5c0;
    %load/vec4 v0000020dba1e2600_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e29c0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e5580_0, 0, 9;
    %load/vec4 v0000020dba1e2740_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e58a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e5b20_0, 0, 48;
    %load/vec4 v0000020dba1e5b20_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %load/vec4 v0000020dba1e5b20_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e6020_0, 0, 23;
    %load/vec4 v0000020dba1e5580_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e5580_0, 0, 9;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0000020dba1e5b20_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e6020_0, 0, 23;
T_177.1 ;
    %load/vec4 v0000020dba1e5580_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_177.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e5440_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e6020_0, 0, 23;
    %jmp T_177.3;
T_177.2 ;
    %load/vec4 v0000020dba1e5580_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_177.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e5440_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e6020_0, 0, 23;
    %jmp T_177.5;
T_177.4 ;
    %load/vec4 v0000020dba1e5580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e5440_0, 0, 8;
T_177.5 ;
T_177.3 ;
    %load/vec4 v0000020dba1e2880_0;
    %load/vec4 v0000020dba1e49a0_0;
    %xor;
    %store/vec4 v0000020dba1e4900_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0000020dba1ae050;
T_178 ;
    %wait E_0000020dba06b180;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba19f6f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_178.0, 4;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba19e2f0_0, 0, 1;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba19f6f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_178.2, 4;
    %load/vec4 v0000020dba19f6f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_178.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_178.5, 8;
T_178.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_178.5, 8;
 ; End of false expr.
    %blend;
T_178.5;
    %store/vec4 v0000020dba19e2f0_0, 0, 1;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.6, 8;
    %load/vec4 v0000020dba19e2f0_0;
    %inv;
    %store/vec4 v0000020dba19e2f0_0, 0, 1;
T_178.6 ;
    %jmp T_178.3;
T_178.2 ;
    %load/vec4 v0000020dba19f6f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_178.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_178.9, 8;
T_178.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_178.9, 8;
 ; End of false expr.
    %blend;
T_178.9;
    %store/vec4 v0000020dba19e2f0_0, 0, 1;
    %load/vec4 v0000020dba19d170_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.10, 8;
    %load/vec4 v0000020dba19e2f0_0;
    %inv;
    %store/vec4 v0000020dba19e2f0_0, 0, 1;
T_178.10 ;
T_178.3 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0000020dba1ae500;
T_179 ;
    %wait E_0000020dba06b0c0;
    %load/vec4 v0000020dba19eb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %load/vec4 v0000020dba19dcb0_0;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0000020dba19dd50_0;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0000020dba19e750_0, 0, 32;
    %load/vec4 v0000020dba19eb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.2, 8;
    %load/vec4 v0000020dba19dd50_0;
    %jmp/1 T_179.3, 8;
T_179.2 ; End of true expr.
    %load/vec4 v0000020dba19dcb0_0;
    %jmp/0 T_179.3, 8;
 ; End of false expr.
    %blend;
T_179.3;
    %store/vec4 v0000020dba19f650_0, 0, 32;
    %load/vec4 v0000020dba19e570_0;
    %load/vec4 v0000020dba19e7f0_0;
    %sub;
    %store/vec4 v0000020dba19ecf0_0, 0, 8;
    %load/vec4 v0000020dba19d8f0_0;
    %ix/getv 4, v0000020dba19ecf0_0;
    %shiftr 4;
    %store/vec4 v0000020dba19d990_0, 0, 24;
    %load/vec4 v0000020dba19e610_0;
    %load/vec4 v0000020dba19df30_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_179.4, 8;
    %load/vec4 v0000020dba19ddf0_0;
    %pad/u 25;
    %load/vec4 v0000020dba19d990_0;
    %pad/u 25;
    %add;
    %jmp/1 T_179.5, 8;
T_179.4 ; End of true expr.
    %load/vec4 v0000020dba19ddf0_0;
    %pad/u 25;
    %load/vec4 v0000020dba19d990_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_179.5, 8;
 ; End of false expr.
    %blend;
T_179.5;
    %split/vec4 24;
    %store/vec4 v0000020dba19e110_0, 0, 24;
    %store/vec4 v0000020dba19ea70_0, 0, 1;
    %load/vec4 v0000020dba19e570_0;
    %store/vec4 v0000020dba19e070_0, 0, 8;
    %load/vec4 v0000020dba19ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v0000020dba19e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba19e110_0, 0, 24;
    %load/vec4 v0000020dba19e070_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_179.8, 8;
    %load/vec4 v0000020dba19e070_0;
    %addi 1, 0, 8;
    %jmp/1 T_179.9, 8;
T_179.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_179.9, 8;
 ; End of false expr.
    %blend;
T_179.9;
    %store/vec4 v0000020dba19e070_0, 0, 8;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0000020dba19e110_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_179.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba19e110_0, 0, 24;
    %jmp T_179.11;
T_179.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19ed90_0, 0, 32;
T_179.12 ;
    %load/vec4 v0000020dba19e110_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_179.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba19e070_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.14, 9;
    %load/vec4 v0000020dba19ed90_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_179.14;
    %flag_set/vec4 8;
    %jmp/0xz T_179.13, 8;
    %load/vec4 v0000020dba19e110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba19e110_0, 0, 24;
    %load/vec4 v0000020dba19e070_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba19e070_0, 0, 8;
    %load/vec4 v0000020dba19ed90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba19ed90_0, 0, 32;
    %jmp T_179.12;
T_179.13 ;
T_179.11 ;
T_179.7 ;
    %load/vec4 v0000020dba19e610_0;
    %load/vec4 v0000020dba19e070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba19e110_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba19eed0_0, 0, 32;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0000020dba1d3520;
T_180 ;
    %wait E_0000020dba06ad40;
    %load/vec4 v0000020dba1e5d00_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e62a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e5120_0, 0, 9;
    %load/vec4 v0000020dba1e53a0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e4860_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e4a40_0, 0, 48;
    %load/vec4 v0000020dba1e4a40_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %load/vec4 v0000020dba1e4a40_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e5da0_0, 0, 23;
    %load/vec4 v0000020dba1e5120_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e5120_0, 0, 9;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0000020dba1e4a40_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e5da0_0, 0, 23;
T_180.1 ;
    %load/vec4 v0000020dba1e5120_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_180.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e6520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e5da0_0, 0, 23;
    %jmp T_180.3;
T_180.2 ;
    %load/vec4 v0000020dba1e5120_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_180.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e6520_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e5da0_0, 0, 23;
    %jmp T_180.5;
T_180.4 ;
    %load/vec4 v0000020dba1e5120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e6520_0, 0, 8;
T_180.5 ;
T_180.3 ;
    %load/vec4 v0000020dba1e5260_0;
    %load/vec4 v0000020dba1e45e0_0;
    %xor;
    %store/vec4 v0000020dba1e5c60_0, 0, 1;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0000020dba1d4b00;
T_181 ;
    %wait E_0000020dba06b000;
    %load/vec4 v0000020dba1dfae0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e0d00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1df860_0, 0, 9;
    %load/vec4 v0000020dba1e17a0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e1840_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1df680_0, 0, 48;
    %load/vec4 v0000020dba1df680_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %load/vec4 v0000020dba1df680_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e0080_0, 0, 23;
    %load/vec4 v0000020dba1df860_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1df860_0, 0, 9;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0000020dba1df680_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e0080_0, 0, 23;
T_181.1 ;
    %load/vec4 v0000020dba1df860_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_181.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e0440_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e0080_0, 0, 23;
    %jmp T_181.3;
T_181.2 ;
    %load/vec4 v0000020dba1df860_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_181.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e0440_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e0080_0, 0, 23;
    %jmp T_181.5;
T_181.4 ;
    %load/vec4 v0000020dba1df860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e0440_0, 0, 8;
T_181.5 ;
T_181.3 ;
    %load/vec4 v0000020dba1e03a0_0;
    %load/vec4 v0000020dba1df5e0_0;
    %xor;
    %store/vec4 v0000020dba1dff40_0, 0, 1;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0000020dba1d4970;
T_182 ;
    %wait E_0000020dba06b140;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1ddce0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_182.0, 4;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1deaa0_0, 0, 1;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1ddce0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_182.2, 4;
    %load/vec4 v0000020dba1ddce0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_182.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_182.5, 8;
T_182.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_182.5, 8;
 ; End of false expr.
    %blend;
T_182.5;
    %store/vec4 v0000020dba1deaa0_0, 0, 1;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.6, 8;
    %load/vec4 v0000020dba1deaa0_0;
    %inv;
    %store/vec4 v0000020dba1deaa0_0, 0, 1;
T_182.6 ;
    %jmp T_182.3;
T_182.2 ;
    %load/vec4 v0000020dba1ddce0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_182.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_182.9, 8;
T_182.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_182.9, 8;
 ; End of false expr.
    %blend;
T_182.9;
    %store/vec4 v0000020dba1deaa0_0, 0, 1;
    %load/vec4 v0000020dba1dcde0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.10, 8;
    %load/vec4 v0000020dba1deaa0_0;
    %inv;
    %store/vec4 v0000020dba1deaa0_0, 0, 1;
T_182.10 ;
T_182.3 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0000020dba1d3840;
T_183 ;
    %wait E_0000020dba06a880;
    %load/vec4 v0000020dba1de320_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %load/vec4 v0000020dba1dce80_0;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0000020dba1dcf20_0;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0000020dba1de8c0_0, 0, 32;
    %load/vec4 v0000020dba1de320_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.2, 8;
    %load/vec4 v0000020dba1dcf20_0;
    %jmp/1 T_183.3, 8;
T_183.2 ; End of true expr.
    %load/vec4 v0000020dba1dce80_0;
    %jmp/0 T_183.3, 8;
 ; End of false expr.
    %blend;
T_183.3;
    %store/vec4 v0000020dba1debe0_0, 0, 32;
    %load/vec4 v0000020dba1df040_0;
    %load/vec4 v0000020dba1dcfc0_0;
    %sub;
    %store/vec4 v0000020dba1dd2e0_0, 0, 8;
    %load/vec4 v0000020dba1dd100_0;
    %ix/getv 4, v0000020dba1dd2e0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1dee60_0, 0, 24;
    %load/vec4 v0000020dba1dde20_0;
    %load/vec4 v0000020dba1deb40_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_183.4, 8;
    %load/vec4 v0000020dba1de500_0;
    %pad/u 25;
    %load/vec4 v0000020dba1dee60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_183.5, 8;
T_183.4 ; End of true expr.
    %load/vec4 v0000020dba1de500_0;
    %pad/u 25;
    %load/vec4 v0000020dba1dee60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_183.5, 8;
 ; End of false expr.
    %blend;
T_183.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1dcac0_0, 0, 24;
    %store/vec4 v0000020dba1dd240_0, 0, 1;
    %load/vec4 v0000020dba1df040_0;
    %store/vec4 v0000020dba1dd1a0_0, 0, 8;
    %load/vec4 v0000020dba1dd240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.6, 8;
    %load/vec4 v0000020dba1dcac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1dcac0_0, 0, 24;
    %load/vec4 v0000020dba1dd1a0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_183.8, 8;
    %load/vec4 v0000020dba1dd1a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_183.9, 8;
T_183.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_183.9, 8;
 ; End of false expr.
    %blend;
T_183.9;
    %store/vec4 v0000020dba1dd1a0_0, 0, 8;
    %jmp T_183.7;
T_183.6 ;
    %load/vec4 v0000020dba1dcac0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_183.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1dcac0_0, 0, 24;
    %jmp T_183.11;
T_183.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1dd380_0, 0, 32;
T_183.12 ;
    %load/vec4 v0000020dba1dcac0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_183.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1dd1a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_183.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_183.14, 9;
    %load/vec4 v0000020dba1dd380_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_183.14;
    %flag_set/vec4 8;
    %jmp/0xz T_183.13, 8;
    %load/vec4 v0000020dba1dcac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1dcac0_0, 0, 24;
    %load/vec4 v0000020dba1dd1a0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1dd1a0_0, 0, 8;
    %load/vec4 v0000020dba1dd380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1dd380_0, 0, 32;
    %jmp T_183.12;
T_183.13 ;
T_183.11 ;
T_183.7 ;
    %load/vec4 v0000020dba1dde20_0;
    %load/vec4 v0000020dba1dd1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1dcac0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1de3c0_0, 0, 32;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0000020dba1d4010;
T_184 ;
    %wait E_0000020dba06a280;
    %load/vec4 v0000020dba1df540_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e04e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e0580_0, 0, 9;
    %load/vec4 v0000020dba1df0e0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e06c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1df9a0_0, 0, 48;
    %load/vec4 v0000020dba1df9a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0000020dba1df9a0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e0bc0_0, 0, 23;
    %load/vec4 v0000020dba1e0580_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e0580_0, 0, 9;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0000020dba1df9a0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e0bc0_0, 0, 23;
T_184.1 ;
    %load/vec4 v0000020dba1e0580_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_184.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e13e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e0bc0_0, 0, 23;
    %jmp T_184.3;
T_184.2 ;
    %load/vec4 v0000020dba1e0580_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_184.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e13e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e0bc0_0, 0, 23;
    %jmp T_184.5;
T_184.4 ;
    %load/vec4 v0000020dba1e0580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e13e0_0, 0, 8;
T_184.5 ;
T_184.3 ;
    %load/vec4 v0000020dba1df220_0;
    %load/vec4 v0000020dba1e1340_0;
    %xor;
    %store/vec4 v0000020dba1e0e40_0, 0, 1;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_0000020dba1d4e20;
T_185 ;
    %wait E_0000020dba06ad80;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1dd560_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_185.0, 4;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1dd420_0, 0, 1;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1dd560_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_185.2, 4;
    %load/vec4 v0000020dba1dd560_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_185.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %store/vec4 v0000020dba1dd420_0, 0, 1;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0000020dba1dd420_0;
    %inv;
    %store/vec4 v0000020dba1dd420_0, 0, 1;
T_185.6 ;
    %jmp T_185.3;
T_185.2 ;
    %load/vec4 v0000020dba1dd560_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_185.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_185.9, 8;
T_185.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_185.9, 8;
 ; End of false expr.
    %blend;
T_185.9;
    %store/vec4 v0000020dba1dd420_0, 0, 1;
    %load/vec4 v0000020dba1dc8e0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.10, 8;
    %load/vec4 v0000020dba1dd420_0;
    %inv;
    %store/vec4 v0000020dba1dd420_0, 0, 1;
T_185.10 ;
T_185.3 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0000020dba1d4c90;
T_186 ;
    %wait E_0000020dba06ab80;
    %load/vec4 v0000020dba1dffe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %load/vec4 v0000020dba1dd6a0_0;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0000020dba1dcb60_0;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0000020dba1dd880_0, 0, 32;
    %load/vec4 v0000020dba1dffe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.2, 8;
    %load/vec4 v0000020dba1dcb60_0;
    %jmp/1 T_186.3, 8;
T_186.2 ; End of true expr.
    %load/vec4 v0000020dba1dd6a0_0;
    %jmp/0 T_186.3, 8;
 ; End of false expr.
    %blend;
T_186.3;
    %store/vec4 v0000020dba1df4a0_0, 0, 32;
    %load/vec4 v0000020dba1dd4c0_0;
    %load/vec4 v0000020dba1dd920_0;
    %sub;
    %store/vec4 v0000020dba1e0940_0, 0, 8;
    %load/vec4 v0000020dba1dd9c0_0;
    %ix/getv 4, v0000020dba1e0940_0;
    %shiftr 4;
    %store/vec4 v0000020dba1ddb00_0, 0, 24;
    %load/vec4 v0000020dba1dd7e0_0;
    %load/vec4 v0000020dba1dda60_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_186.4, 8;
    %load/vec4 v0000020dba1dd740_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ddb00_0;
    %pad/u 25;
    %add;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %load/vec4 v0000020dba1dd740_0;
    %pad/u 25;
    %load/vec4 v0000020dba1ddb00_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1e08a0_0, 0, 24;
    %store/vec4 v0000020dba1e0800_0, 0, 1;
    %load/vec4 v0000020dba1dd4c0_0;
    %store/vec4 v0000020dba1e0300_0, 0, 8;
    %load/vec4 v0000020dba1e0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0000020dba1e08a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1e08a0_0, 0, 24;
    %load/vec4 v0000020dba1e0300_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_186.8, 8;
    %load/vec4 v0000020dba1e0300_0;
    %addi 1, 0, 8;
    %jmp/1 T_186.9, 8;
T_186.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_186.9, 8;
 ; End of false expr.
    %blend;
T_186.9;
    %store/vec4 v0000020dba1e0300_0, 0, 8;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0000020dba1e08a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_186.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1e08a0_0, 0, 24;
    %jmp T_186.11;
T_186.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e0260_0, 0, 32;
T_186.12 ;
    %load/vec4 v0000020dba1e08a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_186.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1e0300_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_186.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_186.14, 9;
    %load/vec4 v0000020dba1e0260_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_186.14;
    %flag_set/vec4 8;
    %jmp/0xz T_186.13, 8;
    %load/vec4 v0000020dba1e08a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1e08a0_0, 0, 24;
    %load/vec4 v0000020dba1e0300_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1e0300_0, 0, 8;
    %load/vec4 v0000020dba1e0260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e0260_0, 0, 32;
    %jmp T_186.12;
T_186.13 ;
T_186.11 ;
T_186.7 ;
    %load/vec4 v0000020dba1dd7e0_0;
    %load/vec4 v0000020dba1e0300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1e08a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1e1700_0, 0, 32;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0000020dba1d4650;
T_187 ;
    %wait E_0000020dba06ac40;
    %load/vec4 v0000020dba1e0620_0;
    %pad/u 9;
    %load/vec4 v0000020dba1dfd60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1df400_0, 0, 9;
    %load/vec4 v0000020dba1e1160_0;
    %pad/u 48;
    %load/vec4 v0000020dba1dfea0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e31e0_0, 0, 48;
    %load/vec4 v0000020dba1e31e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0000020dba1e31e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1df2c0_0, 0, 23;
    %load/vec4 v0000020dba1df400_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1df400_0, 0, 9;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0000020dba1e31e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1df2c0_0, 0, 23;
T_187.1 ;
    %load/vec4 v0000020dba1df400_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_187.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e01c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1df2c0_0, 0, 23;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v0000020dba1df400_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_187.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e01c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1df2c0_0, 0, 23;
    %jmp T_187.5;
T_187.4 ;
    %load/vec4 v0000020dba1df400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e01c0_0, 0, 8;
T_187.5 ;
T_187.3 ;
    %load/vec4 v0000020dba1e1520_0;
    %load/vec4 v0000020dba1e15c0_0;
    %xor;
    %store/vec4 v0000020dba1df360_0, 0, 1;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_0000020dba1d47e0;
T_188 ;
    %wait E_0000020dba06a440;
    %load/vec4 v0000020dba1e3c80_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e2ec0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e1f20_0, 0, 9;
    %load/vec4 v0000020dba1e3640_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e2ba0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e3fa0_0, 0, 48;
    %load/vec4 v0000020dba1e3fa0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %load/vec4 v0000020dba1e3fa0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e3d20_0, 0, 23;
    %load/vec4 v0000020dba1e1f20_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e1f20_0, 0, 9;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0000020dba1e3fa0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e3d20_0, 0, 23;
T_188.1 ;
    %load/vec4 v0000020dba1e1f20_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_188.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e3be0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e3d20_0, 0, 23;
    %jmp T_188.3;
T_188.2 ;
    %load/vec4 v0000020dba1e1f20_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_188.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e3be0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e3d20_0, 0, 23;
    %jmp T_188.5;
T_188.4 ;
    %load/vec4 v0000020dba1e1f20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e3be0_0, 0, 8;
T_188.5 ;
T_188.3 ;
    %load/vec4 v0000020dba1e1b60_0;
    %load/vec4 v0000020dba1e3460_0;
    %xor;
    %store/vec4 v0000020dba1e3f00_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0000020dba1d3390;
T_189 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e24c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e2560_0, 0, 32;
    %end;
    .thread T_189;
    .scope S_0000020dba1d3390;
T_190 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1e3dc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_190.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e2560_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e24c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0000020dba1e21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0000020dba1e2ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_190.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_190.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_190.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %jmp T_190.8;
T_190.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e24c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
    %jmp T_190.8;
T_190.5 ;
    %load/vec4 v0000020dba1e2380_0;
    %store/vec4 v0000020dba1e3820_0, 0, 32;
    %load/vec4 v0000020dba1e2ce0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %load/vec4 v0000020dba1e1a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
    %jmp T_190.8;
T_190.6 ;
    %load/vec4 v0000020dba1e24c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_190.9, 5;
    %load/vec4 v0000020dba1e27e0_0;
    %store/vec4 v0000020dba1e3820_0, 0, 32;
    %load/vec4 v0000020dba1e1a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
    %jmp T_190.10;
T_190.9 ;
    %load/vec4 v0000020dba1e3780_0;
    %store/vec4 v0000020dba1e2560_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e2ce0_0, 0, 3;
    %load/vec4 v0000020dba1e1a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e1a20_0, 0, 32;
T_190.10 ;
    %load/vec4 v0000020dba1e24c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e24c0_0, 0, 32;
    %jmp T_190.8;
T_190.8 ;
    %pop/vec4 1;
T_190.2 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0000020dba1d3200;
T_191 ;
    %wait E_0000020dba06a600;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba19f0b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_191.0, 4;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba19d210_0, 0, 1;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba19f0b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_191.2, 4;
    %load/vec4 v0000020dba19f0b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_191.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %store/vec4 v0000020dba19d210_0, 0, 1;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %load/vec4 v0000020dba19d210_0;
    %inv;
    %store/vec4 v0000020dba19d210_0, 0, 1;
T_191.6 ;
    %jmp T_191.3;
T_191.2 ;
    %load/vec4 v0000020dba19f0b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_191.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_191.9, 8;
T_191.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_191.9, 8;
 ; End of false expr.
    %blend;
T_191.9;
    %store/vec4 v0000020dba19d210_0, 0, 1;
    %load/vec4 v0000020dba19f010_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.10, 8;
    %load/vec4 v0000020dba19d210_0;
    %inv;
    %store/vec4 v0000020dba19d210_0, 0, 1;
T_191.10 ;
T_191.3 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0000020dba1ae370;
T_192 ;
    %wait E_0000020dba06a380;
    %load/vec4 v0000020dba1de960_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %load/vec4 v0000020dba19d350_0;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0000020dba1ddba0_0;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0000020dba1ddf60_0, 0, 32;
    %load/vec4 v0000020dba1de960_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.2, 8;
    %load/vec4 v0000020dba1ddba0_0;
    %jmp/1 T_192.3, 8;
T_192.2 ; End of true expr.
    %load/vec4 v0000020dba19d350_0;
    %jmp/0 T_192.3, 8;
 ; End of false expr.
    %blend;
T_192.3;
    %store/vec4 v0000020dba1dea00_0, 0, 32;
    %load/vec4 v0000020dba19d3f0_0;
    %load/vec4 v0000020dba1ded20_0;
    %sub;
    %store/vec4 v0000020dba1ddc40_0, 0, 8;
    %load/vec4 v0000020dba1dd060_0;
    %ix/getv 4, v0000020dba1ddc40_0;
    %shiftr 4;
    %store/vec4 v0000020dba1dcd40_0, 0, 24;
    %load/vec4 v0000020dba19d5d0_0;
    %load/vec4 v0000020dba1de1e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_192.4, 8;
    %load/vec4 v0000020dba19d490_0;
    %pad/u 25;
    %load/vec4 v0000020dba1dcd40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_192.5, 8;
T_192.4 ; End of true expr.
    %load/vec4 v0000020dba19d490_0;
    %pad/u 25;
    %load/vec4 v0000020dba1dcd40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_192.5, 8;
 ; End of false expr.
    %blend;
T_192.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1de820_0, 0, 24;
    %store/vec4 v0000020dba1de000_0, 0, 1;
    %load/vec4 v0000020dba19d3f0_0;
    %store/vec4 v0000020dba1dedc0_0, 0, 8;
    %load/vec4 v0000020dba1de000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v0000020dba1de820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1de820_0, 0, 24;
    %load/vec4 v0000020dba1dedc0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_192.8, 8;
    %load/vec4 v0000020dba1dedc0_0;
    %addi 1, 0, 8;
    %jmp/1 T_192.9, 8;
T_192.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_192.9, 8;
 ; End of false expr.
    %blend;
T_192.9;
    %store/vec4 v0000020dba1dedc0_0, 0, 8;
    %jmp T_192.7;
T_192.6 ;
    %load/vec4 v0000020dba1de820_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_192.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1de820_0, 0, 24;
    %jmp T_192.11;
T_192.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1de460_0, 0, 32;
T_192.12 ;
    %load/vec4 v0000020dba1de820_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_192.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1dedc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_192.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_192.14, 9;
    %load/vec4 v0000020dba1de460_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_192.14;
    %flag_set/vec4 8;
    %jmp/0xz T_192.13, 8;
    %load/vec4 v0000020dba1de820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1de820_0, 0, 24;
    %load/vec4 v0000020dba1dedc0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1dedc0_0, 0, 8;
    %load/vec4 v0000020dba1de460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1de460_0, 0, 32;
    %jmp T_192.12;
T_192.13 ;
T_192.11 ;
T_192.7 ;
    %load/vec4 v0000020dba19d5d0_0;
    %load/vec4 v0000020dba1dedc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1de820_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1ddec0_0, 0, 32;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0000020dba1adba0;
T_193 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e5a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e67a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e4f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e60c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e4fe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e65c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e5ee0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e5f80_0, 0, 32;
    %end;
    .thread T_193;
    .scope S_0000020dba1adba0;
T_194 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1e63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e5a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e67a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e4f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e60c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e4fe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e65c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e5ee0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e5f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e4ae0_0, 0, 32;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0000020dba1e6160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_194.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_194.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_194.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_194.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_194.6, 6;
    %vpi_call 5 472 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %jmp T_194.8;
T_194.2 ;
    %vpi_call 5 383 "$display", "State %d: A = %h ", v0000020dba1e6160_0, v0000020dba1e4680_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e60c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e4fe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e65c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e5ee0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e5f80_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1e67a0_0, 0, 32;
    %jmp T_194.8;
T_194.3 ;
    %load/vec4 v0000020dba1e6340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %vpi_call 5 397 "$display", "State: %d Clock: %d", v0000020dba1e6160_0, v0000020dba1e6340_0 {0 0 0};
    %vpi_call 5 398 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba1e6160_0, v0000020dba1e4680_0, v0000020dba1e65c0_0, v0000020dba1e56c0_0 {0 0 0};
    %vpi_call 5 399 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba1e6160_0, 32'b00111111100000000000000000000000, v0000020dba1e5ee0_0, v0000020dba1e5bc0_0 {0 0 0};
    %vpi_call 5 400 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba1e6160_0, v0000020dba1e5bc0_0, v0000020dba1e5f80_0, v0000020dba1e5760_0 {0 0 0};
    %vpi_call 5 401 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba1e6160_0, v0000020dba1e56c0_0, v0000020dba1e5760_0, v0000020dba1e5e40_0 {0 0 0};
    %vpi_call 5 402 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba1e6160_0, v0000020dba1e5e40_0, v0000020dba1e67a0_0, v0000020dba1e4ea0_0 {0 0 0};
    %load/vec4 v0000020dba1e6160_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1e5a80_0, 0, 1;
    %jmp T_194.8;
T_194.4 ;
    %vpi_call 5 413 "$display", "clock: %d\012", v0000020dba1e6340_0 {0 0 0};
    %vpi_call 5 414 "$display", "DEBUG: index_fatorial = %d, ITER = %d", v0000020dba1e60c0_0, P_0000020dba06abc0 {0 0 0};
    %load/vec4 v0000020dba1e60c0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_194.9, 5;
    %vpi_call 5 416 "$display", "DEBUG: index_fatorial <= ITER, continuing loop" {0 0 0};
    %load/vec4 v0000020dba1e4fe0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_194.11, 5;
    %vpi_call 5 420 "$display", "index_division: %d\012", v0000020dba1e4fe0_0 {0 0 0};
    %load/vec4 v0000020dba1e6340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %load/vec4 v0000020dba1e4fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e4fe0_0, 0, 32;
    %jmp T_194.12;
T_194.11 ;
    %vpi_call 5 425 "$display", "DEBUG: index_division >= ITER*2, incrementing index_fatorial" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e5a80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1e4fe0_0, 0, 32;
    %load/vec4 v0000020dba1e60c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e60c0_0, 0, 32;
    %vpi_call 5 435 "$display", "DEBUG: index_fatorial incremented to %d", v0000020dba1e60c0_0 {0 0 0};
    %load/vec4 v0000020dba1e6340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %load/vec4 v0000020dba1e6160_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
T_194.12 ;
    %jmp T_194.10;
T_194.9 ;
    %vpi_call 5 441 "$display", "DEBUG: index_fatorial > ITER, computation complete!" {0 0 0};
    %load/vec4 v0000020dba1e6340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1e6340_0, 0, 32;
    %load/vec4 v0000020dba1e4ea0_0;
    %store/vec4 v0000020dba1e4ae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1e4f40_0, 0, 1;
    %load/vec4 v0000020dba1e6340_0;
    %addi 1, 0, 32;
    %vpi_call 5 445 "$display", "State %d: clk = %d", v0000020dba1e6160_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
T_194.10 ;
    %jmp T_194.8;
T_194.5 ;
    %load/vec4 v0000020dba1e56c0_0;
    %store/vec4 v0000020dba1e65c0_0, 0, 32;
    %load/vec4 v0000020dba1e5bc0_0;
    %store/vec4 v0000020dba1e5ee0_0, 0, 32;
    %load/vec4 v0000020dba1e5760_0;
    %store/vec4 v0000020dba1e5f80_0, 0, 32;
    %load/vec4 v0000020dba1e4ea0_0;
    %store/vec4 v0000020dba1e67a0_0, 0, 32;
    %vpi_call 5 456 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000020dba1e6160_0, v0000020dba1e4680_0, v0000020dba1e65c0_0, v0000020dba1e56c0_0 {0 0 0};
    %vpi_call 5 457 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000020dba1e6160_0, 32'b00111111100000000000000000000000, v0000020dba1e5ee0_0, v0000020dba1e5bc0_0 {0 0 0};
    %vpi_call 5 458 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000020dba1e6160_0, v0000020dba1e5bc0_0, v0000020dba1e5f80_0, v0000020dba1e5760_0 {0 0 0};
    %vpi_call 5 459 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000020dba1e6160_0, v0000020dba1e56c0_0, v0000020dba1e5760_0, v0000020dba1e5e40_0 {0 0 0};
    %vpi_call 5 460 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000020dba1e6160_0, v0000020dba1e5e40_0, v0000020dba1e67a0_0, v0000020dba1e4ea0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba1e6160_0, 0, 3;
    %jmp T_194.8;
T_194.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e4f40_0, 0, 1;
    %jmp T_194.8;
T_194.8 ;
    %pop/vec4 1;
    %load/vec4 v0000020dba1e4f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_194.15, 9;
    %load/vec4 v0000020dba1e6160_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_194.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1e4f40_0, 0, 1;
T_194.13 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0000020dba1ae820;
T_195 ;
    %wait E_0000020dba06a140;
    %load/vec4 v0000020dba1aa370_0;
    %pad/u 9;
    %load/vec4 v0000020dba1ab1d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1ac030_0, 0, 9;
    %load/vec4 v0000020dba1aa4b0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1ab270_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1aaeb0_0, 0, 48;
    %load/vec4 v0000020dba1aaeb0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0000020dba1aaeb0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1aacd0_0, 0, 23;
    %load/vec4 v0000020dba1ac030_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1ac030_0, 0, 9;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0000020dba1aaeb0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1aacd0_0, 0, 23;
T_195.1 ;
    %load/vec4 v0000020dba1ac030_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_195.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1aba90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1aacd0_0, 0, 23;
    %jmp T_195.3;
T_195.2 ;
    %load/vec4 v0000020dba1ac030_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_195.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1aba90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1aacd0_0, 0, 23;
    %jmp T_195.5;
T_195.4 ;
    %load/vec4 v0000020dba1ac030_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1aba90_0, 0, 8;
T_195.5 ;
T_195.3 ;
    %load/vec4 v0000020dba1ab9f0_0;
    %load/vec4 v0000020dba1aac30_0;
    %xor;
    %store/vec4 v0000020dba1ab810_0, 0, 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0000020dba1ad240;
T_196 ;
    %wait E_0000020dba069840;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1a8610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_196.0, 4;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1a89d0_0, 0, 1;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a8610_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_196.2, 4;
    %load/vec4 v0000020dba1a8610_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_196.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_196.5, 8;
T_196.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_196.5, 8;
 ; End of false expr.
    %blend;
T_196.5;
    %store/vec4 v0000020dba1a89d0_0, 0, 1;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0000020dba1a89d0_0;
    %inv;
    %store/vec4 v0000020dba1a89d0_0, 0, 1;
T_196.6 ;
    %jmp T_196.3;
T_196.2 ;
    %load/vec4 v0000020dba1a8610_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_196.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_196.9, 8;
T_196.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_196.9, 8;
 ; End of false expr.
    %blend;
T_196.9;
    %store/vec4 v0000020dba1a89d0_0, 0, 1;
    %load/vec4 v0000020dba1a7cb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.10, 8;
    %load/vec4 v0000020dba1a89d0_0;
    %inv;
    %store/vec4 v0000020dba1a89d0_0, 0, 1;
T_196.10 ;
T_196.3 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0000020dba1adec0;
T_197 ;
    %wait E_0000020dba069d80;
    %load/vec4 v0000020dba1a72b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %load/vec4 v0000020dba1a9510_0;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0000020dba1a9010_0;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0000020dba1a8890_0, 0, 32;
    %load/vec4 v0000020dba1a72b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.2, 8;
    %load/vec4 v0000020dba1a9010_0;
    %jmp/1 T_197.3, 8;
T_197.2 ; End of true expr.
    %load/vec4 v0000020dba1a9510_0;
    %jmp/0 T_197.3, 8;
 ; End of false expr.
    %blend;
T_197.3;
    %store/vec4 v0000020dba1a96f0_0, 0, 32;
    %load/vec4 v0000020dba1a7530_0;
    %load/vec4 v0000020dba1a8e30_0;
    %sub;
    %store/vec4 v0000020dba1a8cf0_0, 0, 8;
    %load/vec4 v0000020dba1a7990_0;
    %ix/getv 4, v0000020dba1a8cf0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1a84d0_0, 0, 24;
    %load/vec4 v0000020dba1a7b70_0;
    %load/vec4 v0000020dba1a7df0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_197.4, 8;
    %load/vec4 v0000020dba1a7350_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a84d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_197.5, 8;
T_197.4 ; End of true expr.
    %load/vec4 v0000020dba1a7350_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a84d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_197.5, 8;
 ; End of false expr.
    %blend;
T_197.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1a8ed0_0, 0, 24;
    %store/vec4 v0000020dba1a9330_0, 0, 1;
    %load/vec4 v0000020dba1a7530_0;
    %store/vec4 v0000020dba1a9150_0, 0, 8;
    %load/vec4 v0000020dba1a9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.6, 8;
    %load/vec4 v0000020dba1a8ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1a8ed0_0, 0, 24;
    %load/vec4 v0000020dba1a9150_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_197.8, 8;
    %load/vec4 v0000020dba1a9150_0;
    %addi 1, 0, 8;
    %jmp/1 T_197.9, 8;
T_197.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_197.9, 8;
 ; End of false expr.
    %blend;
T_197.9;
    %store/vec4 v0000020dba1a9150_0, 0, 8;
    %jmp T_197.7;
T_197.6 ;
    %load/vec4 v0000020dba1a8ed0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_197.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1a8ed0_0, 0, 24;
    %jmp T_197.11;
T_197.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a8750_0, 0, 32;
T_197.12 ;
    %load/vec4 v0000020dba1a8ed0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_197.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1a9150_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_197.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_197.14, 9;
    %load/vec4 v0000020dba1a8750_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_197.14;
    %flag_set/vec4 8;
    %jmp/0xz T_197.13, 8;
    %load/vec4 v0000020dba1a8ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1a8ed0_0, 0, 24;
    %load/vec4 v0000020dba1a9150_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1a9150_0, 0, 8;
    %load/vec4 v0000020dba1a8750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a8750_0, 0, 32;
    %jmp T_197.12;
T_197.13 ;
T_197.11 ;
T_197.7 ;
    %load/vec4 v0000020dba1a7b70_0;
    %load/vec4 v0000020dba1a9150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1a8ed0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1a9790_0, 0, 32;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0000020dba1ad880;
T_198 ;
    %wait E_0000020dba069f80;
    %load/vec4 v0000020dba1a9fb0_0;
    %pad/u 9;
    %load/vec4 v0000020dba1abb30_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1aa9b0_0, 0, 9;
    %load/vec4 v0000020dba1ab950_0;
    %pad/u 48;
    %load/vec4 v0000020dba1a9bf0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1ab310_0, 0, 48;
    %load/vec4 v0000020dba1ab310_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0000020dba1ab310_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1abd10_0, 0, 23;
    %load/vec4 v0000020dba1aa9b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1aa9b0_0, 0, 9;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0000020dba1ab310_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1abd10_0, 0, 23;
T_198.1 ;
    %load/vec4 v0000020dba1aa9b0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_198.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1abbd0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1abd10_0, 0, 23;
    %jmp T_198.3;
T_198.2 ;
    %load/vec4 v0000020dba1aa9b0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_198.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1abbd0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1abd10_0, 0, 23;
    %jmp T_198.5;
T_198.4 ;
    %load/vec4 v0000020dba1aa9b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1abbd0_0, 0, 8;
T_198.5 ;
T_198.3 ;
    %load/vec4 v0000020dba1aa870_0;
    %load/vec4 v0000020dba1a9c90_0;
    %xor;
    %store/vec4 v0000020dba1aaa50_0, 0, 1;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0000020dba1ad0b0;
T_199 ;
    %wait E_0000020dba069b00;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1a9830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_199.0, 4;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1a7a30_0, 0, 1;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a9830_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_199.2, 4;
    %load/vec4 v0000020dba1a9830_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_199.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_199.5, 8;
T_199.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_199.5, 8;
 ; End of false expr.
    %blend;
T_199.5;
    %store/vec4 v0000020dba1a7a30_0, 0, 1;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.6, 8;
    %load/vec4 v0000020dba1a7a30_0;
    %inv;
    %store/vec4 v0000020dba1a7a30_0, 0, 1;
T_199.6 ;
    %jmp T_199.3;
T_199.2 ;
    %load/vec4 v0000020dba1a9830_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_199.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_199.9, 8;
T_199.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_199.9, 8;
 ; End of false expr.
    %blend;
T_199.9;
    %store/vec4 v0000020dba1a7a30_0, 0, 1;
    %load/vec4 v0000020dba1a8070_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.10, 8;
    %load/vec4 v0000020dba1a7a30_0;
    %inv;
    %store/vec4 v0000020dba1a7a30_0, 0, 1;
T_199.10 ;
T_199.3 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0000020dba1ad6f0;
T_200 ;
    %wait E_0000020dba069900;
    %load/vec4 v0000020dba1aad70_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %load/vec4 v0000020dba1a7fd0_0;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0000020dba1a8930_0;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0000020dba1a7670_0, 0, 32;
    %load/vec4 v0000020dba1aad70_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.2, 8;
    %load/vec4 v0000020dba1a8930_0;
    %jmp/1 T_200.3, 8;
T_200.2 ; End of true expr.
    %load/vec4 v0000020dba1a7fd0_0;
    %jmp/0 T_200.3, 8;
 ; End of false expr.
    %blend;
T_200.3;
    %store/vec4 v0000020dba1a7ad0_0, 0, 32;
    %load/vec4 v0000020dba1a93d0_0;
    %load/vec4 v0000020dba1a8a70_0;
    %sub;
    %store/vec4 v0000020dba1ab6d0_0, 0, 8;
    %load/vec4 v0000020dba1a8b10_0;
    %ix/getv 4, v0000020dba1ab6d0_0;
    %shiftr 4;
    %store/vec4 v0000020dba1a77b0_0, 0, 24;
    %load/vec4 v0000020dba1a70d0_0;
    %load/vec4 v0000020dba1a7850_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_200.4, 8;
    %load/vec4 v0000020dba1a75d0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a77b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_200.5, 8;
T_200.4 ; End of true expr.
    %load/vec4 v0000020dba1a75d0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a77b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_200.5, 8;
 ; End of false expr.
    %blend;
T_200.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1a8110_0, 0, 24;
    %store/vec4 v0000020dba1ab130_0, 0, 1;
    %load/vec4 v0000020dba1a93d0_0;
    %store/vec4 v0000020dba1a7f30_0, 0, 8;
    %load/vec4 v0000020dba1ab130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.6, 8;
    %load/vec4 v0000020dba1a8110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1a8110_0, 0, 24;
    %load/vec4 v0000020dba1a7f30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_200.8, 8;
    %load/vec4 v0000020dba1a7f30_0;
    %addi 1, 0, 8;
    %jmp/1 T_200.9, 8;
T_200.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_200.9, 8;
 ; End of false expr.
    %blend;
T_200.9;
    %store/vec4 v0000020dba1a7f30_0, 0, 8;
    %jmp T_200.7;
T_200.6 ;
    %load/vec4 v0000020dba1a8110_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_200.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1a8110_0, 0, 24;
    %jmp T_200.11;
T_200.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1ab8b0_0, 0, 32;
T_200.12 ;
    %load/vec4 v0000020dba1a8110_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_200.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1a7f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_200.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_200.14, 9;
    %load/vec4 v0000020dba1ab8b0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_200.14;
    %flag_set/vec4 8;
    %jmp/0xz T_200.13, 8;
    %load/vec4 v0000020dba1a8110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1a8110_0, 0, 24;
    %load/vec4 v0000020dba1a7f30_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1a7f30_0, 0, 8;
    %load/vec4 v0000020dba1ab8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1ab8b0_0, 0, 32;
    %jmp T_200.12;
T_200.13 ;
T_200.11 ;
T_200.7 ;
    %load/vec4 v0000020dba1a70d0_0;
    %load/vec4 v0000020dba1a7f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1a8110_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1aab90_0, 0, 32;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0000020dba1ada10;
T_201 ;
    %wait E_0000020dba06ad00;
    %load/vec4 v0000020dba1aa690_0;
    %pad/u 9;
    %load/vec4 v0000020dba1a9e70_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1a98d0_0, 0, 9;
    %load/vec4 v0000020dba1aa730_0;
    %pad/u 48;
    %load/vec4 v0000020dba1abdb0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1a9b50_0, 0, 48;
    %load/vec4 v0000020dba1a9b50_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %load/vec4 v0000020dba1a9b50_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1abe50_0, 0, 23;
    %load/vec4 v0000020dba1a98d0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1a98d0_0, 0, 9;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0000020dba1a9b50_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1abe50_0, 0, 23;
T_201.1 ;
    %load/vec4 v0000020dba1a98d0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_201.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1ab450_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1abe50_0, 0, 23;
    %jmp T_201.3;
T_201.2 ;
    %load/vec4 v0000020dba1a98d0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_201.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1ab450_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1abe50_0, 0, 23;
    %jmp T_201.5;
T_201.4 ;
    %load/vec4 v0000020dba1a98d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1ab450_0, 0, 8;
T_201.5 ;
T_201.3 ;
    %load/vec4 v0000020dba1aa7d0_0;
    %load/vec4 v0000020dba1a9f10_0;
    %xor;
    %store/vec4 v0000020dba1abef0_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0000020dba1ae1e0;
T_202 ;
    %wait E_0000020dba06a940;
    %load/vec4 v0000020dba1ac990_0;
    %pad/u 9;
    %load/vec4 v0000020dba1ac5d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1acf30_0, 0, 9;
    %load/vec4 v0000020dba1acc10_0;
    %pad/u 48;
    %load/vec4 v0000020dba1ac850_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1ac530_0, 0, 48;
    %load/vec4 v0000020dba1ac530_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %load/vec4 v0000020dba1ac530_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1ace90_0, 0, 23;
    %load/vec4 v0000020dba1acf30_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1acf30_0, 0, 9;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0000020dba1ac530_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1ace90_0, 0, 23;
T_202.1 ;
    %load/vec4 v0000020dba1acf30_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_202.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1ac350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1ace90_0, 0, 23;
    %jmp T_202.3;
T_202.2 ;
    %load/vec4 v0000020dba1acf30_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_202.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1ac350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1ace90_0, 0, 23;
    %jmp T_202.5;
T_202.4 ;
    %load/vec4 v0000020dba1acf30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1ac350_0, 0, 8;
T_202.5 ;
T_202.3 ;
    %load/vec4 v0000020dba1acb70_0;
    %load/vec4 v0000020dba1accb0_0;
    %xor;
    %store/vec4 v0000020dba1ac490_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0000020dba1aee60;
T_203 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19d710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19f330_0, 0, 32;
    %end;
    .thread T_203;
    .scope S_0000020dba1aee60;
T_204 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1ac0d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_204.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19f330_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19d710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0000020dba19d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.2, 8;
    %load/vec4 v0000020dba19f290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_204.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_204.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_204.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %jmp T_204.8;
T_204.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba19d710_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
    %jmp T_204.8;
T_204.5 ;
    %load/vec4 v0000020dba1ac7b0_0;
    %store/vec4 v0000020dba19ef70_0, 0, 32;
    %load/vec4 v0000020dba19f290_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %load/vec4 v0000020dba19e4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
    %jmp T_204.8;
T_204.6 ;
    %load/vec4 v0000020dba19d710_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_204.9, 5;
    %load/vec4 v0000020dba19e390_0;
    %store/vec4 v0000020dba19ef70_0, 0, 32;
    %load/vec4 v0000020dba19e4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
    %jmp T_204.10;
T_204.9 ;
    %load/vec4 v0000020dba19d670_0;
    %store/vec4 v0000020dba19f330_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020dba19f290_0, 0, 3;
    %load/vec4 v0000020dba19e4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba19e4d0_0, 0, 32;
T_204.10 ;
    %load/vec4 v0000020dba19d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba19d710_0, 0, 32;
    %jmp T_204.8;
T_204.8 ;
    %pop/vec4 1;
T_204.2 ;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0000020dba1d36b0;
T_205 ;
    %wait E_0000020dba06a900;
    %load/vec4 v0000020dba1e6660_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e4d60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e42c0_0, 0, 9;
    %load/vec4 v0000020dba1e6840_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e5080_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e4360_0, 0, 48;
    %load/vec4 v0000020dba1e4360_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v0000020dba1e4360_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e4720_0, 0, 23;
    %load/vec4 v0000020dba1e42c0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e42c0_0, 0, 9;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0000020dba1e4360_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e4720_0, 0, 23;
T_205.1 ;
    %load/vec4 v0000020dba1e42c0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_205.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e51c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e4720_0, 0, 23;
    %jmp T_205.3;
T_205.2 ;
    %load/vec4 v0000020dba1e42c0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_205.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e51c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e4720_0, 0, 23;
    %jmp T_205.5;
T_205.4 ;
    %load/vec4 v0000020dba1e42c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e51c0_0, 0, 8;
T_205.5 ;
T_205.3 ;
    %load/vec4 v0000020dba1e40e0_0;
    %load/vec4 v0000020dba1e4180_0;
    %xor;
    %store/vec4 v0000020dba1e4220_0, 0, 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0000020dba1d39d0;
T_206 ;
    %wait E_0000020dba06a400;
    %load/vec4 v0000020dba1e6b60_0;
    %pad/u 9;
    %load/vec4 v0000020dba1e8be0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1e7c40_0, 0, 9;
    %load/vec4 v0000020dba1e8460_0;
    %pad/u 48;
    %load/vec4 v0000020dba1e6ac0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1e7240_0, 0, 48;
    %load/vec4 v0000020dba1e7240_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %load/vec4 v0000020dba1e7240_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1e8500_0, 0, 23;
    %load/vec4 v0000020dba1e7c40_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1e7c40_0, 0, 9;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0000020dba1e7240_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1e8500_0, 0, 23;
T_206.1 ;
    %load/vec4 v0000020dba1e7c40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_206.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1e7600_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e8500_0, 0, 23;
    %jmp T_206.3;
T_206.2 ;
    %load/vec4 v0000020dba1e7c40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_206.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1e7600_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1e8500_0, 0, 23;
    %jmp T_206.5;
T_206.4 ;
    %load/vec4 v0000020dba1e7c40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1e7600_0, 0, 8;
T_206.5 ;
T_206.3 ;
    %load/vec4 v0000020dba1e7a60_0;
    %load/vec4 v0000020dba1e7e20_0;
    %xor;
    %store/vec4 v0000020dba1e7ba0_0, 0, 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0000020dba1aeb40;
T_207 ;
    %wait E_0000020dba069780;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1a5550_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_207.0, 4;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1a6770_0, 0, 1;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a5550_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_207.2, 4;
    %load/vec4 v0000020dba1a5550_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_207.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_207.5, 8;
T_207.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_207.5, 8;
 ; End of false expr.
    %blend;
T_207.5;
    %store/vec4 v0000020dba1a6770_0, 0, 1;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.6, 8;
    %load/vec4 v0000020dba1a6770_0;
    %inv;
    %store/vec4 v0000020dba1a6770_0, 0, 1;
T_207.6 ;
    %jmp T_207.3;
T_207.2 ;
    %load/vec4 v0000020dba1a5550_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_207.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_207.9, 8;
T_207.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_207.9, 8;
 ; End of false expr.
    %blend;
T_207.9;
    %store/vec4 v0000020dba1a6770_0, 0, 1;
    %load/vec4 v0000020dba1a54b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.10, 8;
    %load/vec4 v0000020dba1a6770_0;
    %inv;
    %store/vec4 v0000020dba1a6770_0, 0, 1;
T_207.10 ;
T_207.3 ;
T_207.1 ;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0000020dba1aecd0;
T_208 ;
    %wait E_0000020dba069a00;
    %load/vec4 v0000020dba1a95b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %load/vec4 v0000020dba1a61d0_0;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0000020dba1a6b30_0;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0000020dba1a6090_0, 0, 32;
    %load/vec4 v0000020dba1a95b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.2, 8;
    %load/vec4 v0000020dba1a6b30_0;
    %jmp/1 T_208.3, 8;
T_208.2 ; End of true expr.
    %load/vec4 v0000020dba1a61d0_0;
    %jmp/0 T_208.3, 8;
 ; End of false expr.
    %blend;
T_208.3;
    %store/vec4 v0000020dba1a8c50_0, 0, 32;
    %load/vec4 v0000020dba1a5690_0;
    %load/vec4 v0000020dba1a6130_0;
    %sub;
    %store/vec4 v0000020dba1a7d50_0, 0, 8;
    %load/vec4 v0000020dba1a6310_0;
    %ix/getv 4, v0000020dba1a7d50_0;
    %shiftr 4;
    %store/vec4 v0000020dba1a6810_0, 0, 24;
    %load/vec4 v0000020dba1a5ff0_0;
    %load/vec4 v0000020dba1a69f0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_208.4, 8;
    %load/vec4 v0000020dba1a5910_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a6810_0;
    %pad/u 25;
    %add;
    %jmp/1 T_208.5, 8;
T_208.4 ; End of true expr.
    %load/vec4 v0000020dba1a5910_0;
    %pad/u 25;
    %load/vec4 v0000020dba1a6810_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_208.5, 8;
 ; End of false expr.
    %blend;
T_208.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1a86b0_0, 0, 24;
    %store/vec4 v0000020dba1a87f0_0, 0, 1;
    %load/vec4 v0000020dba1a5690_0;
    %store/vec4 v0000020dba1a8390_0, 0, 8;
    %load/vec4 v0000020dba1a87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.6, 8;
    %load/vec4 v0000020dba1a86b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1a86b0_0, 0, 24;
    %load/vec4 v0000020dba1a8390_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_208.8, 8;
    %load/vec4 v0000020dba1a8390_0;
    %addi 1, 0, 8;
    %jmp/1 T_208.9, 8;
T_208.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_208.9, 8;
 ; End of false expr.
    %blend;
T_208.9;
    %store/vec4 v0000020dba1a8390_0, 0, 8;
    %jmp T_208.7;
T_208.6 ;
    %load/vec4 v0000020dba1a86b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_208.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1a86b0_0, 0, 24;
    %jmp T_208.11;
T_208.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1a9650_0, 0, 32;
T_208.12 ;
    %load/vec4 v0000020dba1a86b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_208.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1a8390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_208.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_208.14, 9;
    %load/vec4 v0000020dba1a9650_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_208.14;
    %flag_set/vec4 8;
    %jmp/0xz T_208.13, 8;
    %load/vec4 v0000020dba1a86b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1a86b0_0, 0, 24;
    %load/vec4 v0000020dba1a8390_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1a8390_0, 0, 8;
    %load/vec4 v0000020dba1a9650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1a9650_0, 0, 32;
    %jmp T_208.12;
T_208.13 ;
T_208.11 ;
T_208.7 ;
    %load/vec4 v0000020dba1a5ff0_0;
    %load/vec4 v0000020dba1a8390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1a86b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1a7c10_0, 0, 32;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0000020dba1ae690;
T_209 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1ed320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1eca60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1edaa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ee040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1edfa0_0, 0, 1;
    %end;
    .thread T_209;
    .scope S_0000020dba1ae690;
T_210 ;
    %wait E_0000020dba067040;
    %load/vec4 v0000020dba1eda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %load/vec4 v0000020dba1ed500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_210.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_210.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_210.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_210.5, 6;
    %vpi_call 4 535 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_210.7;
T_210.2 ;
    %load/vec4 v0000020dba1ed6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_210.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_210.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_210.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_210.11, 6;
    %vpi_call 4 489 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %jmp T_210.13;
T_210.8 ;
    %vpi_call 4 454 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 456 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1ed6e0_0, v0000020dba1e94a0_0, v0000020dba1e9360_0, v0000020dba1e9180_0, v0000020dba1e90e0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed460_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1edb40_0, 0, 32;
    %jmp T_210.13;
T_210.9 ;
    %vpi_call 4 464 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1ed6e0_0, v0000020dba1e94a0_0, v0000020dba1e9360_0, v0000020dba1e9180_0, v0000020dba1e90e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1edfa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %jmp T_210.13;
T_210.10 ;
    %vpi_call 4 472 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v0000020dba1ed6e0_0, v0000020dba1edb40_0, v0000020dba1e94a0_0, v0000020dba1e9360_0, v0000020dba1e9180_0, v0000020dba1e90e0_0 {0 0 0};
    %load/vec4 v0000020dba1edb40_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_210.14, 5;
    %load/vec4 v0000020dba1edb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1edb40_0, 0, 32;
    %load/vec4 v0000020dba1ed460_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1ed460_0, 0, 2;
    %jmp T_210.15;
T_210.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1edfa0_0, 0, 1;
    %load/vec4 v0000020dba1ed6e0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
T_210.15 ;
    %jmp T_210.13;
T_210.11 ;
    %load/vec4 v0000020dba1e90e0_0;
    %store/vec4 v0000020dba1ed280_0, 0, 32;
    %vpi_call 4 485 "$display", "State: %d | D1_OUT = %h | a = %h ", v0000020dba1ed6e0_0, v0000020dba1e90e0_0, v0000020dba1ed280_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %jmp T_210.13;
T_210.13 ;
    %pop/vec4 1;
    %jmp T_210.7;
T_210.3 ;
    %load/vec4 v0000020dba1ee040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_210.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_210.17, 6;
    %vpi_call 4 506 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_210.19;
T_210.16 ;
    %load/vec4 v0000020dba1ecb00_0;
    %store/vec4 v0000020dba1ed460_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1ee040_0, 0, 2;
    %jmp T_210.19;
T_210.17 ;
    %load/vec4 v0000020dba1e9360_0;
    %store/vec4 v0000020dba1eca60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ee040_0, 0, 2;
    %jmp T_210.19;
T_210.19 ;
    %pop/vec4 1;
    %jmp T_210.7;
T_210.4 ;
    %load/vec4 v0000020dba1ed140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_210.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_210.21, 6;
    %vpi_call 4 522 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_210.23;
T_210.20 ;
    %load/vec4 v0000020dba1ecb00_0;
    %store/vec4 v0000020dba1ed460_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020dba1ed140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1edaa0_0, 0, 1;
    %jmp T_210.23;
T_210.21 ;
    %load/vec4 v0000020dba1e9360_0;
    %store/vec4 v0000020dba1eca60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed140_0, 0, 2;
    %jmp T_210.23;
T_210.23 ;
    %pop/vec4 1;
    %jmp T_210.7;
T_210.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ee040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020dba1ed140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1edaa0_0, 0, 1;
    %jmp T_210.7;
T_210.7 ;
    %pop/vec4 1;
T_210.0 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0000020dba0d9c30;
T_211 ;
    %wait E_0000020dba06b9c0;
    %load/vec4 v0000020dba1efc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020dba1f0660_0, 0;
    %jmp T_211.1;
T_211.0 ;
    %load/vec4 v0000020dba1ef8a0_0;
    %assign/vec4 v0000020dba1f0660_0, 0;
T_211.1 ;
    %jmp T_211;
    .thread T_211;
    .scope S_0000020dba1f6b20;
T_212 ;
    %wait E_0000020dba06bd40;
    %load/vec4 v0000020dba1f2b40_0;
    %pad/u 9;
    %load/vec4 v0000020dba1f17e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000020dba1f2500_0, 0, 9;
    %load/vec4 v0000020dba1f2dc0_0;
    %pad/u 48;
    %load/vec4 v0000020dba1f1740_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000020dba1f2140_0, 0, 48;
    %load/vec4 v0000020dba1f2140_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %load/vec4 v0000020dba1f2140_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000020dba1f2be0_0, 0, 23;
    %load/vec4 v0000020dba1f2500_0;
    %addi 1, 0, 9;
    %store/vec4 v0000020dba1f2500_0, 0, 9;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0000020dba1f2140_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000020dba1f2be0_0, 0, 23;
T_212.1 ;
    %load/vec4 v0000020dba1f2500_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_212.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020dba1f0e80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1f2be0_0, 0, 23;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v0000020dba1f2500_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_212.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020dba1f0e80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000020dba1f2be0_0, 0, 23;
    %jmp T_212.5;
T_212.4 ;
    %load/vec4 v0000020dba1f2500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020dba1f0e80_0, 0, 8;
T_212.5 ;
T_212.3 ;
    %load/vec4 v0000020dba1f0de0_0;
    %load/vec4 v0000020dba1f1420_0;
    %xor;
    %store/vec4 v0000020dba1f11a0_0, 0, 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0000020dba1f61c0;
T_213 ;
    %wait E_0000020dba06bfc0;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1f0700_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_213.0, 4;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1ee400_0, 0, 1;
    %jmp T_213.1;
T_213.0 ;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1f0700_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_213.2, 4;
    %load/vec4 v0000020dba1f0700_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_213.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_213.5, 8;
T_213.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_213.5, 8;
 ; End of false expr.
    %blend;
T_213.5;
    %store/vec4 v0000020dba1ee400_0, 0, 1;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.6, 8;
    %load/vec4 v0000020dba1ee400_0;
    %inv;
    %store/vec4 v0000020dba1ee400_0, 0, 1;
T_213.6 ;
    %jmp T_213.3;
T_213.2 ;
    %load/vec4 v0000020dba1f0700_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_213.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_213.9, 8;
T_213.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_213.9, 8;
 ; End of false expr.
    %blend;
T_213.9;
    %store/vec4 v0000020dba1ee400_0, 0, 1;
    %load/vec4 v0000020dba1f0160_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.10, 8;
    %load/vec4 v0000020dba1ee400_0;
    %inv;
    %store/vec4 v0000020dba1ee400_0, 0, 1;
T_213.10 ;
T_213.3 ;
T_213.1 ;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0000020dba1f6990;
T_214 ;
    %wait E_0000020dba06ba80;
    %load/vec4 v0000020dba1ef1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %load/vec4 v0000020dba1efd00_0;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0000020dba1ee220_0;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0000020dba1f07a0_0, 0, 32;
    %load/vec4 v0000020dba1ef1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.2, 8;
    %load/vec4 v0000020dba1ee220_0;
    %jmp/1 T_214.3, 8;
T_214.2 ; End of true expr.
    %load/vec4 v0000020dba1efd00_0;
    %jmp/0 T_214.3, 8;
 ; End of false expr.
    %blend;
T_214.3;
    %store/vec4 v0000020dba1eeae0_0, 0, 32;
    %load/vec4 v0000020dba1ee180_0;
    %load/vec4 v0000020dba1eea40_0;
    %sub;
    %store/vec4 v0000020dba1f0a20_0, 0, 8;
    %load/vec4 v0000020dba1ef260_0;
    %ix/getv 4, v0000020dba1f0a20_0;
    %shiftr 4;
    %store/vec4 v0000020dba1eef40_0, 0, 24;
    %load/vec4 v0000020dba1eeea0_0;
    %load/vec4 v0000020dba1ef080_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_214.4, 8;
    %load/vec4 v0000020dba1eefe0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1eef40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_214.5, 8;
T_214.4 ; End of true expr.
    %load/vec4 v0000020dba1eefe0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1eef40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_214.5, 8;
 ; End of false expr.
    %blend;
T_214.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1ef120_0, 0, 24;
    %store/vec4 v0000020dba1eed60_0, 0, 1;
    %load/vec4 v0000020dba1ee180_0;
    %store/vec4 v0000020dba1ee5e0_0, 0, 8;
    %load/vec4 v0000020dba1eed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.6, 8;
    %load/vec4 v0000020dba1ef120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1ef120_0, 0, 24;
    %load/vec4 v0000020dba1ee5e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_214.8, 8;
    %load/vec4 v0000020dba1ee5e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_214.9, 8;
T_214.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_214.9, 8;
 ; End of false expr.
    %blend;
T_214.9;
    %store/vec4 v0000020dba1ee5e0_0, 0, 8;
    %jmp T_214.7;
T_214.6 ;
    %load/vec4 v0000020dba1ef120_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_214.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1ef120_0, 0, 24;
    %jmp T_214.11;
T_214.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f1ec0_0, 0, 32;
T_214.12 ;
    %load/vec4 v0000020dba1ef120_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_214.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1ee5e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_214.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_214.14, 9;
    %load/vec4 v0000020dba1f1ec0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_214.14;
    %flag_set/vec4 8;
    %jmp/0xz T_214.13, 8;
    %load/vec4 v0000020dba1ef120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1ef120_0, 0, 24;
    %load/vec4 v0000020dba1ee5e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1ee5e0_0, 0, 8;
    %load/vec4 v0000020dba1f1ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1f1ec0_0, 0, 32;
    %jmp T_214.12;
T_214.13 ;
T_214.11 ;
T_214.7 ;
    %load/vec4 v0000020dba1eeea0_0;
    %load/vec4 v0000020dba1ee5e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1ef120_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1f1380_0, 0, 32;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0000020dba1f6350;
T_215 ;
    %wait E_0000020dba06bf40;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000020dba1f2aa0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_215.0, 4;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000020dba1f1e20_0, 0, 1;
    %jmp T_215.1;
T_215.0 ;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1f2aa0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_215.2, 4;
    %load/vec4 v0000020dba1f2aa0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_215.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_215.5, 8;
T_215.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_215.5, 8;
 ; End of false expr.
    %blend;
T_215.5;
    %store/vec4 v0000020dba1f1e20_0, 0, 1;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.6, 8;
    %load/vec4 v0000020dba1f1e20_0;
    %inv;
    %store/vec4 v0000020dba1f1e20_0, 0, 1;
T_215.6 ;
    %jmp T_215.3;
T_215.2 ;
    %load/vec4 v0000020dba1f2aa0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_215.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_215.9, 8;
T_215.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_215.9, 8;
 ; End of false expr.
    %blend;
T_215.9;
    %store/vec4 v0000020dba1f1e20_0, 0, 1;
    %load/vec4 v0000020dba1f2d20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.10, 8;
    %load/vec4 v0000020dba1f1e20_0;
    %inv;
    %store/vec4 v0000020dba1f1e20_0, 0, 1;
T_215.10 ;
T_215.3 ;
T_215.1 ;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0000020dba1f5220;
T_216 ;
    %wait E_0000020dba06b8c0;
    %load/vec4 v0000020dba1f2000_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %load/vec4 v0000020dba1f1100_0;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0000020dba1f1ce0_0;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0000020dba1f1240_0, 0, 32;
    %load/vec4 v0000020dba1f2000_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.2, 8;
    %load/vec4 v0000020dba1f1ce0_0;
    %jmp/1 T_216.3, 8;
T_216.2 ; End of true expr.
    %load/vec4 v0000020dba1f1100_0;
    %jmp/0 T_216.3, 8;
 ; End of false expr.
    %blend;
T_216.3;
    %store/vec4 v0000020dba1f28c0_0, 0, 32;
    %load/vec4 v0000020dba1f1ba0_0;
    %load/vec4 v0000020dba1f0ca0_0;
    %sub;
    %store/vec4 v0000020dba1f2a00_0, 0, 8;
    %load/vec4 v0000020dba1f1b00_0;
    %ix/getv 4, v0000020dba1f2a00_0;
    %shiftr 4;
    %store/vec4 v0000020dba1f20a0_0, 0, 24;
    %load/vec4 v0000020dba1f0980_0;
    %load/vec4 v0000020dba1f2820_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_216.4, 8;
    %load/vec4 v0000020dba1f14c0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1f20a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_216.5, 8;
T_216.4 ; End of true expr.
    %load/vec4 v0000020dba1f14c0_0;
    %pad/u 25;
    %load/vec4 v0000020dba1f20a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_216.5, 8;
 ; End of false expr.
    %blend;
T_216.5;
    %split/vec4 24;
    %store/vec4 v0000020dba1f0f20_0, 0, 24;
    %store/vec4 v0000020dba1f19c0_0, 0, 1;
    %load/vec4 v0000020dba1f1ba0_0;
    %store/vec4 v0000020dba1f0fc0_0, 0, 8;
    %load/vec4 v0000020dba1f19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.6, 8;
    %load/vec4 v0000020dba1f0f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020dba1f0f20_0, 0, 24;
    %load/vec4 v0000020dba1f0fc0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_216.8, 8;
    %load/vec4 v0000020dba1f0fc0_0;
    %addi 1, 0, 8;
    %jmp/1 T_216.9, 8;
T_216.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_216.9, 8;
 ; End of false expr.
    %blend;
T_216.9;
    %store/vec4 v0000020dba1f0fc0_0, 0, 8;
    %jmp T_216.7;
T_216.6 ;
    %load/vec4 v0000020dba1f0f20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_216.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000020dba1f0f20_0, 0, 24;
    %jmp T_216.11;
T_216.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f0ac0_0, 0, 32;
T_216.12 ;
    %load/vec4 v0000020dba1f0f20_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_216.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020dba1f0fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_216.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_216.14, 9;
    %load/vec4 v0000020dba1f0ac0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_216.14;
    %flag_set/vec4 8;
    %jmp/0xz T_216.13, 8;
    %load/vec4 v0000020dba1f0f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020dba1f0f20_0, 0, 24;
    %load/vec4 v0000020dba1f0fc0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000020dba1f0fc0_0, 0, 8;
    %load/vec4 v0000020dba1f0ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1f0ac0_0, 0, 32;
    %jmp T_216.12;
T_216.13 ;
T_216.11 ;
T_216.7 ;
    %load/vec4 v0000020dba1f0980_0;
    %load/vec4 v0000020dba1f0fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020dba1f0f20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020dba1f1060_0, 0, 32;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0000020dba1f56d0;
T_217 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f25a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f2fa0_0, 0, 32;
    %end;
    .thread T_217;
    .scope S_0000020dba1f56d0;
T_218 ;
    %wait E_0000020dba06bcc0;
    %load/vec4 v0000020dba1f1880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f25a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f2fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f0b60_0, 0, 32;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0000020dba1f2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.2, 8;
    %load/vec4 v0000020dba1f2fa0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_218.4, 5;
    %load/vec4 v0000020dba1f16a0_0;
    %store/vec4 v0000020dba1f25a0_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v0000020dba1f2fa0_0, v0000020dba1f2320_0, v0000020dba1f16a0_0, v0000020dba1f25a0_0, v0000020dba1f3040_0 {0 0 0};
    %load/vec4 v0000020dba1f2fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020dba1f2fa0_0, 0, 32;
    %jmp T_218.5;
T_218.4 ;
    %load/vec4 v0000020dba1f2fa0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_218.6, 4;
    %load/vec4 v0000020dba1f3040_0;
    %store/vec4 v0000020dba1f0b60_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v0000020dba1f2fa0_0, v0000020dba1f25a0_0, v0000020dba1f2640_0, v0000020dba1f0b60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f25a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f2fa0_0, 0, 32;
T_218.6 ;
T_218.5 ;
T_218.2 ;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0000020dba0d9dc0;
T_219 ;
    %delay 5, 0;
    %load/vec4 v0000020dba1f0d40_0;
    %inv;
    %store/vec4 v0000020dba1f0d40_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0000020dba0d9dc0;
T_220 ;
    %vpi_call 7 31 "$display", "=== Z Module Testbench (Weighted Sum Calculator) ===" {0 0 0};
    %vpi_call 7 32 "$display", "NUM_INPUTS = %d", P_0000020dba060200 {0 0 0};
    %vpi_call 7 33 "$display", "Expected: Z = \316\243(weight \303\227 input) + bias" {0 0 0};
    %vpi_call 7 34 "$display", "==================================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f0d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f39a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f39a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 7 49 "$display", "\012--- Test Case 1: Simple Weighted Sum ---" {0 0 0};
    %vpi_call 7 50 "$display", "Inputs: [1.0, 2.0, 3.0, 4.0]" {0 0 0};
    %vpi_call 7 51 "$display", "Weight: 2.0" {0 0 0};
    %vpi_call 7 52 "$display", "Bias: 1.0" {0 0 0};
    %vpi_call 7 53 "$display", "Expected: 2.0\303\2271.0 + 2.0\303\2272.0 + 2.0\303\2273.0 + 2.0\303\2274.0 + 1.0 = 21.0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1077936128, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1082130432, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 7 77 "$display", "Result: %h (Expected: ~21.0)", v0000020dba1f4440_0 {0 0 0};
    %vpi_call 7 80 "$display", "\012--- Test Case 2: All Zeros ---" {0 0 0};
    %vpi_call 7 81 "$display", "Inputs: [0.0, 0.0, 0.0, 0.0]" {0 0 0};
    %vpi_call 7 82 "$display", "Weight: 1.0" {0 0 0};
    %vpi_call 7 83 "$display", "Bias: 0.0" {0 0 0};
    %vpi_call 7 84 "$display", "Expected: 0.0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 7 110 "$display", "Result: %h (Expected: 0.0)", v0000020dba1f4440_0 {0 0 0};
    %vpi_call 7 113 "$display", "\012--- Test Case 3: Negative Values ---" {0 0 0};
    %vpi_call 7 114 "$display", "Inputs: [-1.0, -2.0, -3.0, -4.0]" {0 0 0};
    %vpi_call 7 115 "$display", "Weight: 1.5" {0 0 0};
    %vpi_call 7 116 "$display", "Bias: -0.5" {0 0 0};
    %vpi_call 7 117 "$display", "Expected: 1.5\303\227(-1.0) + 1.5\303\227(-2.0) + 1.5\303\227(-3.0) + 1.5\303\227(-4.0) + (-0.5) = -15.5" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 3204448256, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %pushi/vec4 1069547520, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3225419776, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3229614080, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 7 143 "$display", "Result: %h (Expected: ~-15.5)", v0000020dba1f4440_0 {0 0 0};
    %vpi_call 7 146 "$display", "\012--- Test Case 4: Mixed Values ---" {0 0 0};
    %vpi_call 7 147 "$display", "Inputs: [1.0, -1.0, 0.5, -0.5]" {0 0 0};
    %vpi_call 7 148 "$display", "Weight: 0.5" {0 0 0};
    %vpi_call 7 149 "$display", "Bias: 0.0" {0 0 0};
    %vpi_call 7 150 "$display", "Expected: 0.5\303\2271.0 + 0.5\303\227(-1.0) + 0.5\303\2270.5 + 0.5\303\227(-0.5) + 0.0 = 0.0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %pushi/vec4 1056964608, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1056964608, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 3204448256, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 7 176 "$display", "Result: %h (Expected: ~0.0)", v0000020dba1f4440_0 {0 0 0};
    %vpi_call 7 179 "$display", "\012--- Test Case 5: Reset During Calculation ---" {0 0 0};
    %vpi_call 7 180 "$display", "Testing reset functionality during computation" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f4080_0, 0, 1;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f1920_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f37c0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000020dba1f44e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dba1f39a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dba1f39a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 7 202 "$display", "Reset applied - calculation should be interrupted" {0 0 0};
    %vpi_call 7 204 "$display", "\012=== Z Module Test Complete ===" {0 0 0};
    %vpi_call 7 205 "$finish" {0 0 0};
    %end;
    .thread T_220;
    .scope S_0000020dba0d9dc0;
T_221 ;
    %vpi_call 7 210 "$monitor", "Time: %t | Enable: %b | Index: %d | Input: %h | Weight: %h | Result: %h", $time, v0000020dba1f4080_0, v0000020dba1f2fa0_0, v0000020dba1f44e0_0, v0000020dba1f37c0_0, v0000020dba1f4440_0 {0 0 0};
    %end;
    .thread T_221;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "miscellaneous.v";
    "layer.v";
    "neuron.v";
    "alu.v";
    "memory_32bit.v";
    ".\testbench\tb_neuron\tb_Z.v";
