# ğŸ“Ÿ Embedded & Semiconductor Engineering Portfolio

---

## ğŸ›  Tech Stack

### FPGA & Digital Design
![Verilog](https://img.shields.io/badge/Verilog-HDL-blue?style=flat-square&logo=verilog) 
![Vivado](https://img.shields.io/badge/Xilinx-Vivado-red?style=flat-square&logo=xilinx)
![Virtuoso](https://img.shields.io/badge/Cadence-Virtuoso-000000?style=flat-square&logo=cadence)

### Firmware & Embedded
![C](https://img.shields.io/badge/C-Language-blue?style=flat-square&logo=c)
![ARM](https://img.shields.io/badge/ARM-Cortex-0091BD?style=flat-square&logo=arm)
![Arduino](https://img.shields.io/badge/Arduino-Platform-00979D?style=flat-square&logo=arduino)

### Tools & Others
![OrCAD](https://img.shields.io/badge/OrCAD-PCB-green?style=flat-square)
![Matlab](https://img.shields.io/badge/MATLAB-Simulink-orange?style=flat-square&logo=mathworks)
![Python](https://img.shields.io/badge/Python-Scripting-3776AB?style=flat-square&logo=python)

---

## ğŸ“‚ Projects

### ğŸŒŸ Digital Logic & SoC Design
| Project | Description | Tech Stack |
| :--- | :--- | :--- |
| **[Softmax Accelerator IP](./Softmax_Accelerator_IP)** | Softmax ì—°ì‚° í•˜ë“œì›¨ì–´ ê°€ì†ê¸° ë° Zynq SoC êµ¬í˜„ | `Verilog`, `AXI`, `Zynq` |
| **[AMBA AHB-APB Bridge](./AMBA_Bus_Bridge)** | AHB-APB ë²„ìŠ¤ ë¸Œë¦¬ì§€ IP ì„¤ê³„ ë° ê²€ì¦ | `Verilog`, `AMBA`, `FSM` |
| **[FPGA FFT Calculator](./FPGA_FFT_Calculator)** | FPGA ê¸°ë°˜ FFT ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´ êµ¬í˜„ | `Verilog`, `DSP` |
| **[FPGA Image Filtering](./FPGA_Image_Filtering)** | Ultra96-V2 í™œìš© ì‹¤ì‹œê°„ ì˜ìƒ í•„í„°ë§ ì‹œìŠ¤í…œ | `Verilog`, `CNN`, `AXI Stream` |
| **[Virtuoso 4-bit ALU](./Virtuoso_4bit_ALU)** | Cadence Virtuoso í™œìš© Full-Custom Layout ì„¤ê³„ | `Virtuoso`, `Layout` |

### ğŸ›  Embedded System & Firmware
| Project | Description | Tech Stack |
| :--- | :--- | :--- |
| **[MCU Register Control](./MCU_Control)** | ë¼ì´ë¸ŒëŸ¬ë¦¬ ì—†ëŠ” Bare-metal íŒì›¨ì–´ ê°œë°œ | `Embedded C`, `AVR/ARM` |
| **[AGV Parking System](./AGV_Parking_System)** | ë‹¤ê°œì²´ AGV ê²½ë¡œ íƒìƒ‰ ë° ì¶©ëŒ íšŒí”¼ ì•Œê³ ë¦¬ì¦˜ êµ¬í˜„ | `C`, `Algorithm` |
| **[Elevator PCB Design](./Elevator_Circuit_PCB)** | ì—˜ë¦¬ë² ì´í„° ì œì–´ íšŒë¡œ ì„¤ê³„ ë° PCB ì œì‘ | `OrCAD`, `PCB` |
| **[Touch Rhythm Game](./Touch_Rhythm_Game)** | ì•„ë‘ì´ë…¸ í„°ì¹˜ ì„¼ì„œ ì—°ë™ ë¦¬ë“¬ ê²Œì„ ì œì‘ | `Arduino`, `Python` |

### ğŸ§ª Process & Others
| Project | Description | Tech Stack |
| :--- | :--- | :--- |
| **[Semiconductor Process](./Semiconductor_Display_Process)** | CMOS LDO ê³µì • íë¦„(Process Flow) ì„¤ê³„ | `Process Integration` |

---

## ğŸ“§ Contact
- **Email**: [ì´ë©”ì¼ ì£¼ì†Œ ì…ë ¥]
- **Blog**: [ë¸”ë¡œê·¸ ì£¼ì†Œ ì…ë ¥]