Release 5.1i - xst F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: cpu_16.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report
     6.1) Device utilization summary
     6.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : cpu_16.prj
Input Format                       : VHDL
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : cpu_16
Output Format                      : NGC
Target Device                      : xc2s150-6pq208

---- Source Options
Entity Name                        : cpu_16
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : lower
Top module area constraint         : 100
Top module allowed area overflow   : 5

---- Other Options
read_cores                         : YES
cross_clock_analysis               : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 69: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 159: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 172: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 189: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 260: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 314: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 235.
    Found 17-bit subtractor for signal <$n0127> created at line 182.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 219.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  64 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 41
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 25.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Output File Name               : cpu_16.ngr
Top Level Output File Name         : cpu_16
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : NO
Macro Generator                    : macro+

Design Statistics
# IOs                              : 111

Macro Statistics :
# Registers                        : 53
#      1-bit register              : 33
#      16-bit register             : 14
#      3-bit register              : 5
#      5-bit register              : 1
# Multiplexers                     : 34
#      1-bit 8-to-1 multiplexer    : 32
#      16-bit 8-to-1 multiplexer   : 2
# Tristates                        : 1
#      16-bit tristate buffer      : 1
# Adders/Subtractors               : 4
#      16-bit adder                : 1
#      16-bit subtractor           : 1
#      17-bit addsub               : 1
#      17-bit subtractor           : 1

Cell Usage :
# BELS                             : 975
#      BUF                         : 1
#      GND                         : 1
#      LUT1                        : 42
#      LUT2                        : 35
#      LUT3                        : 292
#      LUT3_D                      : 1
#      LUT3_L                      : 80
#      LUT4                        : 167
#      LUT4_D                      : 16
#      LUT4_L                      : 17
#      MUXCY                       : 60
#      MUXF5                       : 134
#      MUXF6                       : 64
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 279
#      FDC_1                       : 8
#      FDCE_1                      : 35
#      FDE_1                       : 212
#      FDP_1                       : 5
#      FDPE_1                      : 2
#      LD                          : 17
# IO Buffers                       : 79
#      IBUF                        : 8
#      IOBUF                       : 16
#      OBUF                        : 55
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     362  out of   1728    20%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               650  out of   3456    18%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
mclk:q                             | NONE                   | 86    |
clk                                | IBUF                   | 4     |
crd1:o                             | NONE(*)(din_11_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.650ns (Maximum Frequency: 48.426MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 26.182ns
   Maximum combinational path delay: 17.973ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'mclk_2:q'
Delay:               17.122ns (Levels of Logic = 24)
  Source:            r0_1
  Destination:       pc_15
  Source Clock:      mclk_2:q falling
  Destination Clock: mclk_2:q falling

  Data Path: r0_1 to pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q            3   1.085   1.332  r0_1 (r0_1)
     LUT3_L:I1->LO         1   0.549   0.000  mmux_routa_inst_lut3_211 (mmux_routa__net7)
     MUXF5:i0->o           1   0.315   0.000  mmux_routa_inst_mux_f5_2 (mmux_routa__net9)
     MUXF6:i0->o           3   0.316   1.332  mmux_routa_inst_mux_f6_1 (_n0350<1>)
     LUT4_D:I1->O          2   0.549   1.206  fa<1>1 (_n0367<1>)
     MUXCY:di->o           1   0.265   0.000  msub__n0127_inst_cy_50 (msub__n0127_inst_cy_50)
     XORCY:ci->o           1   0.420   1.035  msub__n0127_inst_sum_51 (_n0344<2>)
     LUT3:i1->o            1   0.549   1.035  mmux__n0113_i14_result1 (_n0113<2>)
     LUT3_L:I0->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_21 (maddsub__n0134_inst_lut3_2)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT4:i3->o            1   0.549   0.000  _n0066<15>1 (_n0066<15>)
     FDCE_1:d                  0.709          pc_15
    ----------------------------------------
    Total                     17.122ns (7.987ns logic, 9.135ns route)
                                       (46.6% logic, 53.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'mclk_1:q'
Delay:               20.650ns (Levels of Logic = 24)
  Source:            rsa_0
  Destination:       r7_15
  Source Clock:      mclk_1:q falling
  Destination Clock: mclk_1:q falling

  Data Path: rsa_0 to r7_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q           64   1.085   4.860  rsa_0 (rsa_0)
     LUT3_L:I0->LO         1   0.549   0.000  mmux_routa_inst_lut3_211 (mmux_routa__net7)
     MUXF5:i0->o           1   0.315   0.000  mmux_routa_inst_mux_f5_2 (mmux_routa__net9)
     MUXF6:i0->o           3   0.316   1.332  mmux_routa_inst_mux_f6_1 (_n0350<1>)
     LUT4_D:I1->O          2   0.549   1.206  fa<1>1 (_n0367<1>)
     MUXCY:di->o           1   0.265   0.000  msub__n0127_inst_cy_50 (msub__n0127_inst_cy_50)
     XORCY:ci->o           1   0.420   1.035  msub__n0127_inst_sum_51 (_n0344<2>)
     LUT3:i1->o            1   0.549   1.035  mmux__n0113_i14_result1 (_n0113<2>)
     LUT3_L:I0->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_21 (maddsub__n0134_inst_lut3_2)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT3:i1->o            1   0.549   0.000  _n0064<15>1 (_n0064<15>)
     FDE_1:d                   0.709          r7_15
    ----------------------------------------
    Total                     20.650ns (7.987ns logic, 12.663ns route)
                                       (38.7% logic, 61.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'mclk:q'
Delay:               10.307ns (Levels of Logic = 21)
  Source:            lr_0
  Destination:       cy_0
  Source Clock:      mclk:q falling
  Destination Clock: mclk:q rising

  Data Path: lr_0 to cy_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q            2   1.085   1.206  lr_0 (lr_0)
     LUT4:i3->o            1   0.549   1.035  fb<0>6 (choice379)
     LUT4:i1->o            3   0.549   1.332  fb<0>14 (_n0367<8>)
     LUT3_L:I1->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_01 (maddsub__n0134_inst_lut3_0)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_16 (maddsub__n0134_inst_cy_16)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_17 (maddsub__n0134_inst_cy_17)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     MUXCY:ci->o           0   0.042   0.000  maddsub__n0134_inst_cy_31 (maddsub__n0134_inst_cy_31)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_32 (_n0134<16>)
     LUT4_L:I0->LO         1   0.549   0.000  mmux__n0065_result1 (_n0065)
     LD:d                      0.709          cy_0
    ----------------------------------------
    Total                     10.307ns (5.699ns logic, 4.608ns route)
                                       (55.3% logic, 44.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               8.283ns (Levels of Logic = 1)
  Source:            mclk
  Destination:       mclk_2
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: mclk to mclk_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:c->q           88   1.085   5.940  mclk (mclk_obuf)
     LUT1:i0->o            5   0.549   0.000  _n02421 (_n0242)
     FDC_1:d                   0.709          mclk_2
    ----------------------------------------
    Total                      8.283ns (2.343ns logic, 5.940ns route)
                                       (28.3% logic, 71.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk_2:q'
Offset:              9.042ns (Levels of Logic = 4)
  Source:            prix
  Destination:       mxb_1
  Destination Clock: mclk_2:q falling

  Data Path: prix to mxb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             1   0.776   1.035  prix_ibuf (prix_ibuf)
     LUT4:i1->o            1   0.549   1.035  cc_sw0 (n14342)
     LUT4:i2->o            9   0.549   1.908  cc (_n0345<1>)
     LUT4:i3->o            7   0.549   1.755  _n010017 (_n0100)
     FDE_1:ce                  0.886          mxb_1
    ----------------------------------------
    Total                      9.042ns (3.309ns logic, 5.733ns route)
                                       (36.6% logic, 63.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk_1:q'
Offset:              9.042ns (Levels of Logic = 4)
  Source:            prix
  Destination:       s_1
  Destination Clock: mclk_1:q falling

  Data Path: prix to s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             1   0.776   1.035  prix_ibuf (prix_ibuf)
     LUT4:i1->o            1   0.549   1.035  cc_sw0 (n14342)
     LUT4:i2->o            9   0.549   1.908  cc (_n0345<1>)
     LUT4:i3->o            7   0.549   1.755  _n010017 (_n0100)
     FDE_1:ce                  0.886          s_1
    ----------------------------------------
    Total                      9.042ns (3.309ns logic, 5.733ns route)
                                       (36.6% logic, 63.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk:q'
Offset:              9.722ns (Levels of Logic = 4)
  Source:            prix
  Destination:       imm_4
  Destination Clock: mclk:q falling

  Data Path: prix to imm_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             1   0.776   1.035  prix_ibuf (prix_ibuf)
     LUT4:i1->o            1   0.549   1.035  cc_sw0 (n14342)
     LUT4:i2->o            9   0.549   1.908  cc (_n0345<1>)
     MUXF5:s->o           12   0.824   2.160  _n008321 (_n0083)
     FDE_1:ce                  0.886          imm_4
    ----------------------------------------
    Total                      9.722ns (3.584ns logic, 6.138ns route)
                                       (36.9% logic, 63.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.569ns (Levels of Logic = 2)
  Source:            reset
  Destination:       mclk_2
  Destination Clock: clk falling

  Data Path: reset to mclk_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o            11   0.776   2.070  reset_ibuf (reset_ibuf)
     LUT2:i1->o            4   0.549   1.440  _n02071 (_n0207)
     FDC_1:clr                 0.734          mclk_2
    ----------------------------------------
    Total                      5.569ns (2.059ns logic, 3.510ns route)
                                       (37.0% logic, 63.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk_2:q'
Offset:              22.654ns (Levels of Logic = 27)
  Source:            r0_1
  Destination:       ci<15>
  Source Clock:      mclk_2:q falling

  Data Path: r0_1 to ci<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q            3   1.085   1.332  r0_1 (r0_1)
     LUT3_L:I1->LO         1   0.549   0.000  mmux_routa_inst_lut3_211 (mmux_routa__net7)
     MUXF5:i0->o           1   0.315   0.000  mmux_routa_inst_mux_f5_2 (mmux_routa__net9)
     MUXF6:i0->o           3   0.316   1.332  mmux_routa_inst_mux_f6_1 (_n0350<1>)
     LUT4_D:I1->O          2   0.549   1.206  fa<1>1 (_n0367<1>)
     MUXCY:di->o           1   0.265   0.000  msub__n0127_inst_cy_50 (msub__n0127_inst_cy_50)
     XORCY:ci->o           1   0.420   1.035  msub__n0127_inst_sum_51 (_n0344<2>)
     LUT3:i1->o            1   0.549   1.035  mmux__n0113_i14_result1 (_n0113<2>)
     LUT3_L:I0->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_21 (maddsub__n0134_inst_lut3_2)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT3:i2->o            1   0.549   0.000  mmux_ci<15>_inst_lut3_2121 (mmux_ci<15>__net340)
     MUXF5:i1->o           1   0.305   0.000  mmux_ci<15>_inst_mux_f5_97 (mmux_ci<15>__net341)
     MUXF6:i1->o           1   0.233   1.035  mmux_ci<15>_inst_mux_f6_48 (ci_15_obuf)
     OBUF:i->o                 4.668          ci_15_obuf (ci<15>)
    ----------------------------------------
    Total                     22.654ns (12.484ns logic, 10.170ns route)
                                       (55.1% logic, 44.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk_1:q'
Offset:              26.182ns (Levels of Logic = 27)
  Source:            rsa_0
  Destination:       ci<15>
  Source Clock:      mclk_1:q falling

  Data Path: rsa_0 to ci<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q           64   1.085   4.860  rsa_0 (rsa_0)
     LUT3_L:I0->LO         1   0.549   0.000  mmux_routa_inst_lut3_211 (mmux_routa__net7)
     MUXF5:i0->o           1   0.315   0.000  mmux_routa_inst_mux_f5_2 (mmux_routa__net9)
     MUXF6:i0->o           3   0.316   1.332  mmux_routa_inst_mux_f6_1 (_n0350<1>)
     LUT4_D:I1->O          2   0.549   1.206  fa<1>1 (_n0367<1>)
     MUXCY:di->o           1   0.265   0.000  msub__n0127_inst_cy_50 (msub__n0127_inst_cy_50)
     XORCY:ci->o           1   0.420   1.035  msub__n0127_inst_sum_51 (_n0344<2>)
     LUT3:i1->o            1   0.549   1.035  mmux__n0113_i14_result1 (_n0113<2>)
     LUT3_L:I0->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_21 (maddsub__n0134_inst_lut3_2)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT3:i2->o            1   0.549   0.000  mmux_ci<15>_inst_lut3_2121 (mmux_ci<15>__net340)
     MUXF5:i1->o           1   0.305   0.000  mmux_ci<15>_inst_mux_f5_97 (mmux_ci<15>__net341)
     MUXF6:i1->o           1   0.233   1.035  mmux_ci<15>_inst_mux_f6_48 (ci_15_obuf)
     OBUF:i->o                 4.668          ci_15_obuf (ci<15>)
    ----------------------------------------
    Total                     26.182ns (12.484ns logic, 13.698ns route)
                                       (47.7% logic, 52.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk:q'
Offset:              18.506ns (Levels of Logic = 24)
  Source:            lr_0
  Destination:       ci<15>
  Source Clock:      mclk:q falling

  Data Path: lr_0 to ci<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:c->q            2   1.085   1.206  lr_0 (lr_0)
     LUT4:i3->o            1   0.549   1.035  fb<0>6 (choice379)
     LUT4:i1->o            3   0.549   1.332  fb<0>14 (_n0367<8>)
     LUT3_L:I1->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_01 (maddsub__n0134_inst_lut3_0)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_16 (maddsub__n0134_inst_cy_16)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_17 (maddsub__n0134_inst_cy_17)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT3:i2->o            1   0.549   0.000  mmux_ci<15>_inst_lut3_2121 (mmux_ci<15>__net340)
     MUXF5:i1->o           1   0.305   0.000  mmux_ci<15>_inst_mux_f5_97 (mmux_ci<15>__net341)
     MUXF6:i1->o           1   0.233   1.035  mmux_ci<15>_inst_mux_f6_48 (ci_15_obuf)
     OBUF:i->o                 4.668          ci_15_obuf (ci<15>)
    ----------------------------------------
    Total                     18.506ns (10.703ns logic, 7.803ns route)
                                       (57.8% logic, 42.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              16.616ns (Levels of Logic = 3)
  Source:            mclk
  Destination:       iow
  Source Clock:      clk falling

  Data Path: mclk to iow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:c->q           88   1.085   5.940  mclk (mclk_obuf)
     LUT2:i1->o           19   0.549   2.790  cwr1 (cwr_obuf)
     LUT4:i0->o            1   0.549   1.035  iow1 (iow_obuf)
     OBUF:i->o                 4.668          iow_obuf (iow)
    ----------------------------------------
    Total                     16.616ns (6.851ns logic, 9.765ns route)
                                       (41.2% logic, 58.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'crd1:o'
Offset:              18.615ns (Levels of Logic = 24)
  Source:            din_0_0
  Destination:       ci<15>
  Source Clock:      crd1:o rising

  Data Path: din_0_0 to ci<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:g->q               2   1.194   1.206  din_0_0 (din_0_0)
     LUT2:i1->o            1   0.549   1.035  fb<0>1 (choice376)
     LUT4:i0->o            3   0.549   1.332  fb<0>14 (_n0367<8>)
     LUT3_L:I1->LO         1   0.549   0.000  maddsub__n0134_inst_lut3_01 (maddsub__n0134_inst_lut3_0)
     MUXCY:s->o            1   0.659   0.000  maddsub__n0134_inst_cy_16 (maddsub__n0134_inst_cy_16)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_17 (maddsub__n0134_inst_cy_17)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_18 (maddsub__n0134_inst_cy_18)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_19 (maddsub__n0134_inst_cy_19)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_20 (maddsub__n0134_inst_cy_20)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_21 (maddsub__n0134_inst_cy_21)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_22 (maddsub__n0134_inst_cy_22)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_23 (maddsub__n0134_inst_cy_23)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_24 (maddsub__n0134_inst_cy_24)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_25 (maddsub__n0134_inst_cy_25)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_26 (maddsub__n0134_inst_cy_26)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_27 (maddsub__n0134_inst_cy_27)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_28 (maddsub__n0134_inst_cy_28)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_29 (maddsub__n0134_inst_cy_29)
     MUXCY:ci->o           1   0.042   0.000  maddsub__n0134_inst_cy_30 (maddsub__n0134_inst_cy_30)
     XORCY:ci->o           1   0.420   1.035  maddsub__n0134_inst_sum_31 (_n0134<15>)
     LUT4:i0->o           12   0.549   2.160  ff<15>24 (ff<15>)
     LUT3:i2->o            1   0.549   0.000  mmux_ci<15>_inst_lut3_2121 (mmux_ci<15>__net340)
     MUXF5:i1->o           1   0.305   0.000  mmux_ci<15>_inst_mux_f5_97 (mmux_ci<15>__net341)
     MUXF6:i1->o           1   0.233   1.035  mmux_ci<15>_inst_mux_f6_48 (ci_15_obuf)
     OBUF:i->o                 4.668          ci_15_obuf (ci<15>)
    ----------------------------------------
    Total                     18.615ns (10.812ns logic, 7.803ns route)
                                       (58.1% logic, 41.9% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.973ns (Levels of Logic = 6)
  Source:            mux<2>
  Destination:       ci<28>

  Data Path: mux<2> to ci<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o            64   0.776   4.860  mux_2_ibuf (mux_2_ibuf)
     BUF:i->o             65   0.549   4.905  mux_2_ibuf_1 (mux_2_ibuf_1)
     LUT3:i0->o            1   0.549   0.000  mmux_ci<28>_inst_lut3_1571 (mmux_ci<28>__net245)
     MUXF5:i0->o           1   0.315   0.000  mmux_ci<28>_inst_mux_f5_70 (mmux_ci<28>__net247)
     MUXF6:i0->o           1   0.316   1.035  mmux_ci<28>_inst_mux_f6_35 (ci_28_obuf)
     OBUF:i->o                 4.668          ci_28_obuf (ci<28>)
    ----------------------------------------
    Total                     17.973ns (7.173ns logic, 10.800ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
CPU : 3.67 / 3.77 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 70056 kilobytes


