-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.2/1059873 Production Release                   
-- Build Date:               Mon Aug  7 10:54:31 PDT 2023                        
                                                                                 
-- Generated by:             r12016@cad40                                        
-- Generated date:           Thu Jun 13 02:35:30 CST 2024                        

Solution Settings: UNET_IP::maxpool.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/../hls/main.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
    $MGC_HOME/shared/include/ac_fixed.h
    $PROJECT_HOME/../hls/conv2d.h
      $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/../hls/defs.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_shift.h
          $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
    $PROJECT_HOME/../hls/maxpool.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/batchnorm_relu.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/tranconv2d.h
      $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process                   Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------------------- ----------------------- ------- ---------- ------------ -- --------
  /UNET_IP::maxpool/run_max                      62      11         16            0  0        ? 
  Design Total:                                  62      11         16            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks  
  ------------ ------ ------ ----------------- ----------- -------------------------
  clk          rising 10.000             20.00    0.000000 /UNET_IP::maxpool/run_max 
  
I/O Data Ranges
  Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ---------------- ---- -------- --------- --------- ------- -------- --------
  clk              IN   Unsigned         1                                     
  rst              IN   Unsigned         1                                     
  arst_n           IN   Unsigned         1                                     
  input:rsc.q      IN   Unsigned        12                                     
  channels         IN   Unsigned         7                                     
  height           IN   Unsigned         7                                     
  width            IN   Unsigned         7                                     
  pool_size        IN   Unsigned         3                                     
  stride           IN   Unsigned         3                                     
  input:rsc.radr   OUT  Unsigned        15                                     
  input:rsc.re     OUT  Unsigned         1                                     
  input:rsc.clken  OUT  Unsigned         1                                     
  input.triosy.lz  OUT  Unsigned         1                                     
  output:rsc.wadr  OUT  Unsigned        15                                     
  output:rsc.d     OUT  Unsigned        12                                     
  output:rsc.we    OUT  Unsigned         1                                     
  output:rsc.clken OUT  Unsigned         1                                     
  output.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /UNET_IP::maxpool/input:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                Indices Phys Memory Address         
    ----------------------- ------- ---------------------------
    /UNET_IP::maxpool/input    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::maxpool/output:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                 Indices Phys Memory Address         
    ------------------------ ------- ---------------------------
    /UNET_IP::maxpool/output    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::maxpool/channels:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                   Indices Phys Memory Address     
    -------------------------- ------- -----------------------
    /UNET_IP::maxpool/channels     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::maxpool/height:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                 Indices Phys Memory Address     
    ------------------------ ------- -----------------------
    /UNET_IP::maxpool/height     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::maxpool/width:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                Indices Phys Memory Address     
    ----------------------- ------- -----------------------
    /UNET_IP::maxpool/width     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::maxpool/pool_size:rsc
    Memory Component: [DirectInput]                Size:         1 x 3
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                    Indices Phys Memory Address     
    --------------------------- ------- -----------------------
    /UNET_IP::maxpool/pool_size     0:2 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::maxpool/stride:rsc
    Memory Component: [DirectInput]                Size:         1 x 3
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                 Indices Phys Memory Address     
    ------------------------ ------- -----------------------
    /UNET_IP::maxpool/stride     0:2 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type Interface Range Range Expression(x) x=step+offset Expression Limits 
  --------------- -------- --------------- ------------------- ------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process                   Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /UNET_IP::maxpool/run_max run_max:rlp        Infinite       0         16 ?  160.00 ns                       
  /UNET_IP::maxpool/run_max  main              Infinite       3         16 ?  160.00 ns                       
  /UNET_IP::maxpool/run_max   LOOP_CH                 ?       2         13 ?  130.00 ns                       
  /UNET_IP::maxpool/run_max    LOOP_HEIGHT            ?       2         11 ?  110.00 ns                       
  /UNET_IP::maxpool/run_max     LOOP_WIDTH            ?       4          9 ?   90.00 ns                       
  /UNET_IP::maxpool/run_max      LOOP_X               ?       1          5 ?   50.00 ns                       
  /UNET_IP::maxpool/run_max       LOOP_Y              ?       4            4   40.00 ns            1          
  
Loop Execution Profile
  Process                   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ------------------------- ---------------- ------------ -------------------------- ----------------- --------
  /UNET_IP::maxpool/run_max run_max:rlp              0 ?                        0.00             16 ?           
  /UNET_IP::maxpool/run_max  main                    3 ?                       18.75             16 ?           
  /UNET_IP::maxpool/run_max   LOOP_CH                2 ?                       12.50             13 ?           
  /UNET_IP::maxpool/run_max    LOOP_HEIGHT           2 ?                       12.50             11 ?           
  /UNET_IP::maxpool/run_max     LOOP_WIDTH           4 ?                       25.00              9 ?           
  /UNET_IP::maxpool/run_max      LOOP_X              1 ?                        6.25              5 ?           
  /UNET_IP::maxpool/run_max       LOOP_Y               4                       25.00                1           
  
End of Report
