WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547193 heartbeat IPC: 3.9259 cumulative IPC: 3.9259 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547194 cumulative IPC: 3.92589 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547194 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7513637 heartbeat IPC: 2.01352 cumulative IPC: 2.01352 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14039311 heartbeat IPC: 1.53241 cumulative IPC: 1.74033 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19749319 heartbeat IPC: 1.75132 cumulative IPC: 1.74398 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 25394673 heartbeat IPC: 1.77137 cumulative IPC: 1.75075 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 31592144 heartbeat IPC: 1.61357 cumulative IPC: 1.72147 (Simulation time: 0 hr 2 min 23 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 29044951 cumulative IPC: 1.72147 (Simulation time: 0 hr 2 min 23 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 29044951 (Simulation time: 0 hr 2 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72147 instructions: 50000001 cycles: 29044951
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 32.3101
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     940678  HIT:     718301  MISS:     222377
LLC LOAD         ACCESS:     454041  HIT:     354605  MISS:      99436
LLC RFO          ACCESS:     249087  HIT:     131671  MISS:     117416
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     237422  HIT:     231999  MISS:       5423
LLC TRANSLATION  ACCESS:        128  HIT:         26  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 217.895 cycles
cpu0_DTLB TOTAL       ACCESS:    9399978  HIT:    9340783  MISS:      59195
cpu0_DTLB LOAD         ACCESS:    9399978  HIT:    9340783  MISS:      59195
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.7652 cycles
cpu0_ITLB TOTAL       ACCESS:       9485  HIT:       9463  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9485  HIT:       9463  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.682 cycles
cpu0_L1D TOTAL       ACCESS:   11068580  HIT:    6078801  MISS:    4989779
cpu0_L1D LOAD         ACCESS:    7372954  HIT:    4387467  MISS:    2985487
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3694500  HIT:    1690607  MISS:    2003893
cpu0_L1D TRANSLATION  ACCESS:       1126  HIT:        727  MISS:        399
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.5034 cycles
cpu0_L1I TOTAL       ACCESS:      12868  HIT:       9046  MISS:       3822
cpu0_L1I LOAD         ACCESS:      12868  HIT:       9046  MISS:       3822
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 92.7282 cycles
cpu0_L2C TOTAL       ACCESS:    1261617  HIT:     472508  MISS:     789109
cpu0_L2C LOAD         ACCESS:     630680  HIT:     176636  MISS:     454044
cpu0_L2C RFO          ACCESS:     279552  HIT:      30464  MISS:     249088
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351250  HIT:     265401  MISS:      85849
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:          7  MISS:        128
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 79.5552 cycles
cpu0_STLB TOTAL       ACCESS:      15734  HIT:      14877  MISS:        857
cpu0_STLB LOAD         ACCESS:      15734  HIT:      14877  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.099 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     131517
  ROW_BUFFER_MISS:      85067
 AVG DBUS CONGESTED CYCLE:    3.91428
 WQ ROW_BUFFER_HIT:       9414
  ROW_BUFFER_MISS:      35409  FULL:          0
