$comment
	File created using the following command:
		vcd file SCOMP.msim.vcd -direction
$end
$date
	Wed Nov 06 20:10:22 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module scomp_system_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " dbg_AC [15] $end
$var wire 1 # dbg_AC [14] $end
$var wire 1 $ dbg_AC [13] $end
$var wire 1 % dbg_AC [12] $end
$var wire 1 & dbg_AC [11] $end
$var wire 1 ' dbg_AC [10] $end
$var wire 1 ( dbg_AC [9] $end
$var wire 1 ) dbg_AC [8] $end
$var wire 1 * dbg_AC [7] $end
$var wire 1 + dbg_AC [6] $end
$var wire 1 , dbg_AC [5] $end
$var wire 1 - dbg_AC [4] $end
$var wire 1 . dbg_AC [3] $end
$var wire 1 / dbg_AC [2] $end
$var wire 1 0 dbg_AC [1] $end
$var wire 1 1 dbg_AC [0] $end
$var wire 1 2 dbg_PC [10] $end
$var wire 1 3 dbg_PC [9] $end
$var wire 1 4 dbg_PC [8] $end
$var wire 1 5 dbg_PC [7] $end
$var wire 1 6 dbg_PC [6] $end
$var wire 1 7 dbg_PC [5] $end
$var wire 1 8 dbg_PC [4] $end
$var wire 1 9 dbg_PC [3] $end
$var wire 1 : dbg_PC [2] $end
$var wire 1 ; dbg_PC [1] $end
$var wire 1 < dbg_PC [0] $end
$var wire 1 = HEX0 [6] $end
$var wire 1 > HEX0 [5] $end
$var wire 1 ? HEX0 [4] $end
$var wire 1 @ HEX0 [3] $end
$var wire 1 A HEX0 [2] $end
$var wire 1 B HEX0 [1] $end
$var wire 1 C HEX0 [0] $end
$var wire 1 D HEX1 [6] $end
$var wire 1 E HEX1 [5] $end
$var wire 1 F HEX1 [4] $end
$var wire 1 G HEX1 [3] $end
$var wire 1 H HEX1 [2] $end
$var wire 1 I HEX1 [1] $end
$var wire 1 J HEX1 [0] $end
$var wire 1 K HEX2 [6] $end
$var wire 1 L HEX2 [5] $end
$var wire 1 M HEX2 [4] $end
$var wire 1 N HEX2 [3] $end
$var wire 1 O HEX2 [2] $end
$var wire 1 P HEX2 [1] $end
$var wire 1 Q HEX2 [0] $end
$var wire 1 R HEX3 [6] $end
$var wire 1 S HEX3 [5] $end
$var wire 1 T HEX3 [4] $end
$var wire 1 U HEX3 [3] $end
$var wire 1 V HEX3 [2] $end
$var wire 1 W HEX3 [1] $end
$var wire 1 X HEX3 [0] $end
$var wire 1 Y HEX4 [6] $end
$var wire 1 Z HEX4 [5] $end
$var wire 1 [ HEX4 [4] $end
$var wire 1 \ HEX4 [3] $end
$var wire 1 ] HEX4 [2] $end
$var wire 1 ^ HEX4 [1] $end
$var wire 1 _ HEX4 [0] $end
$var wire 1 ` HEX5 [6] $end
$var wire 1 a HEX5 [5] $end
$var wire 1 b HEX5 [4] $end
$var wire 1 c HEX5 [3] $end
$var wire 1 d HEX5 [2] $end
$var wire 1 e HEX5 [1] $end
$var wire 1 f HEX5 [0] $end
$var wire 1 g KEY0 $end
$var wire 1 h LEDR [9] $end
$var wire 1 i LEDR [8] $end
$var wire 1 j LEDR [7] $end
$var wire 1 k LEDR [6] $end
$var wire 1 l LEDR [5] $end
$var wire 1 m LEDR [4] $end
$var wire 1 n LEDR [3] $end
$var wire 1 o LEDR [2] $end
$var wire 1 p LEDR [1] $end
$var wire 1 q LEDR [0] $end
$var wire 1 r SW [9] $end
$var wire 1 s SW [8] $end
$var wire 1 t SW [7] $end
$var wire 1 u SW [6] $end
$var wire 1 v SW [5] $end
$var wire 1 w SW [4] $end
$var wire 1 x SW [3] $end
$var wire 1 y SW [2] $end
$var wire 1 z SW [1] $end
$var wire 1 { SW [0] $end
$var wire 1 | TPs [3] $end
$var wire 1 } TPs [2] $end
$var wire 1 ~ TPs [1] $end
$var wire 1 !! TPs [0] $end

$scope module i1 $end
$var wire 1 "! gnd $end
$var wire 1 #! vcc $end
$var wire 1 $! unknown $end
$var wire 1 %! devoe $end
$var wire 1 &! devclrn $end
$var wire 1 '! devpor $end
$var wire 1 (! ww_devoe $end
$var wire 1 )! ww_devclrn $end
$var wire 1 *! ww_devpor $end
$var wire 1 +! ww_altera_reserved_tms $end
$var wire 1 ,! ww_altera_reserved_tck $end
$var wire 1 -! ww_altera_reserved_tdi $end
$var wire 1 .! ww_altera_reserved_tdo $end
$var wire 1 /! ww_dbg_AC [15] $end
$var wire 1 0! ww_dbg_AC [14] $end
$var wire 1 1! ww_dbg_AC [13] $end
$var wire 1 2! ww_dbg_AC [12] $end
$var wire 1 3! ww_dbg_AC [11] $end
$var wire 1 4! ww_dbg_AC [10] $end
$var wire 1 5! ww_dbg_AC [9] $end
$var wire 1 6! ww_dbg_AC [8] $end
$var wire 1 7! ww_dbg_AC [7] $end
$var wire 1 8! ww_dbg_AC [6] $end
$var wire 1 9! ww_dbg_AC [5] $end
$var wire 1 :! ww_dbg_AC [4] $end
$var wire 1 ;! ww_dbg_AC [3] $end
$var wire 1 <! ww_dbg_AC [2] $end
$var wire 1 =! ww_dbg_AC [1] $end
$var wire 1 >! ww_dbg_AC [0] $end
$var wire 1 ?! ww_clock_50 $end
$var wire 1 @! ww_KEY0 $end
$var wire 1 A! ww_SW [9] $end
$var wire 1 B! ww_SW [8] $end
$var wire 1 C! ww_SW [7] $end
$var wire 1 D! ww_SW [6] $end
$var wire 1 E! ww_SW [5] $end
$var wire 1 F! ww_SW [4] $end
$var wire 1 G! ww_SW [3] $end
$var wire 1 H! ww_SW [2] $end
$var wire 1 I! ww_SW [1] $end
$var wire 1 J! ww_SW [0] $end
$var wire 1 K! ww_dbg_PC [10] $end
$var wire 1 L! ww_dbg_PC [9] $end
$var wire 1 M! ww_dbg_PC [8] $end
$var wire 1 N! ww_dbg_PC [7] $end
$var wire 1 O! ww_dbg_PC [6] $end
$var wire 1 P! ww_dbg_PC [5] $end
$var wire 1 Q! ww_dbg_PC [4] $end
$var wire 1 R! ww_dbg_PC [3] $end
$var wire 1 S! ww_dbg_PC [2] $end
$var wire 1 T! ww_dbg_PC [1] $end
$var wire 1 U! ww_dbg_PC [0] $end
$var wire 1 V! ww_HEX0 [6] $end
$var wire 1 W! ww_HEX0 [5] $end
$var wire 1 X! ww_HEX0 [4] $end
$var wire 1 Y! ww_HEX0 [3] $end
$var wire 1 Z! ww_HEX0 [2] $end
$var wire 1 [! ww_HEX0 [1] $end
$var wire 1 \! ww_HEX0 [0] $end
$var wire 1 ]! ww_HEX1 [6] $end
$var wire 1 ^! ww_HEX1 [5] $end
$var wire 1 _! ww_HEX1 [4] $end
$var wire 1 `! ww_HEX1 [3] $end
$var wire 1 a! ww_HEX1 [2] $end
$var wire 1 b! ww_HEX1 [1] $end
$var wire 1 c! ww_HEX1 [0] $end
$var wire 1 d! ww_HEX2 [6] $end
$var wire 1 e! ww_HEX2 [5] $end
$var wire 1 f! ww_HEX2 [4] $end
$var wire 1 g! ww_HEX2 [3] $end
$var wire 1 h! ww_HEX2 [2] $end
$var wire 1 i! ww_HEX2 [1] $end
$var wire 1 j! ww_HEX2 [0] $end
$var wire 1 k! ww_HEX3 [6] $end
$var wire 1 l! ww_HEX3 [5] $end
$var wire 1 m! ww_HEX3 [4] $end
$var wire 1 n! ww_HEX3 [3] $end
$var wire 1 o! ww_HEX3 [2] $end
$var wire 1 p! ww_HEX3 [1] $end
$var wire 1 q! ww_HEX3 [0] $end
$var wire 1 r! ww_HEX4 [6] $end
$var wire 1 s! ww_HEX4 [5] $end
$var wire 1 t! ww_HEX4 [4] $end
$var wire 1 u! ww_HEX4 [3] $end
$var wire 1 v! ww_HEX4 [2] $end
$var wire 1 w! ww_HEX4 [1] $end
$var wire 1 x! ww_HEX4 [0] $end
$var wire 1 y! ww_HEX5 [6] $end
$var wire 1 z! ww_HEX5 [5] $end
$var wire 1 {! ww_HEX5 [4] $end
$var wire 1 |! ww_HEX5 [3] $end
$var wire 1 }! ww_HEX5 [2] $end
$var wire 1 ~! ww_HEX5 [1] $end
$var wire 1 !" ww_HEX5 [0] $end
$var wire 1 "" ww_LEDR [9] $end
$var wire 1 #" ww_LEDR [8] $end
$var wire 1 $" ww_LEDR [7] $end
$var wire 1 %" ww_LEDR [6] $end
$var wire 1 &" ww_LEDR [5] $end
$var wire 1 '" ww_LEDR [4] $end
$var wire 1 (" ww_LEDR [3] $end
$var wire 1 )" ww_LEDR [2] $end
$var wire 1 *" ww_LEDR [1] $end
$var wire 1 +" ww_LEDR [0] $end
$var wire 1 ," ww_TPs [3] $end
$var wire 1 -" ww_TPs [2] $end
$var wire 1 ." ww_TPs [1] $end
$var wire 1 /" ww_TPs [0] $end
$var wire 1 0" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [7] $end
$var wire 1 1" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [6] $end
$var wire 1 2" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [5] $end
$var wire 1 3" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [4] $end
$var wire 1 4" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [3] $end
$var wire 1 5" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [2] $end
$var wire 1 6" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [1] $end
$var wire 1 7" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ [0] $end
$var wire 1 8" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [7] $end
$var wire 1 9" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [6] $end
$var wire 1 :" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [5] $end
$var wire 1 ;" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [4] $end
$var wire 1 <" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [3] $end
$var wire 1 =" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [2] $end
$var wire 1 >" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [1] $end
$var wire 1 ?" \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ [0] $end
$var wire 1 @" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 A" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [12] $end
$var wire 1 B" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [11] $end
$var wire 1 C" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [10] $end
$var wire 1 D" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [9] $end
$var wire 1 E" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [8] $end
$var wire 1 F" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [7] $end
$var wire 1 G" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [6] $end
$var wire 1 H" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 I" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 J" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 K" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 L" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 M" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 N" \inst6|MEM_COMPONENT|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 O" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 P" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [12] $end
$var wire 1 Q" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [11] $end
$var wire 1 R" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [10] $end
$var wire 1 S" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [9] $end
$var wire 1 T" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [8] $end
$var wire 1 U" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [7] $end
$var wire 1 V" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [6] $end
$var wire 1 W" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [5] $end
$var wire 1 X" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 Y" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 Z" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 [" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 \" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 ]" \inst6|MEM_COMPONENT|auto_generated|ram_block1a31_PORTADATAOUT_bus\ [0] $end
$var wire 1 ^" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTADATAIN_bus\ [0] $end
$var wire 1 _" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [12] $end
$var wire 1 `" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [11] $end
$var wire 1 a" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [10] $end
$var wire 1 b" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [9] $end
$var wire 1 c" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [8] $end
$var wire 1 d" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [7] $end
$var wire 1 e" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [6] $end
$var wire 1 f" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [5] $end
$var wire 1 g" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [4] $end
$var wire 1 h" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [3] $end
$var wire 1 i" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [2] $end
$var wire 1 j" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [1] $end
$var wire 1 k" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTAADDR_bus\ [0] $end
$var wire 1 l" \inst6|MEM_COMPONENT|auto_generated|ram_block1a47_PORTADATAOUT_bus\ [0] $end
$var wire 1 m" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTADATAIN_bus\ [0] $end
$var wire 1 n" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [12] $end
$var wire 1 o" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [11] $end
$var wire 1 p" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [10] $end
$var wire 1 q" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [9] $end
$var wire 1 r" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [8] $end
$var wire 1 s" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [7] $end
$var wire 1 t" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [6] $end
$var wire 1 u" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [5] $end
$var wire 1 v" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [4] $end
$var wire 1 w" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [3] $end
$var wire 1 x" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [2] $end
$var wire 1 y" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [1] $end
$var wire 1 z" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTAADDR_bus\ [0] $end
$var wire 1 {" \inst6|MEM_COMPONENT|auto_generated|ram_block1a63_PORTADATAOUT_bus\ [0] $end
$var wire 1 |" \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTADATAIN_bus\ [0] $end
$var wire 1 }" \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [12] $end
$var wire 1 ~" \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [11] $end
$var wire 1 !# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [10] $end
$var wire 1 "# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [9] $end
$var wire 1 ## \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [8] $end
$var wire 1 $# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [7] $end
$var wire 1 %# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [6] $end
$var wire 1 &# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [5] $end
$var wire 1 '# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [4] $end
$var wire 1 (# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [3] $end
$var wire 1 )# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [2] $end
$var wire 1 *# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [1] $end
$var wire 1 +# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTAADDR_bus\ [0] $end
$var wire 1 ,# \inst6|MEM_COMPONENT|auto_generated|ram_block1a79_PORTADATAOUT_bus\ [0] $end
$var wire 1 -# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTADATAIN_bus\ [0] $end
$var wire 1 .# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [12] $end
$var wire 1 /# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [11] $end
$var wire 1 0# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [10] $end
$var wire 1 1# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [9] $end
$var wire 1 2# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [8] $end
$var wire 1 3# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [7] $end
$var wire 1 4# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [6] $end
$var wire 1 5# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [5] $end
$var wire 1 6# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [4] $end
$var wire 1 7# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [3] $end
$var wire 1 8# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [2] $end
$var wire 1 9# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [1] $end
$var wire 1 :# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTAADDR_bus\ [0] $end
$var wire 1 ;# \inst6|MEM_COMPONENT|auto_generated|ram_block1a95_PORTADATAOUT_bus\ [0] $end
$var wire 1 <# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTADATAIN_bus\ [0] $end
$var wire 1 =# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [12] $end
$var wire 1 ># \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [11] $end
$var wire 1 ?# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [10] $end
$var wire 1 @# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [9] $end
$var wire 1 A# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [8] $end
$var wire 1 B# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [7] $end
$var wire 1 C# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [6] $end
$var wire 1 D# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [5] $end
$var wire 1 E# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [4] $end
$var wire 1 F# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [3] $end
$var wire 1 G# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [2] $end
$var wire 1 H# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [1] $end
$var wire 1 I# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTAADDR_bus\ [0] $end
$var wire 1 J# \inst6|MEM_COMPONENT|auto_generated|ram_block1a111_PORTADATAOUT_bus\ [0] $end
$var wire 1 K# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTADATAIN_bus\ [0] $end
$var wire 1 L# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [12] $end
$var wire 1 M# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [11] $end
$var wire 1 N# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [10] $end
$var wire 1 O# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [9] $end
$var wire 1 P# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [8] $end
$var wire 1 Q# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [7] $end
$var wire 1 R# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [6] $end
$var wire 1 S# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [5] $end
$var wire 1 T# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [4] $end
$var wire 1 U# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [3] $end
$var wire 1 V# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [2] $end
$var wire 1 W# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [1] $end
$var wire 1 X# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTAADDR_bus\ [0] $end
$var wire 1 Y# \inst6|MEM_COMPONENT|auto_generated|ram_block1a127_PORTADATAOUT_bus\ [0] $end
$var wire 1 Z# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [4] $end
$var wire 1 [# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [3] $end
$var wire 1 \# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [2] $end
$var wire 1 ]# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [1] $end
$var wire 1 ^# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 _# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [10] $end
$var wire 1 `# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [9] $end
$var wire 1 a# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 b# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 c# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 d# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 e# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 f# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 g# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 h# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 i# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 j# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [4] $end
$var wire 1 k# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [3] $end
$var wire 1 l# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [2] $end
$var wire 1 m# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [1] $end
$var wire 1 n# \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 o# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [7] $end
$var wire 1 p# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [6] $end
$var wire 1 q# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [5] $end
$var wire 1 r# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [4] $end
$var wire 1 s# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [3] $end
$var wire 1 t# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [2] $end
$var wire 1 u# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [1] $end
$var wire 1 v# \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ [0] $end
$var wire 1 w# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 x# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [12] $end
$var wire 1 y# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [11] $end
$var wire 1 z# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [10] $end
$var wire 1 {# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [9] $end
$var wire 1 |# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [8] $end
$var wire 1 }# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [7] $end
$var wire 1 ~# \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [6] $end
$var wire 1 !$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 "$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 #$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 $$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 %$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 &$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 '$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 ($ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 )$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [12] $end
$var wire 1 *$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [11] $end
$var wire 1 +$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [10] $end
$var wire 1 ,$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [9] $end
$var wire 1 -$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [8] $end
$var wire 1 .$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [7] $end
$var wire 1 /$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [6] $end
$var wire 1 0$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [5] $end
$var wire 1 1$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 2$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 3$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 4$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 5$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 6$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a30_PORTADATAOUT_bus\ [0] $end
$var wire 1 7$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTADATAIN_bus\ [0] $end
$var wire 1 8$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [12] $end
$var wire 1 9$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [11] $end
$var wire 1 :$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [10] $end
$var wire 1 ;$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [9] $end
$var wire 1 <$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [8] $end
$var wire 1 =$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [7] $end
$var wire 1 >$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [6] $end
$var wire 1 ?$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [5] $end
$var wire 1 @$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [4] $end
$var wire 1 A$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [3] $end
$var wire 1 B$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [2] $end
$var wire 1 C$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [1] $end
$var wire 1 D$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTAADDR_bus\ [0] $end
$var wire 1 E$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a46_PORTADATAOUT_bus\ [0] $end
$var wire 1 F$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTADATAIN_bus\ [0] $end
$var wire 1 G$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [12] $end
$var wire 1 H$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [11] $end
$var wire 1 I$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [10] $end
$var wire 1 J$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [9] $end
$var wire 1 K$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [8] $end
$var wire 1 L$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [7] $end
$var wire 1 M$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [6] $end
$var wire 1 N$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [5] $end
$var wire 1 O$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [4] $end
$var wire 1 P$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [3] $end
$var wire 1 Q$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [2] $end
$var wire 1 R$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [1] $end
$var wire 1 S$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTAADDR_bus\ [0] $end
$var wire 1 T$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a62_PORTADATAOUT_bus\ [0] $end
$var wire 1 U$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTADATAIN_bus\ [0] $end
$var wire 1 V$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [12] $end
$var wire 1 W$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [11] $end
$var wire 1 X$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [10] $end
$var wire 1 Y$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [9] $end
$var wire 1 Z$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [8] $end
$var wire 1 [$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [7] $end
$var wire 1 \$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [6] $end
$var wire 1 ]$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [5] $end
$var wire 1 ^$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [4] $end
$var wire 1 _$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [3] $end
$var wire 1 `$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [2] $end
$var wire 1 a$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [1] $end
$var wire 1 b$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTAADDR_bus\ [0] $end
$var wire 1 c$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a78_PORTADATAOUT_bus\ [0] $end
$var wire 1 d$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTADATAIN_bus\ [0] $end
$var wire 1 e$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [12] $end
$var wire 1 f$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [11] $end
$var wire 1 g$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [10] $end
$var wire 1 h$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [9] $end
$var wire 1 i$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [8] $end
$var wire 1 j$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [7] $end
$var wire 1 k$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [6] $end
$var wire 1 l$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [5] $end
$var wire 1 m$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [4] $end
$var wire 1 n$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [3] $end
$var wire 1 o$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [2] $end
$var wire 1 p$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [1] $end
$var wire 1 q$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTAADDR_bus\ [0] $end
$var wire 1 r$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a94_PORTADATAOUT_bus\ [0] $end
$var wire 1 s$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTADATAIN_bus\ [0] $end
$var wire 1 t$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [12] $end
$var wire 1 u$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [11] $end
$var wire 1 v$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [10] $end
$var wire 1 w$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [9] $end
$var wire 1 x$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [8] $end
$var wire 1 y$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [7] $end
$var wire 1 z$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [6] $end
$var wire 1 {$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [5] $end
$var wire 1 |$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [4] $end
$var wire 1 }$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [3] $end
$var wire 1 ~$ \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [2] $end
$var wire 1 !% \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [1] $end
$var wire 1 "% \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTAADDR_bus\ [0] $end
$var wire 1 #% \inst6|MEM_COMPONENT|auto_generated|ram_block1a110_PORTADATAOUT_bus\ [0] $end
$var wire 1 $% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTADATAIN_bus\ [0] $end
$var wire 1 %% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [12] $end
$var wire 1 &% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [11] $end
$var wire 1 '% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [10] $end
$var wire 1 (% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [9] $end
$var wire 1 )% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [8] $end
$var wire 1 *% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [7] $end
$var wire 1 +% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [6] $end
$var wire 1 ,% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [5] $end
$var wire 1 -% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [4] $end
$var wire 1 .% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [3] $end
$var wire 1 /% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [2] $end
$var wire 1 0% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [1] $end
$var wire 1 1% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTAADDR_bus\ [0] $end
$var wire 1 2% \inst6|MEM_COMPONENT|auto_generated|ram_block1a126_PORTADATAOUT_bus\ [0] $end
$var wire 1 3% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 4% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [12] $end
$var wire 1 5% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [11] $end
$var wire 1 6% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [10] $end
$var wire 1 7% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [9] $end
$var wire 1 8% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [8] $end
$var wire 1 9% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [7] $end
$var wire 1 :% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [6] $end
$var wire 1 ;% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 <% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 =% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 >% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 ?% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 @% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 A% \inst6|MEM_COMPONENT|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 B% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 C% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [12] $end
$var wire 1 D% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [11] $end
$var wire 1 E% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [10] $end
$var wire 1 F% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [9] $end
$var wire 1 G% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [8] $end
$var wire 1 H% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [7] $end
$var wire 1 I% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [6] $end
$var wire 1 J% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [5] $end
$var wire 1 K% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 L% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 M% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 N% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 O% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 P% \inst6|MEM_COMPONENT|auto_generated|ram_block1a29_PORTADATAOUT_bus\ [0] $end
$var wire 1 Q% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTADATAIN_bus\ [0] $end
$var wire 1 R% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [12] $end
$var wire 1 S% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [11] $end
$var wire 1 T% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [10] $end
$var wire 1 U% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [9] $end
$var wire 1 V% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [8] $end
$var wire 1 W% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [7] $end
$var wire 1 X% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [6] $end
$var wire 1 Y% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [5] $end
$var wire 1 Z% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [4] $end
$var wire 1 [% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [3] $end
$var wire 1 \% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [2] $end
$var wire 1 ]% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [1] $end
$var wire 1 ^% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTAADDR_bus\ [0] $end
$var wire 1 _% \inst6|MEM_COMPONENT|auto_generated|ram_block1a45_PORTADATAOUT_bus\ [0] $end
$var wire 1 `% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTADATAIN_bus\ [0] $end
$var wire 1 a% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [12] $end
$var wire 1 b% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [11] $end
$var wire 1 c% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [10] $end
$var wire 1 d% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [9] $end
$var wire 1 e% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [8] $end
$var wire 1 f% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [7] $end
$var wire 1 g% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [6] $end
$var wire 1 h% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [5] $end
$var wire 1 i% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [4] $end
$var wire 1 j% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [3] $end
$var wire 1 k% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [2] $end
$var wire 1 l% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [1] $end
$var wire 1 m% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTAADDR_bus\ [0] $end
$var wire 1 n% \inst6|MEM_COMPONENT|auto_generated|ram_block1a61_PORTADATAOUT_bus\ [0] $end
$var wire 1 o% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTADATAIN_bus\ [0] $end
$var wire 1 p% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [12] $end
$var wire 1 q% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [11] $end
$var wire 1 r% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [10] $end
$var wire 1 s% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [9] $end
$var wire 1 t% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [8] $end
$var wire 1 u% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [7] $end
$var wire 1 v% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [6] $end
$var wire 1 w% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [5] $end
$var wire 1 x% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [4] $end
$var wire 1 y% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [3] $end
$var wire 1 z% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [2] $end
$var wire 1 {% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [1] $end
$var wire 1 |% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTAADDR_bus\ [0] $end
$var wire 1 }% \inst6|MEM_COMPONENT|auto_generated|ram_block1a77_PORTADATAOUT_bus\ [0] $end
$var wire 1 ~% \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTADATAIN_bus\ [0] $end
$var wire 1 !& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [12] $end
$var wire 1 "& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [11] $end
$var wire 1 #& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [10] $end
$var wire 1 $& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [9] $end
$var wire 1 %& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [8] $end
$var wire 1 && \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [7] $end
$var wire 1 '& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [6] $end
$var wire 1 (& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [5] $end
$var wire 1 )& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [4] $end
$var wire 1 *& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [3] $end
$var wire 1 +& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [2] $end
$var wire 1 ,& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [1] $end
$var wire 1 -& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTAADDR_bus\ [0] $end
$var wire 1 .& \inst6|MEM_COMPONENT|auto_generated|ram_block1a93_PORTADATAOUT_bus\ [0] $end
$var wire 1 /& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTADATAIN_bus\ [0] $end
$var wire 1 0& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [12] $end
$var wire 1 1& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [11] $end
$var wire 1 2& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [10] $end
$var wire 1 3& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [9] $end
$var wire 1 4& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [8] $end
$var wire 1 5& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [7] $end
$var wire 1 6& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [6] $end
$var wire 1 7& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [5] $end
$var wire 1 8& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [4] $end
$var wire 1 9& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [3] $end
$var wire 1 :& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [2] $end
$var wire 1 ;& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [1] $end
$var wire 1 <& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTAADDR_bus\ [0] $end
$var wire 1 =& \inst6|MEM_COMPONENT|auto_generated|ram_block1a109_PORTADATAOUT_bus\ [0] $end
$var wire 1 >& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTADATAIN_bus\ [0] $end
$var wire 1 ?& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [12] $end
$var wire 1 @& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [11] $end
$var wire 1 A& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [10] $end
$var wire 1 B& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [9] $end
$var wire 1 C& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [8] $end
$var wire 1 D& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [7] $end
$var wire 1 E& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [6] $end
$var wire 1 F& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [5] $end
$var wire 1 G& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [4] $end
$var wire 1 H& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [3] $end
$var wire 1 I& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [2] $end
$var wire 1 J& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [1] $end
$var wire 1 K& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTAADDR_bus\ [0] $end
$var wire 1 L& \inst6|MEM_COMPONENT|auto_generated|ram_block1a125_PORTADATAOUT_bus\ [0] $end
$var wire 1 M& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 N& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [12] $end
$var wire 1 O& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [11] $end
$var wire 1 P& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [10] $end
$var wire 1 Q& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [9] $end
$var wire 1 R& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [8] $end
$var wire 1 S& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [7] $end
$var wire 1 T& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [6] $end
$var wire 1 U& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 V& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 W& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 X& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 Y& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 Z& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 [& \inst6|MEM_COMPONENT|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 \& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 ]& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [12] $end
$var wire 1 ^& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [11] $end
$var wire 1 _& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [10] $end
$var wire 1 `& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [9] $end
$var wire 1 a& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [8] $end
$var wire 1 b& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [7] $end
$var wire 1 c& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [6] $end
$var wire 1 d& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [5] $end
$var wire 1 e& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 f& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 g& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 h& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 i& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 j& \inst6|MEM_COMPONENT|auto_generated|ram_block1a28_PORTADATAOUT_bus\ [0] $end
$var wire 1 k& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTADATAIN_bus\ [0] $end
$var wire 1 l& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [12] $end
$var wire 1 m& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [11] $end
$var wire 1 n& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [10] $end
$var wire 1 o& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [9] $end
$var wire 1 p& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [8] $end
$var wire 1 q& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [7] $end
$var wire 1 r& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [6] $end
$var wire 1 s& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [5] $end
$var wire 1 t& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [4] $end
$var wire 1 u& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [3] $end
$var wire 1 v& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [2] $end
$var wire 1 w& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [1] $end
$var wire 1 x& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTAADDR_bus\ [0] $end
$var wire 1 y& \inst6|MEM_COMPONENT|auto_generated|ram_block1a44_PORTADATAOUT_bus\ [0] $end
$var wire 1 z& \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTADATAIN_bus\ [0] $end
$var wire 1 {& \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [12] $end
$var wire 1 |& \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [11] $end
$var wire 1 }& \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [10] $end
$var wire 1 ~& \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [9] $end
$var wire 1 !' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [8] $end
$var wire 1 "' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [7] $end
$var wire 1 #' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [6] $end
$var wire 1 $' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [5] $end
$var wire 1 %' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [4] $end
$var wire 1 &' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [3] $end
$var wire 1 '' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [2] $end
$var wire 1 (' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [1] $end
$var wire 1 )' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTAADDR_bus\ [0] $end
$var wire 1 *' \inst6|MEM_COMPONENT|auto_generated|ram_block1a60_PORTADATAOUT_bus\ [0] $end
$var wire 1 +' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTADATAIN_bus\ [0] $end
$var wire 1 ,' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [12] $end
$var wire 1 -' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [11] $end
$var wire 1 .' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [10] $end
$var wire 1 /' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [9] $end
$var wire 1 0' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [8] $end
$var wire 1 1' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [7] $end
$var wire 1 2' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [6] $end
$var wire 1 3' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [5] $end
$var wire 1 4' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [4] $end
$var wire 1 5' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [3] $end
$var wire 1 6' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [2] $end
$var wire 1 7' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [1] $end
$var wire 1 8' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTAADDR_bus\ [0] $end
$var wire 1 9' \inst6|MEM_COMPONENT|auto_generated|ram_block1a76_PORTADATAOUT_bus\ [0] $end
$var wire 1 :' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTADATAIN_bus\ [0] $end
$var wire 1 ;' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [12] $end
$var wire 1 <' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [11] $end
$var wire 1 =' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [10] $end
$var wire 1 >' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [9] $end
$var wire 1 ?' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [8] $end
$var wire 1 @' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [7] $end
$var wire 1 A' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [6] $end
$var wire 1 B' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [5] $end
$var wire 1 C' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [4] $end
$var wire 1 D' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [3] $end
$var wire 1 E' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [2] $end
$var wire 1 F' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [1] $end
$var wire 1 G' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTAADDR_bus\ [0] $end
$var wire 1 H' \inst6|MEM_COMPONENT|auto_generated|ram_block1a92_PORTADATAOUT_bus\ [0] $end
$var wire 1 I' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTADATAIN_bus\ [0] $end
$var wire 1 J' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [12] $end
$var wire 1 K' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [11] $end
$var wire 1 L' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [10] $end
$var wire 1 M' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [9] $end
$var wire 1 N' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [8] $end
$var wire 1 O' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [7] $end
$var wire 1 P' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [6] $end
$var wire 1 Q' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [5] $end
$var wire 1 R' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [4] $end
$var wire 1 S' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [3] $end
$var wire 1 T' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [2] $end
$var wire 1 U' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [1] $end
$var wire 1 V' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTAADDR_bus\ [0] $end
$var wire 1 W' \inst6|MEM_COMPONENT|auto_generated|ram_block1a108_PORTADATAOUT_bus\ [0] $end
$var wire 1 X' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTADATAIN_bus\ [0] $end
$var wire 1 Y' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [12] $end
$var wire 1 Z' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [11] $end
$var wire 1 [' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [10] $end
$var wire 1 \' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [9] $end
$var wire 1 ]' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [8] $end
$var wire 1 ^' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [7] $end
$var wire 1 _' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [6] $end
$var wire 1 `' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [5] $end
$var wire 1 a' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [4] $end
$var wire 1 b' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [3] $end
$var wire 1 c' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [2] $end
$var wire 1 d' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [1] $end
$var wire 1 e' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTAADDR_bus\ [0] $end
$var wire 1 f' \inst6|MEM_COMPONENT|auto_generated|ram_block1a124_PORTADATAOUT_bus\ [0] $end
$var wire 1 g' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 h' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [12] $end
$var wire 1 i' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [11] $end
$var wire 1 j' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [10] $end
$var wire 1 k' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [9] $end
$var wire 1 l' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 m' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 n' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 o' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 p' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 q' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 r' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 s' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 t' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 u' \inst6|MEM_COMPONENT|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 v' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 w' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [12] $end
$var wire 1 x' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [11] $end
$var wire 1 y' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [10] $end
$var wire 1 z' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [9] $end
$var wire 1 {' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [8] $end
$var wire 1 |' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [7] $end
$var wire 1 }' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [6] $end
$var wire 1 ~' \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [5] $end
$var wire 1 !( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 "( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 #( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 $( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 %( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 &( \inst6|MEM_COMPONENT|auto_generated|ram_block1a27_PORTADATAOUT_bus\ [0] $end
$var wire 1 '( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTADATAIN_bus\ [0] $end
$var wire 1 (( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [12] $end
$var wire 1 )( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [11] $end
$var wire 1 *( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [10] $end
$var wire 1 +( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [9] $end
$var wire 1 ,( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [8] $end
$var wire 1 -( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [7] $end
$var wire 1 .( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [6] $end
$var wire 1 /( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [5] $end
$var wire 1 0( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [4] $end
$var wire 1 1( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [3] $end
$var wire 1 2( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [2] $end
$var wire 1 3( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [1] $end
$var wire 1 4( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTAADDR_bus\ [0] $end
$var wire 1 5( \inst6|MEM_COMPONENT|auto_generated|ram_block1a43_PORTADATAOUT_bus\ [0] $end
$var wire 1 6( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTADATAIN_bus\ [0] $end
$var wire 1 7( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [12] $end
$var wire 1 8( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [11] $end
$var wire 1 9( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [10] $end
$var wire 1 :( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [9] $end
$var wire 1 ;( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [8] $end
$var wire 1 <( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [7] $end
$var wire 1 =( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [6] $end
$var wire 1 >( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [5] $end
$var wire 1 ?( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [4] $end
$var wire 1 @( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [3] $end
$var wire 1 A( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [2] $end
$var wire 1 B( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [1] $end
$var wire 1 C( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTAADDR_bus\ [0] $end
$var wire 1 D( \inst6|MEM_COMPONENT|auto_generated|ram_block1a59_PORTADATAOUT_bus\ [0] $end
$var wire 1 E( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTADATAIN_bus\ [0] $end
$var wire 1 F( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [12] $end
$var wire 1 G( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [11] $end
$var wire 1 H( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [10] $end
$var wire 1 I( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [9] $end
$var wire 1 J( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [8] $end
$var wire 1 K( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [7] $end
$var wire 1 L( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [6] $end
$var wire 1 M( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [5] $end
$var wire 1 N( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [4] $end
$var wire 1 O( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [3] $end
$var wire 1 P( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [2] $end
$var wire 1 Q( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [1] $end
$var wire 1 R( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTAADDR_bus\ [0] $end
$var wire 1 S( \inst6|MEM_COMPONENT|auto_generated|ram_block1a75_PORTADATAOUT_bus\ [0] $end
$var wire 1 T( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTADATAIN_bus\ [0] $end
$var wire 1 U( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [12] $end
$var wire 1 V( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [11] $end
$var wire 1 W( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [10] $end
$var wire 1 X( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [9] $end
$var wire 1 Y( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [8] $end
$var wire 1 Z( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [7] $end
$var wire 1 [( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [6] $end
$var wire 1 \( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [5] $end
$var wire 1 ]( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [4] $end
$var wire 1 ^( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [3] $end
$var wire 1 _( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [2] $end
$var wire 1 `( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [1] $end
$var wire 1 a( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTAADDR_bus\ [0] $end
$var wire 1 b( \inst6|MEM_COMPONENT|auto_generated|ram_block1a91_PORTADATAOUT_bus\ [0] $end
$var wire 1 c( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTADATAIN_bus\ [0] $end
$var wire 1 d( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [12] $end
$var wire 1 e( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [11] $end
$var wire 1 f( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [10] $end
$var wire 1 g( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [9] $end
$var wire 1 h( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [8] $end
$var wire 1 i( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [7] $end
$var wire 1 j( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [6] $end
$var wire 1 k( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [5] $end
$var wire 1 l( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [4] $end
$var wire 1 m( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [3] $end
$var wire 1 n( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [2] $end
$var wire 1 o( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [1] $end
$var wire 1 p( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTAADDR_bus\ [0] $end
$var wire 1 q( \inst6|MEM_COMPONENT|auto_generated|ram_block1a107_PORTADATAOUT_bus\ [0] $end
$var wire 1 r( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTADATAIN_bus\ [0] $end
$var wire 1 s( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [12] $end
$var wire 1 t( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [11] $end
$var wire 1 u( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [10] $end
$var wire 1 v( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [9] $end
$var wire 1 w( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [8] $end
$var wire 1 x( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [7] $end
$var wire 1 y( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [6] $end
$var wire 1 z( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [5] $end
$var wire 1 {( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [4] $end
$var wire 1 |( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [3] $end
$var wire 1 }( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [2] $end
$var wire 1 ~( \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [1] $end
$var wire 1 !) \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTAADDR_bus\ [0] $end
$var wire 1 ") \inst6|MEM_COMPONENT|auto_generated|ram_block1a123_PORTADATAOUT_bus\ [0] $end
$var wire 1 #) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 $) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [12] $end
$var wire 1 %) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [11] $end
$var wire 1 &) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [10] $end
$var wire 1 ') \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [9] $end
$var wire 1 () \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 )) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 *) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 +) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 ,) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 -) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 .) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 /) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 0) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 1) \inst6|MEM_COMPONENT|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 2) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 3) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [12] $end
$var wire 1 4) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [11] $end
$var wire 1 5) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [10] $end
$var wire 1 6) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [9] $end
$var wire 1 7) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [8] $end
$var wire 1 8) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [7] $end
$var wire 1 9) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [6] $end
$var wire 1 :) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [5] $end
$var wire 1 ;) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 <) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 =) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 >) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 ?) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 @) \inst6|MEM_COMPONENT|auto_generated|ram_block1a26_PORTADATAOUT_bus\ [0] $end
$var wire 1 A) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTADATAIN_bus\ [0] $end
$var wire 1 B) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [12] $end
$var wire 1 C) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [11] $end
$var wire 1 D) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [10] $end
$var wire 1 E) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [9] $end
$var wire 1 F) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [8] $end
$var wire 1 G) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [7] $end
$var wire 1 H) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [6] $end
$var wire 1 I) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [5] $end
$var wire 1 J) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [4] $end
$var wire 1 K) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [3] $end
$var wire 1 L) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [2] $end
$var wire 1 M) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [1] $end
$var wire 1 N) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTAADDR_bus\ [0] $end
$var wire 1 O) \inst6|MEM_COMPONENT|auto_generated|ram_block1a42_PORTADATAOUT_bus\ [0] $end
$var wire 1 P) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTADATAIN_bus\ [0] $end
$var wire 1 Q) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [12] $end
$var wire 1 R) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [11] $end
$var wire 1 S) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [10] $end
$var wire 1 T) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [9] $end
$var wire 1 U) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [8] $end
$var wire 1 V) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [7] $end
$var wire 1 W) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [6] $end
$var wire 1 X) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [5] $end
$var wire 1 Y) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [4] $end
$var wire 1 Z) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [3] $end
$var wire 1 [) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [2] $end
$var wire 1 \) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [1] $end
$var wire 1 ]) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTAADDR_bus\ [0] $end
$var wire 1 ^) \inst6|MEM_COMPONENT|auto_generated|ram_block1a58_PORTADATAOUT_bus\ [0] $end
$var wire 1 _) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTADATAIN_bus\ [0] $end
$var wire 1 `) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [12] $end
$var wire 1 a) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [11] $end
$var wire 1 b) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [10] $end
$var wire 1 c) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [9] $end
$var wire 1 d) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [8] $end
$var wire 1 e) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [7] $end
$var wire 1 f) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [6] $end
$var wire 1 g) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [5] $end
$var wire 1 h) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [4] $end
$var wire 1 i) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [3] $end
$var wire 1 j) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [2] $end
$var wire 1 k) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [1] $end
$var wire 1 l) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTAADDR_bus\ [0] $end
$var wire 1 m) \inst6|MEM_COMPONENT|auto_generated|ram_block1a74_PORTADATAOUT_bus\ [0] $end
$var wire 1 n) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTADATAIN_bus\ [0] $end
$var wire 1 o) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [12] $end
$var wire 1 p) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [11] $end
$var wire 1 q) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [10] $end
$var wire 1 r) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [9] $end
$var wire 1 s) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [8] $end
$var wire 1 t) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [7] $end
$var wire 1 u) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [6] $end
$var wire 1 v) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [5] $end
$var wire 1 w) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [4] $end
$var wire 1 x) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [3] $end
$var wire 1 y) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [2] $end
$var wire 1 z) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [1] $end
$var wire 1 {) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTAADDR_bus\ [0] $end
$var wire 1 |) \inst6|MEM_COMPONENT|auto_generated|ram_block1a90_PORTADATAOUT_bus\ [0] $end
$var wire 1 }) \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTADATAIN_bus\ [0] $end
$var wire 1 ~) \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [12] $end
$var wire 1 !* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [11] $end
$var wire 1 "* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [10] $end
$var wire 1 #* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [9] $end
$var wire 1 $* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [8] $end
$var wire 1 %* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [7] $end
$var wire 1 &* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [6] $end
$var wire 1 '* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [5] $end
$var wire 1 (* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [4] $end
$var wire 1 )* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [3] $end
$var wire 1 ** \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [2] $end
$var wire 1 +* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [1] $end
$var wire 1 ,* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTAADDR_bus\ [0] $end
$var wire 1 -* \inst6|MEM_COMPONENT|auto_generated|ram_block1a106_PORTADATAOUT_bus\ [0] $end
$var wire 1 .* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTADATAIN_bus\ [0] $end
$var wire 1 /* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [12] $end
$var wire 1 0* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [11] $end
$var wire 1 1* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [10] $end
$var wire 1 2* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [9] $end
$var wire 1 3* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [8] $end
$var wire 1 4* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [7] $end
$var wire 1 5* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [6] $end
$var wire 1 6* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [5] $end
$var wire 1 7* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [4] $end
$var wire 1 8* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [3] $end
$var wire 1 9* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [2] $end
$var wire 1 :* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [1] $end
$var wire 1 ;* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTAADDR_bus\ [0] $end
$var wire 1 <* \inst6|MEM_COMPONENT|auto_generated|ram_block1a122_PORTADATAOUT_bus\ [0] $end
$var wire 1 =* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTADATAIN_bus\ [0] $end
$var wire 1 >* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [12] $end
$var wire 1 ?* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [11] $end
$var wire 1 @* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [10] $end
$var wire 1 A* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [9] $end
$var wire 1 B* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [8] $end
$var wire 1 C* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [7] $end
$var wire 1 D* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [6] $end
$var wire 1 E* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [5] $end
$var wire 1 F* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [4] $end
$var wire 1 G* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [3] $end
$var wire 1 H* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [2] $end
$var wire 1 I* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [1] $end
$var wire 1 J* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTAADDR_bus\ [0] $end
$var wire 1 K* \inst6|MEM_COMPONENT|auto_generated|ram_block1a73_PORTADATAOUT_bus\ [0] $end
$var wire 1 L* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTADATAIN_bus\ [0] $end
$var wire 1 M* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [12] $end
$var wire 1 N* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [11] $end
$var wire 1 O* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [10] $end
$var wire 1 P* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [9] $end
$var wire 1 Q* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [8] $end
$var wire 1 R* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [7] $end
$var wire 1 S* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [6] $end
$var wire 1 T* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [5] $end
$var wire 1 U* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [4] $end
$var wire 1 V* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [3] $end
$var wire 1 W* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [2] $end
$var wire 1 X* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [1] $end
$var wire 1 Y* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTAADDR_bus\ [0] $end
$var wire 1 Z* \inst6|MEM_COMPONENT|auto_generated|ram_block1a89_PORTADATAOUT_bus\ [0] $end
$var wire 1 [* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTADATAIN_bus\ [0] $end
$var wire 1 \* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [12] $end
$var wire 1 ]* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [11] $end
$var wire 1 ^* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [10] $end
$var wire 1 _* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [9] $end
$var wire 1 `* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [8] $end
$var wire 1 a* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [7] $end
$var wire 1 b* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [6] $end
$var wire 1 c* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [5] $end
$var wire 1 d* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [4] $end
$var wire 1 e* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [3] $end
$var wire 1 f* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [2] $end
$var wire 1 g* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [1] $end
$var wire 1 h* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTAADDR_bus\ [0] $end
$var wire 1 i* \inst6|MEM_COMPONENT|auto_generated|ram_block1a105_PORTADATAOUT_bus\ [0] $end
$var wire 1 j* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTADATAIN_bus\ [0] $end
$var wire 1 k* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [12] $end
$var wire 1 l* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [11] $end
$var wire 1 m* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [10] $end
$var wire 1 n* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [9] $end
$var wire 1 o* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [8] $end
$var wire 1 p* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [7] $end
$var wire 1 q* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [6] $end
$var wire 1 r* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [5] $end
$var wire 1 s* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [4] $end
$var wire 1 t* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [3] $end
$var wire 1 u* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [2] $end
$var wire 1 v* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [1] $end
$var wire 1 w* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTAADDR_bus\ [0] $end
$var wire 1 x* \inst6|MEM_COMPONENT|auto_generated|ram_block1a121_PORTADATAOUT_bus\ [0] $end
$var wire 1 y* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 z* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [12] $end
$var wire 1 {* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [11] $end
$var wire 1 |* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [10] $end
$var wire 1 }* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [9] $end
$var wire 1 ~* \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 !+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 "+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 #+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 $+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 %+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 &+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 '+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 (+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 )+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 *+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 ++ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [12] $end
$var wire 1 ,+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [11] $end
$var wire 1 -+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [10] $end
$var wire 1 .+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [9] $end
$var wire 1 /+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [8] $end
$var wire 1 0+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [7] $end
$var wire 1 1+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [6] $end
$var wire 1 2+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [5] $end
$var wire 1 3+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 4+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 5+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 6+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 7+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 8+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a25_PORTADATAOUT_bus\ [0] $end
$var wire 1 9+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTADATAIN_bus\ [0] $end
$var wire 1 :+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [12] $end
$var wire 1 ;+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [11] $end
$var wire 1 <+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [10] $end
$var wire 1 =+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [9] $end
$var wire 1 >+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [8] $end
$var wire 1 ?+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [7] $end
$var wire 1 @+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [6] $end
$var wire 1 A+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [5] $end
$var wire 1 B+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [4] $end
$var wire 1 C+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [3] $end
$var wire 1 D+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [2] $end
$var wire 1 E+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [1] $end
$var wire 1 F+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTAADDR_bus\ [0] $end
$var wire 1 G+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a41_PORTADATAOUT_bus\ [0] $end
$var wire 1 H+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTADATAIN_bus\ [0] $end
$var wire 1 I+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [12] $end
$var wire 1 J+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [11] $end
$var wire 1 K+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [10] $end
$var wire 1 L+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [9] $end
$var wire 1 M+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [8] $end
$var wire 1 N+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [7] $end
$var wire 1 O+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [6] $end
$var wire 1 P+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [5] $end
$var wire 1 Q+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [4] $end
$var wire 1 R+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [3] $end
$var wire 1 S+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [2] $end
$var wire 1 T+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [1] $end
$var wire 1 U+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTAADDR_bus\ [0] $end
$var wire 1 V+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a57_PORTADATAOUT_bus\ [0] $end
$var wire 1 W+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTADATAIN_bus\ [0] $end
$var wire 1 X+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [12] $end
$var wire 1 Y+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [11] $end
$var wire 1 Z+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [10] $end
$var wire 1 [+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [9] $end
$var wire 1 \+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [8] $end
$var wire 1 ]+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [7] $end
$var wire 1 ^+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [6] $end
$var wire 1 _+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [5] $end
$var wire 1 `+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [4] $end
$var wire 1 a+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [3] $end
$var wire 1 b+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [2] $end
$var wire 1 c+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [1] $end
$var wire 1 d+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTAADDR_bus\ [0] $end
$var wire 1 e+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a72_PORTADATAOUT_bus\ [0] $end
$var wire 1 f+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTADATAIN_bus\ [0] $end
$var wire 1 g+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [12] $end
$var wire 1 h+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [11] $end
$var wire 1 i+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [10] $end
$var wire 1 j+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [9] $end
$var wire 1 k+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [8] $end
$var wire 1 l+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [7] $end
$var wire 1 m+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [6] $end
$var wire 1 n+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [5] $end
$var wire 1 o+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [4] $end
$var wire 1 p+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [3] $end
$var wire 1 q+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [2] $end
$var wire 1 r+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [1] $end
$var wire 1 s+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTAADDR_bus\ [0] $end
$var wire 1 t+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a88_PORTADATAOUT_bus\ [0] $end
$var wire 1 u+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTADATAIN_bus\ [0] $end
$var wire 1 v+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [12] $end
$var wire 1 w+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [11] $end
$var wire 1 x+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [10] $end
$var wire 1 y+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [9] $end
$var wire 1 z+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [8] $end
$var wire 1 {+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [7] $end
$var wire 1 |+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [6] $end
$var wire 1 }+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [5] $end
$var wire 1 ~+ \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [4] $end
$var wire 1 !, \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [3] $end
$var wire 1 ", \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [2] $end
$var wire 1 #, \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [1] $end
$var wire 1 $, \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTAADDR_bus\ [0] $end
$var wire 1 %, \inst6|MEM_COMPONENT|auto_generated|ram_block1a104_PORTADATAOUT_bus\ [0] $end
$var wire 1 &, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTADATAIN_bus\ [0] $end
$var wire 1 ', \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [12] $end
$var wire 1 (, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [11] $end
$var wire 1 ), \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [10] $end
$var wire 1 *, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [9] $end
$var wire 1 +, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [8] $end
$var wire 1 ,, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [7] $end
$var wire 1 -, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [6] $end
$var wire 1 ., \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [5] $end
$var wire 1 /, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [4] $end
$var wire 1 0, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [3] $end
$var wire 1 1, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [2] $end
$var wire 1 2, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [1] $end
$var wire 1 3, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTAADDR_bus\ [0] $end
$var wire 1 4, \inst6|MEM_COMPONENT|auto_generated|ram_block1a120_PORTADATAOUT_bus\ [0] $end
$var wire 1 5, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 6, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [12] $end
$var wire 1 7, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [11] $end
$var wire 1 8, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [10] $end
$var wire 1 9, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [9] $end
$var wire 1 :, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [8] $end
$var wire 1 ;, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [7] $end
$var wire 1 <, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [6] $end
$var wire 1 =, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 >, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 ?, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 @, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 A, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 B, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 C, \inst6|MEM_COMPONENT|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 D, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 E, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [12] $end
$var wire 1 F, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [11] $end
$var wire 1 G, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [10] $end
$var wire 1 H, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [9] $end
$var wire 1 I, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [8] $end
$var wire 1 J, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [7] $end
$var wire 1 K, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [6] $end
$var wire 1 L, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [5] $end
$var wire 1 M, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 N, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 O, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 P, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 Q, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 R, \inst6|MEM_COMPONENT|auto_generated|ram_block1a24_PORTADATAOUT_bus\ [0] $end
$var wire 1 S, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTADATAIN_bus\ [0] $end
$var wire 1 T, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [12] $end
$var wire 1 U, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [11] $end
$var wire 1 V, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [10] $end
$var wire 1 W, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [9] $end
$var wire 1 X, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [8] $end
$var wire 1 Y, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [7] $end
$var wire 1 Z, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [6] $end
$var wire 1 [, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [5] $end
$var wire 1 \, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [4] $end
$var wire 1 ], \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [3] $end
$var wire 1 ^, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [2] $end
$var wire 1 _, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [1] $end
$var wire 1 `, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTAADDR_bus\ [0] $end
$var wire 1 a, \inst6|MEM_COMPONENT|auto_generated|ram_block1a40_PORTADATAOUT_bus\ [0] $end
$var wire 1 b, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTADATAIN_bus\ [0] $end
$var wire 1 c, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [12] $end
$var wire 1 d, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [11] $end
$var wire 1 e, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [10] $end
$var wire 1 f, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [9] $end
$var wire 1 g, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [8] $end
$var wire 1 h, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [7] $end
$var wire 1 i, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [6] $end
$var wire 1 j, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [5] $end
$var wire 1 k, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [4] $end
$var wire 1 l, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [3] $end
$var wire 1 m, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [2] $end
$var wire 1 n, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [1] $end
$var wire 1 o, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTAADDR_bus\ [0] $end
$var wire 1 p, \inst6|MEM_COMPONENT|auto_generated|ram_block1a56_PORTADATAOUT_bus\ [0] $end
$var wire 1 q, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTADATAIN_bus\ [0] $end
$var wire 1 r, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [12] $end
$var wire 1 s, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [11] $end
$var wire 1 t, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [10] $end
$var wire 1 u, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [9] $end
$var wire 1 v, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [8] $end
$var wire 1 w, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [7] $end
$var wire 1 x, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [6] $end
$var wire 1 y, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [5] $end
$var wire 1 z, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [4] $end
$var wire 1 {, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [3] $end
$var wire 1 |, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [2] $end
$var wire 1 }, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [1] $end
$var wire 1 ~, \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTAADDR_bus\ [0] $end
$var wire 1 !- \inst6|MEM_COMPONENT|auto_generated|ram_block1a71_PORTADATAOUT_bus\ [0] $end
$var wire 1 "- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTADATAIN_bus\ [0] $end
$var wire 1 #- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [12] $end
$var wire 1 $- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [11] $end
$var wire 1 %- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [10] $end
$var wire 1 &- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [9] $end
$var wire 1 '- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [8] $end
$var wire 1 (- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [7] $end
$var wire 1 )- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [6] $end
$var wire 1 *- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [5] $end
$var wire 1 +- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [4] $end
$var wire 1 ,- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [3] $end
$var wire 1 -- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [2] $end
$var wire 1 .- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [1] $end
$var wire 1 /- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTAADDR_bus\ [0] $end
$var wire 1 0- \inst6|MEM_COMPONENT|auto_generated|ram_block1a87_PORTADATAOUT_bus\ [0] $end
$var wire 1 1- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTADATAIN_bus\ [0] $end
$var wire 1 2- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [12] $end
$var wire 1 3- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [11] $end
$var wire 1 4- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [10] $end
$var wire 1 5- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [9] $end
$var wire 1 6- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [8] $end
$var wire 1 7- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [7] $end
$var wire 1 8- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [6] $end
$var wire 1 9- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [5] $end
$var wire 1 :- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [4] $end
$var wire 1 ;- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [3] $end
$var wire 1 <- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [2] $end
$var wire 1 =- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [1] $end
$var wire 1 >- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTAADDR_bus\ [0] $end
$var wire 1 ?- \inst6|MEM_COMPONENT|auto_generated|ram_block1a103_PORTADATAOUT_bus\ [0] $end
$var wire 1 @- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTADATAIN_bus\ [0] $end
$var wire 1 A- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [12] $end
$var wire 1 B- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [11] $end
$var wire 1 C- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [10] $end
$var wire 1 D- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [9] $end
$var wire 1 E- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [8] $end
$var wire 1 F- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [7] $end
$var wire 1 G- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [6] $end
$var wire 1 H- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [5] $end
$var wire 1 I- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [4] $end
$var wire 1 J- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [3] $end
$var wire 1 K- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [2] $end
$var wire 1 L- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [1] $end
$var wire 1 M- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTAADDR_bus\ [0] $end
$var wire 1 N- \inst6|MEM_COMPONENT|auto_generated|ram_block1a119_PORTADATAOUT_bus\ [0] $end
$var wire 1 O- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 P- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [12] $end
$var wire 1 Q- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [11] $end
$var wire 1 R- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [10] $end
$var wire 1 S- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [9] $end
$var wire 1 T- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 U- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 V- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 W- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 X- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 Y- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 Z- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 [- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 \- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 ]- \inst6|MEM_COMPONENT|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 ^- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 _- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [12] $end
$var wire 1 `- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [11] $end
$var wire 1 a- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [10] $end
$var wire 1 b- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [9] $end
$var wire 1 c- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [8] $end
$var wire 1 d- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [7] $end
$var wire 1 e- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [6] $end
$var wire 1 f- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [5] $end
$var wire 1 g- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 h- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 i- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 j- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 k- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 l- \inst6|MEM_COMPONENT|auto_generated|ram_block1a23_PORTADATAOUT_bus\ [0] $end
$var wire 1 m- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTADATAIN_bus\ [0] $end
$var wire 1 n- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [12] $end
$var wire 1 o- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [11] $end
$var wire 1 p- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [10] $end
$var wire 1 q- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [9] $end
$var wire 1 r- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [8] $end
$var wire 1 s- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [7] $end
$var wire 1 t- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [6] $end
$var wire 1 u- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [5] $end
$var wire 1 v- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [4] $end
$var wire 1 w- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [3] $end
$var wire 1 x- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [2] $end
$var wire 1 y- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [1] $end
$var wire 1 z- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTAADDR_bus\ [0] $end
$var wire 1 {- \inst6|MEM_COMPONENT|auto_generated|ram_block1a39_PORTADATAOUT_bus\ [0] $end
$var wire 1 |- \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTADATAIN_bus\ [0] $end
$var wire 1 }- \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [12] $end
$var wire 1 ~- \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [11] $end
$var wire 1 !. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [10] $end
$var wire 1 ". \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [9] $end
$var wire 1 #. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [8] $end
$var wire 1 $. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [7] $end
$var wire 1 %. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [6] $end
$var wire 1 &. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [5] $end
$var wire 1 '. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [4] $end
$var wire 1 (. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [3] $end
$var wire 1 ). \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [2] $end
$var wire 1 *. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [1] $end
$var wire 1 +. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTAADDR_bus\ [0] $end
$var wire 1 ,. \inst6|MEM_COMPONENT|auto_generated|ram_block1a55_PORTADATAOUT_bus\ [0] $end
$var wire 1 -. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTADATAIN_bus\ [0] $end
$var wire 1 .. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [12] $end
$var wire 1 /. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [11] $end
$var wire 1 0. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [10] $end
$var wire 1 1. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [9] $end
$var wire 1 2. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [8] $end
$var wire 1 3. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [7] $end
$var wire 1 4. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [6] $end
$var wire 1 5. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [5] $end
$var wire 1 6. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [4] $end
$var wire 1 7. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [3] $end
$var wire 1 8. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [2] $end
$var wire 1 9. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [1] $end
$var wire 1 :. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTAADDR_bus\ [0] $end
$var wire 1 ;. \inst6|MEM_COMPONENT|auto_generated|ram_block1a70_PORTADATAOUT_bus\ [0] $end
$var wire 1 <. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTADATAIN_bus\ [0] $end
$var wire 1 =. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [12] $end
$var wire 1 >. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [11] $end
$var wire 1 ?. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [10] $end
$var wire 1 @. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [9] $end
$var wire 1 A. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [8] $end
$var wire 1 B. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [7] $end
$var wire 1 C. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [6] $end
$var wire 1 D. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [5] $end
$var wire 1 E. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [4] $end
$var wire 1 F. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [3] $end
$var wire 1 G. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [2] $end
$var wire 1 H. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [1] $end
$var wire 1 I. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTAADDR_bus\ [0] $end
$var wire 1 J. \inst6|MEM_COMPONENT|auto_generated|ram_block1a86_PORTADATAOUT_bus\ [0] $end
$var wire 1 K. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTADATAIN_bus\ [0] $end
$var wire 1 L. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [12] $end
$var wire 1 M. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [11] $end
$var wire 1 N. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [10] $end
$var wire 1 O. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [9] $end
$var wire 1 P. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [8] $end
$var wire 1 Q. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [7] $end
$var wire 1 R. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [6] $end
$var wire 1 S. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [5] $end
$var wire 1 T. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [4] $end
$var wire 1 U. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [3] $end
$var wire 1 V. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [2] $end
$var wire 1 W. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [1] $end
$var wire 1 X. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTAADDR_bus\ [0] $end
$var wire 1 Y. \inst6|MEM_COMPONENT|auto_generated|ram_block1a102_PORTADATAOUT_bus\ [0] $end
$var wire 1 Z. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTADATAIN_bus\ [0] $end
$var wire 1 [. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [12] $end
$var wire 1 \. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [11] $end
$var wire 1 ]. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [10] $end
$var wire 1 ^. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [9] $end
$var wire 1 _. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [8] $end
$var wire 1 `. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [7] $end
$var wire 1 a. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [6] $end
$var wire 1 b. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [5] $end
$var wire 1 c. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [4] $end
$var wire 1 d. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [3] $end
$var wire 1 e. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [2] $end
$var wire 1 f. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [1] $end
$var wire 1 g. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTAADDR_bus\ [0] $end
$var wire 1 h. \inst6|MEM_COMPONENT|auto_generated|ram_block1a118_PORTADATAOUT_bus\ [0] $end
$var wire 1 i. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 j. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [12] $end
$var wire 1 k. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [11] $end
$var wire 1 l. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [10] $end
$var wire 1 m. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 n. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 o. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 p. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 q. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 r. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 s. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 t. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 u. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 v. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 w. \inst6|MEM_COMPONENT|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 x. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 y. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [12] $end
$var wire 1 z. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [11] $end
$var wire 1 {. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [10] $end
$var wire 1 |. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [9] $end
$var wire 1 }. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [8] $end
$var wire 1 ~. \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [7] $end
$var wire 1 !/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [6] $end
$var wire 1 "/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [5] $end
$var wire 1 #/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 $/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 %/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 &/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 '/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 (/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a22_PORTADATAOUT_bus\ [0] $end
$var wire 1 )/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTADATAIN_bus\ [0] $end
$var wire 1 */ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [12] $end
$var wire 1 +/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [11] $end
$var wire 1 ,/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [10] $end
$var wire 1 -/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [9] $end
$var wire 1 ./ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [8] $end
$var wire 1 // \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [7] $end
$var wire 1 0/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [6] $end
$var wire 1 1/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [5] $end
$var wire 1 2/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [4] $end
$var wire 1 3/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [3] $end
$var wire 1 4/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [2] $end
$var wire 1 5/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [1] $end
$var wire 1 6/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTAADDR_bus\ [0] $end
$var wire 1 7/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a38_PORTADATAOUT_bus\ [0] $end
$var wire 1 8/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTADATAIN_bus\ [0] $end
$var wire 1 9/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [12] $end
$var wire 1 :/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [11] $end
$var wire 1 ;/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [10] $end
$var wire 1 </ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [9] $end
$var wire 1 =/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [8] $end
$var wire 1 >/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [7] $end
$var wire 1 ?/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [6] $end
$var wire 1 @/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [5] $end
$var wire 1 A/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [4] $end
$var wire 1 B/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [3] $end
$var wire 1 C/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [2] $end
$var wire 1 D/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [1] $end
$var wire 1 E/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTAADDR_bus\ [0] $end
$var wire 1 F/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a54_PORTADATAOUT_bus\ [0] $end
$var wire 1 G/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [4] $end
$var wire 1 H/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [3] $end
$var wire 1 I/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [2] $end
$var wire 1 J/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [1] $end
$var wire 1 K/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 L/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [10] $end
$var wire 1 M/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 N/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 O/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 P/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 Q/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 R/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 S/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 T/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 U/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 V/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 W/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [4] $end
$var wire 1 X/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [3] $end
$var wire 1 Y/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [2] $end
$var wire 1 Z/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [1] $end
$var wire 1 [/ \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 \/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTADATAIN_bus\ [0] $end
$var wire 1 ]/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [12] $end
$var wire 1 ^/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [11] $end
$var wire 1 _/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [10] $end
$var wire 1 `/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [9] $end
$var wire 1 a/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [8] $end
$var wire 1 b/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [7] $end
$var wire 1 c/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [6] $end
$var wire 1 d/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [5] $end
$var wire 1 e/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [4] $end
$var wire 1 f/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [3] $end
$var wire 1 g/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [2] $end
$var wire 1 h/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [1] $end
$var wire 1 i/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTAADDR_bus\ [0] $end
$var wire 1 j/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a69_PORTADATAOUT_bus\ [0] $end
$var wire 1 k/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTADATAIN_bus\ [0] $end
$var wire 1 l/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [12] $end
$var wire 1 m/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [11] $end
$var wire 1 n/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [10] $end
$var wire 1 o/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [9] $end
$var wire 1 p/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [8] $end
$var wire 1 q/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [7] $end
$var wire 1 r/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [6] $end
$var wire 1 s/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [5] $end
$var wire 1 t/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [4] $end
$var wire 1 u/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [3] $end
$var wire 1 v/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [2] $end
$var wire 1 w/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [1] $end
$var wire 1 x/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTAADDR_bus\ [0] $end
$var wire 1 y/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a85_PORTADATAOUT_bus\ [0] $end
$var wire 1 z/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTADATAIN_bus\ [0] $end
$var wire 1 {/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [12] $end
$var wire 1 |/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [11] $end
$var wire 1 }/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [10] $end
$var wire 1 ~/ \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [9] $end
$var wire 1 !0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [8] $end
$var wire 1 "0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [7] $end
$var wire 1 #0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [6] $end
$var wire 1 $0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [5] $end
$var wire 1 %0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [4] $end
$var wire 1 &0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [3] $end
$var wire 1 '0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [2] $end
$var wire 1 (0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [1] $end
$var wire 1 )0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTAADDR_bus\ [0] $end
$var wire 1 *0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a101_PORTADATAOUT_bus\ [0] $end
$var wire 1 +0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTADATAIN_bus\ [0] $end
$var wire 1 ,0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [12] $end
$var wire 1 -0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [11] $end
$var wire 1 .0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [10] $end
$var wire 1 /0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [9] $end
$var wire 1 00 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [8] $end
$var wire 1 10 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [7] $end
$var wire 1 20 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [6] $end
$var wire 1 30 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [5] $end
$var wire 1 40 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [4] $end
$var wire 1 50 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [3] $end
$var wire 1 60 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [2] $end
$var wire 1 70 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [1] $end
$var wire 1 80 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTAADDR_bus\ [0] $end
$var wire 1 90 \inst6|MEM_COMPONENT|auto_generated|ram_block1a117_PORTADATAOUT_bus\ [0] $end
$var wire 1 :0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 ;0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [12] $end
$var wire 1 <0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [11] $end
$var wire 1 =0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [10] $end
$var wire 1 >0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [9] $end
$var wire 1 ?0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [8] $end
$var wire 1 @0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [7] $end
$var wire 1 A0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [6] $end
$var wire 1 B0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 C0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 D0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 E0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 F0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 G0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 H0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 I0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 J0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [12] $end
$var wire 1 K0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [11] $end
$var wire 1 L0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [10] $end
$var wire 1 M0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [9] $end
$var wire 1 N0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [8] $end
$var wire 1 O0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [7] $end
$var wire 1 P0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [6] $end
$var wire 1 Q0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [5] $end
$var wire 1 R0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 S0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 T0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 U0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 V0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 W0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a21_PORTADATAOUT_bus\ [0] $end
$var wire 1 X0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTADATAIN_bus\ [0] $end
$var wire 1 Y0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [12] $end
$var wire 1 Z0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [11] $end
$var wire 1 [0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [10] $end
$var wire 1 \0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [9] $end
$var wire 1 ]0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [8] $end
$var wire 1 ^0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [7] $end
$var wire 1 _0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [6] $end
$var wire 1 `0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [5] $end
$var wire 1 a0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [4] $end
$var wire 1 b0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [3] $end
$var wire 1 c0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [2] $end
$var wire 1 d0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [1] $end
$var wire 1 e0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTAADDR_bus\ [0] $end
$var wire 1 f0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a37_PORTADATAOUT_bus\ [0] $end
$var wire 1 g0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTADATAIN_bus\ [0] $end
$var wire 1 h0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [12] $end
$var wire 1 i0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [11] $end
$var wire 1 j0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [10] $end
$var wire 1 k0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [9] $end
$var wire 1 l0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [8] $end
$var wire 1 m0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [7] $end
$var wire 1 n0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [6] $end
$var wire 1 o0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [5] $end
$var wire 1 p0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [4] $end
$var wire 1 q0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [3] $end
$var wire 1 r0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [2] $end
$var wire 1 s0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [1] $end
$var wire 1 t0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTAADDR_bus\ [0] $end
$var wire 1 u0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a53_PORTADATAOUT_bus\ [0] $end
$var wire 1 v0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTADATAIN_bus\ [0] $end
$var wire 1 w0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [12] $end
$var wire 1 x0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [11] $end
$var wire 1 y0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [10] $end
$var wire 1 z0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [9] $end
$var wire 1 {0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [8] $end
$var wire 1 |0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [7] $end
$var wire 1 }0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [6] $end
$var wire 1 ~0 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [5] $end
$var wire 1 !1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [4] $end
$var wire 1 "1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [3] $end
$var wire 1 #1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [2] $end
$var wire 1 $1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [1] $end
$var wire 1 %1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTAADDR_bus\ [0] $end
$var wire 1 &1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a68_PORTADATAOUT_bus\ [0] $end
$var wire 1 '1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTADATAIN_bus\ [0] $end
$var wire 1 (1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [12] $end
$var wire 1 )1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [11] $end
$var wire 1 *1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [10] $end
$var wire 1 +1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [9] $end
$var wire 1 ,1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [8] $end
$var wire 1 -1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [7] $end
$var wire 1 .1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [6] $end
$var wire 1 /1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [5] $end
$var wire 1 01 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [4] $end
$var wire 1 11 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [3] $end
$var wire 1 21 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [2] $end
$var wire 1 31 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [1] $end
$var wire 1 41 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTAADDR_bus\ [0] $end
$var wire 1 51 \inst6|MEM_COMPONENT|auto_generated|ram_block1a84_PORTADATAOUT_bus\ [0] $end
$var wire 1 61 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTADATAIN_bus\ [0] $end
$var wire 1 71 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [12] $end
$var wire 1 81 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [11] $end
$var wire 1 91 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [10] $end
$var wire 1 :1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [9] $end
$var wire 1 ;1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [8] $end
$var wire 1 <1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [7] $end
$var wire 1 =1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [6] $end
$var wire 1 >1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [5] $end
$var wire 1 ?1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [4] $end
$var wire 1 @1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [3] $end
$var wire 1 A1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [2] $end
$var wire 1 B1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [1] $end
$var wire 1 C1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTAADDR_bus\ [0] $end
$var wire 1 D1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a100_PORTADATAOUT_bus\ [0] $end
$var wire 1 E1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTADATAIN_bus\ [0] $end
$var wire 1 F1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [12] $end
$var wire 1 G1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [11] $end
$var wire 1 H1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [10] $end
$var wire 1 I1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [9] $end
$var wire 1 J1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [8] $end
$var wire 1 K1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [7] $end
$var wire 1 L1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [6] $end
$var wire 1 M1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [5] $end
$var wire 1 N1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [4] $end
$var wire 1 O1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [3] $end
$var wire 1 P1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [2] $end
$var wire 1 Q1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [1] $end
$var wire 1 R1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTAADDR_bus\ [0] $end
$var wire 1 S1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a116_PORTADATAOUT_bus\ [0] $end
$var wire 1 T1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 U1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [12] $end
$var wire 1 V1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [11] $end
$var wire 1 W1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [10] $end
$var wire 1 X1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [9] $end
$var wire 1 Y1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [8] $end
$var wire 1 Z1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 [1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 \1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 ]1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 ^1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 _1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 `1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 a1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 b1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 c1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 d1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [12] $end
$var wire 1 e1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [11] $end
$var wire 1 f1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [10] $end
$var wire 1 g1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [9] $end
$var wire 1 h1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [8] $end
$var wire 1 i1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [7] $end
$var wire 1 j1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [6] $end
$var wire 1 k1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [5] $end
$var wire 1 l1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 m1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 n1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 o1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 p1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 q1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a20_PORTADATAOUT_bus\ [0] $end
$var wire 1 r1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTADATAIN_bus\ [0] $end
$var wire 1 s1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [12] $end
$var wire 1 t1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [11] $end
$var wire 1 u1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [10] $end
$var wire 1 v1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [9] $end
$var wire 1 w1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [8] $end
$var wire 1 x1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [7] $end
$var wire 1 y1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [6] $end
$var wire 1 z1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [5] $end
$var wire 1 {1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [4] $end
$var wire 1 |1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [3] $end
$var wire 1 }1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [2] $end
$var wire 1 ~1 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [1] $end
$var wire 1 !2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTAADDR_bus\ [0] $end
$var wire 1 "2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a36_PORTADATAOUT_bus\ [0] $end
$var wire 1 #2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTADATAIN_bus\ [0] $end
$var wire 1 $2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [12] $end
$var wire 1 %2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [11] $end
$var wire 1 &2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [10] $end
$var wire 1 '2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [9] $end
$var wire 1 (2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [8] $end
$var wire 1 )2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [7] $end
$var wire 1 *2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [6] $end
$var wire 1 +2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [5] $end
$var wire 1 ,2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [4] $end
$var wire 1 -2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [3] $end
$var wire 1 .2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [2] $end
$var wire 1 /2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [1] $end
$var wire 1 02 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTAADDR_bus\ [0] $end
$var wire 1 12 \inst6|MEM_COMPONENT|auto_generated|ram_block1a52_PORTADATAOUT_bus\ [0] $end
$var wire 1 22 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTADATAIN_bus\ [0] $end
$var wire 1 32 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [12] $end
$var wire 1 42 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [11] $end
$var wire 1 52 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [10] $end
$var wire 1 62 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [9] $end
$var wire 1 72 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [8] $end
$var wire 1 82 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [7] $end
$var wire 1 92 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [6] $end
$var wire 1 :2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [5] $end
$var wire 1 ;2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [4] $end
$var wire 1 <2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [3] $end
$var wire 1 =2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [2] $end
$var wire 1 >2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [1] $end
$var wire 1 ?2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTAADDR_bus\ [0] $end
$var wire 1 @2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a67_PORTADATAOUT_bus\ [0] $end
$var wire 1 A2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTADATAIN_bus\ [0] $end
$var wire 1 B2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [12] $end
$var wire 1 C2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [11] $end
$var wire 1 D2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [10] $end
$var wire 1 E2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [9] $end
$var wire 1 F2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [8] $end
$var wire 1 G2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [7] $end
$var wire 1 H2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [6] $end
$var wire 1 I2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [5] $end
$var wire 1 J2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [4] $end
$var wire 1 K2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [3] $end
$var wire 1 L2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [2] $end
$var wire 1 M2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [1] $end
$var wire 1 N2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTAADDR_bus\ [0] $end
$var wire 1 O2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a83_PORTADATAOUT_bus\ [0] $end
$var wire 1 P2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTADATAIN_bus\ [0] $end
$var wire 1 Q2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [12] $end
$var wire 1 R2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [11] $end
$var wire 1 S2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [10] $end
$var wire 1 T2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [9] $end
$var wire 1 U2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [8] $end
$var wire 1 V2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [7] $end
$var wire 1 W2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [6] $end
$var wire 1 X2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [5] $end
$var wire 1 Y2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [4] $end
$var wire 1 Z2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [3] $end
$var wire 1 [2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [2] $end
$var wire 1 \2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [1] $end
$var wire 1 ]2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTAADDR_bus\ [0] $end
$var wire 1 ^2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a99_PORTADATAOUT_bus\ [0] $end
$var wire 1 _2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTADATAIN_bus\ [0] $end
$var wire 1 `2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [12] $end
$var wire 1 a2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [11] $end
$var wire 1 b2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [10] $end
$var wire 1 c2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [9] $end
$var wire 1 d2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [8] $end
$var wire 1 e2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [7] $end
$var wire 1 f2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [6] $end
$var wire 1 g2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [5] $end
$var wire 1 h2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [4] $end
$var wire 1 i2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [3] $end
$var wire 1 j2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [2] $end
$var wire 1 k2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [1] $end
$var wire 1 l2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTAADDR_bus\ [0] $end
$var wire 1 m2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a115_PORTADATAOUT_bus\ [0] $end
$var wire 1 n2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 o2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [12] $end
$var wire 1 p2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [11] $end
$var wire 1 q2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [10] $end
$var wire 1 r2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [9] $end
$var wire 1 s2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [8] $end
$var wire 1 t2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [7] $end
$var wire 1 u2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [6] $end
$var wire 1 v2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 w2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 x2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 y2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 z2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 {2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 |2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 }2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 ~2 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [12] $end
$var wire 1 !3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [11] $end
$var wire 1 "3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [10] $end
$var wire 1 #3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [9] $end
$var wire 1 $3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [8] $end
$var wire 1 %3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [7] $end
$var wire 1 &3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [6] $end
$var wire 1 '3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [5] $end
$var wire 1 (3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 )3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 *3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 +3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 ,3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 -3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a19_PORTADATAOUT_bus\ [0] $end
$var wire 1 .3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTADATAIN_bus\ [0] $end
$var wire 1 /3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [12] $end
$var wire 1 03 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [11] $end
$var wire 1 13 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [10] $end
$var wire 1 23 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [9] $end
$var wire 1 33 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [8] $end
$var wire 1 43 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [7] $end
$var wire 1 53 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [6] $end
$var wire 1 63 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [5] $end
$var wire 1 73 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [4] $end
$var wire 1 83 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [3] $end
$var wire 1 93 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [2] $end
$var wire 1 :3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [1] $end
$var wire 1 ;3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTAADDR_bus\ [0] $end
$var wire 1 <3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a35_PORTADATAOUT_bus\ [0] $end
$var wire 1 =3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTADATAIN_bus\ [0] $end
$var wire 1 >3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [12] $end
$var wire 1 ?3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [11] $end
$var wire 1 @3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [10] $end
$var wire 1 A3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [9] $end
$var wire 1 B3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [8] $end
$var wire 1 C3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [7] $end
$var wire 1 D3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [6] $end
$var wire 1 E3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [5] $end
$var wire 1 F3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [4] $end
$var wire 1 G3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [3] $end
$var wire 1 H3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [2] $end
$var wire 1 I3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [1] $end
$var wire 1 J3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTAADDR_bus\ [0] $end
$var wire 1 K3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a51_PORTADATAOUT_bus\ [0] $end
$var wire 1 L3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTADATAIN_bus\ [0] $end
$var wire 1 M3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [12] $end
$var wire 1 N3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [11] $end
$var wire 1 O3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [10] $end
$var wire 1 P3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [9] $end
$var wire 1 Q3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [8] $end
$var wire 1 R3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [7] $end
$var wire 1 S3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [6] $end
$var wire 1 T3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [5] $end
$var wire 1 U3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [4] $end
$var wire 1 V3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [3] $end
$var wire 1 W3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [2] $end
$var wire 1 X3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [1] $end
$var wire 1 Y3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTAADDR_bus\ [0] $end
$var wire 1 Z3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a66_PORTADATAOUT_bus\ [0] $end
$var wire 1 [3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTADATAIN_bus\ [0] $end
$var wire 1 \3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [12] $end
$var wire 1 ]3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [11] $end
$var wire 1 ^3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [10] $end
$var wire 1 _3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [9] $end
$var wire 1 `3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [8] $end
$var wire 1 a3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [7] $end
$var wire 1 b3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [6] $end
$var wire 1 c3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [5] $end
$var wire 1 d3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [4] $end
$var wire 1 e3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [3] $end
$var wire 1 f3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [2] $end
$var wire 1 g3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [1] $end
$var wire 1 h3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTAADDR_bus\ [0] $end
$var wire 1 i3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a82_PORTADATAOUT_bus\ [0] $end
$var wire 1 j3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTADATAIN_bus\ [0] $end
$var wire 1 k3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [12] $end
$var wire 1 l3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [11] $end
$var wire 1 m3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [10] $end
$var wire 1 n3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [9] $end
$var wire 1 o3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [8] $end
$var wire 1 p3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [7] $end
$var wire 1 q3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [6] $end
$var wire 1 r3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [5] $end
$var wire 1 s3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [4] $end
$var wire 1 t3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [3] $end
$var wire 1 u3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [2] $end
$var wire 1 v3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [1] $end
$var wire 1 w3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTAADDR_bus\ [0] $end
$var wire 1 x3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a98_PORTADATAOUT_bus\ [0] $end
$var wire 1 y3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTADATAIN_bus\ [0] $end
$var wire 1 z3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [12] $end
$var wire 1 {3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [11] $end
$var wire 1 |3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [10] $end
$var wire 1 }3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [9] $end
$var wire 1 ~3 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [8] $end
$var wire 1 !4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [7] $end
$var wire 1 "4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [6] $end
$var wire 1 #4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [5] $end
$var wire 1 $4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [4] $end
$var wire 1 %4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [3] $end
$var wire 1 &4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [2] $end
$var wire 1 '4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [1] $end
$var wire 1 (4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTAADDR_bus\ [0] $end
$var wire 1 )4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a114_PORTADATAOUT_bus\ [0] $end
$var wire 1 *4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 +4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [12] $end
$var wire 1 ,4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [11] $end
$var wire 1 -4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 .4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 /4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 04 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 14 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 24 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 34 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 44 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 54 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 64 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 74 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 84 \inst6|MEM_COMPONENT|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 94 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 :4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [12] $end
$var wire 1 ;4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [11] $end
$var wire 1 <4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [10] $end
$var wire 1 =4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [9] $end
$var wire 1 >4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [8] $end
$var wire 1 ?4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [7] $end
$var wire 1 @4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [6] $end
$var wire 1 A4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [5] $end
$var wire 1 B4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 C4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 D4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 E4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 F4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 G4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a18_PORTADATAOUT_bus\ [0] $end
$var wire 1 H4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTADATAIN_bus\ [0] $end
$var wire 1 I4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [12] $end
$var wire 1 J4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [11] $end
$var wire 1 K4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [10] $end
$var wire 1 L4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [9] $end
$var wire 1 M4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [8] $end
$var wire 1 N4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [7] $end
$var wire 1 O4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [6] $end
$var wire 1 P4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [5] $end
$var wire 1 Q4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [4] $end
$var wire 1 R4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [3] $end
$var wire 1 S4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [2] $end
$var wire 1 T4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [1] $end
$var wire 1 U4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTAADDR_bus\ [0] $end
$var wire 1 V4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a34_PORTADATAOUT_bus\ [0] $end
$var wire 1 W4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTADATAIN_bus\ [0] $end
$var wire 1 X4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [12] $end
$var wire 1 Y4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [11] $end
$var wire 1 Z4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [10] $end
$var wire 1 [4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [9] $end
$var wire 1 \4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [8] $end
$var wire 1 ]4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [7] $end
$var wire 1 ^4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [6] $end
$var wire 1 _4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [5] $end
$var wire 1 `4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [4] $end
$var wire 1 a4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [3] $end
$var wire 1 b4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [2] $end
$var wire 1 c4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [1] $end
$var wire 1 d4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTAADDR_bus\ [0] $end
$var wire 1 e4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a50_PORTADATAOUT_bus\ [0] $end
$var wire 1 f4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTADATAIN_bus\ [0] $end
$var wire 1 g4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [12] $end
$var wire 1 h4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [11] $end
$var wire 1 i4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [10] $end
$var wire 1 j4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [9] $end
$var wire 1 k4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [8] $end
$var wire 1 l4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [7] $end
$var wire 1 m4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [6] $end
$var wire 1 n4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [5] $end
$var wire 1 o4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [4] $end
$var wire 1 p4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [3] $end
$var wire 1 q4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [2] $end
$var wire 1 r4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [1] $end
$var wire 1 s4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTAADDR_bus\ [0] $end
$var wire 1 t4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a65_PORTADATAOUT_bus\ [0] $end
$var wire 1 u4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTADATAIN_bus\ [0] $end
$var wire 1 v4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [12] $end
$var wire 1 w4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [11] $end
$var wire 1 x4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [10] $end
$var wire 1 y4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [9] $end
$var wire 1 z4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [8] $end
$var wire 1 {4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [7] $end
$var wire 1 |4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [6] $end
$var wire 1 }4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [5] $end
$var wire 1 ~4 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [4] $end
$var wire 1 !5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [3] $end
$var wire 1 "5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [2] $end
$var wire 1 #5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [1] $end
$var wire 1 $5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTAADDR_bus\ [0] $end
$var wire 1 %5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a81_PORTADATAOUT_bus\ [0] $end
$var wire 1 &5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTADATAIN_bus\ [0] $end
$var wire 1 '5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [12] $end
$var wire 1 (5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [11] $end
$var wire 1 )5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [10] $end
$var wire 1 *5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [9] $end
$var wire 1 +5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [8] $end
$var wire 1 ,5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [7] $end
$var wire 1 -5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [6] $end
$var wire 1 .5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [5] $end
$var wire 1 /5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [4] $end
$var wire 1 05 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [3] $end
$var wire 1 15 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [2] $end
$var wire 1 25 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [1] $end
$var wire 1 35 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTAADDR_bus\ [0] $end
$var wire 1 45 \inst6|MEM_COMPONENT|auto_generated|ram_block1a97_PORTADATAOUT_bus\ [0] $end
$var wire 1 55 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTADATAIN_bus\ [0] $end
$var wire 1 65 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [12] $end
$var wire 1 75 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [11] $end
$var wire 1 85 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [10] $end
$var wire 1 95 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [9] $end
$var wire 1 :5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [8] $end
$var wire 1 ;5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [7] $end
$var wire 1 <5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [6] $end
$var wire 1 =5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [5] $end
$var wire 1 >5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [4] $end
$var wire 1 ?5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [3] $end
$var wire 1 @5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [2] $end
$var wire 1 A5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [1] $end
$var wire 1 B5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTAADDR_bus\ [0] $end
$var wire 1 C5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a113_PORTADATAOUT_bus\ [0] $end
$var wire 1 D5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 E5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [12] $end
$var wire 1 F5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [11] $end
$var wire 1 G5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 H5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 I5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 J5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 K5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 L5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 M5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 N5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 O5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 P5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 Q5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 R5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 S5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 T5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [12] $end
$var wire 1 U5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [11] $end
$var wire 1 V5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [10] $end
$var wire 1 W5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [9] $end
$var wire 1 X5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [8] $end
$var wire 1 Y5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [7] $end
$var wire 1 Z5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [6] $end
$var wire 1 [5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [5] $end
$var wire 1 \5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 ]5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 ^5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 _5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 `5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 a5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a17_PORTADATAOUT_bus\ [0] $end
$var wire 1 b5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTADATAIN_bus\ [0] $end
$var wire 1 c5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [12] $end
$var wire 1 d5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [11] $end
$var wire 1 e5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [10] $end
$var wire 1 f5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [9] $end
$var wire 1 g5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [8] $end
$var wire 1 h5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [7] $end
$var wire 1 i5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [6] $end
$var wire 1 j5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [5] $end
$var wire 1 k5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [4] $end
$var wire 1 l5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [3] $end
$var wire 1 m5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [2] $end
$var wire 1 n5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [1] $end
$var wire 1 o5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTAADDR_bus\ [0] $end
$var wire 1 p5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a33_PORTADATAOUT_bus\ [0] $end
$var wire 1 q5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTADATAIN_bus\ [0] $end
$var wire 1 r5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [12] $end
$var wire 1 s5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [11] $end
$var wire 1 t5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [10] $end
$var wire 1 u5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [9] $end
$var wire 1 v5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [8] $end
$var wire 1 w5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [7] $end
$var wire 1 x5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [6] $end
$var wire 1 y5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [5] $end
$var wire 1 z5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [4] $end
$var wire 1 {5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [3] $end
$var wire 1 |5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [2] $end
$var wire 1 }5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [1] $end
$var wire 1 ~5 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTAADDR_bus\ [0] $end
$var wire 1 !6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a49_PORTADATAOUT_bus\ [0] $end
$var wire 1 "6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [4] $end
$var wire 1 #6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [3] $end
$var wire 1 $6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [2] $end
$var wire 1 %6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [1] $end
$var wire 1 &6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 '6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 (6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 )6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 *6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 +6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 ,6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 -6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 .6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 /6 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 06 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 16 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 26 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [4] $end
$var wire 1 36 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [3] $end
$var wire 1 46 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [2] $end
$var wire 1 56 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [1] $end
$var wire 1 66 \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 76 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTADATAIN_bus\ [0] $end
$var wire 1 86 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [12] $end
$var wire 1 96 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [11] $end
$var wire 1 :6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [10] $end
$var wire 1 ;6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [9] $end
$var wire 1 <6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [8] $end
$var wire 1 =6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [7] $end
$var wire 1 >6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [6] $end
$var wire 1 ?6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [5] $end
$var wire 1 @6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [4] $end
$var wire 1 A6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [3] $end
$var wire 1 B6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [2] $end
$var wire 1 C6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [1] $end
$var wire 1 D6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTAADDR_bus\ [0] $end
$var wire 1 E6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a64_PORTADATAOUT_bus\ [0] $end
$var wire 1 F6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTADATAIN_bus\ [0] $end
$var wire 1 G6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [12] $end
$var wire 1 H6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [11] $end
$var wire 1 I6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [10] $end
$var wire 1 J6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [9] $end
$var wire 1 K6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [8] $end
$var wire 1 L6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [7] $end
$var wire 1 M6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [6] $end
$var wire 1 N6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [5] $end
$var wire 1 O6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [4] $end
$var wire 1 P6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [3] $end
$var wire 1 Q6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [2] $end
$var wire 1 R6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [1] $end
$var wire 1 S6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTAADDR_bus\ [0] $end
$var wire 1 T6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a80_PORTADATAOUT_bus\ [0] $end
$var wire 1 U6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTADATAIN_bus\ [0] $end
$var wire 1 V6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [12] $end
$var wire 1 W6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [11] $end
$var wire 1 X6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [10] $end
$var wire 1 Y6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [9] $end
$var wire 1 Z6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [8] $end
$var wire 1 [6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [7] $end
$var wire 1 \6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [6] $end
$var wire 1 ]6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [5] $end
$var wire 1 ^6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [4] $end
$var wire 1 _6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [3] $end
$var wire 1 `6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [2] $end
$var wire 1 a6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [1] $end
$var wire 1 b6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTAADDR_bus\ [0] $end
$var wire 1 c6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a96_PORTADATAOUT_bus\ [0] $end
$var wire 1 d6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTADATAIN_bus\ [0] $end
$var wire 1 e6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [12] $end
$var wire 1 f6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [11] $end
$var wire 1 g6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [10] $end
$var wire 1 h6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [9] $end
$var wire 1 i6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [8] $end
$var wire 1 j6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [7] $end
$var wire 1 k6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [6] $end
$var wire 1 l6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [5] $end
$var wire 1 m6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [4] $end
$var wire 1 n6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [3] $end
$var wire 1 o6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [2] $end
$var wire 1 p6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [1] $end
$var wire 1 q6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTAADDR_bus\ [0] $end
$var wire 1 r6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a112_PORTADATAOUT_bus\ [0] $end
$var wire 1 s6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 t6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [12] $end
$var wire 1 u6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [11] $end
$var wire 1 v6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 w6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 x6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 y6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 z6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 {6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 |6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 }6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ~6 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 !7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 "7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 #7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 $7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 %7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [12] $end
$var wire 1 &7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [11] $end
$var wire 1 '7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [10] $end
$var wire 1 (7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [9] $end
$var wire 1 )7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [8] $end
$var wire 1 *7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [7] $end
$var wire 1 +7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [6] $end
$var wire 1 ,7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [5] $end
$var wire 1 -7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 .7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 /7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 07 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 17 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 27 \inst6|MEM_COMPONENT|auto_generated|ram_block1a16_PORTADATAOUT_bus\ [0] $end
$var wire 1 37 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTADATAIN_bus\ [0] $end
$var wire 1 47 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [12] $end
$var wire 1 57 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [11] $end
$var wire 1 67 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [10] $end
$var wire 1 77 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [9] $end
$var wire 1 87 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [8] $end
$var wire 1 97 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [7] $end
$var wire 1 :7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [6] $end
$var wire 1 ;7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [5] $end
$var wire 1 <7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [4] $end
$var wire 1 =7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [3] $end
$var wire 1 >7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [2] $end
$var wire 1 ?7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [1] $end
$var wire 1 @7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTAADDR_bus\ [0] $end
$var wire 1 A7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a32_PORTADATAOUT_bus\ [0] $end
$var wire 1 B7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTADATAIN_bus\ [0] $end
$var wire 1 C7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [12] $end
$var wire 1 D7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [11] $end
$var wire 1 E7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [10] $end
$var wire 1 F7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [9] $end
$var wire 1 G7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [8] $end
$var wire 1 H7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [7] $end
$var wire 1 I7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [6] $end
$var wire 1 J7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [5] $end
$var wire 1 K7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [4] $end
$var wire 1 L7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [3] $end
$var wire 1 M7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [2] $end
$var wire 1 N7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [1] $end
$var wire 1 O7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTAADDR_bus\ [0] $end
$var wire 1 P7 \inst6|MEM_COMPONENT|auto_generated|ram_block1a48_PORTADATAOUT_bus\ [0] $end
$var wire 1 Q7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 R7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 S7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 T7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 U7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 V7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 W7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 X7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 Y7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 Z7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 [7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 \7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 ]7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ^7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 _7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 `7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 a7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 b7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 c7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 d7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 e7 \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 f7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [3] $end
$var wire 1 g7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [2] $end
$var wire 1 h7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [1] $end
$var wire 1 i7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ [0] $end
$var wire 1 j7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [7] $end
$var wire 1 k7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [6] $end
$var wire 1 l7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [5] $end
$var wire 1 m7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [4] $end
$var wire 1 n7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [3] $end
$var wire 1 o7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [2] $end
$var wire 1 p7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [1] $end
$var wire 1 q7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ [0] $end
$var wire 1 r7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [8] $end
$var wire 1 s7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [7] $end
$var wire 1 t7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [6] $end
$var wire 1 u7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [5] $end
$var wire 1 v7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [4] $end
$var wire 1 w7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [3] $end
$var wire 1 x7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [2] $end
$var wire 1 y7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [1] $end
$var wire 1 z7 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ [0] $end
$var wire 1 {7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 |7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 }7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [11] $end
$var wire 1 ~7 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 !8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 "8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 #8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 $8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 %8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 &8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 '8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 (8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 )8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 *8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 +8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [11] $end
$var wire 1 ,8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [10] $end
$var wire 1 -8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [9] $end
$var wire 1 .8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 /8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 08 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 18 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 28 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 38 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 48 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 58 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 68 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 78 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 88 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 98 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ [1] $end
$var wire 1 :8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 ;8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [11] $end
$var wire 1 <8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 =8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 >8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 ?8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 @8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 A8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 B8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 C8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 D8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 E8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 F8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 G8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [11] $end
$var wire 1 H8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [10] $end
$var wire 1 I8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [9] $end
$var wire 1 J8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [8] $end
$var wire 1 K8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [7] $end
$var wire 1 L8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [6] $end
$var wire 1 M8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 N8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 O8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 P8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 Q8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 R8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 S8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [1] $end
$var wire 1 T8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 U8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad\ $end
$var wire 1 V8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect\ $end
$var wire 1 W8 \auto_hub|~GND~combout\ $end
$var wire 1 X8 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ $end
$var wire 1 Y8 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ $end
$var wire 1 Z8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ $end
$var wire 1 [8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ $end
$var wire 1 \8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ $end
$var wire 1 ]8 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ $end
$var wire 1 ^8 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 _8 \clock_50~input_o\ $end
$var wire 1 `8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire\ $end
$var wire 1 a8 \KEY0~input_o\ $end
$var wire 1 b8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire\ $end
$var wire 1 c8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\ $end
$var wire 1 d8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire\ $end
$var wire 1 e8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\ $end
$var wire 1 f8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\ $end
$var wire 1 g8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk\ $end
$var wire 1 h8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk\ $end
$var wire 1 i8 \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ $end
$var wire 1 j8 \inst|state.fetch~q\ $end
$var wire 1 k8 \inst|state.decode~q\ $end
$var wire 1 l8 \inst|state.ex_istore2~q\ $end
$var wire 1 m8 \inst|state.decode~DUPLICATE_q\ $end
$var wire 1 n8 \inst|state~35_combout\ $end
$var wire 1 o8 \inst|state~33_combout\ $end
$var wire 1 p8 \inst|state~34_combout\ $end
$var wire 1 q8 \inst|state.init~feeder_combout\ $end
$var wire 1 r8 \inst|state.init~q\ $end
$var wire 1 s8 \inst|Selector28~0_combout\ $end
$var wire 1 t8 \inst|IO_WRITE_int~q\ $end
$var wire 1 u8 \inst|state.ex_istore2~DUPLICATE_q\ $end
$var wire 1 v8 \inst|operand[4]~6_combout\ $end
$var wire 1 w8 \inst|PC_stack[9][4]~feeder_combout\ $end
$var wire 1 x8 \inst|state~54_combout\ $end
$var wire 1 y8 \inst|state.ex_call~q\ $end
$var wire 1 z8 \inst|PC_stack[9][10]~1_combout\ $end
$var wire 1 {8 \inst|PC_stack[9][4]~q\ $end
$var wire 1 |8 \inst|PC_stack[8][4]~feeder_combout\ $end
$var wire 1 }8 \inst|PC_stack[0][10]~0_combout\ $end
$var wire 1 ~8 \inst|PC_stack[8][4]~q\ $end
$var wire 1 !9 \inst|PC_stack[7][4]~feeder_combout\ $end
$var wire 1 "9 \inst|PC_stack[7][4]~q\ $end
$var wire 1 #9 \inst|PC_stack[6][4]~feeder_combout\ $end
$var wire 1 $9 \inst|PC_stack[6][4]~q\ $end
$var wire 1 %9 \inst|PC_stack[5][4]~feeder_combout\ $end
$var wire 1 &9 \inst|PC_stack[5][4]~q\ $end
$var wire 1 '9 \inst|PC_stack[4][4]~feeder_combout\ $end
$var wire 1 (9 \inst|PC_stack[4][4]~q\ $end
$var wire 1 )9 \inst|PC_stack[3][4]~feeder_combout\ $end
$var wire 1 *9 \inst|PC_stack[3][4]~q\ $end
$var wire 1 +9 \inst|PC_stack[2][4]~feeder_combout\ $end
$var wire 1 ,9 \inst|PC_stack[2][4]~q\ $end
$var wire 1 -9 \inst|PC_stack[1][4]~feeder_combout\ $end
$var wire 1 .9 \inst|PC_stack[1][4]~q\ $end
$var wire 1 /9 \inst|PC_stack[0][4]~feeder_combout\ $end
$var wire 1 09 \inst|PC_stack[0][4]~q\ $end
$var wire 1 19 \inst|Add0~30\ $end
$var wire 1 29 \inst|Add0~25_sumout\ $end
$var wire 1 39 \inst|Selector7~0_combout\ $end
$var wire 1 49 \inst|state~48_combout\ $end
$var wire 1 59 \inst|state.ex_reti~q\ $end
$var wire 1 69 \inst|WideOr3~1_combout\ $end
$var wire 1 79 \inst|state~52_combout\ $end
$var wire 1 89 \inst|state.ex_jzero~q\ $end
$var wire 1 99 \inst|state~50_combout\ $end
$var wire 1 :9 \inst|state~51_combout\ $end
$var wire 1 ;9 \inst|state.ex_jneg~q\ $end
$var wire 1 <9 \inst|state~56_combout\ $end
$var wire 1 =9 \inst|state.ex_in~q\ $end
$var wire 1 >9 \inst|state.ex_in2~feeder_combout\ $end
$var wire 1 ?9 \inst|state.ex_in2~q\ $end
$var wire 1 @9 \clock_50~inputCLKENA0_outclk\ $end
$var wire 1 A9 \inst5|Add4~33_sumout\ $end
$var wire 1 B9 \inst5|Add4~66\ $end
$var wire 1 C9 \inst5|Add4~69_sumout\ $end
$var wire 1 D9 \inst5|Add4~70\ $end
$var wire 1 E9 \inst5|Add4~5_sumout\ $end
$var wire 1 F9 \inst5|Add4~6\ $end
$var wire 1 G9 \inst5|Add4~73_sumout\ $end
$var wire 1 H9 \inst5|Add4~74\ $end
$var wire 1 I9 \inst5|Add4~77_sumout\ $end
$var wire 1 J9 \inst5|Add4~78\ $end
$var wire 1 K9 \inst5|Add4~1_sumout\ $end
$var wire 1 L9 \inst5|LessThan4~1_combout\ $end
$var wire 1 M9 \inst5|LessThan4~0_combout\ $end
$var wire 1 N9 \inst5|LessThan4~2_combout\ $end
$var wire 1 O9 \inst5|LessThan4~4_combout\ $end
$var wire 1 P9 \inst5|LessThan4~5_combout\ $end
$var wire 1 Q9 \inst5|Add4~34\ $end
$var wire 1 R9 \inst5|Add4~29_sumout\ $end
$var wire 1 S9 \inst5|Add4~30\ $end
$var wire 1 T9 \inst5|Add4~37_sumout\ $end
$var wire 1 U9 \inst5|Add4~38\ $end
$var wire 1 V9 \inst5|Add4~41_sumout\ $end
$var wire 1 W9 \inst5|Add4~42\ $end
$var wire 1 X9 \inst5|Add4~25_sumout\ $end
$var wire 1 Y9 \inst5|Add4~26\ $end
$var wire 1 Z9 \inst5|Add4~45_sumout\ $end
$var wire 1 [9 \inst5|count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 \9 \inst5|Add4~46\ $end
$var wire 1 ]9 \inst5|Add4~21_sumout\ $end
$var wire 1 ^9 \inst5|Add4~22\ $end
$var wire 1 _9 \inst5|Add4~49_sumout\ $end
$var wire 1 `9 \inst5|Add4~50\ $end
$var wire 1 a9 \inst5|Add4~53_sumout\ $end
$var wire 1 b9 \inst5|Add4~54\ $end
$var wire 1 c9 \inst5|Add4~57_sumout\ $end
$var wire 1 d9 \inst5|Add4~58\ $end
$var wire 1 e9 \inst5|Add4~61_sumout\ $end
$var wire 1 f9 \inst5|Add4~62\ $end
$var wire 1 g9 \inst5|Add4~13_sumout\ $end
$var wire 1 h9 \inst5|Add4~14\ $end
$var wire 1 i9 \inst5|Add4~17_sumout\ $end
$var wire 1 j9 \inst5|Add4~18\ $end
$var wire 1 k9 \inst5|Add4~9_sumout\ $end
$var wire 1 l9 \inst5|Add4~10\ $end
$var wire 1 m9 \inst5|Add4~65_sumout\ $end
$var wire 1 n9 \inst5|LessThan4~3_combout\ $end
$var wire 1 o9 \inst5|clock_10Hz_int~0_combout\ $end
$var wire 1 p9 \inst5|clock_10Hz_int~q\ $end
$var wire 1 q9 \inst5|clock_10Hz~q\ $end
$var wire 1 r9 \inst4|COUNT[0]~0_combout\ $end
$var wire 1 s9 \inst|state.ex_out~q\ $end
$var wire 1 t9 \inst|state.ex_out2~q\ $end
$var wire 1 u9 \inst|Selector29~0_combout\ $end
$var wire 1 v9 \inst|Selector29~1_combout\ $end
$var wire 1 w9 \inst|IO_CYCLE~q\ $end
$var wire 1 x9 \inst|operand[5]~5_combout\ $end
$var wire 1 y9 \inst|PC_stack[9][5]~feeder_combout\ $end
$var wire 1 z9 \inst|PC_stack[9][5]~q\ $end
$var wire 1 {9 \inst|PC_stack[8][5]~feeder_combout\ $end
$var wire 1 |9 \inst|PC_stack[8][5]~q\ $end
$var wire 1 }9 \inst|PC_stack[7][5]~feeder_combout\ $end
$var wire 1 ~9 \inst|PC_stack[7][5]~q\ $end
$var wire 1 !: \inst|PC_stack[6][5]~feeder_combout\ $end
$var wire 1 ": \inst|PC_stack[6][5]~q\ $end
$var wire 1 #: \inst|PC_stack[5][5]~feeder_combout\ $end
$var wire 1 $: \inst|PC_stack[5][5]~q\ $end
$var wire 1 %: \inst|PC_stack[4][5]~feeder_combout\ $end
$var wire 1 &: \inst|PC_stack[4][5]~q\ $end
$var wire 1 ': \inst|PC_stack[3][5]~feeder_combout\ $end
$var wire 1 (: \inst|PC_stack[3][5]~q\ $end
$var wire 1 ): \inst|PC_stack[2][5]~feeder_combout\ $end
$var wire 1 *: \inst|PC_stack[2][5]~q\ $end
$var wire 1 +: \inst|PC_stack[1][5]~feeder_combout\ $end
$var wire 1 ,: \inst|PC_stack[1][5]~q\ $end
$var wire 1 -: \inst|PC_stack[0][5]~feeder_combout\ $end
$var wire 1 .: \inst|PC_stack[0][5]~q\ $end
$var wire 1 /: \inst|Add0~26\ $end
$var wire 1 0: \inst|Add0~21_sumout\ $end
$var wire 1 1: \inst|Selector6~0_combout\ $end
$var wire 1 2: \inst|Add0~22\ $end
$var wire 1 3: \inst|Add0~17_sumout\ $end
$var wire 1 4: \inst|operand[6]~4_combout\ $end
$var wire 1 5: \inst|PC_stack[9][6]~feeder_combout\ $end
$var wire 1 6: \inst|PC_stack[9][6]~q\ $end
$var wire 1 7: \inst|PC_stack[8][6]~feeder_combout\ $end
$var wire 1 8: \inst|PC_stack[8][6]~q\ $end
$var wire 1 9: \inst|PC_stack[7][6]~feeder_combout\ $end
$var wire 1 :: \inst|PC_stack[7][6]~q\ $end
$var wire 1 ;: \inst|PC_stack[6][6]~feeder_combout\ $end
$var wire 1 <: \inst|PC_stack[6][6]~q\ $end
$var wire 1 =: \inst|PC_stack[5][6]~feeder_combout\ $end
$var wire 1 >: \inst|PC_stack[5][6]~q\ $end
$var wire 1 ?: \inst|PC_stack[4][6]~feeder_combout\ $end
$var wire 1 @: \inst|PC_stack[4][6]~q\ $end
$var wire 1 A: \inst|PC_stack[3][6]~feeder_combout\ $end
$var wire 1 B: \inst|PC_stack[3][6]~q\ $end
$var wire 1 C: \inst|PC_stack[2][6]~feeder_combout\ $end
$var wire 1 D: \inst|PC_stack[2][6]~q\ $end
$var wire 1 E: \inst|PC_stack[1][6]~feeder_combout\ $end
$var wire 1 F: \inst|PC_stack[0][6]~q\ $end
$var wire 1 G: \inst|PC_stack[1][6]~q\ $end
$var wire 1 H: \inst|PC_stack[0][6]~feeder_combout\ $end
$var wire 1 I: \inst|PC_stack[0][6]~DUPLICATE_q\ $end
$var wire 1 J: \inst|Selector5~0_combout\ $end
$var wire 1 K: \inst|next_mem_addr[6]~6_combout\ $end
$var wire 1 L: \inst|Add0~18\ $end
$var wire 1 M: \inst|Add0~13_sumout\ $end
$var wire 1 N: \inst|PC_stack[9][7]~feeder_combout\ $end
$var wire 1 O: \inst|PC_stack[9][7]~q\ $end
$var wire 1 P: \inst|PC_stack[8][7]~feeder_combout\ $end
$var wire 1 Q: \inst|PC_stack[8][7]~q\ $end
$var wire 1 R: \inst|PC_stack[7][7]~feeder_combout\ $end
$var wire 1 S: \inst|PC_stack[7][7]~q\ $end
$var wire 1 T: \inst|PC_stack[6][7]~feeder_combout\ $end
$var wire 1 U: \inst|PC_stack[6][7]~q\ $end
$var wire 1 V: \inst|PC_stack[5][7]~feeder_combout\ $end
$var wire 1 W: \inst|PC_stack[5][7]~q\ $end
$var wire 1 X: \inst|PC_stack[4][7]~feeder_combout\ $end
$var wire 1 Y: \inst|PC_stack[4][7]~q\ $end
$var wire 1 Z: \inst|PC_stack[3][7]~feeder_combout\ $end
$var wire 1 [: \inst|PC_stack[3][7]~q\ $end
$var wire 1 \: \inst|PC_stack[2][7]~feeder_combout\ $end
$var wire 1 ]: \inst|PC_stack[2][7]~q\ $end
$var wire 1 ^: \inst|PC_stack[1][7]~feeder_combout\ $end
$var wire 1 _: \inst|PC_stack[1][7]~q\ $end
$var wire 1 `: \inst|PC_stack[0][7]~feeder_combout\ $end
$var wire 1 a: \inst|PC_stack[0][7]~q\ $end
$var wire 1 b: \inst|operand[7]~3_combout\ $end
$var wire 1 c: \inst|Selector4~0_combout\ $end
$var wire 1 d: \inst|next_mem_addr[7]~7_combout\ $end
$var wire 1 e: \inst|PC_stack[9][9]~feeder_combout\ $end
$var wire 1 f: \inst|PC_stack[9][9]~q\ $end
$var wire 1 g: \inst|PC_stack[8][9]~feeder_combout\ $end
$var wire 1 h: \inst|PC_stack[8][9]~q\ $end
$var wire 1 i: \inst|PC_stack[7][9]~feeder_combout\ $end
$var wire 1 j: \inst|PC_stack[7][9]~q\ $end
$var wire 1 k: \inst|PC_stack[6][9]~feeder_combout\ $end
$var wire 1 l: \inst|PC_stack[6][9]~q\ $end
$var wire 1 m: \inst|PC_stack[5][9]~feeder_combout\ $end
$var wire 1 n: \inst|PC_stack[5][9]~q\ $end
$var wire 1 o: \inst|PC_stack[4][9]~feeder_combout\ $end
$var wire 1 p: \inst|PC_stack[4][9]~q\ $end
$var wire 1 q: \inst|PC_stack[3][9]~feeder_combout\ $end
$var wire 1 r: \inst|PC_stack[3][9]~q\ $end
$var wire 1 s: \inst|PC_stack[2][9]~feeder_combout\ $end
$var wire 1 t: \inst|PC_stack[2][9]~q\ $end
$var wire 1 u: \inst|PC_stack[1][9]~feeder_combout\ $end
$var wire 1 v: \inst|PC_stack[1][9]~q\ $end
$var wire 1 w: \inst|PC_stack[0][9]~feeder_combout\ $end
$var wire 1 x: \inst|PC_stack[0][9]~q\ $end
$var wire 1 y: \inst|Add0~14\ $end
$var wire 1 z: \inst|Add0~9_sumout\ $end
$var wire 1 {: \inst|operand[8]~2_combout\ $end
$var wire 1 |: \inst|PC_stack[7][8]~q\ $end
$var wire 1 }: \inst|PC_stack[8][8]~q\ $end
$var wire 1 ~: \inst|PC_stack[9][8]~q\ $end
$var wire 1 !; \inst|PC_stack[8][8]~feeder_combout\ $end
$var wire 1 "; \inst|PC_stack[8][8]~DUPLICATE_q\ $end
$var wire 1 #; \inst|PC_stack[7][8]~feeder_combout\ $end
$var wire 1 $; \inst|PC_stack[7][8]~DUPLICATE_q\ $end
$var wire 1 %; \inst|PC_stack[6][8]~feeder_combout\ $end
$var wire 1 &; \inst|PC_stack[6][8]~q\ $end
$var wire 1 '; \inst|PC_stack[5][8]~feeder_combout\ $end
$var wire 1 (; \inst|PC_stack[5][8]~q\ $end
$var wire 1 ); \inst|PC_stack[4][8]~feeder_combout\ $end
$var wire 1 *; \inst|PC_stack[4][8]~q\ $end
$var wire 1 +; \inst|PC_stack[3][8]~feeder_combout\ $end
$var wire 1 ,; \inst|PC_stack[3][8]~q\ $end
$var wire 1 -; \inst|PC_stack[2][8]~feeder_combout\ $end
$var wire 1 .; \inst|PC_stack[2][8]~q\ $end
$var wire 1 /; \inst|PC_stack[1][8]~feeder_combout\ $end
$var wire 1 0; \inst|PC_stack[1][8]~q\ $end
$var wire 1 1; \inst|PC_stack[0][8]~feeder_combout\ $end
$var wire 1 2; \inst|PC_stack[0][8]~q\ $end
$var wire 1 3; \inst|Selector3~0_combout\ $end
$var wire 1 4; \inst|Add0~10\ $end
$var wire 1 5; \inst|Add0~5_sumout\ $end
$var wire 1 6; \inst|IR[10]~0_combout\ $end
$var wire 1 7; \inst|operand[10]~0_combout\ $end
$var wire 1 8; \inst|state~39_combout\ $end
$var wire 1 9; \inst|state~47_combout\ $end
$var wire 1 :; \inst|state.ex_xor~q\ $end
$var wire 1 ;; \inst|state~37_combout\ $end
$var wire 1 <; \inst|state~46_combout\ $end
$var wire 1 =; \inst|state.ex_and~q\ $end
$var wire 1 >; \inst|state~45_combout\ $end
$var wire 1 ?; \inst|state.ex_or~q\ $end
$var wire 1 @; \inst|Selector31~0_combout\ $end
$var wire 1 A; \inst|state.ex_load~q\ $end
$var wire 1 B; \inst|Selector15~1_combout\ $end
$var wire 1 C; \inst|state~44_combout\ $end
$var wire 1 D; \inst|state.ex_loadi~q\ $end
$var wire 1 E; \inst|Selector15~2_combout\ $end
$var wire 1 F; \inst11|TIMER_EN~0_combout\ $end
$var wire 1 G; \IO_DATA[15]~63_combout\ $end
$var wire 1 H; \SW[2]~input_o\ $end
$var wire 1 I; \IO_DATA[15]~1_combout\ $end
$var wire 1 J; \inst6|process_0~0_combout\ $end
$var wire 1 K; \inst6|comb~0_combout\ $end
$var wire 1 L; \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode984w[3]~0_combout\ $end
$var wire 1 M; \inst7|comb~0_combout\ $end
$var wire 1 N; \IO_DATA[0]~72_combout\ $end
$var wire 1 O; \SW[0]~input_o\ $end
$var wire 1 P; \inst7|B_DI[0]~feeder_combout\ $end
$var wire 1 Q; \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode973w[3]~0_combout\ $end
$var wire 1 R; \inst6|process_0~1_combout\ $end
$var wire 1 S; \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode929w[3]~0_combout\ $end
$var wire 1 T; \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode962w[3]~0_combout\ $end
$var wire 1 U; \inst|state~42_combout\ $end
$var wire 1 V; \inst|state.ex_shift~q\ $end
$var wire 1 W; \inst|Selector21~0_combout\ $end
$var wire 1 X; \inst|Selector23~1_combout\ $end
$var wire 1 Y; \inst|shifter|auto_generated|sbit_w[18]~33_combout\ $end
$var wire 1 Z; \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode940w[3]~0_combout\ $end
$var wire 1 [; \IO_DATA[15]~3_combout\ $end
$var wire 1 \; \inst6|ADDRESS[5]~feeder_combout\ $end
$var wire 1 ]; \IO_DATA[6]~42_combout\ $end
$var wire 1 ^; \SW[7]~input_o\ $end
$var wire 1 _; \IO_DATA[7]~90_combout\ $end
$var wire 1 `; \IO_DATA[7]~37_combout\ $end
$var wire 1 a; \inst|state~38_combout\ $end
$var wire 1 b; \inst|state.ex_addi~q\ $end
$var wire 1 c; \inst|state~36_combout\ $end
$var wire 1 d; \inst|state.ex_sub~q\ $end
$var wire 1 e; \inst|Add1~71_combout\ $end
$var wire 1 f; \inst|Add1~72_combout\ $end
$var wire 1 g; \inst|Add1~73_combout\ $end
$var wire 1 h; \inst|Add1~74_combout\ $end
$var wire 1 i; \inst|Add1~75_combout\ $end
$var wire 1 j; \inst|Add1~76_combout\ $end
$var wire 1 k; \inst|Add1~77_combout\ $end
$var wire 1 l; \inst|Add1~78_combout\ $end
$var wire 1 m; \inst|Add1~79_combout\ $end
$var wire 1 n; \inst|Add1~82_cout\ $end
$var wire 1 o; \inst|Add1~62\ $end
$var wire 1 p; \inst|Add1~58\ $end
$var wire 1 q; \inst|Add1~54\ $end
$var wire 1 r; \inst|Add1~50\ $end
$var wire 1 s; \inst|Add1~46\ $end
$var wire 1 t; \inst|Add1~42\ $end
$var wire 1 u; \inst|Add1~38\ $end
$var wire 1 v; \inst|Add1~34\ $end
$var wire 1 w; \inst|Add1~29_sumout\ $end
$var wire 1 x; \inst|Selector19~2_combout\ $end
$var wire 1 y; \inst|shifter|auto_generated|sbit_w[32]~35_combout\ $end
$var wire 1 z; \inst|shifter|auto_generated|sbit_w[48]~44_combout\ $end
$var wire 1 {; \inst|Selector19~1_combout\ $end
$var wire 1 |; \inst|Add1~68_combout\ $end
$var wire 1 }; \inst|Add1~69_combout\ $end
$var wire 1 ~; \inst|Add1~70_combout\ $end
$var wire 1 !< \IO_DATA[9]~27_combout\ $end
$var wire 1 "< \SW[9]~input_o\ $end
$var wire 1 #< \inst7|B_DI[9]~feeder_combout\ $end
$var wire 1 $< \IO_DATA[9]~94_combout\ $end
$var wire 1 %< \inst6|ADDRESS[9]~feeder_combout\ $end
$var wire 1 &< \IO_DATA[10]~22_combout\ $end
$var wire 1 '< \IO_DATA[12]~15_combout\ $end
$var wire 1 (< \inst6|MEM_COMPONENT|auto_generated|ram_block1a108~portadataout\ $end
$var wire 1 )< \inst6|MEM_COMPONENT|auto_generated|ram_block1a76~portadataout\ $end
$var wire 1 *< \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode995w[3]~0_combout\ $end
$var wire 1 +< \inst6|MEM_COMPONENT|auto_generated|ram_block1a124~portadataout\ $end
$var wire 1 ,< \inst6|MEM_COMPONENT|auto_generated|ram_block1a92~portadataout\ $end
$var wire 1 -< \IO_DATA[12]~14_combout\ $end
$var wire 1 .< \inst6|MEM_COMPONENT|auto_generated|ram_block1a44~portadataout\ $end
$var wire 1 /< \inst6|MEM_COMPONENT|auto_generated|ram_block1a28~portadataout\ $end
$var wire 1 0< \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode951w[3]~0_combout\ $end
$var wire 1 1< \inst6|MEM_COMPONENT|auto_generated|ram_block1a60~portadataout\ $end
$var wire 1 2< \inst6|MEM_COMPONENT|auto_generated|ram_block1a12~portadataout\ $end
$var wire 1 3< \IO_DATA[12]~13_combout\ $end
$var wire 1 4< \IO_DATA[12]~16_combout\ $end
$var wire 1 5< \inst6|ADDRESS[12]~DUPLICATE_q\ $end
$var wire 1 6< \inst6|MEM_COMPONENT|auto_generated|ram_block1a11~portadataout\ $end
$var wire 1 7< \inst6|MEM_COMPONENT|auto_generated|ram_block1a59~portadataout\ $end
$var wire 1 8< \inst6|MEM_COMPONENT|auto_generated|ram_block1a27~portadataout\ $end
$var wire 1 9< \inst6|MEM_COMPONENT|auto_generated|ram_block1a43~portadataout\ $end
$var wire 1 :< \IO_DATA[11]~17_combout\ $end
$var wire 1 ;< \IO_DATA[11]~19_combout\ $end
$var wire 1 << \inst6|MEM_COMPONENT|auto_generated|ram_block1a107~portadataout\ $end
$var wire 1 =< \inst6|MEM_COMPONENT|auto_generated|ram_block1a75~portadataout\ $end
$var wire 1 >< \inst6|MEM_COMPONENT|auto_generated|ram_block1a123~portadataout\ $end
$var wire 1 ?< \inst6|MEM_COMPONENT|auto_generated|ram_block1a91~portadataout\ $end
$var wire 1 @< \IO_DATA[11]~18_combout\ $end
$var wire 1 A< \IO_DATA[11]~96_combout\ $end
$var wire 1 B< \inst6|MEM_COMPONENT|auto_generated|ram_block1a10~portadataout\ $end
$var wire 1 C< \inst6|MEM_COMPONENT|auto_generated|ram_block1a26~portadataout\ $end
$var wire 1 D< \inst6|MEM_COMPONENT|auto_generated|ram_block1a42~portadataout\ $end
$var wire 1 E< \inst6|MEM_COMPONENT|auto_generated|ram_block1a58~portadataout\ $end
$var wire 1 F< \IO_DATA[10]~20_combout\ $end
$var wire 1 G< \inst6|MEM_COMPONENT|auto_generated|ram_block1a122~portadataout\ $end
$var wire 1 H< \inst6|MEM_COMPONENT|auto_generated|ram_block1a90~portadataout\ $end
$var wire 1 I< \inst6|MEM_COMPONENT|auto_generated|ram_block1a106~portadataout\ $end
$var wire 1 J< \inst6|MEM_COMPONENT|auto_generated|ram_block1a74~portadataout\ $end
$var wire 1 K< \IO_DATA[10]~21_combout\ $end
$var wire 1 L< \IO_DATA[10]~23_combout\ $end
$var wire 1 M< \inst6|MEM_COMPONENT|auto_generated|ram_block1a89~portadataout\ $end
$var wire 1 N< \inst6|MEM_COMPONENT|auto_generated|ram_block1a73~portadataout\ $end
$var wire 1 O< \inst6|MEM_COMPONENT|auto_generated|ram_block1a105~portadataout\ $end
$var wire 1 P< \inst6|MEM_COMPONENT|auto_generated|ram_block1a121~portadataout\ $end
$var wire 1 Q< \IO_DATA[9]~24_combout\ $end
$var wire 1 R< \IO_DATA[9]~95_combout\ $end
$var wire 1 S< \inst6|MEM_COMPONENT|auto_generated|ram_block1a9~portadataout\ $end
$var wire 1 T< \inst6|MEM_COMPONENT|auto_generated|ram_block1a57~portadataout\ $end
$var wire 1 U< \inst6|MEM_COMPONENT|auto_generated|ram_block1a25~portadataout\ $end
$var wire 1 V< \inst6|MEM_COMPONENT|auto_generated|ram_block1a41~portadataout\ $end
$var wire 1 W< \IO_DATA[9]~26_combout\ $end
$var wire 1 X< \IO_DATA[9]~28_combout\ $end
$var wire 1 Y< \IO_DATA[9]~25_combout\ $end
$var wire 1 Z< \inst|Selector18~2_combout\ $end
$var wire 1 [< \inst|shifter|auto_generated|sbit_w[27]~4_combout\ $end
$var wire 1 \< \inst|shifter|auto_generated|sbit_w[25]~1_combout\ $end
$var wire 1 ]< \inst|shifter|auto_generated|sbit_w[23]~0_combout\ $end
$var wire 1 ^< \inst|shifter|auto_generated|sbit_w[41]~26_combout\ $end
$var wire 1 _< \inst|shifter|auto_generated|sbit_w[19]~7_combout\ $end
$var wire 1 `< \inst|shifter|auto_generated|sbit_w[21]~2_combout\ $end
$var wire 1 a< \inst|shifter|auto_generated|sbit_w[37]~28_combout\ $end
$var wire 1 b< \inst|shifter|auto_generated|sbit_w[61]~27_combout\ $end
$var wire 1 c< \inst|shifter|auto_generated|sbit_w[17]~8_combout\ $end
$var wire 1 d< \inst|shifter|auto_generated|sbit_w[53]~29_combout\ $end
$var wire 1 e< \inst|Selector14~0_combout\ $end
$var wire 1 f< \inst|Add1~66_combout\ $end
$var wire 1 g< \inst|Add1~67_combout\ $end
$var wire 1 h< \inst|Add1~18\ $end
$var wire 1 i< \inst|Add1~14\ $end
$var wire 1 j< \inst|Add1~9_sumout\ $end
$var wire 1 k< \inst|Selector14~1_combout\ $end
$var wire 1 l< \inst|Selector14~2_combout\ $end
$var wire 1 m< \inst|Selector14~3_combout\ $end
$var wire 1 n< \inst|WideOr3~2_combout\ $end
$var wire 1 o< \inst|AC[15]~0_combout\ $end
$var wire 1 p< \inst|Selector13~1_combout\ $end
$var wire 1 q< \inst|Selector13~2_combout\ $end
$var wire 1 r< \inst|Add1~65_combout\ $end
$var wire 1 s< \inst|Add1~10\ $end
$var wire 1 t< \inst|Add1~5_sumout\ $end
$var wire 1 u< \inst|shifter|auto_generated|sbit_w[28]~11_combout\ $end
$var wire 1 v< \inst|shifter|auto_generated|sbit_w[42]~15_combout\ $end
$var wire 1 w< \inst|shifter|auto_generated|sbit_w[30]~10_combout\ $end
$var wire 1 x< \inst|shifter|auto_generated|sbit_w[46]~12_combout\ $end
$var wire 1 y< \inst|shifter|auto_generated|sbit_w[62]~16_combout\ $end
$var wire 1 z< \inst|shifter|auto_generated|sbit_w[22]~17_combout\ $end
$var wire 1 {< \inst|shifter|auto_generated|sbit_w[38]~19_combout\ $end
$var wire 1 |< \inst|shifter|auto_generated|sbit_w[34]~20_combout\ $end
$var wire 1 }< \inst|shifter|auto_generated|sbit_w[34]~22_combout\ $end
$var wire 1 ~< \inst|shifter|auto_generated|sbit_w[34]~21_combout\ $end
$var wire 1 != \inst|shifter|auto_generated|sbit_w[34]~23_combout\ $end
$var wire 1 "= \inst|shifter|auto_generated|sbit_w[54]~24_combout\ $end
$var wire 1 #= \inst|Selector13~0_combout\ $end
$var wire 1 $= \inst|Selector13~3_combout\ $end
$var wire 1 %= \inst|shifter|auto_generated|sbit_w[29]~5_combout\ $end
$var wire 1 &= \inst|shifter|auto_generated|sbit_w[45]~25_combout\ $end
$var wire 1 '= \inst|Selector18~0_combout\ $end
$var wire 1 (= \inst|shifter|auto_generated|sbit_w[49]~43_combout\ $end
$var wire 1 )= \inst|Selector18~1_combout\ $end
$var wire 1 *= \inst|Selector18~3_combout\ $end
$var wire 1 += \inst|Add1~30\ $end
$var wire 1 ,= \inst|Add1~25_sumout\ $end
$var wire 1 -= \inst|Selector18~4_combout\ $end
$var wire 1 .= \inst|Add1~26\ $end
$var wire 1 /= \inst|Add1~22\ $end
$var wire 1 0= \inst|Add1~17_sumout\ $end
$var wire 1 1= \inst|shifter|auto_generated|sbit_w[62]~38_combout\ $end
$var wire 1 2= \inst|shifter|auto_generated|sbit_w[43]~37_combout\ $end
$var wire 1 3= \inst|shifter|auto_generated|sbit_w[59]~39_combout\ $end
$var wire 1 4= \inst|Selector16~1_combout\ $end
$var wire 1 5= \inst|Selector16~2_combout\ $end
$var wire 1 6= \inst|Selector16~3_combout\ $end
$var wire 1 7= \inst|Selector16~4_combout\ $end
$var wire 1 8= \inst|Selector16~0_combout\ $end
$var wire 1 9= \inst|Selector16~5_combout\ $end
$var wire 1 := \inst|shifter|auto_generated|sbit_w[26]~13_combout\ $end
$var wire 1 ;= \inst|shifter|auto_generated|sbit_w[44]~30_combout\ $end
$var wire 1 <= \inst|Selector19~0_combout\ $end
$var wire 1 == \inst|Selector19~3_combout\ $end
$var wire 1 >= \inst6|MEM_COMPONENT|auto_generated|ram_block1a24~portadataout\ $end
$var wire 1 ?= \inst6|MEM_COMPONENT|auto_generated|ram_block1a8~portadataout\ $end
$var wire 1 @= \inst6|MEM_COMPONENT|auto_generated|ram_block1a40~portadataout\ $end
$var wire 1 A= \inst6|MEM_COMPONENT|auto_generated|ram_block1a56~portadataout\ $end
$var wire 1 B= \IO_DATA[8]~31_combout\ $end
$var wire 1 C= \SW[8]~input_o\ $end
$var wire 1 D= \IO_DATA[8]~33_combout\ $end
$var wire 1 E= \inst6|MEM_COMPONENT|auto_generated|ram_block1a104~portadataout\ $end
$var wire 1 F= \inst6|MEM_COMPONENT|auto_generated|ram_block1a72~portadataout\ $end
$var wire 1 G= \inst6|MEM_COMPONENT|auto_generated|ram_block1a88~portadataout\ $end
$var wire 1 H= \inst6|MEM_COMPONENT|auto_generated|ram_block1a120~portadataout\ $end
$var wire 1 I= \IO_DATA[8]~29_combout\ $end
$var wire 1 J= \IO_DATA[8]~30_combout\ $end
$var wire 1 K= \inst|Selector19~4_combout\ $end
$var wire 1 L= \IO_DATA[8]~32_combout\ $end
$var wire 1 M= \IO_DATA[8]~92_combout\ $end
$var wire 1 N= \IO_DATA[8]~93_combout\ $end
$var wire 1 O= \inst6|ADDRESS[8]~feeder_combout\ $end
$var wire 1 P= \inst6|MEM_COMPONENT|auto_generated|ram_block1a103~portadataout\ $end
$var wire 1 Q= \inst6|MEM_COMPONENT|auto_generated|ram_block1a119~portadataout\ $end
$var wire 1 R= \inst6|MEM_COMPONENT|auto_generated|ram_block1a71~portadataout\ $end
$var wire 1 S= \inst6|MEM_COMPONENT|auto_generated|ram_block1a87~portadataout\ $end
$var wire 1 T= \IO_DATA[7]~34_combout\ $end
$var wire 1 U= \inst6|MEM_COMPONENT|auto_generated|ram_block1a55~portadataout\ $end
$var wire 1 V= \inst6|MEM_COMPONENT|auto_generated|ram_block1a23~portadataout\ $end
$var wire 1 W= \inst6|MEM_COMPONENT|auto_generated|ram_block1a7~portadataout\ $end
$var wire 1 X= \inst6|MEM_COMPONENT|auto_generated|ram_block1a39~portadataout\ $end
$var wire 1 Y= \IO_DATA[7]~36_combout\ $end
$var wire 1 Z= \IO_DATA[7]~91_combout\ $end
$var wire 1 [= \inst6|ADDRESS[7]~feeder_combout\ $end
$var wire 1 \= \inst6|MEM_COMPONENT|auto_generated|ram_block1a6~portadataout\ $end
$var wire 1 ]= \inst6|MEM_COMPONENT|auto_generated|ram_block1a22~portadataout\ $end
$var wire 1 ^= \inst6|MEM_COMPONENT|auto_generated|ram_block1a38~portadataout\ $end
$var wire 1 _= \inst6|MEM_COMPONENT|auto_generated|ram_block1a54~portadataout\ $end
$var wire 1 `= \IO_DATA[6]~41_combout\ $end
$var wire 1 a= \SW[6]~input_o\ $end
$var wire 1 b= \IO_DATA[6]~88_combout\ $end
$var wire 1 c= \inst6|MEM_COMPONENT|auto_generated|ram_block1a118~portadataout\ $end
$var wire 1 d= \inst6|MEM_COMPONENT|auto_generated|ram_block1a102~portadataout\ $end
$var wire 1 e= \inst6|MEM_COMPONENT|auto_generated|ram_block1a70~portadataout\ $end
$var wire 1 f= \inst6|MEM_COMPONENT|auto_generated|ram_block1a86~portadataout\ $end
$var wire 1 g= \IO_DATA[6]~39_combout\ $end
$var wire 1 h= \IO_DATA[6]~89_combout\ $end
$var wire 1 i= \inst6|MEM_COMPONENT|auto_generated|ram_block1a85~portadataout\ $end
$var wire 1 j= \inst6|MEM_COMPONENT|auto_generated|ram_block1a117~portadataout\ $end
$var wire 1 k= \inst6|MEM_COMPONENT|auto_generated|ram_block1a101~portadataout\ $end
$var wire 1 l= \inst6|MEM_COMPONENT|auto_generated|ram_block1a69~portadataout\ $end
$var wire 1 m= \IO_DATA[5]~44_combout\ $end
$var wire 1 n= \IO_DATA[5]~47_combout\ $end
$var wire 1 o= \SW[5]~input_o\ $end
$var wire 1 p= \IO_DATA[5]~86_combout\ $end
$var wire 1 q= \IO_DATA[5]~87_combout\ $end
$var wire 1 r= \inst6|MEM_COMPONENT|auto_generated|ram_block1a37~portadataout\ $end
$var wire 1 s= \inst6|MEM_COMPONENT|auto_generated|ram_block1a21~portadataout\ $end
$var wire 1 t= \inst6|MEM_COMPONENT|auto_generated|ram_block1a53~portadataout\ $end
$var wire 1 u= \inst6|MEM_COMPONENT|auto_generated|ram_block1a5~portadataout\ $end
$var wire 1 v= \IO_DATA[5]~46_combout\ $end
$var wire 1 w= \IO_DATA[5]~48_combout\ $end
$var wire 1 x= \inst|Selector22~1_combout\ $end
$var wire 1 y= \inst|Selector20~0_combout\ $end
$var wire 1 z= \inst|Selector22~0_combout\ $end
$var wire 1 {= \inst|Selector22~2_combout\ $end
$var wire 1 |= \inst|Add1~41_sumout\ $end
$var wire 1 }= \IO_DATA[5]~45_combout\ $end
$var wire 1 ~= \inst|Selector22~3_combout\ $end
$var wire 1 !> \inst|shifter|auto_generated|sbit_w[20]~18_combout\ $end
$var wire 1 "> \inst|shifter|auto_generated|sbit_w[36]~34_combout\ $end
$var wire 1 #> \inst|Selector23~0_combout\ $end
$var wire 1 $> \inst|Selector23~2_combout\ $end
$var wire 1 %> \inst|Add1~45_sumout\ $end
$var wire 1 &> \SW[4]~input_o\ $end
$var wire 1 '> \inst7|B_DI[4]~feeder_combout\ $end
$var wire 1 (> \inst6|MEM_COMPONENT|auto_generated|ram_block1a52~portadataout\ $end
$var wire 1 )> \inst6|MEM_COMPONENT|auto_generated|ram_block1a4~portadataout\ $end
$var wire 1 *> \inst6|MEM_COMPONENT|auto_generated|ram_block1a36~portadataout\ $end
$var wire 1 +> \inst6|MEM_COMPONENT|auto_generated|ram_block1a20~portadataout\ $end
$var wire 1 ,> \IO_DATA[4]~51_combout\ $end
$var wire 1 -> \IO_DATA[4]~53_combout\ $end
$var wire 1 .> \inst6|MEM_COMPONENT|auto_generated|ram_block1a68~portadataout\ $end
$var wire 1 /> \inst6|MEM_COMPONENT|auto_generated|ram_block1a100~portadataout\ $end
$var wire 1 0> \inst6|MEM_COMPONENT|auto_generated|ram_block1a116~portadataout\ $end
$var wire 1 1> \inst6|MEM_COMPONENT|auto_generated|ram_block1a84~portadataout\ $end
$var wire 1 2> \IO_DATA[4]~49_combout\ $end
$var wire 1 3> \IO_DATA[4]~50_combout\ $end
$var wire 1 4> \inst|Selector23~3_combout\ $end
$var wire 1 5> \IO_DATA[4]~52_combout\ $end
$var wire 1 6> \IO_DATA[4]~84_combout\ $end
$var wire 1 7> \IO_DATA[4]~85_combout\ $end
$var wire 1 8> \inst6|ADDRESS[4]~feeder_combout\ $end
$var wire 1 9> \inst6|MEM_COMPONENT|auto_generated|ram_block1a67~portadataout\ $end
$var wire 1 :> \inst6|MEM_COMPONENT|auto_generated|ram_block1a99~portadataout\ $end
$var wire 1 ;> \inst6|MEM_COMPONENT|auto_generated|ram_block1a83~portadataout\ $end
$var wire 1 <> \inst6|MEM_COMPONENT|auto_generated|ram_block1a115~portadataout\ $end
$var wire 1 => \IO_DATA[3]~54_combout\ $end
$var wire 1 >> \inst6|MEM_COMPONENT|auto_generated|ram_block1a3~portadataout\ $end
$var wire 1 ?> \inst6|MEM_COMPONENT|auto_generated|ram_block1a51~portadataout\ $end
$var wire 1 @> \inst6|MEM_COMPONENT|auto_generated|ram_block1a19~portadataout\ $end
$var wire 1 A> \inst6|MEM_COMPONENT|auto_generated|ram_block1a35~portadataout\ $end
$var wire 1 B> \IO_DATA[3]~56_combout\ $end
$var wire 1 C> \IO_DATA[3]~57_combout\ $end
$var wire 1 D> \SW[3]~input_o\ $end
$var wire 1 E> \IO_DATA[3]~82_combout\ $end
$var wire 1 F> \IO_DATA[3]~83_combout\ $end
$var wire 1 G> \inst6|MEM_COMPONENT|auto_generated|ram_block1a98~portadataout\ $end
$var wire 1 H> \inst6|MEM_COMPONENT|auto_generated|ram_block1a114~portadataout\ $end
$var wire 1 I> \inst6|MEM_COMPONENT|auto_generated|ram_block1a66~portadataout\ $end
$var wire 1 J> \inst6|MEM_COMPONENT|auto_generated|ram_block1a82~portadataout\ $end
$var wire 1 K> \IO_DATA[2]~60_combout\ $end
$var wire 1 L> \IO_DATA[2]~80_combout\ $end
$var wire 1 M> \IO_DATA[2]~61_combout\ $end
$var wire 1 N> \IO_DATA[2]~81_combout\ $end
$var wire 1 O> \inst6|MEM_COMPONENT|auto_generated|ram_block1a17~portadataout\ $end
$var wire 1 P> \inst6|MEM_COMPONENT|auto_generated|ram_block1a49~portadataout\ $end
$var wire 1 Q> \inst6|MEM_COMPONENT|auto_generated|ram_block1a1~portadataout\ $end
$var wire 1 R> \inst6|MEM_COMPONENT|auto_generated|ram_block1a33~portadataout\ $end
$var wire 1 S> \IO_DATA[1]~69_combout\ $end
$var wire 1 T> \inst6|MEM_COMPONENT|auto_generated|ram_block1a65~portadataout\ $end
$var wire 1 U> \inst6|MEM_COMPONENT|auto_generated|ram_block1a81~portadataout\ $end
$var wire 1 V> \inst6|MEM_COMPONENT|auto_generated|ram_block1a97~portadataout\ $end
$var wire 1 W> \inst6|MEM_COMPONENT|auto_generated|ram_block1a113~portadataout\ $end
$var wire 1 X> \IO_DATA[1]~66_combout\ $end
$var wire 1 Y> \IO_DATA[1]~78_combout\ $end
$var wire 1 Z> \IO_DATA[1]~67_combout\ $end
$var wire 1 [> \SW[1]~input_o\ $end
$var wire 1 \> \IO_DATA[1]~79_combout\ $end
$var wire 1 ]> \inst6|ADDRESS[1]~feeder_combout\ $end
$var wire 1 ^> \inst6|MEM_COMPONENT|auto_generated|ram_block1a80~portadataout\ $end
$var wire 1 _> \inst6|MEM_COMPONENT|auto_generated|ram_block1a64~portadataout\ $end
$var wire 1 `> \inst6|MEM_COMPONENT|auto_generated|ram_block1a96~portadataout\ $end
$var wire 1 a> \inst6|MEM_COMPONENT|auto_generated|ram_block1a112~portadataout\ $end
$var wire 1 b> \IO_DATA[0]~71_combout\ $end
$var wire 1 c> \IO_DATA[0]~76_combout\ $end
$var wire 1 d> \inst6|MEM_COMPONENT|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 e> \inst6|MEM_COMPONENT|auto_generated|ram_block1a32~portadataout\ $end
$var wire 1 f> \inst6|MEM_COMPONENT|auto_generated|ram_block1a48~portadataout\ $end
$var wire 1 g> \inst6|MEM_COMPONENT|auto_generated|ram_block1a16~portadataout\ $end
$var wire 1 h> \IO_DATA[0]~74_combout\ $end
$var wire 1 i> \IO_DATA[0]~77_combout\ $end
$var wire 1 j> \inst6|ADDRESS[0]~feeder_combout\ $end
$var wire 1 k> \inst6|MEM_COMPONENT|auto_generated|ram_block1a110~portadataout\ $end
$var wire 1 l> \inst6|MEM_COMPONENT|auto_generated|ram_block1a126~portadataout\ $end
$var wire 1 m> \inst6|MEM_COMPONENT|auto_generated|ram_block1a94~portadataout\ $end
$var wire 1 n> \inst6|MEM_COMPONENT|auto_generated|ram_block1a78~portadataout\ $end
$var wire 1 o> \IO_DATA[14]~6_combout\ $end
$var wire 1 p> \inst6|MEM_COMPONENT|auto_generated|ram_block1a62~portadataout\ $end
$var wire 1 q> \inst6|MEM_COMPONENT|auto_generated|ram_block1a14~portadataout\ $end
$var wire 1 r> \inst6|MEM_COMPONENT|auto_generated|ram_block1a46~portadataout\ $end
$var wire 1 s> \inst6|MEM_COMPONENT|auto_generated|ram_block1a30~portadataout\ $end
$var wire 1 t> \IO_DATA[14]~5_combout\ $end
$var wire 1 u> \IO_DATA[14]~7_combout\ $end
$var wire 1 v> \IO_DATA[14]~8_combout\ $end
$var wire 1 w> \inst6|ADDRESS[14]~DUPLICATE_q\ $end
$var wire 1 x> \inst6|MEM_COMPONENT|auto_generated|ram_block1a93~portadataout\ $end
$var wire 1 y> \inst6|MEM_COMPONENT|auto_generated|ram_block1a77~portadataout\ $end
$var wire 1 z> \inst6|MEM_COMPONENT|auto_generated|ram_block1a125~portadataout\ $end
$var wire 1 {> \inst6|MEM_COMPONENT|auto_generated|ram_block1a109~portadataout\ $end
$var wire 1 |> \IO_DATA[13]~10_combout\ $end
$var wire 1 }> \inst4|COUNT[13]~DUPLICATE_q\ $end
$var wire 1 ~> \IO_DATA[13]~11_combout\ $end
$var wire 1 !? \inst6|MEM_COMPONENT|auto_generated|ram_block1a29~portadataout\ $end
$var wire 1 "? \inst6|MEM_COMPONENT|auto_generated|ram_block1a45~portadataout\ $end
$var wire 1 #? \inst6|MEM_COMPONENT|auto_generated|ram_block1a13~portadataout\ $end
$var wire 1 $? \inst6|MEM_COMPONENT|auto_generated|ram_block1a61~portadataout\ $end
$var wire 1 %? \IO_DATA[13]~9_combout\ $end
$var wire 1 &? \IO_DATA[13]~12_combout\ $end
$var wire 1 '? \inst6|MEM_COMPONENT|auto_generated|address_reg_a[0]~feeder_combout\ $end
$var wire 1 (? \inst6|MEM_COMPONENT|auto_generated|ram_block1a2~portadataout\ $end
$var wire 1 )? \inst6|MEM_COMPONENT|auto_generated|ram_block1a34~portadataout\ $end
$var wire 1 *? \inst6|MEM_COMPONENT|auto_generated|ram_block1a50~portadataout\ $end
$var wire 1 +? \inst6|MEM_COMPONENT|auto_generated|ram_block1a18~portadataout\ $end
$var wire 1 ,? \IO_DATA[2]~64_combout\ $end
$var wire 1 -? \IO_DATA[2]~65_combout\ $end
$var wire 1 .? \inst|operand[2]~8_combout\ $end
$var wire 1 /? \inst|Selector25~2_combout\ $end
$var wire 1 0? \inst|shifter|auto_generated|sbit_w[58]~40_combout\ $end
$var wire 1 1? \inst|shifter|auto_generated|sbit_w[58]~42_combout\ $end
$var wire 1 2? \inst|shifter|auto_generated|sbit_w[58]~41_combout\ $end
$var wire 1 3? \inst|Selector25~0_combout\ $end
$var wire 1 4? \inst|Selector25~1_combout\ $end
$var wire 1 5? \inst|Selector25~3_combout\ $end
$var wire 1 6? \inst|Add1~53_sumout\ $end
$var wire 1 7? \IO_DATA[2]~59_combout\ $end
$var wire 1 8? \IO_DATA[2]~62_combout\ $end
$var wire 1 9? \inst|Selector25~4_combout\ $end
$var wire 1 :? \inst11|SWITCH_EN~combout\ $end
$var wire 1 ;? \IO_DATA[7]~35_combout\ $end
$var wire 1 <? \inst|Selector20~1_combout\ $end
$var wire 1 =? \inst|Selector20~2_combout\ $end
$var wire 1 >? \inst|shifter|auto_generated|sbit_w[55]~3_combout\ $end
$var wire 1 ?? \inst|shifter|auto_generated|sbit_w[55]~9_combout\ $end
$var wire 1 @? \inst|shifter|auto_generated|sbit_w[55]~6_combout\ $end
$var wire 1 A? \inst|Selector20~3_combout\ $end
$var wire 1 B? \IO_DATA[7]~38_combout\ $end
$var wire 1 C? \inst|Add1~33_sumout\ $end
$var wire 1 D? \inst|Selector20~4_combout\ $end
$var wire 1 E? \inst|shifter|auto_generated|sbit_w[24]~14_combout\ $end
$var wire 1 F? \inst|shifter|auto_generated|sbit_w[40]~31_combout\ $end
$var wire 1 G? \inst|shifter|auto_generated|sbit_w[60]~32_combout\ $end
$var wire 1 H? \inst|shifter|auto_generated|sbit_w[52]~36_combout\ $end
$var wire 1 I? \inst|Selector15~0_combout\ $end
$var wire 1 J? \inst|Add1~13_sumout\ $end
$var wire 1 K? \inst|Selector15~3_combout\ $end
$var wire 1 L? \inst|PC_stack[9][10]~feeder_combout\ $end
$var wire 1 M? \inst|PC_stack[9][10]~q\ $end
$var wire 1 N? \inst|PC_stack[8][10]~feeder_combout\ $end
$var wire 1 O? \inst|PC_stack[8][10]~q\ $end
$var wire 1 P? \inst|PC_stack[7][10]~feeder_combout\ $end
$var wire 1 Q? \inst|PC_stack[7][10]~q\ $end
$var wire 1 R? \inst|PC_stack[6][10]~feeder_combout\ $end
$var wire 1 S? \inst|PC_stack[6][10]~q\ $end
$var wire 1 T? \inst|PC_stack[5][10]~feeder_combout\ $end
$var wire 1 U? \inst|PC_stack[5][10]~q\ $end
$var wire 1 V? \inst|PC_stack[4][10]~feeder_combout\ $end
$var wire 1 W? \inst|PC_stack[4][10]~q\ $end
$var wire 1 X? \inst|PC_stack[3][10]~feeder_combout\ $end
$var wire 1 Y? \inst|PC_stack[3][10]~q\ $end
$var wire 1 Z? \inst|PC_stack[2][10]~feeder_combout\ $end
$var wire 1 [? \inst|PC_stack[2][10]~q\ $end
$var wire 1 \? \inst|PC_stack[1][10]~feeder_combout\ $end
$var wire 1 ]? \inst|PC_stack[1][10]~q\ $end
$var wire 1 ^? \inst|PC_stack[0][10]~feeder_combout\ $end
$var wire 1 _? \inst|PC_stack[0][10]~q\ $end
$var wire 1 `? \inst|Add0~6\ $end
$var wire 1 a? \inst|Add0~1_sumout\ $end
$var wire 1 b? \inst|Selector1~0_combout\ $end
$var wire 1 c? \inst|PC[10]~DUPLICATE_q\ $end
$var wire 1 d? \inst|next_mem_addr[10]~10_combout\ $end
$var wire 1 e? \inst|operand[9]~1_combout\ $end
$var wire 1 f? \inst|Selector2~0_combout\ $end
$var wire 1 g? \inst|next_mem_addr[9]~9_combout\ $end
$var wire 1 h? \inst|next_mem_addr[8]~8_combout\ $end
$var wire 1 i? \inst|next_mem_addr[5]~5_combout\ $end
$var wire 1 j? \inst11|LED_EN~0_combout\ $end
$var wire 1 k? \inst4|process_0~0_combout\ $end
$var wire 1 l? \inst4|Add0~57_sumout\ $end
$var wire 1 m? \inst4|Add0~58\ $end
$var wire 1 n? \inst4|Add0~53_sumout\ $end
$var wire 1 o? \inst4|Add0~54\ $end
$var wire 1 p? \inst4|Add0~49_sumout\ $end
$var wire 1 q? \inst4|Add0~50\ $end
$var wire 1 r? \inst4|Add0~45_sumout\ $end
$var wire 1 s? \inst4|Add0~46\ $end
$var wire 1 t? \inst4|Add0~41_sumout\ $end
$var wire 1 u? \inst4|Add0~42\ $end
$var wire 1 v? \inst4|Add0~37_sumout\ $end
$var wire 1 w? \inst4|Add0~38\ $end
$var wire 1 x? \inst4|Add0~33_sumout\ $end
$var wire 1 y? \inst4|Add0~34\ $end
$var wire 1 z? \inst4|Add0~29_sumout\ $end
$var wire 1 {? \inst4|Add0~30\ $end
$var wire 1 |? \inst4|Add0~25_sumout\ $end
$var wire 1 }? \inst4|Add0~26\ $end
$var wire 1 ~? \inst4|Add0~21_sumout\ $end
$var wire 1 !@ \inst4|Add0~22\ $end
$var wire 1 "@ \inst4|Add0~17_sumout\ $end
$var wire 1 #@ \inst4|Add0~18\ $end
$var wire 1 $@ \inst4|Add0~13_sumout\ $end
$var wire 1 %@ \inst4|Add0~14\ $end
$var wire 1 &@ \inst4|Add0~9_sumout\ $end
$var wire 1 '@ \inst4|Add0~10\ $end
$var wire 1 (@ \inst4|Add0~5_sumout\ $end
$var wire 1 )@ \inst4|Add0~6\ $end
$var wire 1 *@ \inst4|Add0~1_sumout\ $end
$var wire 1 +@ \IO_DATA[15]~4_combout\ $end
$var wire 1 ,@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a47~portadataout\ $end
$var wire 1 -@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a31~portadataout\ $end
$var wire 1 .@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a63~portadataout\ $end
$var wire 1 /@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a15~portadataout\ $end
$var wire 1 0@ \IO_DATA[15]~0_combout\ $end
$var wire 1 1@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a95~portadataout\ $end
$var wire 1 2@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a127~portadataout\ $end
$var wire 1 3@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a79~portadataout\ $end
$var wire 1 4@ \inst6|MEM_COMPONENT|auto_generated|ram_block1a111~portadataout\ $end
$var wire 1 5@ \IO_DATA[15]~2_combout\ $end
$var wire 1 6@ \IO_DATA[15]~97_combout\ $end
$var wire 1 7@ \inst6|MEM_COMPONENT|auto_generated|address_reg_a[2]~feeder_combout\ $end
$var wire 1 8@ \IO_DATA[3]~55_combout\ $end
$var wire 1 9@ \inst|Add1~49_sumout\ $end
$var wire 1 :@ \inst|shifter|auto_generated|sbit_w[35]~46_combout\ $end
$var wire 1 ;@ \inst|shifter|auto_generated|sbit_w[39]~45_combout\ $end
$var wire 1 <@ \inst|Selector24~1_combout\ $end
$var wire 1 =@ \inst|Selector24~2_combout\ $end
$var wire 1 >@ \inst|Selector24~0_combout\ $end
$var wire 1 ?@ \inst|operand[3]~7_combout\ $end
$var wire 1 @@ \inst|Selector24~3_combout\ $end
$var wire 1 A@ \IO_DATA[3]~58_combout\ $end
$var wire 1 B@ \inst|Selector24~4_combout\ $end
$var wire 1 C@ \inst|Equal1~0_combout\ $end
$var wire 1 D@ \inst|state~53_combout\ $end
$var wire 1 E@ \inst|state.ex_jpos~q\ $end
$var wire 1 F@ \inst|Equal1~2_combout\ $end
$var wire 1 G@ \inst|Equal1~1_combout\ $end
$var wire 1 H@ \inst|PC[2]~0_combout\ $end
$var wire 1 I@ \inst|state~55_combout\ $end
$var wire 1 J@ \inst|state.ex_jump~q\ $end
$var wire 1 K@ \inst|WideOr2~0_combout\ $end
$var wire 1 L@ \inst|WideOr2~1_combout\ $end
$var wire 1 M@ \inst|PC[2]~1_combout\ $end
$var wire 1 N@ \inst|PC[10]~2_combout\ $end
$var wire 1 O@ \inst|next_mem_addr[4]~4_combout\ $end
$var wire 1 P@ \inst11|LED_EN~1_combout\ $end
$var wire 1 Q@ \inst11|TIMER_EN~combout\ $end
$var wire 1 R@ \IO_DATA[6]~40_combout\ $end
$var wire 1 S@ \inst|Selector21~2_combout\ $end
$var wire 1 T@ \inst|Selector21~1_combout\ $end
$var wire 1 U@ \inst|Selector21~3_combout\ $end
$var wire 1 V@ \inst|Add1~37_sumout\ $end
$var wire 1 W@ \IO_DATA[6]~43_combout\ $end
$var wire 1 X@ \inst|Selector21~4_combout\ $end
$var wire 1 Y@ \inst|state~49_combout\ $end
$var wire 1 Z@ \inst|state.ex_return~q\ $end
$var wire 1 [@ \inst|PC_stack[9][2]~feeder_combout\ $end
$var wire 1 \@ \inst|PC_stack[9][2]~q\ $end
$var wire 1 ]@ \inst|PC_stack[8][2]~feeder_combout\ $end
$var wire 1 ^@ \inst|PC_stack[8][2]~q\ $end
$var wire 1 _@ \inst|PC_stack[7][2]~feeder_combout\ $end
$var wire 1 `@ \inst|PC_stack[7][2]~q\ $end
$var wire 1 a@ \inst|PC_stack[6][2]~feeder_combout\ $end
$var wire 1 b@ \inst|PC_stack[6][2]~q\ $end
$var wire 1 c@ \inst|PC_stack[5][2]~feeder_combout\ $end
$var wire 1 d@ \inst|PC_stack[5][2]~q\ $end
$var wire 1 e@ \inst|PC_stack[4][2]~feeder_combout\ $end
$var wire 1 f@ \inst|PC_stack[4][2]~q\ $end
$var wire 1 g@ \inst|PC_stack[3][2]~feeder_combout\ $end
$var wire 1 h@ \inst|PC_stack[3][2]~q\ $end
$var wire 1 i@ \inst|PC_stack[2][2]~feeder_combout\ $end
$var wire 1 j@ \inst|PC_stack[2][2]~q\ $end
$var wire 1 k@ \inst|PC_stack[1][2]~feeder_combout\ $end
$var wire 1 l@ \inst|PC_stack[1][2]~q\ $end
$var wire 1 m@ \inst|PC_stack[0][2]~feeder_combout\ $end
$var wire 1 n@ \inst|PC[2]~DUPLICATE_q\ $end
$var wire 1 o@ \inst|PC_stack[0][2]~q\ $end
$var wire 1 p@ \inst|operand[1]~9_combout\ $end
$var wire 1 q@ \inst|PC_stack[9][0]~feeder_combout\ $end
$var wire 1 r@ \inst|PC_stack[9][0]~q\ $end
$var wire 1 s@ \inst|PC_stack[8][0]~feeder_combout\ $end
$var wire 1 t@ \inst|PC_stack[8][0]~q\ $end
$var wire 1 u@ \inst|PC_stack[7][0]~feeder_combout\ $end
$var wire 1 v@ \inst|PC_stack[7][0]~q\ $end
$var wire 1 w@ \inst|PC_stack[6][0]~feeder_combout\ $end
$var wire 1 x@ \inst|PC_stack[6][0]~q\ $end
$var wire 1 y@ \inst|PC_stack[5][0]~feeder_combout\ $end
$var wire 1 z@ \inst|PC_stack[5][0]~q\ $end
$var wire 1 {@ \inst|PC_stack[4][0]~feeder_combout\ $end
$var wire 1 |@ \inst|PC_stack[4][0]~q\ $end
$var wire 1 }@ \inst|PC_stack[3][0]~feeder_combout\ $end
$var wire 1 ~@ \inst|PC_stack[3][0]~q\ $end
$var wire 1 !A \inst|PC_stack[2][0]~feeder_combout\ $end
$var wire 1 "A \inst|PC_stack[2][0]~q\ $end
$var wire 1 #A \inst|PC_stack[1][0]~feeder_combout\ $end
$var wire 1 $A \inst|PC_stack[1][0]~q\ $end
$var wire 1 %A \inst|PC_stack[0][0]~feeder_combout\ $end
$var wire 1 &A \inst|PC_stack[0][0]~q\ $end
$var wire 1 'A \inst|Add0~41_sumout\ $end
$var wire 1 (A \inst|operand[0]~10_combout\ $end
$var wire 1 )A \inst|Selector11~0_combout\ $end
$var wire 1 *A \inst|Add0~42\ $end
$var wire 1 +A \inst|Add0~37_sumout\ $end
$var wire 1 ,A \inst|PC_stack[9][1]~q\ $end
$var wire 1 -A \inst|PC_stack[8][1]~feeder_combout\ $end
$var wire 1 .A \inst|PC_stack[8][1]~q\ $end
$var wire 1 /A \inst|PC_stack[7][1]~feeder_combout\ $end
$var wire 1 0A \inst|PC_stack[7][1]~q\ $end
$var wire 1 1A \inst|PC_stack[6][1]~feeder_combout\ $end
$var wire 1 2A \inst|PC_stack[6][1]~q\ $end
$var wire 1 3A \inst|PC_stack[5][1]~feeder_combout\ $end
$var wire 1 4A \inst|PC_stack[5][1]~q\ $end
$var wire 1 5A \inst|PC_stack[4][1]~feeder_combout\ $end
$var wire 1 6A \inst|PC_stack[4][1]~q\ $end
$var wire 1 7A \inst|PC_stack[3][1]~feeder_combout\ $end
$var wire 1 8A \inst|PC_stack[3][1]~q\ $end
$var wire 1 9A \inst|PC_stack[2][1]~feeder_combout\ $end
$var wire 1 :A \inst|PC_stack[2][1]~q\ $end
$var wire 1 ;A \inst|PC_stack[1][1]~feeder_combout\ $end
$var wire 1 <A \inst|PC_stack[1][1]~q\ $end
$var wire 1 =A \inst|PC_stack[0][1]~feeder_combout\ $end
$var wire 1 >A \inst|PC_stack[0][1]~q\ $end
$var wire 1 ?A \inst|Selector10~0_combout\ $end
$var wire 1 @A \inst|Add0~38\ $end
$var wire 1 AA \inst|Add0~33_sumout\ $end
$var wire 1 BA \inst|Selector9~0_combout\ $end
$var wire 1 CA \inst|Add0~34\ $end
$var wire 1 DA \inst|Add0~29_sumout\ $end
$var wire 1 EA \inst|PC_stack[9][3]~feeder_combout\ $end
$var wire 1 FA \inst|PC_stack[9][3]~q\ $end
$var wire 1 GA \inst|PC_stack[8][3]~feeder_combout\ $end
$var wire 1 HA \inst|PC_stack[8][3]~q\ $end
$var wire 1 IA \inst|PC_stack[7][3]~feeder_combout\ $end
$var wire 1 JA \inst|PC_stack[7][3]~q\ $end
$var wire 1 KA \inst|PC_stack[6][3]~feeder_combout\ $end
$var wire 1 LA \inst|PC_stack[6][3]~q\ $end
$var wire 1 MA \inst|PC_stack[5][3]~feeder_combout\ $end
$var wire 1 NA \inst|PC_stack[5][3]~q\ $end
$var wire 1 OA \inst|PC_stack[4][3]~feeder_combout\ $end
$var wire 1 PA \inst|PC_stack[4][3]~q\ $end
$var wire 1 QA \inst|PC_stack[3][3]~feeder_combout\ $end
$var wire 1 RA \inst|PC_stack[3][3]~q\ $end
$var wire 1 SA \inst|PC_stack[2][3]~feeder_combout\ $end
$var wire 1 TA \inst|PC_stack[2][3]~q\ $end
$var wire 1 UA \inst|PC_stack[1][3]~feeder_combout\ $end
$var wire 1 VA \inst|PC_stack[1][3]~q\ $end
$var wire 1 WA \inst|PC_stack[0][3]~feeder_combout\ $end
$var wire 1 XA \inst|PC_stack[0][3]~q\ $end
$var wire 1 YA \inst|Selector8~0_combout\ $end
$var wire 1 ZA \inst|next_mem_addr[3]~3_combout\ $end
$var wire 1 [A \inst|state~43_combout\ $end
$var wire 1 \A \inst|state.ex_iload~q\ $end
$var wire 1 ]A \inst|WideNor0~combout\ $end
$var wire 1 ^A \inst|next_mem_addr[2]~2_combout\ $end
$var wire 1 _A \inst|Selector30~0_combout\ $end
$var wire 1 `A \inst|state~58_combout\ $end
$var wire 1 aA \inst|state.ex_store~q\ $end
$var wire 1 bA \inst|state.ex_in~DUPLICATE_q\ $end
$var wire 1 cA \inst|WideOr7~0_combout\ $end
$var wire 1 dA \inst|Selector30~1_combout\ $end
$var wire 1 eA \inst|state.fetch~DUPLICATE_q\ $end
$var wire 1 fA \inst|next_mem_addr[1]~1_combout\ $end
$var wire 1 gA \inst|shifter|auto_generated|sbit_w[56]~48_combout\ $end
$var wire 1 hA \inst|Selector27~1_combout\ $end
$var wire 1 iA \inst|Selector27~0_combout\ $end
$var wire 1 jA \inst|Selector27~2_combout\ $end
$var wire 1 kA \inst|Add1~61_sumout\ $end
$var wire 1 lA \IO_DATA[0]~75_combout\ $end
$var wire 1 mA \IO_DATA[0]~73_combout\ $end
$var wire 1 nA \inst|Selector27~3_combout\ $end
$var wire 1 oA \inst|next_mem_addr[0]~0_combout\ $end
$var wire 1 pA \inst|state~40_combout\ $end
$var wire 1 qA \inst|state~41_combout\ $end
$var wire 1 rA \inst|state.ex_add~q\ $end
$var wire 1 sA \inst|WideOr3~0_combout\ $end
$var wire 1 tA \inst|Add1~57_sumout\ $end
$var wire 1 uA \IO_DATA[1]~68_combout\ $end
$var wire 1 vA \inst|Selector26~0_combout\ $end
$var wire 1 wA \inst|Selector26~1_combout\ $end
$var wire 1 xA \inst|shifter|auto_generated|sbit_w[57]~47_combout\ $end
$var wire 1 yA \inst|Selector26~2_combout\ $end
$var wire 1 zA \IO_DATA[1]~70_combout\ $end
$var wire 1 {A \inst|Selector26~3_combout\ $end
$var wire 1 |A \inst|Selector17~0_combout\ $end
$var wire 1 }A \inst|Selector17~1_combout\ $end
$var wire 1 ~A \inst|Add1~21_sumout\ $end
$var wire 1 !B \inst|Selector17~2_combout\ $end
$var wire 1 "B \inst|Selector17~3_combout\ $end
$var wire 1 #B \inst|Selector17~4_combout\ $end
$var wire 1 $B \inst|state~57_combout\ $end
$var wire 1 %B \inst|state.ex_istore~q\ $end
$var wire 1 &B \inst|state.ex_store2~q\ $end
$var wire 1 'B \inst|Selector0~0_combout\ $end
$var wire 1 (B \inst|MW~q\ $end
$var wire 1 )B \inst|Selector12~4_combout\ $end
$var wire 1 *B \inst|Selector12~1_combout\ $end
$var wire 1 +B \inst|Selector12~2_combout\ $end
$var wire 1 ,B \inst|Selector12~3_combout\ $end
$var wire 1 -B \inst|Add1~64_combout\ $end
$var wire 1 .B \inst|Add1~6\ $end
$var wire 1 /B \inst|Add1~1_sumout\ $end
$var wire 1 0B \inst|Selector12~0_combout\ $end
$var wire 1 1B \inst|Selector12~5_combout\ $end
$var wire 1 2B \inst|Selector12~6_combout\ $end
$var wire 1 3B \inst|Selector12~7_combout\ $end
$var wire 1 4B \inst|Selector12~8_combout\ $end
$var wire 1 5B \inst9|inst7~combout\ $end
$var wire 1 6B \inst9|inst1|latched_hex[3]~feeder_combout\ $end
$var wire 1 7B \inst9|inst1|latched_hex[3]~DUPLICATE_q\ $end
$var wire 1 8B \inst9|inst1|Mux0~0_combout\ $end
$var wire 1 9B \inst9|inst1|Mux1~0_combout\ $end
$var wire 1 :B \inst9|inst1|Mux2~0_combout\ $end
$var wire 1 ;B \inst9|inst1|Mux3~0_combout\ $end
$var wire 1 <B \inst9|inst1|Mux4~0_combout\ $end
$var wire 1 =B \inst9|inst1|Mux5~0_combout\ $end
$var wire 1 >B \inst9|inst1|Mux6~0_combout\ $end
$var wire 1 ?B \inst9|inst2|Mux0~0_combout\ $end
$var wire 1 @B \inst9|inst2|Mux1~0_combout\ $end
$var wire 1 AB \inst9|inst2|Mux2~0_combout\ $end
$var wire 1 BB \inst9|inst2|Mux3~0_combout\ $end
$var wire 1 CB \inst9|inst2|Mux4~0_combout\ $end
$var wire 1 DB \inst9|inst2|Mux5~0_combout\ $end
$var wire 1 EB \inst9|inst2|Mux6~0_combout\ $end
$var wire 1 FB \inst9|inst3|latched_hex[1]~feeder_combout\ $end
$var wire 1 GB \inst9|inst3|latched_hex[3]~feeder_combout\ $end
$var wire 1 HB \inst9|inst3|latched_hex[2]~feeder_combout\ $end
$var wire 1 IB \inst9|inst3|Mux0~0_combout\ $end
$var wire 1 JB \inst9|inst3|Mux1~0_combout\ $end
$var wire 1 KB \inst9|inst3|Mux2~0_combout\ $end
$var wire 1 LB \inst9|inst3|Mux3~0_combout\ $end
$var wire 1 MB \inst9|inst3|Mux4~0_combout\ $end
$var wire 1 NB \inst9|inst3|Mux5~0_combout\ $end
$var wire 1 OB \inst9|inst3|Mux6~0_combout\ $end
$var wire 1 PB \inst9|inst4|latched_hex[2]~feeder_combout\ $end
$var wire 1 QB \inst9|inst4|latched_hex[0]~feeder_combout\ $end
$var wire 1 RB \inst9|inst4|Mux0~0_combout\ $end
$var wire 1 SB \inst9|inst4|Mux1~0_combout\ $end
$var wire 1 TB \inst9|inst4|Mux2~0_combout\ $end
$var wire 1 UB \inst9|inst4|Mux3~0_combout\ $end
$var wire 1 VB \inst9|inst4|Mux4~0_combout\ $end
$var wire 1 WB \inst9|inst4|Mux5~0_combout\ $end
$var wire 1 XB \inst9|inst4|Mux6~0_combout\ $end
$var wire 1 YB \inst9|inst8~combout\ $end
$var wire 1 ZB \inst9|inst5|Mux0~0_combout\ $end
$var wire 1 [B \inst9|inst5|Mux1~0_combout\ $end
$var wire 1 \B \inst9|inst5|Mux2~0_combout\ $end
$var wire 1 ]B \inst9|inst5|Mux3~0_combout\ $end
$var wire 1 ^B \inst9|inst5|Mux4~0_combout\ $end
$var wire 1 _B \inst9|inst5|Mux5~0_combout\ $end
$var wire 1 `B \inst9|inst5|Mux6~0_combout\ $end
$var wire 1 aB \inst9|inst6|latched_hex[0]~feeder_combout\ $end
$var wire 1 bB \inst9|inst6|Mux0~0_combout\ $end
$var wire 1 cB \inst9|inst6|Mux1~0_combout\ $end
$var wire 1 dB \inst9|inst6|Mux2~0_combout\ $end
$var wire 1 eB \inst9|inst6|Mux3~0_combout\ $end
$var wire 1 fB \inst9|inst6|Mux4~0_combout\ $end
$var wire 1 gB \inst9|inst6|Mux5~0_combout\ $end
$var wire 1 hB \inst9|inst6|Mux6~0_combout\ $end
$var wire 1 iB \inst11|LED_EN~combout\ $end
$var wire 1 jB \altera_reserved_tms~input_o\ $end
$var wire 1 kB \altera_reserved_tck~input_o\ $end
$var wire 1 lB \altera_reserved_tdi~input_o\ $end
$var wire 1 mB \altera_internal_jtag~TCKUTAP\ $end
$var wire 1 nB \altera_internal_jtag~TDIUTAP\ $end
$var wire 1 oB \altera_internal_jtag~TMSUTAP\ $end
$var wire 1 pB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ $end
$var wire 1 qB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ $end
$var wire 1 rB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ $end
$var wire 1 sB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ $end
$var wire 1 tB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ $end
$var wire 1 uB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ $end
$var wire 1 vB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ $end
$var wire 1 wB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ $end
$var wire 1 xB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ $end
$var wire 1 yB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ $end
$var wire 1 zB \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ $end
$var wire 1 {B \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ $end
$var wire 1 |B \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ $end
$var wire 1 }B \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ $end
$var wire 1 ~B \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ $end
$var wire 1 !C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ $end
$var wire 1 "C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ $end
$var wire 1 #C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ $end
$var wire 1 $C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ $end
$var wire 1 %C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\ $end
$var wire 1 &C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ $end
$var wire 1 'C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ $end
$var wire 1 (C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ $end
$var wire 1 )C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ $end
$var wire 1 *C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ $end
$var wire 1 +C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ $end
$var wire 1 ,C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ $end
$var wire 1 -C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\ $end
$var wire 1 .C \auto_signaltap_0|~GND~combout\ $end
$var wire 1 /C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ $end
$var wire 1 0C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ $end
$var wire 1 1C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ $end
$var wire 1 2C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ $end
$var wire 1 3C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $end
$var wire 1 4C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ $end
$var wire 1 5C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ $end
$var wire 1 6C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ $end
$var wire 1 7C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\ $end
$var wire 1 8C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ $end
$var wire 1 9C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ $end
$var wire 1 :C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\ $end
$var wire 1 ;C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ $end
$var wire 1 <C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ $end
$var wire 1 =C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\ $end
$var wire 1 >C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ $end
$var wire 1 ?C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\ $end
$var wire 1 @C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ $end
$var wire 1 AC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\ $end
$var wire 1 BC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ $end
$var wire 1 CC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ $end
$var wire 1 DC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\ $end
$var wire 1 EC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ $end
$var wire 1 FC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ $end
$var wire 1 GC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\ $end
$var wire 1 HC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ $end
$var wire 1 IC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\ $end
$var wire 1 JC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ $end
$var wire 1 KC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\ $end
$var wire 1 LC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ $end
$var wire 1 MC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ $end
$var wire 1 NC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ $end
$var wire 1 OC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ $end
$var wire 1 PC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\ $end
$var wire 1 QC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\ $end
$var wire 1 RC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ $end
$var wire 1 SC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ $end
$var wire 1 TC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\ $end
$var wire 1 UC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ $end
$var wire 1 VC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ $end
$var wire 1 WC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ $end
$var wire 1 XC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ $end
$var wire 1 YC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ $end
$var wire 1 ZC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ $end
$var wire 1 [C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ $end
$var wire 1 \C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ $end
$var wire 1 ]C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ $end
$var wire 1 ^C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ $end
$var wire 1 _C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ $end
$var wire 1 `C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ $end
$var wire 1 aC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ $end
$var wire 1 bC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ $end
$var wire 1 cC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ $end
$var wire 1 dC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ $end
$var wire 1 eC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ $end
$var wire 1 fC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\ $end
$var wire 1 gC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ $end
$var wire 1 hC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ $end
$var wire 1 iC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ $end
$var wire 1 jC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ $end
$var wire 1 kC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ $end
$var wire 1 lC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ $end
$var wire 1 mC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ $end
$var wire 1 nC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ $end
$var wire 1 oC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ $end
$var wire 1 pC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ $end
$var wire 1 qC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ $end
$var wire 1 rC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ $end
$var wire 1 sC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\ $end
$var wire 1 tC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ $end
$var wire 1 uC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ $end
$var wire 1 vC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ $end
$var wire 1 wC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ $end
$var wire 1 xC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ $end
$var wire 1 yC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ $end
$var wire 1 zC \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ $end
$var wire 1 {C \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ $end
$var wire 1 |C \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ $end
$var wire 1 }C \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ $end
$var wire 1 ~C \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ $end
$var wire 1 !D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ $end
$var wire 1 "D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ $end
$var wire 1 #D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ $end
$var wire 1 $D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ $end
$var wire 1 %D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ $end
$var wire 1 &D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ $end
$var wire 1 'D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ $end
$var wire 1 (D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ $end
$var wire 1 )D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ $end
$var wire 1 *D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ $end
$var wire 1 +D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ $end
$var wire 1 ,D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ $end
$var wire 1 -D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ $end
$var wire 1 .D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ $end
$var wire 1 /D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ $end
$var wire 1 0D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ $end
$var wire 1 1D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ $end
$var wire 1 2D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ $end
$var wire 1 3D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ $end
$var wire 1 4D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ $end
$var wire 1 5D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ $end
$var wire 1 6D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ $end
$var wire 1 7D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ $end
$var wire 1 8D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ $end
$var wire 1 9D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ $end
$var wire 1 :D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ $end
$var wire 1 ;D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ $end
$var wire 1 <D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ $end
$var wire 1 =D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ $end
$var wire 1 >D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ $end
$var wire 1 ?D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ $end
$var wire 1 @D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ $end
$var wire 1 AD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ $end
$var wire 1 BD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ $end
$var wire 1 CD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ $end
$var wire 1 DD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ $end
$var wire 1 ED \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ $end
$var wire 1 FD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ $end
$var wire 1 GD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ $end
$var wire 1 HD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ $end
$var wire 1 ID \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ $end
$var wire 1 JD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ $end
$var wire 1 KD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ $end
$var wire 1 LD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ $end
$var wire 1 MD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ $end
$var wire 1 ND \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ $end
$var wire 1 OD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ $end
$var wire 1 PD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ $end
$var wire 1 QD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ $end
$var wire 1 RD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ $end
$var wire 1 SD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ $end
$var wire 1 TD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ $end
$var wire 1 UD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ $end
$var wire 1 VD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ $end
$var wire 1 WD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ $end
$var wire 1 XD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ $end
$var wire 1 YD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\ $end
$var wire 1 ZD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ $end
$var wire 1 [D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ $end
$var wire 1 \D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ $end
$var wire 1 ]D \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ $end
$var wire 1 ^D \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ $end
$var wire 1 _D \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ $end
$var wire 1 `D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ $end
$var wire 1 aD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ $end
$var wire 1 bD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ $end
$var wire 1 cD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ $end
$var wire 1 dD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ $end
$var wire 1 eD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ $end
$var wire 1 fD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ $end
$var wire 1 gD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ $end
$var wire 1 hD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ $end
$var wire 1 iD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\ $end
$var wire 1 jD \QIC_SIGNALTAP_GND~combout\ $end
$var wire 1 kD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~feeder_combout\ $end
$var wire 1 lD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ $end
$var wire 1 mD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ $end
$var wire 1 nD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ $end
$var wire 1 oD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ $end
$var wire 1 pD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ $end
$var wire 1 qD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ $end
$var wire 1 rD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ $end
$var wire 1 sD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ $end
$var wire 1 tD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ $end
$var wire 1 uD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ $end
$var wire 1 vD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ $end
$var wire 1 wD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ $end
$var wire 1 xD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ $end
$var wire 1 yD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ $end
$var wire 1 zD \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ $end
$var wire 1 {D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ $end
$var wire 1 |D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ $end
$var wire 1 }D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ $end
$var wire 1 ~D \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ $end
$var wire 1 !E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ $end
$var wire 1 "E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ $end
$var wire 1 #E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ $end
$var wire 1 $E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ $end
$var wire 1 %E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ $end
$var wire 1 &E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ $end
$var wire 1 'E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ $end
$var wire 1 (E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ $end
$var wire 1 )E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ $end
$var wire 1 *E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ $end
$var wire 1 +E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ $end
$var wire 1 ,E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ $end
$var wire 1 -E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ $end
$var wire 1 .E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ $end
$var wire 1 /E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ $end
$var wire 1 0E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ $end
$var wire 1 1E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ $end
$var wire 1 2E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ $end
$var wire 1 3E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ $end
$var wire 1 4E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ $end
$var wire 1 5E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ $end
$var wire 1 6E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ $end
$var wire 1 7E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ $end
$var wire 1 8E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ $end
$var wire 1 9E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ $end
$var wire 1 :E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout\ $end
$var wire 1 ;E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout\ $end
$var wire 1 <E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\ $end
$var wire 1 =E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ $end
$var wire 1 >E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ $end
$var wire 1 ?E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q\ $end
$var wire 1 @E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ $end
$var wire 1 AE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ $end
$var wire 1 BE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ $end
$var wire 1 CE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ $end
$var wire 1 DE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ $end
$var wire 1 EE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ $end
$var wire 1 FE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~DUPLICATE_q\ $end
$var wire 1 GE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ $end
$var wire 1 HE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ $end
$var wire 1 IE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ $end
$var wire 1 JE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ $end
$var wire 1 KE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ $end
$var wire 1 LE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ $end
$var wire 1 ME \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ $end
$var wire 1 NE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ $end
$var wire 1 OE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ $end
$var wire 1 PE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ $end
$var wire 1 QE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ $end
$var wire 1 RE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ $end
$var wire 1 SE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ $end
$var wire 1 TE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\ $end
$var wire 1 UE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q\ $end
$var wire 1 VE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ $end
$var wire 1 WE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ $end
$var wire 1 XE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ $end
$var wire 1 YE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ $end
$var wire 1 ZE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46\ $end
$var wire 1 [E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ $end
$var wire 1 \E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ $end
$var wire 1 ]E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ $end
$var wire 1 ^E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ $end
$var wire 1 _E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ $end
$var wire 1 `E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2_combout\ $end
$var wire 1 aE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ $end
$var wire 1 bE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1_combout\ $end
$var wire 1 cE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\ $end
$var wire 1 dE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ $end
$var wire 1 eE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3_combout\ $end
$var wire 1 fE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\ $end
$var wire 1 gE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ $end
$var wire 1 hE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8_combout\ $end
$var wire 1 iE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ $end
$var wire 1 jE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ $end
$var wire 1 kE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\ $end
$var wire 1 lE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ $end
$var wire 1 mE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9_combout\ $end
$var wire 1 nE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout\ $end
$var wire 1 oE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11_combout\ $end
$var wire 1 pE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~DUPLICATE_q\ $end
$var wire 1 qE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ $end
$var wire 1 rE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10_combout\ $end
$var wire 1 sE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\ $end
$var wire 1 tE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ $end
$var wire 1 uE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ $end
$var wire 1 vE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0_combout\ $end
$var wire 1 wE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ $end
$var wire 1 xE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6_combout\ $end
$var wire 1 yE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ $end
$var wire 1 zE \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5_combout\ $end
$var wire 1 {E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ $end
$var wire 1 |E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4_combout\ $end
$var wire 1 }E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\ $end
$var wire 1 ~E \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ $end
$var wire 1 !F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ $end
$var wire 1 "F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ $end
$var wire 1 #F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~DUPLICATE_q\ $end
$var wire 1 $F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\ $end
$var wire 1 %F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\ $end
$var wire 1 &F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ $end
$var wire 1 'F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ $end
$var wire 1 (F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ $end
$var wire 1 )F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ $end
$var wire 1 *F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ $end
$var wire 1 +F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ $end
$var wire 1 ,F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ $end
$var wire 1 -F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ $end
$var wire 1 .F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ $end
$var wire 1 /F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder_combout\ $end
$var wire 1 0F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ $end
$var wire 1 1F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ $end
$var wire 1 2F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ $end
$var wire 1 3F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout\ $end
$var wire 1 4F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ $end
$var wire 1 5F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ $end
$var wire 1 6F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ $end
$var wire 1 7F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout\ $end
$var wire 1 8F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ $end
$var wire 1 9F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ $end
$var wire 1 :F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ $end
$var wire 1 ;F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout\ $end
$var wire 1 <F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ $end
$var wire 1 =F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ $end
$var wire 1 >F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ $end
$var wire 1 ?F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~feeder_combout\ $end
$var wire 1 @F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~DUPLICATE_q\ $end
$var wire 1 AF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ $end
$var wire 1 BF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ $end
$var wire 1 CF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout\ $end
$var wire 1 DF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ $end
$var wire 1 EF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ $end
$var wire 1 FF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ $end
$var wire 1 GF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ $end
$var wire 1 HF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ $end
$var wire 1 IF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ $end
$var wire 1 JF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ $end
$var wire 1 KF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ $end
$var wire 1 LF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ $end
$var wire 1 MF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder_combout\ $end
$var wire 1 NF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ $end
$var wire 1 OF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ $end
$var wire 1 PF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\ $end
$var wire 1 QF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ $end
$var wire 1 RF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46\ $end
$var wire 1 SF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ $end
$var wire 1 TF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ $end
$var wire 1 UF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ $end
$var wire 1 VF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ $end
$var wire 1 WF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ $end
$var wire 1 XF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\ $end
$var wire 1 YF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ $end
$var wire 1 ZF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ $end
$var wire 1 [F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ $end
$var wire 1 \F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ $end
$var wire 1 ]F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ $end
$var wire 1 ^F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ $end
$var wire 1 _F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ $end
$var wire 1 `F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ $end
$var wire 1 aF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ $end
$var wire 1 bF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ $end
$var wire 1 cF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ $end
$var wire 1 dF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ $end
$var wire 1 eF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ $end
$var wire 1 fF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ $end
$var wire 1 gF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\ $end
$var wire 1 hF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ $end
$var wire 1 iF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ $end
$var wire 1 jF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 kF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ $end
$var wire 1 lF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ $end
$var wire 1 mF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ $end
$var wire 1 nF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 oF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ $end
$var wire 1 pF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 qF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 rF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ $end
$var wire 1 sF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ $end
$var wire 1 tF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ $end
$var wire 1 uF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 vF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ $end
$var wire 1 wF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 xF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 yF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 zF \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ $end
$var wire 1 {F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 |F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ $end
$var wire 1 }F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ $end
$var wire 1 ~F \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 !G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ $end
$var wire 1 "G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ $end
$var wire 1 #G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 $G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ $end
$var wire 1 %G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ $end
$var wire 1 &G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ $end
$var wire 1 'G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\ $end
$var wire 1 (G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ $end
$var wire 1 )G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ $end
$var wire 1 *G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ $end
$var wire 1 +G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ $end
$var wire 1 ,G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\ $end
$var wire 1 -G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ $end
$var wire 1 .G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\ $end
$var wire 1 /G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ $end
$var wire 1 0G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ $end
$var wire 1 1G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ $end
$var wire 1 2G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ $end
$var wire 1 3G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\ $end
$var wire 1 4G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ $end
$var wire 1 5G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ $end
$var wire 1 6G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\ $end
$var wire 1 7G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ $end
$var wire 1 8G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ $end
$var wire 1 9G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ $end
$var wire 1 :G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ $end
$var wire 1 ;G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\ $end
$var wire 1 <G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ $end
$var wire 1 =G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ $end
$var wire 1 >G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\ $end
$var wire 1 ?G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ $end
$var wire 1 @G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ $end
$var wire 1 AG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ $end
$var wire 1 BG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\ $end
$var wire 1 CG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ $end
$var wire 1 DG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\ $end
$var wire 1 EG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ $end
$var wire 1 FG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ $end
$var wire 1 GG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ $end
$var wire 1 HG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\ $end
$var wire 1 IG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ $end
$var wire 1 JG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\ $end
$var wire 1 KG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ $end
$var wire 1 LG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ $end
$var wire 1 MG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ $end
$var wire 1 NG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ $end
$var wire 1 OG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\ $end
$var wire 1 PG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ $end
$var wire 1 QG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ $end
$var wire 1 RG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\ $end
$var wire 1 SG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ $end
$var wire 1 TG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ $end
$var wire 1 UG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ $end
$var wire 1 VG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\ $end
$var wire 1 WG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ $end
$var wire 1 XG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ $end
$var wire 1 YG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\ $end
$var wire 1 ZG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ $end
$var wire 1 [G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ $end
$var wire 1 \G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ $end
$var wire 1 ]G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\ $end
$var wire 1 ^G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ $end
$var wire 1 _G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ $end
$var wire 1 `G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\ $end
$var wire 1 aG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ $end
$var wire 1 bG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\ $end
$var wire 1 cG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ $end
$var wire 1 dG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ $end
$var wire 1 eG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\ $end
$var wire 1 fG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ $end
$var wire 1 gG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ $end
$var wire 1 hG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\ $end
$var wire 1 iG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ $end
$var wire 1 jG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\ $end
$var wire 1 kG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ $end
$var wire 1 lG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\ $end
$var wire 1 mG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ $end
$var wire 1 nG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\ $end
$var wire 1 oG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ $end
$var wire 1 pG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\ $end
$var wire 1 qG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ $end
$var wire 1 rG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ $end
$var wire 1 sG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\ $end
$var wire 1 tG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ $end
$var wire 1 uG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\ $end
$var wire 1 vG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\ $end
$var wire 1 wG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ $end
$var wire 1 xG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ $end
$var wire 1 yG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\ $end
$var wire 1 zG \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ $end
$var wire 1 {G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ $end
$var wire 1 |G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\ $end
$var wire 1 }G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~DUPLICATE_q\ $end
$var wire 1 ~G \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ $end
$var wire 1 !H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ $end
$var wire 1 "H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ $end
$var wire 1 #H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\ $end
$var wire 1 $H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ $end
$var wire 1 %H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ $end
$var wire 1 &H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\ $end
$var wire 1 'H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ $end
$var wire 1 (H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\ $end
$var wire 1 )H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ $end
$var wire 1 *H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\ $end
$var wire 1 +H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ $end
$var wire 1 ,H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ $end
$var wire 1 -H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\ $end
$var wire 1 .H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ $end
$var wire 1 /H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\ $end
$var wire 1 0H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ $end
$var wire 1 1H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ $end
$var wire 1 2H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\ $end
$var wire 1 3H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ $end
$var wire 1 4H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\ $end
$var wire 1 5H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ $end
$var wire 1 6H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\ $end
$var wire 1 7H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ $end
$var wire 1 8H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\ $end
$var wire 1 9H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\ $end
$var wire 1 :H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ $end
$var wire 1 ;H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\ $end
$var wire 1 <H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ $end
$var wire 1 =H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\ $end
$var wire 1 >H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\ $end
$var wire 1 ?H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ $end
$var wire 1 @H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\ $end
$var wire 1 AH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ $end
$var wire 1 BH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\ $end
$var wire 1 CH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\ $end
$var wire 1 DH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ $end
$var wire 1 EH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\ $end
$var wire 1 FH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\ $end
$var wire 1 GH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ $end
$var wire 1 HH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\ $end
$var wire 1 IH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\ $end
$var wire 1 JH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ $end
$var wire 1 KH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\ $end
$var wire 1 LH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ $end
$var wire 1 MH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ $end
$var wire 1 NH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\ $end
$var wire 1 OH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\ $end
$var wire 1 PH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ $end
$var wire 1 QH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\ $end
$var wire 1 RH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\ $end
$var wire 1 SH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ $end
$var wire 1 TH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ $end
$var wire 1 UH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\ $end
$var wire 1 VH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ $end
$var wire 1 WH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder_combout\ $end
$var wire 1 XH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\ $end
$var wire 1 YH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout\ $end
$var wire 1 ZH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\ $end
$var wire 1 [H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder_combout\ $end
$var wire 1 \H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\ $end
$var wire 1 ]H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\ $end
$var wire 1 ^H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder_combout\ $end
$var wire 1 _H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\ $end
$var wire 1 `H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\ $end
$var wire 1 aH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder_combout\ $end
$var wire 1 bH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout\ $end
$var wire 1 cH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\ $end
$var wire 1 dH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ $end
$var wire 1 eH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ $end
$var wire 1 fH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ $end
$var wire 1 gH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ $end
$var wire 1 hH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ $end
$var wire 1 iH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ $end
$var wire 1 jH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ $end
$var wire 1 kH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ $end
$var wire 1 lH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\ $end
$var wire 1 mH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ $end
$var wire 1 nH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ $end
$var wire 1 oH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ $end
$var wire 1 pH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ $end
$var wire 1 qH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\ $end
$var wire 1 rH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2_combout\ $end
$var wire 1 sH \auto_signaltap_0|~VCC~combout\ $end
$var wire 1 tH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ $end
$var wire 1 uH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ $end
$var wire 1 vH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ $end
$var wire 1 wH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ $end
$var wire 1 xH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ $end
$var wire 1 yH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ $end
$var wire 1 zH \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ $end
$var wire 1 {H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ $end
$var wire 1 |H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ $end
$var wire 1 }H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\ $end
$var wire 1 ~H \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ $end
$var wire 1 !I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ $end
$var wire 1 "I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ $end
$var wire 1 #I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 $I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ $end
$var wire 1 %I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ $end
$var wire 1 &I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 'I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 (I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ $end
$var wire 1 )I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 *I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1_sumout\ $end
$var wire 1 +I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ $end
$var wire 1 ,I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ $end
$var wire 1 -I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ $end
$var wire 1 .I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ $end
$var wire 1 /I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ $end
$var wire 1 0I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ $end
$var wire 1 1I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ $end
$var wire 1 2I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ $end
$var wire 1 3I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ $end
$var wire 1 4I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ $end
$var wire 1 5I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 6I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ $end
$var wire 1 7I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 8I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ $end
$var wire 1 9I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 :I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ $end
$var wire 1 ;I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 <I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ $end
$var wire 1 =I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 >I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ $end
$var wire 1 ?I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 @I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ $end
$var wire 1 AI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ $end
$var wire 1 BI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ $end
$var wire 1 CI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ $end
$var wire 1 DI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ $end
$var wire 1 EI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ $end
$var wire 1 FI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ $end
$var wire 1 GI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ $end
$var wire 1 HI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ $end
$var wire 1 II \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ $end
$var wire 1 JI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout\ $end
$var wire 1 KI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ $end
$var wire 1 LI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ $end
$var wire 1 MI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ $end
$var wire 1 NI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ $end
$var wire 1 OI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ $end
$var wire 1 PI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 QI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ $end
$var wire 1 RI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ $end
$var wire 1 SI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ $end
$var wire 1 TI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ $end
$var wire 1 UI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ $end
$var wire 1 VI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ $end
$var wire 1 WI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ $end
$var wire 1 XI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ $end
$var wire 1 YI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 ZI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ $end
$var wire 1 [I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ $end
$var wire 1 \I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ $end
$var wire 1 ]I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder_combout\ $end
$var wire 1 ^I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ $end
$var wire 1 _I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder_combout\ $end
$var wire 1 `I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\ $end
$var wire 1 aI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\ $end
$var wire 1 bI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\ $end
$var wire 1 cI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\ $end
$var wire 1 dI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\ $end
$var wire 1 eI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\ $end
$var wire 1 fI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\ $end
$var wire 1 gI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\ $end
$var wire 1 hI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\ $end
$var wire 1 iI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\ $end
$var wire 1 jI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\ $end
$var wire 1 kI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ $end
$var wire 1 lI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\ $end
$var wire 1 mI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\ $end
$var wire 1 nI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\ $end
$var wire 1 oI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\ $end
$var wire 1 pI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\ $end
$var wire 1 qI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\ $end
$var wire 1 rI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\ $end
$var wire 1 sI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ $end
$var wire 1 tI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\ $end
$var wire 1 uI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ $end
$var wire 1 vI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\ $end
$var wire 1 wI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\ $end
$var wire 1 xI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ $end
$var wire 1 yI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\ $end
$var wire 1 zI \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\ $end
$var wire 1 {I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ $end
$var wire 1 |I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\ $end
$var wire 1 }I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ $end
$var wire 1 ~I \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\ $end
$var wire 1 !J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ $end
$var wire 1 "J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder_combout\ $end
$var wire 1 #J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ $end
$var wire 1 $J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ $end
$var wire 1 %J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ $end
$var wire 1 &J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ $end
$var wire 1 'J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ $end
$var wire 1 (J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ $end
$var wire 1 )J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ $end
$var wire 1 *J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ $end
$var wire 1 +J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ $end
$var wire 1 ,J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ $end
$var wire 1 -J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ $end
$var wire 1 .J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ $end
$var wire 1 /J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ $end
$var wire 1 0J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ $end
$var wire 1 1J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ $end
$var wire 1 2J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ $end
$var wire 1 3J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ $end
$var wire 1 4J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ $end
$var wire 1 5J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ $end
$var wire 1 6J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE_q\ $end
$var wire 1 7J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ $end
$var wire 1 8J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ $end
$var wire 1 9J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ $end
$var wire 1 :J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ $end
$var wire 1 ;J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ $end
$var wire 1 <J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~feeder_combout\ $end
$var wire 1 =J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ $end
$var wire 1 >J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ $end
$var wire 1 ?J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\ $end
$var wire 1 @J \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\ $end
$var wire 1 AJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder_combout\ $end
$var wire 1 BJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ $end
$var wire 1 CJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ $end
$var wire 1 DJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\ $end
$var wire 1 EJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\ $end
$var wire 1 FJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\ $end
$var wire 1 GJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\ $end
$var wire 1 HJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\ $end
$var wire 1 IJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\ $end
$var wire 1 JJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\ $end
$var wire 1 KJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\ $end
$var wire 1 LJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\ $end
$var wire 1 MJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\ $end
$var wire 1 NJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\ $end
$var wire 1 OJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\ $end
$var wire 1 PJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\ $end
$var wire 1 QJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ $end
$var wire 1 RJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ $end
$var wire 1 SJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ $end
$var wire 1 TJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ $end
$var wire 1 UJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ $end
$var wire 1 VJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ $end
$var wire 1 WJ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ $end
$var wire 1 XJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ $end
$var wire 1 YJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ $end
$var wire 1 ZJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ $end
$var wire 1 [J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q\ $end
$var wire 1 \J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ $end
$var wire 1 ]J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ $end
$var wire 1 ^J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ $end
$var wire 1 _J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ $end
$var wire 1 `J \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ $end
$var wire 1 aJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ $end
$var wire 1 bJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\ $end
$var wire 1 cJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ $end
$var wire 1 dJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ $end
$var wire 1 eJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ $end
$var wire 1 fJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ $end
$var wire 1 gJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ $end
$var wire 1 hJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ $end
$var wire 1 iJ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ $end
$var wire 1 jJ \altera_internal_jtag~TDO\ $end
$var wire 1 kJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [7] $end
$var wire 1 lJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [6] $end
$var wire 1 mJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [5] $end
$var wire 1 nJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [4] $end
$var wire 1 oJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [3] $end
$var wire 1 pJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [2] $end
$var wire 1 qJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [1] $end
$var wire 1 rJ \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ [0] $end
$var wire 1 sJ \auto_signaltap_0|acq_trigger_in_reg\ [2] $end
$var wire 1 tJ \auto_signaltap_0|acq_trigger_in_reg\ [1] $end
$var wire 1 uJ \auto_signaltap_0|acq_trigger_in_reg\ [0] $end
$var wire 1 vJ \inst|PC\ [10] $end
$var wire 1 wJ \inst|PC\ [9] $end
$var wire 1 xJ \inst|PC\ [8] $end
$var wire 1 yJ \inst|PC\ [7] $end
$var wire 1 zJ \inst|PC\ [6] $end
$var wire 1 {J \inst|PC\ [5] $end
$var wire 1 |J \inst|PC\ [4] $end
$var wire 1 }J \inst|PC\ [3] $end
$var wire 1 ~J \inst|PC\ [2] $end
$var wire 1 !K \inst|PC\ [1] $end
$var wire 1 "K \inst|PC\ [0] $end
$var wire 1 #K \inst4|COUNT\ [15] $end
$var wire 1 $K \inst4|COUNT\ [14] $end
$var wire 1 %K \inst4|COUNT\ [13] $end
$var wire 1 &K \inst4|COUNT\ [12] $end
$var wire 1 'K \inst4|COUNT\ [11] $end
$var wire 1 (K \inst4|COUNT\ [10] $end
$var wire 1 )K \inst4|COUNT\ [9] $end
$var wire 1 *K \inst4|COUNT\ [8] $end
$var wire 1 +K \inst4|COUNT\ [7] $end
$var wire 1 ,K \inst4|COUNT\ [6] $end
$var wire 1 -K \inst4|COUNT\ [5] $end
$var wire 1 .K \inst4|COUNT\ [4] $end
$var wire 1 /K \inst4|COUNT\ [3] $end
$var wire 1 0K \inst4|COUNT\ [2] $end
$var wire 1 1K \inst4|COUNT\ [1] $end
$var wire 1 2K \inst4|COUNT\ [0] $end
$var wire 1 3K \inst9|inst2|latched_hex\ [3] $end
$var wire 1 4K \inst9|inst2|latched_hex\ [2] $end
$var wire 1 5K \inst9|inst2|latched_hex\ [1] $end
$var wire 1 6K \inst9|inst2|latched_hex\ [0] $end
$var wire 1 7K \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode840w\ [3] $end
$var wire 1 8K \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode840w\ [2] $end
$var wire 1 9K \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode840w\ [1] $end
$var wire 1 :K \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode840w\ [0] $end
$var wire 1 ;K \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\ [1] $end
$var wire 1 <K \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\ [0] $end
$var wire 1 =K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [3] $end
$var wire 1 >K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [2] $end
$var wire 1 ?K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [1] $end
$var wire 1 @K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [0] $end
$var wire 1 AK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [7] $end
$var wire 1 BK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [6] $end
$var wire 1 CK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [5] $end
$var wire 1 DK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [4] $end
$var wire 1 EK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [3] $end
$var wire 1 FK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [2] $end
$var wire 1 GK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [1] $end
$var wire 1 HK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ [0] $end
$var wire 1 IK \inst9|inst6|latched_hex\ [3] $end
$var wire 1 JK \inst9|inst6|latched_hex\ [2] $end
$var wire 1 KK \inst9|inst6|latched_hex\ [1] $end
$var wire 1 LK \inst9|inst6|latched_hex\ [0] $end
$var wire 1 MK \inst|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 NK \inst|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 OK \inst|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 PK \inst|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 QK \inst|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 RK \inst|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 SK \inst|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 TK \inst|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 UK \inst|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 VK \inst|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 WK \inst|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 XK \inst|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 YK \inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 ZK \inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 [K \inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 \K \inst|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 ]K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [3] $end
$var wire 1 ^K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [2] $end
$var wire 1 _K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [1] $end
$var wire 1 `K \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [0] $end
$var wire 1 aK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [2] $end
$var wire 1 bK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [1] $end
$var wire 1 cK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ [0] $end
$var wire 1 dK \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [3] $end
$var wire 1 eK \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [2] $end
$var wire 1 fK \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [1] $end
$var wire 1 gK \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [0] $end
$var wire 1 hK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [2] $end
$var wire 1 iK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [1] $end
$var wire 1 jK \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ [0] $end
$var wire 1 kK \inst7|B_DI\ [15] $end
$var wire 1 lK \inst7|B_DI\ [14] $end
$var wire 1 mK \inst7|B_DI\ [13] $end
$var wire 1 nK \inst7|B_DI\ [12] $end
$var wire 1 oK \inst7|B_DI\ [11] $end
$var wire 1 pK \inst7|B_DI\ [10] $end
$var wire 1 qK \inst7|B_DI\ [9] $end
$var wire 1 rK \inst7|B_DI\ [8] $end
$var wire 1 sK \inst7|B_DI\ [7] $end
$var wire 1 tK \inst7|B_DI\ [6] $end
$var wire 1 uK \inst7|B_DI\ [5] $end
$var wire 1 vK \inst7|B_DI\ [4] $end
$var wire 1 wK \inst7|B_DI\ [3] $end
$var wire 1 xK \inst7|B_DI\ [2] $end
$var wire 1 yK \inst7|B_DI\ [1] $end
$var wire 1 zK \inst7|B_DI\ [0] $end
$var wire 1 {K \inst5|count_10Hz\ [19] $end
$var wire 1 |K \inst5|count_10Hz\ [18] $end
$var wire 1 }K \inst5|count_10Hz\ [17] $end
$var wire 1 ~K \inst5|count_10Hz\ [16] $end
$var wire 1 !L \inst5|count_10Hz\ [15] $end
$var wire 1 "L \inst5|count_10Hz\ [14] $end
$var wire 1 #L \inst5|count_10Hz\ [13] $end
$var wire 1 $L \inst5|count_10Hz\ [12] $end
$var wire 1 %L \inst5|count_10Hz\ [11] $end
$var wire 1 &L \inst5|count_10Hz\ [10] $end
$var wire 1 'L \inst5|count_10Hz\ [9] $end
$var wire 1 (L \inst5|count_10Hz\ [8] $end
$var wire 1 )L \inst5|count_10Hz\ [7] $end
$var wire 1 *L \inst5|count_10Hz\ [6] $end
$var wire 1 +L \inst5|count_10Hz\ [5] $end
$var wire 1 ,L \inst5|count_10Hz\ [4] $end
$var wire 1 -L \inst5|count_10Hz\ [3] $end
$var wire 1 .L \inst5|count_10Hz\ [2] $end
$var wire 1 /L \inst5|count_10Hz\ [1] $end
$var wire 1 0L \inst5|count_10Hz\ [0] $end
$var wire 1 1L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [32] $end
$var wire 1 2L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [31] $end
$var wire 1 3L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [30] $end
$var wire 1 4L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [29] $end
$var wire 1 5L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [28] $end
$var wire 1 6L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [27] $end
$var wire 1 7L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [26] $end
$var wire 1 8L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [25] $end
$var wire 1 9L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [24] $end
$var wire 1 :L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [23] $end
$var wire 1 ;L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [22] $end
$var wire 1 <L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [21] $end
$var wire 1 =L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [20] $end
$var wire 1 >L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [19] $end
$var wire 1 ?L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [18] $end
$var wire 1 @L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [17] $end
$var wire 1 AL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [16] $end
$var wire 1 BL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [15] $end
$var wire 1 CL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [14] $end
$var wire 1 DL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [13] $end
$var wire 1 EL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [12] $end
$var wire 1 FL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [11] $end
$var wire 1 GL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [10] $end
$var wire 1 HL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [9] $end
$var wire 1 IL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [8] $end
$var wire 1 JL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [7] $end
$var wire 1 KL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [6] $end
$var wire 1 LL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [5] $end
$var wire 1 ML \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [4] $end
$var wire 1 NL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [3] $end
$var wire 1 OL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [2] $end
$var wire 1 PL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [1] $end
$var wire 1 QL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [0] $end
$var wire 1 RL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [8] $end
$var wire 1 SL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [7] $end
$var wire 1 TL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [6] $end
$var wire 1 UL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [5] $end
$var wire 1 VL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [4] $end
$var wire 1 WL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [3] $end
$var wire 1 XL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [2] $end
$var wire 1 YL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [1] $end
$var wire 1 ZL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ [0] $end
$var wire 1 [L \inst|AC\ [15] $end
$var wire 1 \L \inst|AC\ [14] $end
$var wire 1 ]L \inst|AC\ [13] $end
$var wire 1 ^L \inst|AC\ [12] $end
$var wire 1 _L \inst|AC\ [11] $end
$var wire 1 `L \inst|AC\ [10] $end
$var wire 1 aL \inst|AC\ [9] $end
$var wire 1 bL \inst|AC\ [8] $end
$var wire 1 cL \inst|AC\ [7] $end
$var wire 1 dL \inst|AC\ [6] $end
$var wire 1 eL \inst|AC\ [5] $end
$var wire 1 fL \inst|AC\ [4] $end
$var wire 1 gL \inst|AC\ [3] $end
$var wire 1 hL \inst|AC\ [2] $end
$var wire 1 iL \inst|AC\ [1] $end
$var wire 1 jL \inst|AC\ [0] $end
$var wire 1 kL \inst9|inst1|latched_hex\ [3] $end
$var wire 1 lL \inst9|inst1|latched_hex\ [2] $end
$var wire 1 mL \inst9|inst1|latched_hex\ [1] $end
$var wire 1 nL \inst9|inst1|latched_hex\ [0] $end
$var wire 1 oL \inst9|inst3|latched_hex\ [3] $end
$var wire 1 pL \inst9|inst3|latched_hex\ [2] $end
$var wire 1 qL \inst9|inst3|latched_hex\ [1] $end
$var wire 1 rL \inst9|inst3|latched_hex\ [0] $end
$var wire 1 sL \inst9|inst4|latched_hex\ [3] $end
$var wire 1 tL \inst9|inst4|latched_hex\ [2] $end
$var wire 1 uL \inst9|inst4|latched_hex\ [1] $end
$var wire 1 vL \inst9|inst4|latched_hex\ [0] $end
$var wire 1 wL \inst9|inst5|latched_hex\ [3] $end
$var wire 1 xL \inst9|inst5|latched_hex\ [2] $end
$var wire 1 yL \inst9|inst5|latched_hex\ [1] $end
$var wire 1 zL \inst9|inst5|latched_hex\ [0] $end
$var wire 1 {L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [2] $end
$var wire 1 |L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [1] $end
$var wire 1 }L \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [0] $end
$var wire 1 ~L \inst21|DATA\ [15] $end
$var wire 1 !M \inst21|DATA\ [14] $end
$var wire 1 "M \inst21|DATA\ [13] $end
$var wire 1 #M \inst21|DATA\ [12] $end
$var wire 1 $M \inst21|DATA\ [11] $end
$var wire 1 %M \inst21|DATA\ [10] $end
$var wire 1 &M \inst21|DATA\ [9] $end
$var wire 1 'M \inst21|DATA\ [8] $end
$var wire 1 (M \inst21|DATA\ [7] $end
$var wire 1 )M \inst21|DATA\ [6] $end
$var wire 1 *M \inst21|DATA\ [5] $end
$var wire 1 +M \inst21|DATA\ [4] $end
$var wire 1 ,M \inst21|DATA\ [3] $end
$var wire 1 -M \inst21|DATA\ [2] $end
$var wire 1 .M \inst21|DATA\ [1] $end
$var wire 1 /M \inst21|DATA\ [0] $end
$var wire 1 0M \inst6|MEM_COMPONENT|auto_generated|address_reg_a\ [2] $end
$var wire 1 1M \inst6|MEM_COMPONENT|auto_generated|address_reg_a\ [1] $end
$var wire 1 2M \inst6|MEM_COMPONENT|auto_generated|address_reg_a\ [0] $end
$var wire 1 3M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode823w\ [3] $end
$var wire 1 4M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode823w\ [2] $end
$var wire 1 5M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode823w\ [1] $end
$var wire 1 6M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode823w\ [0] $end
$var wire 1 7M \inst|IR\ [15] $end
$var wire 1 8M \inst|IR\ [14] $end
$var wire 1 9M \inst|IR\ [13] $end
$var wire 1 :M \inst|IR\ [12] $end
$var wire 1 ;M \inst|IR\ [11] $end
$var wire 1 <M \inst|IR\ [10] $end
$var wire 1 =M \inst|IR\ [9] $end
$var wire 1 >M \inst|IR\ [8] $end
$var wire 1 ?M \inst|IR\ [7] $end
$var wire 1 @M \inst|IR\ [6] $end
$var wire 1 AM \inst|IR\ [5] $end
$var wire 1 BM \inst|IR\ [4] $end
$var wire 1 CM \inst|IR\ [3] $end
$var wire 1 DM \inst|IR\ [2] $end
$var wire 1 EM \inst|IR\ [1] $end
$var wire 1 FM \inst|IR\ [0] $end
$var wire 1 GM \inst6|ADDRESS\ [15] $end
$var wire 1 HM \inst6|ADDRESS\ [14] $end
$var wire 1 IM \inst6|ADDRESS\ [13] $end
$var wire 1 JM \inst6|ADDRESS\ [12] $end
$var wire 1 KM \inst6|ADDRESS\ [11] $end
$var wire 1 LM \inst6|ADDRESS\ [10] $end
$var wire 1 MM \inst6|ADDRESS\ [9] $end
$var wire 1 NM \inst6|ADDRESS\ [8] $end
$var wire 1 OM \inst6|ADDRESS\ [7] $end
$var wire 1 PM \inst6|ADDRESS\ [6] $end
$var wire 1 QM \inst6|ADDRESS\ [5] $end
$var wire 1 RM \inst6|ADDRESS\ [4] $end
$var wire 1 SM \inst6|ADDRESS\ [3] $end
$var wire 1 TM \inst6|ADDRESS\ [2] $end
$var wire 1 UM \inst6|ADDRESS\ [1] $end
$var wire 1 VM \inst6|ADDRESS\ [0] $end
$var wire 1 WM \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [10] $end
$var wire 1 XM \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [9] $end
$var wire 1 YM \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [8] $end
$var wire 1 ZM \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [7] $end
$var wire 1 [M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [6] $end
$var wire 1 \M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [5] $end
$var wire 1 ]M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [4] $end
$var wire 1 ^M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [3] $end
$var wire 1 _M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [2] $end
$var wire 1 `M \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [1] $end
$var wire 1 aM \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [0] $end
$var wire 1 bM \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode911w\ [3] $end
$var wire 1 cM \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode911w\ [2] $end
$var wire 1 dM \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode911w\ [1] $end
$var wire 1 eM \inst6|MEM_COMPONENT|auto_generated|rden_decode|w_anode911w\ [0] $end
$var wire 1 fM \inst4|IO_COUNT\ [15] $end
$var wire 1 gM \inst4|IO_COUNT\ [14] $end
$var wire 1 hM \inst4|IO_COUNT\ [13] $end
$var wire 1 iM \inst4|IO_COUNT\ [12] $end
$var wire 1 jM \inst4|IO_COUNT\ [11] $end
$var wire 1 kM \inst4|IO_COUNT\ [10] $end
$var wire 1 lM \inst4|IO_COUNT\ [9] $end
$var wire 1 mM \inst4|IO_COUNT\ [8] $end
$var wire 1 nM \inst4|IO_COUNT\ [7] $end
$var wire 1 oM \inst4|IO_COUNT\ [6] $end
$var wire 1 pM \inst4|IO_COUNT\ [5] $end
$var wire 1 qM \inst4|IO_COUNT\ [4] $end
$var wire 1 rM \inst4|IO_COUNT\ [3] $end
$var wire 1 sM \inst4|IO_COUNT\ [2] $end
$var wire 1 tM \inst4|IO_COUNT\ [1] $end
$var wire 1 uM \inst4|IO_COUNT\ [0] $end
$var wire 1 vM \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode850w\ [3] $end
$var wire 1 wM \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode850w\ [2] $end
$var wire 1 xM \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode850w\ [1] $end
$var wire 1 yM \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode850w\ [0] $end
$var wire 1 zM \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode860w\ [3] $end
$var wire 1 {M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode860w\ [2] $end
$var wire 1 |M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode860w\ [1] $end
$var wire 1 }M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode860w\ [0] $end
$var wire 1 ~M \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode870w\ [3] $end
$var wire 1 !N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode870w\ [2] $end
$var wire 1 "N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode870w\ [1] $end
$var wire 1 #N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode870w\ [0] $end
$var wire 1 $N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [11] $end
$var wire 1 %N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [10] $end
$var wire 1 &N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [9] $end
$var wire 1 'N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [8] $end
$var wire 1 (N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [7] $end
$var wire 1 )N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [6] $end
$var wire 1 *N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [5] $end
$var wire 1 +N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [4] $end
$var wire 1 ,N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [3] $end
$var wire 1 -N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [2] $end
$var wire 1 .N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [1] $end
$var wire 1 /N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [0] $end
$var wire 1 0N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode880w\ [3] $end
$var wire 1 1N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode880w\ [2] $end
$var wire 1 2N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode880w\ [1] $end
$var wire 1 3N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode880w\ [0] $end
$var wire 1 4N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode890w\ [3] $end
$var wire 1 5N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode890w\ [2] $end
$var wire 1 6N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode890w\ [1] $end
$var wire 1 7N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode890w\ [0] $end
$var wire 1 8N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode900w\ [3] $end
$var wire 1 9N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode900w\ [2] $end
$var wire 1 :N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode900w\ [1] $end
$var wire 1 ;N \inst6|MEM_COMPONENT|auto_generated|decode3|w_anode900w\ [0] $end
$var wire 1 <N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [15] $end
$var wire 1 =N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [14] $end
$var wire 1 >N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [13] $end
$var wire 1 ?N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [12] $end
$var wire 1 @N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [11] $end
$var wire 1 AN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [10] $end
$var wire 1 BN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [9] $end
$var wire 1 CN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [8] $end
$var wire 1 DN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [7] $end
$var wire 1 EN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [6] $end
$var wire 1 FN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [5] $end
$var wire 1 GN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [4] $end
$var wire 1 HN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [3] $end
$var wire 1 IN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [2] $end
$var wire 1 JN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [1] $end
$var wire 1 KN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [0] $end
$var wire 1 LN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 MN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 NN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [15] $end
$var wire 1 ON \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [14] $end
$var wire 1 PN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [13] $end
$var wire 1 QN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [12] $end
$var wire 1 RN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [11] $end
$var wire 1 SN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [10] $end
$var wire 1 TN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [9] $end
$var wire 1 UN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [8] $end
$var wire 1 VN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [7] $end
$var wire 1 WN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [6] $end
$var wire 1 XN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [5] $end
$var wire 1 YN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [4] $end
$var wire 1 ZN \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [3] $end
$var wire 1 [N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [2] $end
$var wire 1 \N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [1] $end
$var wire 1 ]N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [0] $end
$var wire 1 ^N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [3] $end
$var wire 1 _N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [2] $end
$var wire 1 `N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [1] $end
$var wire 1 aN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [0] $end
$var wire 1 bN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [2] $end
$var wire 1 cN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [1] $end
$var wire 1 dN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [0] $end
$var wire 1 eN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [9] $end
$var wire 1 fN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [8] $end
$var wire 1 gN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [7] $end
$var wire 1 hN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [6] $end
$var wire 1 iN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [5] $end
$var wire 1 jN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [4] $end
$var wire 1 kN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [3] $end
$var wire 1 lN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [2] $end
$var wire 1 mN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [1] $end
$var wire 1 nN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [0] $end
$var wire 1 oN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [4] $end
$var wire 1 pN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [3] $end
$var wire 1 qN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [2] $end
$var wire 1 rN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [1] $end
$var wire 1 sN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [0] $end
$var wire 1 tN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [4] $end
$var wire 1 uN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [3] $end
$var wire 1 vN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [2] $end
$var wire 1 wN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [1] $end
$var wire 1 xN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [0] $end
$var wire 1 yN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [3] $end
$var wire 1 zN \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [2] $end
$var wire 1 {N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [1] $end
$var wire 1 |N \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [0] $end
$var wire 1 }N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [24] $end
$var wire 1 ~N \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [23] $end
$var wire 1 !O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [22] $end
$var wire 1 "O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [21] $end
$var wire 1 #O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [20] $end
$var wire 1 $O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [19] $end
$var wire 1 %O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [18] $end
$var wire 1 &O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [17] $end
$var wire 1 'O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [16] $end
$var wire 1 (O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [15] $end
$var wire 1 )O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [14] $end
$var wire 1 *O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [13] $end
$var wire 1 +O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [12] $end
$var wire 1 ,O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [11] $end
$var wire 1 -O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [10] $end
$var wire 1 .O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [9] $end
$var wire 1 /O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [8] $end
$var wire 1 0O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [7] $end
$var wire 1 1O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [6] $end
$var wire 1 2O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [5] $end
$var wire 1 3O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [4] $end
$var wire 1 4O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [3] $end
$var wire 1 5O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [2] $end
$var wire 1 6O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [1] $end
$var wire 1 7O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [0] $end
$var wire 1 8O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [24] $end
$var wire 1 9O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [23] $end
$var wire 1 :O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [22] $end
$var wire 1 ;O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [21] $end
$var wire 1 <O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [20] $end
$var wire 1 =O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [19] $end
$var wire 1 >O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [18] $end
$var wire 1 ?O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [17] $end
$var wire 1 @O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [16] $end
$var wire 1 AO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [15] $end
$var wire 1 BO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [14] $end
$var wire 1 CO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [13] $end
$var wire 1 DO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [12] $end
$var wire 1 EO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [11] $end
$var wire 1 FO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [10] $end
$var wire 1 GO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [9] $end
$var wire 1 HO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [8] $end
$var wire 1 IO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [7] $end
$var wire 1 JO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [6] $end
$var wire 1 KO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [5] $end
$var wire 1 LO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [4] $end
$var wire 1 MO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [3] $end
$var wire 1 NO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [2] $end
$var wire 1 OO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [1] $end
$var wire 1 PO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [0] $end
$var wire 1 QO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [31] $end
$var wire 1 RO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [30] $end
$var wire 1 SO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [29] $end
$var wire 1 TO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [28] $end
$var wire 1 UO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [27] $end
$var wire 1 VO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [26] $end
$var wire 1 WO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [25] $end
$var wire 1 XO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [24] $end
$var wire 1 YO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [23] $end
$var wire 1 ZO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [22] $end
$var wire 1 [O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [21] $end
$var wire 1 \O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [20] $end
$var wire 1 ]O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [19] $end
$var wire 1 ^O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [18] $end
$var wire 1 _O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [17] $end
$var wire 1 `O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [16] $end
$var wire 1 aO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [15] $end
$var wire 1 bO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [14] $end
$var wire 1 cO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [13] $end
$var wire 1 dO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [12] $end
$var wire 1 eO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [11] $end
$var wire 1 fO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [10] $end
$var wire 1 gO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [9] $end
$var wire 1 hO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [8] $end
$var wire 1 iO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [7] $end
$var wire 1 jO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [6] $end
$var wire 1 kO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [5] $end
$var wire 1 lO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [4] $end
$var wire 1 mO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [3] $end
$var wire 1 nO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [2] $end
$var wire 1 oO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [1] $end
$var wire 1 pO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [0] $end
$var wire 1 qO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [24] $end
$var wire 1 rO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [23] $end
$var wire 1 sO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [22] $end
$var wire 1 tO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [21] $end
$var wire 1 uO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [20] $end
$var wire 1 vO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [19] $end
$var wire 1 wO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [18] $end
$var wire 1 xO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [17] $end
$var wire 1 yO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [16] $end
$var wire 1 zO \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [15] $end
$var wire 1 {O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [14] $end
$var wire 1 |O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [13] $end
$var wire 1 }O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [12] $end
$var wire 1 ~O \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [11] $end
$var wire 1 !P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [10] $end
$var wire 1 "P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [9] $end
$var wire 1 #P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [8] $end
$var wire 1 $P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [7] $end
$var wire 1 %P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [6] $end
$var wire 1 &P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [5] $end
$var wire 1 'P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [4] $end
$var wire 1 (P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [3] $end
$var wire 1 )P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [2] $end
$var wire 1 *P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [1] $end
$var wire 1 +P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [0] $end
$var wire 1 ,P \auto_signaltap_0|acq_data_in_reg\ [2] $end
$var wire 1 -P \auto_signaltap_0|acq_data_in_reg\ [1] $end
$var wire 1 .P \auto_signaltap_0|acq_data_in_reg\ [0] $end
$var wire 1 /P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [12] $end
$var wire 1 0P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [11] $end
$var wire 1 1P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [10] $end
$var wire 1 2P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [9] $end
$var wire 1 3P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [8] $end
$var wire 1 4P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [7] $end
$var wire 1 5P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [6] $end
$var wire 1 6P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [5] $end
$var wire 1 7P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [4] $end
$var wire 1 8P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [3] $end
$var wire 1 9P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [2] $end
$var wire 1 :P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [1] $end
$var wire 1 ;P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [0] $end
$var wire 1 <P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [15] $end
$var wire 1 =P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [14] $end
$var wire 1 >P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [13] $end
$var wire 1 ?P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [12] $end
$var wire 1 @P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [11] $end
$var wire 1 AP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [10] $end
$var wire 1 BP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [9] $end
$var wire 1 CP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [8] $end
$var wire 1 DP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [7] $end
$var wire 1 EP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [6] $end
$var wire 1 FP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [5] $end
$var wire 1 GP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [4] $end
$var wire 1 HP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [3] $end
$var wire 1 IP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [2] $end
$var wire 1 JP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [1] $end
$var wire 1 KP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [0] $end
$var wire 1 LP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 MP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 NP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 OP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 PP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 QP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [11] $end
$var wire 1 RP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [10] $end
$var wire 1 SP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [9] $end
$var wire 1 TP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [8] $end
$var wire 1 UP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [7] $end
$var wire 1 VP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [6] $end
$var wire 1 WP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [5] $end
$var wire 1 XP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [4] $end
$var wire 1 YP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [3] $end
$var wire 1 ZP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [2] $end
$var wire 1 [P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [1] $end
$var wire 1 \P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [0] $end
$var wire 1 ]P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 ^P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [11] $end
$var wire 1 _P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [10] $end
$var wire 1 `P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [9] $end
$var wire 1 aP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [8] $end
$var wire 1 bP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [7] $end
$var wire 1 cP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [6] $end
$var wire 1 dP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 eP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 fP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 gP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 hP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 iP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 jP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [16] $end
$var wire 1 kP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [15] $end
$var wire 1 lP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [14] $end
$var wire 1 mP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [13] $end
$var wire 1 nP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [12] $end
$var wire 1 oP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [11] $end
$var wire 1 pP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [10] $end
$var wire 1 qP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [9] $end
$var wire 1 rP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [8] $end
$var wire 1 sP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [7] $end
$var wire 1 tP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [6] $end
$var wire 1 uP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [5] $end
$var wire 1 vP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [4] $end
$var wire 1 wP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [3] $end
$var wire 1 xP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [2] $end
$var wire 1 yP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [1] $end
$var wire 1 zP \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [0] $end
$var wire 1 {P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [3] $end
$var wire 1 |P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [2] $end
$var wire 1 }P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [1] $end
$var wire 1 ~P \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [0] $end
$var wire 1 !Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [3] $end
$var wire 1 "Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [2] $end
$var wire 1 #Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [1] $end
$var wire 1 $Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [0] $end
$var wire 1 %Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [9] $end
$var wire 1 &Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [8] $end
$var wire 1 'Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [7] $end
$var wire 1 (Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [6] $end
$var wire 1 )Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [5] $end
$var wire 1 *Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [4] $end
$var wire 1 +Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [3] $end
$var wire 1 ,Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [2] $end
$var wire 1 -Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [1] $end
$var wire 1 .Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ [0] $end
$var wire 1 /Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [12] $end
$var wire 1 0Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [11] $end
$var wire 1 1Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [10] $end
$var wire 1 2Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [9] $end
$var wire 1 3Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [8] $end
$var wire 1 4Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [7] $end
$var wire 1 5Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [6] $end
$var wire 1 6Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [5] $end
$var wire 1 7Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [4] $end
$var wire 1 8Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [3] $end
$var wire 1 9Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [2] $end
$var wire 1 :Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [1] $end
$var wire 1 ;Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [0] $end
$var wire 1 <Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [3] $end
$var wire 1 =Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [2] $end
$var wire 1 >Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [1] $end
$var wire 1 ?Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [0] $end
$var wire 1 @Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ [0] $end
$var wire 1 AQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [3] $end
$var wire 1 BQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [2] $end
$var wire 1 CQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [1] $end
$var wire 1 DQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [0] $end
$var wire 1 EQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ [0] $end
$var wire 1 FQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [8] $end
$var wire 1 GQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [7] $end
$var wire 1 HQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [6] $end
$var wire 1 IQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [5] $end
$var wire 1 JQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [4] $end
$var wire 1 KQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [3] $end
$var wire 1 LQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [2] $end
$var wire 1 MQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [1] $end
$var wire 1 NQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ [0] $end
$var wire 1 OQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [11] $end
$var wire 1 PQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [10] $end
$var wire 1 QQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [9] $end
$var wire 1 RQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [8] $end
$var wire 1 SQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [7] $end
$var wire 1 TQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [6] $end
$var wire 1 UQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [5] $end
$var wire 1 VQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [4] $end
$var wire 1 WQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [3] $end
$var wire 1 XQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [2] $end
$var wire 1 YQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [1] $end
$var wire 1 ZQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [0] $end
$var wire 1 [Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [11] $end
$var wire 1 \Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [10] $end
$var wire 1 ]Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [9] $end
$var wire 1 ^Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [8] $end
$var wire 1 _Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [7] $end
$var wire 1 `Q \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [6] $end
$var wire 1 aQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [5] $end
$var wire 1 bQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [4] $end
$var wire 1 cQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [3] $end
$var wire 1 dQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [2] $end
$var wire 1 eQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [1] $end
$var wire 1 fQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [0] $end
$var wire 1 gQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [2] $end
$var wire 1 hQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [1] $end
$var wire 1 iQ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [0] $end
$var wire 1 jQ \ALT_INV_IO_DATA[12]~13_combout\ $end
$var wire 1 kQ \inst|ALT_INV_Selector14~2_combout\ $end
$var wire 1 lQ \inst|ALT_INV_Selector14~1_combout\ $end
$var wire 1 mQ \inst|ALT_INV_Selector14~0_combout\ $end
$var wire 1 nQ \inst|shifter|auto_generated|ALT_INV_sbit_w[53]~29_combout\ $end
$var wire 1 oQ \inst|shifter|auto_generated|ALT_INV_sbit_w[37]~28_combout\ $end
$var wire 1 pQ \inst|shifter|auto_generated|ALT_INV_sbit_w[61]~27_combout\ $end
$var wire 1 qQ \inst|shifter|auto_generated|ALT_INV_sbit_w[41]~26_combout\ $end
$var wire 1 rQ \inst|shifter|auto_generated|ALT_INV_sbit_w[45]~25_combout\ $end
$var wire 1 sQ \ALT_INV_IO_DATA[13]~12_combout\ $end
$var wire 1 tQ \ALT_INV_IO_DATA[13]~11_combout\ $end
$var wire 1 uQ \ALT_INV_IO_DATA[13]~10_combout\ $end
$var wire 1 vQ \ALT_INV_IO_DATA[13]~9_combout\ $end
$var wire 1 wQ \inst|ALT_INV_Selector13~2_combout\ $end
$var wire 1 xQ \inst|ALT_INV_Selector13~1_combout\ $end
$var wire 1 yQ \inst|ALT_INV_Selector13~0_combout\ $end
$var wire 1 zQ \inst|shifter|auto_generated|ALT_INV_sbit_w[54]~24_combout\ $end
$var wire 1 {Q \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~23_combout\ $end
$var wire 1 |Q \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~22_combout\ $end
$var wire 1 }Q \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~21_combout\ $end
$var wire 1 ~Q \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~20_combout\ $end
$var wire 1 !R \inst|shifter|auto_generated|ALT_INV_sbit_w[38]~19_combout\ $end
$var wire 1 "R \inst|shifter|auto_generated|ALT_INV_sbit_w[20]~18_combout\ $end
$var wire 1 #R \inst|shifter|auto_generated|ALT_INV_sbit_w[22]~17_combout\ $end
$var wire 1 $R \inst|shifter|auto_generated|ALT_INV_sbit_w[62]~16_combout\ $end
$var wire 1 %R \inst|shifter|auto_generated|ALT_INV_sbit_w[42]~15_combout\ $end
$var wire 1 &R \inst|shifter|auto_generated|ALT_INV_sbit_w[24]~14_combout\ $end
$var wire 1 'R \inst|shifter|auto_generated|ALT_INV_sbit_w[26]~13_combout\ $end
$var wire 1 (R \inst|shifter|auto_generated|ALT_INV_sbit_w[46]~12_combout\ $end
$var wire 1 )R \inst|shifter|auto_generated|ALT_INV_sbit_w[28]~11_combout\ $end
$var wire 1 *R \inst|shifter|auto_generated|ALT_INV_sbit_w[30]~10_combout\ $end
$var wire 1 +R \ALT_INV_IO_DATA[14]~8_combout\ $end
$var wire 1 ,R \ALT_INV_IO_DATA[14]~7_combout\ $end
$var wire 1 -R \ALT_INV_IO_DATA[14]~6_combout\ $end
$var wire 1 .R \ALT_INV_IO_DATA[14]~5_combout\ $end
$var wire 1 /R \inst|ALT_INV_WideOr3~2_combout\ $end
$var wire 1 0R \inst|ALT_INV_WideOr3~1_combout\ $end
$var wire 1 1R \inst|ALT_INV_state.ex_reti~q\ $end
$var wire 1 2R \inst|ALT_INV_state.init~q\ $end
$var wire 1 3R \inst|ALT_INV_Selector12~7_combout\ $end
$var wire 1 4R \inst|ALT_INV_Selector12~6_combout\ $end
$var wire 1 5R \inst|ALT_INV_state.ex_load~q\ $end
$var wire 1 6R \inst|ALT_INV_state.ex_xor~q\ $end
$var wire 1 7R \inst|ALT_INV_Selector12~5_combout\ $end
$var wire 1 8R \inst|ALT_INV_state.ex_and~q\ $end
$var wire 1 9R \inst|ALT_INV_state.ex_or~q\ $end
$var wire 1 :R \inst|ALT_INV_state.ex_loadi~q\ $end
$var wire 1 ;R \inst|ALT_INV_operand[10]~0_combout\ $end
$var wire 1 <R \inst|ALT_INV_state.ex_iload~q\ $end
$var wire 1 =R \inst|ALT_INV_state.decode~q\ $end
$var wire 1 >R \inst|ALT_INV_state.ex_istore2~q\ $end
$var wire 1 ?R \inst|ALT_INV_Selector12~4_combout\ $end
$var wire 1 @R \inst|ALT_INV_state.ex_shift~q\ $end
$var wire 1 AR \inst|ALT_INV_Selector12~3_combout\ $end
$var wire 1 BR \inst|ALT_INV_Selector12~2_combout\ $end
$var wire 1 CR \inst|ALT_INV_Selector12~1_combout\ $end
$var wire 1 DR \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~9_combout\ $end
$var wire 1 ER \inst|shifter|auto_generated|ALT_INV_sbit_w[17]~8_combout\ $end
$var wire 1 FR \inst|shifter|auto_generated|ALT_INV_sbit_w[19]~7_combout\ $end
$var wire 1 GR \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~6_combout\ $end
$var wire 1 HR \inst|shifter|auto_generated|ALT_INV_sbit_w[29]~5_combout\ $end
$var wire 1 IR \inst|shifter|auto_generated|ALT_INV_sbit_w[27]~4_combout\ $end
$var wire 1 JR \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~3_combout\ $end
$var wire 1 KR \inst|shifter|auto_generated|ALT_INV_sbit_w[21]~2_combout\ $end
$var wire 1 LR \inst|shifter|auto_generated|ALT_INV_sbit_w[25]~1_combout\ $end
$var wire 1 MR \inst|shifter|auto_generated|ALT_INV_sbit_w[23]~0_combout\ $end
$var wire 1 NR \inst|ALT_INV_WideOr3~0_combout\ $end
$var wire 1 OR \inst|ALT_INV_state.ex_add~q\ $end
$var wire 1 PR \inst|ALT_INV_state.ex_addi~q\ $end
$var wire 1 QR \inst|ALT_INV_state.ex_sub~q\ $end
$var wire 1 RR \inst|ALT_INV_Selector12~0_combout\ $end
$var wire 1 SR \ALT_INV_IO_DATA[15]~4_combout\ $end
$var wire 1 TR \ALT_INV_IO_DATA[15]~3_combout\ $end
$var wire 1 UR \ALT_INV_IO_DATA[15]~2_combout\ $end
$var wire 1 VR \ALT_INV_IO_DATA[15]~1_combout\ $end
$var wire 1 WR \inst11|ALT_INV_TIMER_EN~combout\ $end
$var wire 1 XR \inst11|ALT_INV_TIMER_EN~0_combout\ $end
$var wire 1 YR \inst|ALT_INV_IR\ [10] $end
$var wire 1 ZR \inst|ALT_INV_IR\ [9] $end
$var wire 1 [R \inst|ALT_INV_IR\ [8] $end
$var wire 1 \R \inst|ALT_INV_IR\ [7] $end
$var wire 1 ]R \inst|ALT_INV_IR\ [6] $end
$var wire 1 ^R \inst|ALT_INV_IR\ [5] $end
$var wire 1 _R \inst|ALT_INV_IR\ [4] $end
$var wire 1 `R \inst|ALT_INV_IR\ [3] $end
$var wire 1 aR \inst|ALT_INV_IR\ [2] $end
$var wire 1 bR \inst|ALT_INV_IR\ [1] $end
$var wire 1 cR \inst|ALT_INV_IR\ [0] $end
$var wire 1 dR \inst11|ALT_INV_LED_EN~1_combout\ $end
$var wire 1 eR \inst11|ALT_INV_LED_EN~0_combout\ $end
$var wire 1 fR \inst|ALT_INV_IO_CYCLE~q\ $end
$var wire 1 gR \inst6|MEM_COMPONENT|auto_generated|ALT_INV_address_reg_a\ [2] $end
$var wire 1 hR \inst6|MEM_COMPONENT|auto_generated|ALT_INV_address_reg_a\ [1] $end
$var wire 1 iR \inst6|MEM_COMPONENT|auto_generated|ALT_INV_address_reg_a\ [0] $end
$var wire 1 jR \inst|ALT_INV_IO_WRITE_int~q\ $end
$var wire 1 kR \ALT_INV_IO_DATA[15]~0_combout\ $end
$var wire 1 lR \inst|ALT_INV_state.ex_in2~q\ $end
$var wire 1 mR \inst9|inst6|ALT_INV_Mux0~0_combout\ $end
$var wire 1 nR \inst9|inst6|ALT_INV_latched_hex\ [3] $end
$var wire 1 oR \inst9|inst6|ALT_INV_latched_hex\ [2] $end
$var wire 1 pR \inst9|inst6|ALT_INV_latched_hex\ [1] $end
$var wire 1 qR \inst9|inst6|ALT_INV_latched_hex\ [0] $end
$var wire 1 rR \inst9|inst5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 sR \inst9|inst5|ALT_INV_latched_hex\ [3] $end
$var wire 1 tR \inst9|inst5|ALT_INV_latched_hex\ [2] $end
$var wire 1 uR \inst9|inst5|ALT_INV_latched_hex\ [1] $end
$var wire 1 vR \inst9|inst5|ALT_INV_latched_hex\ [0] $end
$var wire 1 wR \inst9|inst4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 xR \inst9|inst4|ALT_INV_latched_hex\ [3] $end
$var wire 1 yR \inst9|inst4|ALT_INV_latched_hex\ [2] $end
$var wire 1 zR \inst9|inst4|ALT_INV_latched_hex\ [1] $end
$var wire 1 {R \inst9|inst4|ALT_INV_latched_hex\ [0] $end
$var wire 1 |R \inst9|inst3|ALT_INV_Mux0~0_combout\ $end
$var wire 1 }R \inst9|inst3|ALT_INV_latched_hex\ [3] $end
$var wire 1 ~R \inst9|inst3|ALT_INV_latched_hex\ [2] $end
$var wire 1 !S \inst9|inst3|ALT_INV_latched_hex\ [1] $end
$var wire 1 "S \inst9|inst3|ALT_INV_latched_hex\ [0] $end
$var wire 1 #S \inst9|inst2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 $S \inst9|inst2|ALT_INV_latched_hex\ [3] $end
$var wire 1 %S \inst9|inst2|ALT_INV_latched_hex\ [2] $end
$var wire 1 &S \inst9|inst2|ALT_INV_latched_hex\ [1] $end
$var wire 1 'S \inst9|inst2|ALT_INV_latched_hex\ [0] $end
$var wire 1 (S \inst9|inst1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 )S \inst9|inst1|ALT_INV_latched_hex\ [3] $end
$var wire 1 *S \inst9|inst1|ALT_INV_latched_hex\ [2] $end
$var wire 1 +S \inst9|inst1|ALT_INV_latched_hex\ [1] $end
$var wire 1 ,S \inst9|inst1|ALT_INV_latched_hex\ [0] $end
$var wire 1 -S \inst|ALT_INV_AC\ [15] $end
$var wire 1 .S \inst|ALT_INV_AC\ [14] $end
$var wire 1 /S \inst|ALT_INV_AC\ [13] $end
$var wire 1 0S \inst|ALT_INV_AC\ [12] $end
$var wire 1 1S \inst|ALT_INV_AC\ [11] $end
$var wire 1 2S \inst|ALT_INV_AC\ [10] $end
$var wire 1 3S \inst|ALT_INV_AC\ [9] $end
$var wire 1 4S \inst|ALT_INV_AC\ [8] $end
$var wire 1 5S \inst|ALT_INV_AC\ [7] $end
$var wire 1 6S \inst|ALT_INV_AC\ [6] $end
$var wire 1 7S \inst|ALT_INV_AC\ [5] $end
$var wire 1 8S \inst|ALT_INV_AC\ [4] $end
$var wire 1 9S \inst|ALT_INV_AC\ [3] $end
$var wire 1 :S \inst|ALT_INV_AC\ [2] $end
$var wire 1 ;S \inst|ALT_INV_AC\ [1] $end
$var wire 1 <S \inst|ALT_INV_AC\ [0] $end
$var wire 1 =S \inst|ALT_INV_PC_stack[8][0]~q\ $end
$var wire 1 >S \inst|ALT_INV_PC_stack[8][1]~q\ $end
$var wire 1 ?S \inst|ALT_INV_PC_stack[8][2]~q\ $end
$var wire 1 @S \inst|ALT_INV_PC_stack[8][3]~q\ $end
$var wire 1 AS \inst|ALT_INV_PC_stack[8][4]~q\ $end
$var wire 1 BS \inst|ALT_INV_PC_stack[8][5]~q\ $end
$var wire 1 CS \inst|ALT_INV_PC_stack[8][6]~q\ $end
$var wire 1 DS \inst|ALT_INV_PC_stack[8][7]~q\ $end
$var wire 1 ES \inst|ALT_INV_PC_stack[8][9]~q\ $end
$var wire 1 FS \inst|ALT_INV_PC_stack[8][10]~q\ $end
$var wire 1 GS \inst|ALT_INV_PC_stack[7][0]~q\ $end
$var wire 1 HS \inst|ALT_INV_PC_stack[7][1]~q\ $end
$var wire 1 IS \inst|ALT_INV_PC_stack[7][2]~q\ $end
$var wire 1 JS \inst|ALT_INV_PC_stack[7][3]~q\ $end
$var wire 1 KS \inst|ALT_INV_PC_stack[7][4]~q\ $end
$var wire 1 LS \inst|ALT_INV_PC_stack[7][5]~q\ $end
$var wire 1 MS \inst|ALT_INV_PC_stack[7][6]~q\ $end
$var wire 1 NS \inst|ALT_INV_PC_stack[7][7]~q\ $end
$var wire 1 OS \inst|ALT_INV_PC_stack[7][9]~q\ $end
$var wire 1 PS \inst|ALT_INV_PC_stack[7][10]~q\ $end
$var wire 1 QS \inst|ALT_INV_PC_stack[6][0]~q\ $end
$var wire 1 RS \inst|ALT_INV_PC_stack[6][1]~q\ $end
$var wire 1 SS \inst|ALT_INV_PC_stack[6][2]~q\ $end
$var wire 1 TS \inst|ALT_INV_PC_stack[6][3]~q\ $end
$var wire 1 US \inst|ALT_INV_PC_stack[6][4]~q\ $end
$var wire 1 VS \inst|ALT_INV_PC_stack[6][5]~q\ $end
$var wire 1 WS \inst|ALT_INV_PC_stack[6][6]~q\ $end
$var wire 1 XS \inst|ALT_INV_PC_stack[6][7]~q\ $end
$var wire 1 YS \inst|ALT_INV_PC_stack[6][8]~q\ $end
$var wire 1 ZS \inst|ALT_INV_PC_stack[6][9]~q\ $end
$var wire 1 [S \inst|ALT_INV_PC_stack[6][10]~q\ $end
$var wire 1 \S \inst|ALT_INV_PC_stack[5][0]~q\ $end
$var wire 1 ]S \inst|ALT_INV_PC_stack[5][1]~q\ $end
$var wire 1 ^S \inst|ALT_INV_PC_stack[5][2]~q\ $end
$var wire 1 _S \inst|ALT_INV_PC_stack[5][3]~q\ $end
$var wire 1 `S \inst|ALT_INV_PC_stack[5][4]~q\ $end
$var wire 1 aS \inst|ALT_INV_PC_stack[5][5]~q\ $end
$var wire 1 bS \inst|ALT_INV_PC_stack[5][6]~q\ $end
$var wire 1 cS \inst|ALT_INV_PC_stack[5][7]~q\ $end
$var wire 1 dS \inst|ALT_INV_PC_stack[5][8]~q\ $end
$var wire 1 eS \inst|ALT_INV_PC_stack[5][9]~q\ $end
$var wire 1 fS \inst|ALT_INV_PC_stack[5][10]~q\ $end
$var wire 1 gS \inst|ALT_INV_PC_stack[4][0]~q\ $end
$var wire 1 hS \inst|ALT_INV_PC_stack[4][1]~q\ $end
$var wire 1 iS \inst|ALT_INV_PC_stack[4][2]~q\ $end
$var wire 1 jS \inst|ALT_INV_PC_stack[4][3]~q\ $end
$var wire 1 kS \inst|ALT_INV_PC_stack[4][4]~q\ $end
$var wire 1 lS \inst|ALT_INV_PC_stack[4][5]~q\ $end
$var wire 1 mS \inst|ALT_INV_PC_stack[4][6]~q\ $end
$var wire 1 nS \inst|ALT_INV_PC_stack[4][7]~q\ $end
$var wire 1 oS \inst|ALT_INV_PC_stack[4][8]~q\ $end
$var wire 1 pS \inst|ALT_INV_PC_stack[4][9]~q\ $end
$var wire 1 qS \inst|ALT_INV_PC_stack[4][10]~q\ $end
$var wire 1 rS \inst5|ALT_INV_count_10Hz\ [19] $end
$var wire 1 sS \inst5|ALT_INV_count_10Hz\ [18] $end
$var wire 1 tS \inst5|ALT_INV_count_10Hz\ [17] $end
$var wire 1 uS \inst5|ALT_INV_count_10Hz\ [16] $end
$var wire 1 vS \inst5|ALT_INV_count_10Hz\ [15] $end
$var wire 1 wS \inst5|ALT_INV_count_10Hz\ [14] $end
$var wire 1 xS \inst5|ALT_INV_count_10Hz\ [13] $end
$var wire 1 yS \inst5|ALT_INV_count_10Hz\ [12] $end
$var wire 1 zS \inst5|ALT_INV_count_10Hz\ [11] $end
$var wire 1 {S \inst5|ALT_INV_count_10Hz\ [10] $end
$var wire 1 |S \inst5|ALT_INV_count_10Hz\ [9] $end
$var wire 1 }S \inst5|ALT_INV_count_10Hz\ [8] $end
$var wire 1 ~S \inst5|ALT_INV_count_10Hz\ [7] $end
$var wire 1 !T \inst5|ALT_INV_count_10Hz\ [6] $end
$var wire 1 "T \inst5|ALT_INV_count_10Hz\ [5] $end
$var wire 1 #T \inst5|ALT_INV_count_10Hz\ [4] $end
$var wire 1 $T \inst5|ALT_INV_count_10Hz\ [3] $end
$var wire 1 %T \inst5|ALT_INV_count_10Hz\ [2] $end
$var wire 1 &T \inst5|ALT_INV_count_10Hz\ [1] $end
$var wire 1 'T \inst5|ALT_INV_count_10Hz\ [0] $end
$var wire 1 (T \inst|ALT_INV_PC_stack[3][0]~q\ $end
$var wire 1 )T \inst|ALT_INV_PC_stack[3][1]~q\ $end
$var wire 1 *T \inst|ALT_INV_PC_stack[3][2]~q\ $end
$var wire 1 +T \inst|ALT_INV_PC_stack[3][3]~q\ $end
$var wire 1 ,T \inst|ALT_INV_PC_stack[3][4]~q\ $end
$var wire 1 -T \inst|ALT_INV_PC_stack[3][5]~q\ $end
$var wire 1 .T \inst|ALT_INV_PC_stack[3][6]~q\ $end
$var wire 1 /T \inst|ALT_INV_PC_stack[3][7]~q\ $end
$var wire 1 0T \inst|ALT_INV_PC_stack[3][8]~q\ $end
$var wire 1 1T \inst|ALT_INV_PC_stack[3][9]~q\ $end
$var wire 1 2T \inst|ALT_INV_PC_stack[3][10]~q\ $end
$var wire 1 3T \inst|ALT_INV_PC_stack[2][0]~q\ $end
$var wire 1 4T \inst|ALT_INV_PC_stack[2][1]~q\ $end
$var wire 1 5T \inst|ALT_INV_PC_stack[2][2]~q\ $end
$var wire 1 6T \inst|ALT_INV_PC_stack[2][3]~q\ $end
$var wire 1 7T \inst|ALT_INV_PC_stack[2][4]~q\ $end
$var wire 1 8T \inst|ALT_INV_PC_stack[2][5]~q\ $end
$var wire 1 9T \inst|ALT_INV_PC_stack[2][6]~q\ $end
$var wire 1 :T \inst|ALT_INV_PC_stack[2][7]~q\ $end
$var wire 1 ;T \inst|ALT_INV_PC_stack[2][8]~q\ $end
$var wire 1 <T \inst|ALT_INV_PC_stack[2][9]~q\ $end
$var wire 1 =T \inst|ALT_INV_PC_stack[2][10]~q\ $end
$var wire 1 >T \inst|ALT_INV_PC_stack[1][0]~q\ $end
$var wire 1 ?T \inst|ALT_INV_PC_stack[1][1]~q\ $end
$var wire 1 @T \inst|ALT_INV_PC_stack[1][2]~q\ $end
$var wire 1 AT \inst|ALT_INV_PC_stack[1][3]~q\ $end
$var wire 1 BT \inst|ALT_INV_PC_stack[1][4]~q\ $end
$var wire 1 CT \inst|ALT_INV_PC_stack[1][5]~q\ $end
$var wire 1 DT \inst|ALT_INV_PC_stack[1][6]~q\ $end
$var wire 1 ET \inst|ALT_INV_PC_stack[1][7]~q\ $end
$var wire 1 FT \inst|ALT_INV_PC_stack[1][8]~q\ $end
$var wire 1 GT \inst|ALT_INV_PC_stack[1][9]~q\ $end
$var wire 1 HT \inst|ALT_INV_PC_stack[1][10]~q\ $end
$var wire 1 IT \inst|ALT_INV_Add0~41_sumout\ $end
$var wire 1 JT \inst|ALT_INV_PC_stack[0][0]~q\ $end
$var wire 1 KT \inst|ALT_INV_Add0~37_sumout\ $end
$var wire 1 LT \inst|ALT_INV_PC_stack[0][1]~q\ $end
$var wire 1 MT \inst|ALT_INV_Add0~33_sumout\ $end
$var wire 1 NT \inst|ALT_INV_PC_stack[0][2]~q\ $end
$var wire 1 OT \inst|ALT_INV_Add0~29_sumout\ $end
$var wire 1 PT \inst|ALT_INV_PC_stack[0][3]~q\ $end
$var wire 1 QT \inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 RT \inst|ALT_INV_PC_stack[0][4]~q\ $end
$var wire 1 ST \inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 TT \inst|ALT_INV_PC_stack[0][5]~q\ $end
$var wire 1 UT \inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 VT \inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 WT \inst|ALT_INV_PC_stack[0][7]~q\ $end
$var wire 1 XT \inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 YT \inst|ALT_INV_PC_stack[0][8]~q\ $end
$var wire 1 ZT \inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 [T \inst|ALT_INV_PC_stack[0][9]~q\ $end
$var wire 1 \T \inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ]T \inst|ALT_INV_PC_stack[0][10]~q\ $end
$var wire 1 ^T \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [15] $end
$var wire 1 _T \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [14] $end
$var wire 1 `T \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [13] $end
$var wire 1 aT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [12] $end
$var wire 1 bT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [11] $end
$var wire 1 cT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [10] $end
$var wire 1 dT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [9] $end
$var wire 1 eT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [8] $end
$var wire 1 fT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [7] $end
$var wire 1 gT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [6] $end
$var wire 1 hT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [5] $end
$var wire 1 iT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 jT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 kT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 lT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 mT \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 nT \inst|ALT_INV_Add1~61_sumout\ $end
$var wire 1 oT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a48~portadataout\ $end
$var wire 1 pT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a32~portadataout\ $end
$var wire 1 qT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a16~portadataout\ $end
$var wire 1 rT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a0~portadataout\ $end
$var wire 1 sT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a112~portadataout\ $end
$var wire 1 tT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a96~portadataout\ $end
$var wire 1 uT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a80~portadataout\ $end
$var wire 1 vT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a64~portadataout\ $end
$var wire 1 wT \inst|ALT_INV_Add1~57_sumout\ $end
$var wire 1 xT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a49~portadataout\ $end
$var wire 1 yT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a33~portadataout\ $end
$var wire 1 zT \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a17~portadataout\ $end
$var wire 1 {T \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a1~portadataout\ $end
$var wire 1 |T \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a113~portadataout\ $end
$var wire 1 }T \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a97~portadataout\ $end
$var wire 1 ~T \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a81~portadataout\ $end
$var wire 1 !U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a65~portadataout\ $end
$var wire 1 "U \inst|ALT_INV_Add1~53_sumout\ $end
$var wire 1 #U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a50~portadataout\ $end
$var wire 1 $U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a34~portadataout\ $end
$var wire 1 %U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a18~portadataout\ $end
$var wire 1 &U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a2~portadataout\ $end
$var wire 1 'U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a114~portadataout\ $end
$var wire 1 (U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a98~portadataout\ $end
$var wire 1 )U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a82~portadataout\ $end
$var wire 1 *U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a66~portadataout\ $end
$var wire 1 +U \inst|ALT_INV_Add1~49_sumout\ $end
$var wire 1 ,U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a51~portadataout\ $end
$var wire 1 -U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a35~portadataout\ $end
$var wire 1 .U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a19~portadataout\ $end
$var wire 1 /U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a3~portadataout\ $end
$var wire 1 0U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a115~portadataout\ $end
$var wire 1 1U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a99~portadataout\ $end
$var wire 1 2U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a83~portadataout\ $end
$var wire 1 3U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a67~portadataout\ $end
$var wire 1 4U \inst|ALT_INV_Add1~45_sumout\ $end
$var wire 1 5U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a52~portadataout\ $end
$var wire 1 6U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a36~portadataout\ $end
$var wire 1 7U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a20~portadataout\ $end
$var wire 1 8U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a4~portadataout\ $end
$var wire 1 9U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a116~portadataout\ $end
$var wire 1 :U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a100~portadataout\ $end
$var wire 1 ;U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a84~portadataout\ $end
$var wire 1 <U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a68~portadataout\ $end
$var wire 1 =U \inst|ALT_INV_Add1~41_sumout\ $end
$var wire 1 >U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a53~portadataout\ $end
$var wire 1 ?U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a37~portadataout\ $end
$var wire 1 @U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a21~portadataout\ $end
$var wire 1 AU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a5~portadataout\ $end
$var wire 1 BU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a117~portadataout\ $end
$var wire 1 CU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a101~portadataout\ $end
$var wire 1 DU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a85~portadataout\ $end
$var wire 1 EU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a69~portadataout\ $end
$var wire 1 FU \inst|ALT_INV_Add1~37_sumout\ $end
$var wire 1 GU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a54~portadataout\ $end
$var wire 1 HU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a38~portadataout\ $end
$var wire 1 IU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a22~portadataout\ $end
$var wire 1 JU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a6~portadataout\ $end
$var wire 1 KU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a118~portadataout\ $end
$var wire 1 LU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a102~portadataout\ $end
$var wire 1 MU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a86~portadataout\ $end
$var wire 1 NU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a70~portadataout\ $end
$var wire 1 OU \inst|ALT_INV_Add1~33_sumout\ $end
$var wire 1 PU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a55~portadataout\ $end
$var wire 1 QU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a39~portadataout\ $end
$var wire 1 RU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a23~portadataout\ $end
$var wire 1 SU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a7~portadataout\ $end
$var wire 1 TU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a119~portadataout\ $end
$var wire 1 UU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a103~portadataout\ $end
$var wire 1 VU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a87~portadataout\ $end
$var wire 1 WU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a71~portadataout\ $end
$var wire 1 XU \inst|ALT_INV_Add1~29_sumout\ $end
$var wire 1 YU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a56~portadataout\ $end
$var wire 1 ZU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a40~portadataout\ $end
$var wire 1 [U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a24~portadataout\ $end
$var wire 1 \U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a8~portadataout\ $end
$var wire 1 ]U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a120~portadataout\ $end
$var wire 1 ^U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a104~portadataout\ $end
$var wire 1 _U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a88~portadataout\ $end
$var wire 1 `U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a72~portadataout\ $end
$var wire 1 aU \inst|ALT_INV_Add1~25_sumout\ $end
$var wire 1 bU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a57~portadataout\ $end
$var wire 1 cU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a41~portadataout\ $end
$var wire 1 dU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a25~portadataout\ $end
$var wire 1 eU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a9~portadataout\ $end
$var wire 1 fU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a121~portadataout\ $end
$var wire 1 gU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a105~portadataout\ $end
$var wire 1 hU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a89~portadataout\ $end
$var wire 1 iU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a73~portadataout\ $end
$var wire 1 jU \inst|ALT_INV_Add1~21_sumout\ $end
$var wire 1 kU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a122~portadataout\ $end
$var wire 1 lU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a106~portadataout\ $end
$var wire 1 mU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a90~portadataout\ $end
$var wire 1 nU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a74~portadataout\ $end
$var wire 1 oU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a58~portadataout\ $end
$var wire 1 pU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a42~portadataout\ $end
$var wire 1 qU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a26~portadataout\ $end
$var wire 1 rU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a10~portadataout\ $end
$var wire 1 sU \inst|ALT_INV_Add1~17_sumout\ $end
$var wire 1 tU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a123~portadataout\ $end
$var wire 1 uU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a107~portadataout\ $end
$var wire 1 vU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a91~portadataout\ $end
$var wire 1 wU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a75~portadataout\ $end
$var wire 1 xU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a59~portadataout\ $end
$var wire 1 yU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a43~portadataout\ $end
$var wire 1 zU \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a27~portadataout\ $end
$var wire 1 {U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a11~portadataout\ $end
$var wire 1 |U \inst|ALT_INV_Add1~13_sumout\ $end
$var wire 1 }U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a124~portadataout\ $end
$var wire 1 ~U \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a108~portadataout\ $end
$var wire 1 !V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a92~portadataout\ $end
$var wire 1 "V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a76~portadataout\ $end
$var wire 1 #V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a60~portadataout\ $end
$var wire 1 $V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a44~portadataout\ $end
$var wire 1 %V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a28~portadataout\ $end
$var wire 1 &V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a12~portadataout\ $end
$var wire 1 'V \inst|ALT_INV_Add1~9_sumout\ $end
$var wire 1 (V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a125~portadataout\ $end
$var wire 1 )V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a109~portadataout\ $end
$var wire 1 *V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a93~portadataout\ $end
$var wire 1 +V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a77~portadataout\ $end
$var wire 1 ,V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a61~portadataout\ $end
$var wire 1 -V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a45~portadataout\ $end
$var wire 1 .V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a29~portadataout\ $end
$var wire 1 /V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a13~portadataout\ $end
$var wire 1 0V \inst|ALT_INV_Add1~5_sumout\ $end
$var wire 1 1V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a126~portadataout\ $end
$var wire 1 2V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a110~portadataout\ $end
$var wire 1 3V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a94~portadataout\ $end
$var wire 1 4V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a78~portadataout\ $end
$var wire 1 5V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a62~portadataout\ $end
$var wire 1 6V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a46~portadataout\ $end
$var wire 1 7V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a30~portadataout\ $end
$var wire 1 8V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a14~portadataout\ $end
$var wire 1 9V \inst|ALT_INV_Add1~1_sumout\ $end
$var wire 1 :V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a127~portadataout\ $end
$var wire 1 ;V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a111~portadataout\ $end
$var wire 1 <V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a95~portadataout\ $end
$var wire 1 =V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a79~portadataout\ $end
$var wire 1 >V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a63~portadataout\ $end
$var wire 1 ?V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a47~portadataout\ $end
$var wire 1 @V \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a31~portadataout\ $end
$var wire 1 AV \inst6|MEM_COMPONENT|auto_generated|ALT_INV_ram_block1a15~portadataout\ $end
$var wire 1 BV \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\ $end
$var wire 1 CV \inst|ALT_INV_PC\ [10] $end
$var wire 1 DV \inst|ALT_INV_PC\ [9] $end
$var wire 1 EV \inst|ALT_INV_PC\ [8] $end
$var wire 1 FV \inst|ALT_INV_PC\ [7] $end
$var wire 1 GV \inst|ALT_INV_PC\ [6] $end
$var wire 1 HV \inst|ALT_INV_PC\ [5] $end
$var wire 1 IV \inst|ALT_INV_PC\ [4] $end
$var wire 1 JV \inst|ALT_INV_PC\ [3] $end
$var wire 1 KV \inst|ALT_INV_PC\ [2] $end
$var wire 1 LV \inst|ALT_INV_PC\ [1] $end
$var wire 1 MV \inst|ALT_INV_PC\ [0] $end
$var wire 1 NV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [11] $end
$var wire 1 OV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [10] $end
$var wire 1 PV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [9] $end
$var wire 1 QV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [8] $end
$var wire 1 RV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [7] $end
$var wire 1 SV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [6] $end
$var wire 1 TV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [5] $end
$var wire 1 UV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [4] $end
$var wire 1 VV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [3] $end
$var wire 1 WV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [2] $end
$var wire 1 XV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [1] $end
$var wire 1 YV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ [0] $end
$var wire 1 ZV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [9] $end
$var wire 1 [V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [8] $end
$var wire 1 \V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [7] $end
$var wire 1 ]V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [6] $end
$var wire 1 ^V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [5] $end
$var wire 1 _V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [4] $end
$var wire 1 `V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 aV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 bV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 cV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 dV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [16] $end
$var wire 1 eV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [15] $end
$var wire 1 fV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [14] $end
$var wire 1 gV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [13] $end
$var wire 1 hV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [12] $end
$var wire 1 iV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [11] $end
$var wire 1 jV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [10] $end
$var wire 1 kV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [9] $end
$var wire 1 lV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [8] $end
$var wire 1 mV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [7] $end
$var wire 1 nV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [6] $end
$var wire 1 oV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [5] $end
$var wire 1 pV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [4] $end
$var wire 1 qV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [3] $end
$var wire 1 rV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [2] $end
$var wire 1 sV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [1] $end
$var wire 1 tV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ [0] $end
$var wire 1 uV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ $end
$var wire 1 vV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ $end
$var wire 1 wV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ $end
$var wire 1 xV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 yV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 zV \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 {V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 |V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ $end
$var wire 1 }V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ $end
$var wire 1 ~V \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ $end
$var wire 1 !W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ $end
$var wire 1 "W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ $end
$var wire 1 #W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [11] $end
$var wire 1 $W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [10] $end
$var wire 1 %W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [9] $end
$var wire 1 &W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [8] $end
$var wire 1 'W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [7] $end
$var wire 1 (W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [6] $end
$var wire 1 )W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [5] $end
$var wire 1 *W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [4] $end
$var wire 1 +W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 ,W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 -W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 .W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [8] $end
$var wire 1 /W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [7] $end
$var wire 1 0W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [6] $end
$var wire 1 1W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [5] $end
$var wire 1 2W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [4] $end
$var wire 1 3W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [3] $end
$var wire 1 4W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [2] $end
$var wire 1 5W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [1] $end
$var wire 1 6W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ [0] $end
$var wire 1 7W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ $end
$var wire 1 8W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ $end
$var wire 1 9W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ $end
$var wire 1 :W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ $end
$var wire 1 ;W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ $end
$var wire 1 <W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ [0] $end
$var wire 1 =W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ $end
$var wire 1 >W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [3] $end
$var wire 1 ?W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [2] $end
$var wire 1 @W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [1] $end
$var wire 1 AW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ [0] $end
$var wire 1 BW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ $end
$var wire 1 CW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 DW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 EW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ $end
$var wire 1 FW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ $end
$var wire 1 GW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~3_combout\ $end
$var wire 1 HW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ $end
$var wire 1 IW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ $end
$var wire 1 JW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ $end
$var wire 1 KW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ $end
$var wire 1 LW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ [0] $end
$var wire 1 MW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ $end
$var wire 1 NW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~0_combout\ $end
$var wire 1 OW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ $end
$var wire 1 PW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_base_address~0_combout\ $end
$var wire 1 QW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ $end
$var wire 1 RW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ $end
$var wire 1 SW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ $end
$var wire 1 TW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ $end
$var wire 1 UW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ $end
$var wire 1 VW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ $end
$var wire 1 WW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ [3] $end
$var wire 1 XW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ $end
$var wire 1 YW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ $end
$var wire 1 ZW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ $end
$var wire 1 [W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\ $end
$var wire 1 \W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~3_combout\ $end
$var wire 1 ]W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [12] $end
$var wire 1 ^W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [11] $end
$var wire 1 _W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [10] $end
$var wire 1 `W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [9] $end
$var wire 1 aW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [8] $end
$var wire 1 bW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [7] $end
$var wire 1 cW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [6] $end
$var wire 1 dW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [5] $end
$var wire 1 eW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [4] $end
$var wire 1 fW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [3] $end
$var wire 1 gW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [2] $end
$var wire 1 hW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [1] $end
$var wire 1 iW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ [0] $end
$var wire 1 jW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~2_combout\ $end
$var wire 1 kW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~1_combout\ $end
$var wire 1 lW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~0_combout\ $end
$var wire 1 mW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ $end
$var wire 1 nW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ $end
$var wire 1 oW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ $end
$var wire 1 pW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ $end
$var wire 1 qW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ $end
$var wire 1 rW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ $end
$var wire 1 sW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ $end
$var wire 1 tW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ $end
$var wire 1 uW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ $end
$var wire 1 vW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ $end
$var wire 1 wW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ $end
$var wire 1 xW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ $end
$var wire 1 yW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ $end
$var wire 1 zW \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ $end
$var wire 1 {W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ $end
$var wire 1 |W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ $end
$var wire 1 }W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 ~W \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 !X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ $end
$var wire 1 "X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ $end
$var wire 1 #X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\ $end
$var wire 1 $X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [3] $end
$var wire 1 %X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [2] $end
$var wire 1 &X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [1] $end
$var wire 1 'X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ [0] $end
$var wire 1 (X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\ $end
$var wire 1 )X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ $end
$var wire 1 *X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ $end
$var wire 1 +X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV__~0_combout\ $end
$var wire 1 ,X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ $end
$var wire 1 -X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ $end
$var wire 1 .X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ $end
$var wire 1 /X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ $end
$var wire 1 0X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ $end
$var wire 1 1X \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [2] $end
$var wire 1 2X \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [1] $end
$var wire 1 3X \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ [0] $end
$var wire 1 4X \auto_signaltap_0|ALT_INV_acq_data_in_reg\ [2] $end
$var wire 1 5X \auto_signaltap_0|ALT_INV_acq_data_in_reg\ [1] $end
$var wire 1 6X \auto_signaltap_0|ALT_INV_acq_data_in_reg\ [0] $end
$var wire 1 7X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ $end
$var wire 1 8X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ $end
$var wire 1 9X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ $end
$var wire 1 :X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ $end
$var wire 1 ;X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ $end
$var wire 1 <X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ $end
$var wire 1 =X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ $end
$var wire 1 >X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ $end
$var wire 1 ?X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2~portbdataout\ $end
$var wire 1 @X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [11] $end
$var wire 1 AX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [10] $end
$var wire 1 BX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [9] $end
$var wire 1 CX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [8] $end
$var wire 1 DX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [7] $end
$var wire 1 EX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [6] $end
$var wire 1 FX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [5] $end
$var wire 1 GX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [4] $end
$var wire 1 HX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [3] $end
$var wire 1 IX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [2] $end
$var wire 1 JX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 KX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 LX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ $end
$var wire 1 MX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~1_sumout\ $end
$var wire 1 NX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ $end
$var wire 1 OX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ $end
$var wire 1 PX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$var wire 1 QX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 RX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 SX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [24] $end
$var wire 1 TX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [23] $end
$var wire 1 UX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [22] $end
$var wire 1 VX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [21] $end
$var wire 1 WX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [20] $end
$var wire 1 XX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [19] $end
$var wire 1 YX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [18] $end
$var wire 1 ZX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [17] $end
$var wire 1 [X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [16] $end
$var wire 1 \X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [15] $end
$var wire 1 ]X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [14] $end
$var wire 1 ^X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [13] $end
$var wire 1 _X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [12] $end
$var wire 1 `X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [11] $end
$var wire 1 aX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [10] $end
$var wire 1 bX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [9] $end
$var wire 1 cX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [8] $end
$var wire 1 dX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [7] $end
$var wire 1 eX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [6] $end
$var wire 1 fX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [5] $end
$var wire 1 gX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [4] $end
$var wire 1 hX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [3] $end
$var wire 1 iX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [2] $end
$var wire 1 jX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [1] $end
$var wire 1 kX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ [0] $end
$var wire 1 lX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [24] $end
$var wire 1 mX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [23] $end
$var wire 1 nX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [22] $end
$var wire 1 oX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [21] $end
$var wire 1 pX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [20] $end
$var wire 1 qX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [19] $end
$var wire 1 rX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [18] $end
$var wire 1 sX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [17] $end
$var wire 1 tX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [16] $end
$var wire 1 uX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [15] $end
$var wire 1 vX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [14] $end
$var wire 1 wX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [13] $end
$var wire 1 xX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [12] $end
$var wire 1 yX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [11] $end
$var wire 1 zX \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [10] $end
$var wire 1 {X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [9] $end
$var wire 1 |X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [8] $end
$var wire 1 }X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [7] $end
$var wire 1 ~X \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [6] $end
$var wire 1 !Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [5] $end
$var wire 1 "Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [4] $end
$var wire 1 #Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [3] $end
$var wire 1 $Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [2] $end
$var wire 1 %Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [1] $end
$var wire 1 &Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ [0] $end
$var wire 1 'Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[10]~q\ $end
$var wire 1 (Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[9]~q\ $end
$var wire 1 )Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\ $end
$var wire 1 *Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [12] $end
$var wire 1 +Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [11] $end
$var wire 1 ,Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [10] $end
$var wire 1 -Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [9] $end
$var wire 1 .Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [8] $end
$var wire 1 /Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [7] $end
$var wire 1 0Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [6] $end
$var wire 1 1Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [5] $end
$var wire 1 2Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [4] $end
$var wire 1 3Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [3] $end
$var wire 1 4Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [2] $end
$var wire 1 5Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [1] $end
$var wire 1 6Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ [0] $end
$var wire 1 7Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[5]~q\ $end
$var wire 1 8Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ $end
$var wire 1 9Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ $end
$var wire 1 :Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\ $end
$var wire 1 ;Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[1]~q\ $end
$var wire 1 <Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\ $end
$var wire 1 =Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ $end
$var wire 1 >Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ $end
$var wire 1 ?Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ $end
$var wire 1 @Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ $end
$var wire 1 AY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ $end
$var wire 1 BY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ $end
$var wire 1 CY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ $end
$var wire 1 DY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ $end
$var wire 1 EY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ $end
$var wire 1 FY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ $end
$var wire 1 GY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ $end
$var wire 1 HY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[11]~q\ $end
$var wire 1 IY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ $end
$var wire 1 JY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 KY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~49_sumout\ $end
$var wire 1 LY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~45_sumout\ $end
$var wire 1 MY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ $end
$var wire 1 NY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ $end
$var wire 1 OY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ $end
$var wire 1 PY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ $end
$var wire 1 QY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ $end
$var wire 1 RY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ $end
$var wire 1 SY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ $end
$var wire 1 TY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ $end
$var wire 1 UY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ $end
$var wire 1 VY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ $end
$var wire 1 WY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 XY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ $end
$var wire 1 YY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ZY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ $end
$var wire 1 [Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 \Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ $end
$var wire 1 ]Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ^Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ $end
$var wire 1 _Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 `Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ $end
$var wire 1 aY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 bY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ $end
$var wire 1 cY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 dY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~45_sumout\ $end
$var wire 1 eY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ $end
$var wire 1 fY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ $end
$var wire 1 gY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ $end
$var wire 1 hY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ $end
$var wire 1 iY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ $end
$var wire 1 jY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ $end
$var wire 1 kY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ $end
$var wire 1 lY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ $end
$var wire 1 mY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ $end
$var wire 1 nY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ $end
$var wire 1 oY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ $end
$var wire 1 pY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ $end
$var wire 1 qY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ $end
$var wire 1 rY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ $end
$var wire 1 sY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ $end
$var wire 1 tY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ $end
$var wire 1 uY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ $end
$var wire 1 vY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [12] $end
$var wire 1 wY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [11] $end
$var wire 1 xY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [10] $end
$var wire 1 yY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [9] $end
$var wire 1 zY \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [8] $end
$var wire 1 {Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [7] $end
$var wire 1 |Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [6] $end
$var wire 1 }Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [5] $end
$var wire 1 ~Y \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [4] $end
$var wire 1 !Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [3] $end
$var wire 1 "Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [2] $end
$var wire 1 #Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [1] $end
$var wire 1 $Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ [0] $end
$var wire 1 %Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [4] $end
$var wire 1 &Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [3] $end
$var wire 1 'Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [2] $end
$var wire 1 (Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [1] $end
$var wire 1 )Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ [0] $end
$var wire 1 *Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [31] $end
$var wire 1 +Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [30] $end
$var wire 1 ,Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [29] $end
$var wire 1 -Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [28] $end
$var wire 1 .Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [27] $end
$var wire 1 /Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [26] $end
$var wire 1 0Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [25] $end
$var wire 1 1Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [24] $end
$var wire 1 2Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [23] $end
$var wire 1 3Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [22] $end
$var wire 1 4Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [21] $end
$var wire 1 5Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [20] $end
$var wire 1 6Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [19] $end
$var wire 1 7Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [18] $end
$var wire 1 8Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [17] $end
$var wire 1 9Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [16] $end
$var wire 1 :Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [15] $end
$var wire 1 ;Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [14] $end
$var wire 1 <Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [13] $end
$var wire 1 =Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [12] $end
$var wire 1 >Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [11] $end
$var wire 1 ?Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [10] $end
$var wire 1 @Z \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [9] $end
$var wire 1 AZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [8] $end
$var wire 1 BZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [7] $end
$var wire 1 CZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [6] $end
$var wire 1 DZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [5] $end
$var wire 1 EZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [4] $end
$var wire 1 FZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [3] $end
$var wire 1 GZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [2] $end
$var wire 1 HZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [1] $end
$var wire 1 IZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ [0] $end
$var wire 1 JZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ [0] $end
$var wire 1 KZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [15] $end
$var wire 1 LZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [14] $end
$var wire 1 MZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [13] $end
$var wire 1 NZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [12] $end
$var wire 1 OZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [11] $end
$var wire 1 PZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [10] $end
$var wire 1 QZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [9] $end
$var wire 1 RZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [8] $end
$var wire 1 SZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [7] $end
$var wire 1 TZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [6] $end
$var wire 1 UZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [5] $end
$var wire 1 VZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [4] $end
$var wire 1 WZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [3] $end
$var wire 1 XZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [2] $end
$var wire 1 YZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [1] $end
$var wire 1 ZZ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ [0] $end
$var wire 1 [Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ $end
$var wire 1 \Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ [2] $end
$var wire 1 ]Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [3] $end
$var wire 1 ^Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [2] $end
$var wire 1 _Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [1] $end
$var wire 1 `Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ [0] $end
$var wire 1 aZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ $end
$var wire 1 bZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [3] $end
$var wire 1 cZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [2] $end
$var wire 1 dZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [1] $end
$var wire 1 eZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ [0] $end
$var wire 1 fZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [3] $end
$var wire 1 gZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [2] $end
$var wire 1 hZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [1] $end
$var wire 1 iZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ [0] $end
$var wire 1 jZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ $end
$var wire 1 kZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [3] $end
$var wire 1 lZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [2] $end
$var wire 1 mZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [1] $end
$var wire 1 nZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ [0] $end
$var wire 1 oZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ $end
$var wire 1 pZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [4] $end
$var wire 1 qZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [3] $end
$var wire 1 rZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [2] $end
$var wire 1 sZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [1] $end
$var wire 1 tZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ [0] $end
$var wire 1 uZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ $end
$var wire 1 vZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ $end
$var wire 1 wZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ $end
$var wire 1 xZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ $end
$var wire 1 yZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ $end
$var wire 1 zZ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ $end
$var wire 1 {Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [2] $end
$var wire 1 |Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [1] $end
$var wire 1 }Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ [0] $end
$var wire 1 ~Z \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ $end
$var wire 1 ![ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ $end
$var wire 1 "[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ $end
$var wire 1 #[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ $end
$var wire 1 $[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ $end
$var wire 1 %[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ $end
$var wire 1 &[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ $end
$var wire 1 '[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ $end
$var wire 1 ([ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [4] $end
$var wire 1 )[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [3] $end
$var wire 1 *[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [2] $end
$var wire 1 +[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [1] $end
$var wire 1 ,[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ [0] $end
$var wire 1 -[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ $end
$var wire 1 .[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ $end
$var wire 1 /[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [2] $end
$var wire 1 0[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [1] $end
$var wire 1 1[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ [0] $end
$var wire 1 2[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [10] $end
$var wire 1 3[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [9] $end
$var wire 1 4[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [8] $end
$var wire 1 5[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [7] $end
$var wire 1 6[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [6] $end
$var wire 1 7[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [5] $end
$var wire 1 8[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [4] $end
$var wire 1 9[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [3] $end
$var wire 1 :[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [2] $end
$var wire 1 ;[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [1] $end
$var wire 1 <[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ [0] $end
$var wire 1 =[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ $end
$var wire 1 >[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [9] $end
$var wire 1 ?[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [8] $end
$var wire 1 @[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [7] $end
$var wire 1 A[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [6] $end
$var wire 1 B[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [5] $end
$var wire 1 C[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [4] $end
$var wire 1 D[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [3] $end
$var wire 1 E[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [2] $end
$var wire 1 F[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [1] $end
$var wire 1 G[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ [0] $end
$var wire 1 H[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ $end
$var wire 1 I[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ $end
$var wire 1 J[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ $end
$var wire 1 K[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ $end
$var wire 1 L[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ $end
$var wire 1 M[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ $end
$var wire 1 N[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ $end
$var wire 1 O[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ $end
$var wire 1 P[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ $end
$var wire 1 Q[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ $end
$var wire 1 R[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~0_combout\ $end
$var wire 1 S[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ $end
$var wire 1 T[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ $end
$var wire 1 U[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ $end
$var wire 1 V[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ $end
$var wire 1 W[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ $end
$var wire 1 X[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ $end
$var wire 1 Y[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ $end
$var wire 1 Z[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ $end
$var wire 1 [[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ $end
$var wire 1 \[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ $end
$var wire 1 ][ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [15] $end
$var wire 1 ^[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [14] $end
$var wire 1 _[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [13] $end
$var wire 1 `[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [12] $end
$var wire 1 a[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [11] $end
$var wire 1 b[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [10] $end
$var wire 1 c[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [9] $end
$var wire 1 d[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [8] $end
$var wire 1 e[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [7] $end
$var wire 1 f[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [6] $end
$var wire 1 g[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [5] $end
$var wire 1 h[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [4] $end
$var wire 1 i[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [3] $end
$var wire 1 j[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [2] $end
$var wire 1 k[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [1] $end
$var wire 1 l[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ [0] $end
$var wire 1 m[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ $end
$var wire 1 n[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ $end
$var wire 1 o[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ [3] $end
$var wire 1 p[ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ $end
$var wire 1 q[ \ALT_INV_altera_internal_jtag~TDIUTAP\ $end
$var wire 1 r[ \ALT_INV_altera_internal_jtag~TCKUTAP\ $end
$var wire 1 s[ \ALT_INV_altera_internal_jtag~TMSUTAP\ $end
$var wire 1 t[ \inst4|ALT_INV_IO_COUNT\ [15] $end
$var wire 1 u[ \inst4|ALT_INV_IO_COUNT\ [14] $end
$var wire 1 v[ \inst4|ALT_INV_IO_COUNT\ [13] $end
$var wire 1 w[ \inst4|ALT_INV_IO_COUNT\ [12] $end
$var wire 1 x[ \inst4|ALT_INV_IO_COUNT\ [11] $end
$var wire 1 y[ \inst4|ALT_INV_IO_COUNT\ [10] $end
$var wire 1 z[ \inst4|ALT_INV_IO_COUNT\ [9] $end
$var wire 1 {[ \inst4|ALT_INV_IO_COUNT\ [8] $end
$var wire 1 |[ \inst4|ALT_INV_IO_COUNT\ [7] $end
$var wire 1 }[ \inst4|ALT_INV_IO_COUNT\ [6] $end
$var wire 1 ~[ \inst4|ALT_INV_IO_COUNT\ [5] $end
$var wire 1 !\ \inst4|ALT_INV_IO_COUNT\ [4] $end
$var wire 1 "\ \inst4|ALT_INV_IO_COUNT\ [3] $end
$var wire 1 #\ \inst4|ALT_INV_IO_COUNT\ [2] $end
$var wire 1 $\ \inst4|ALT_INV_IO_COUNT\ [1] $end
$var wire 1 %\ \inst4|ALT_INV_IO_COUNT\ [0] $end
$var wire 1 &\ \inst|ALT_INV_PC_stack[9][0]~q\ $end
$var wire 1 '\ \inst|ALT_INV_PC_stack[9][1]~q\ $end
$var wire 1 (\ \inst|ALT_INV_PC_stack[9][2]~q\ $end
$var wire 1 )\ \inst|ALT_INV_PC_stack[9][3]~q\ $end
$var wire 1 *\ \inst|ALT_INV_PC_stack[9][4]~q\ $end
$var wire 1 +\ \inst|ALT_INV_PC_stack[9][5]~q\ $end
$var wire 1 ,\ \inst|ALT_INV_PC_stack[9][6]~q\ $end
$var wire 1 -\ \inst|ALT_INV_PC_stack[9][7]~q\ $end
$var wire 1 .\ \inst|ALT_INV_PC_stack[9][8]~q\ $end
$var wire 1 /\ \inst|ALT_INV_PC_stack[9][9]~q\ $end
$var wire 1 0\ \inst|ALT_INV_PC_stack[9][10]~q\ $end
$var wire 1 1\ \inst5|ALT_INV_LessThan4~4_combout\ $end
$var wire 1 2\ \inst5|ALT_INV_LessThan4~3_combout\ $end
$var wire 1 3\ \inst5|ALT_INV_LessThan4~2_combout\ $end
$var wire 1 4\ \inst5|ALT_INV_LessThan4~1_combout\ $end
$var wire 1 5\ \inst5|ALT_INV_LessThan4~0_combout\ $end
$var wire 1 6\ \inst5|ALT_INV_clock_10Hz_int~q\ $end
$var wire 1 7\ \inst|ALT_INV_state.ex_store2~q\ $end
$var wire 1 8\ \inst4|ALT_INV_process_0~0_combout\ $end
$var wire 1 9\ \inst|ALT_INV_state~50_combout\ $end
$var wire 1 :\ \inst|ALT_INV_WideOr7~0_combout\ $end
$var wire 1 ;\ \inst|ALT_INV_state.ex_store~q\ $end
$var wire 1 <\ \inst|ALT_INV_Selector30~0_combout\ $end
$var wire 1 =\ \inst|ALT_INV_Add1~79_combout\ $end
$var wire 1 >\ \inst4|ALT_INV_COUNT\ [15] $end
$var wire 1 ?\ \inst4|ALT_INV_COUNT\ [14] $end
$var wire 1 @\ \inst4|ALT_INV_COUNT\ [13] $end
$var wire 1 A\ \inst4|ALT_INV_COUNT\ [12] $end
$var wire 1 B\ \inst4|ALT_INV_COUNT\ [11] $end
$var wire 1 C\ \inst4|ALT_INV_COUNT\ [10] $end
$var wire 1 D\ \inst4|ALT_INV_COUNT\ [9] $end
$var wire 1 E\ \inst4|ALT_INV_COUNT\ [8] $end
$var wire 1 F\ \inst4|ALT_INV_COUNT\ [7] $end
$var wire 1 G\ \inst4|ALT_INV_COUNT\ [6] $end
$var wire 1 H\ \inst4|ALT_INV_COUNT\ [5] $end
$var wire 1 I\ \inst4|ALT_INV_COUNT\ [4] $end
$var wire 1 J\ \inst4|ALT_INV_COUNT\ [3] $end
$var wire 1 K\ \inst4|ALT_INV_COUNT\ [2] $end
$var wire 1 L\ \inst4|ALT_INV_COUNT\ [1] $end
$var wire 1 M\ \inst4|ALT_INV_COUNT\ [0] $end
$var wire 1 N\ \inst|ALT_INV_Add1~78_combout\ $end
$var wire 1 O\ \inst|ALT_INV_Add1~77_combout\ $end
$var wire 1 P\ \inst|ALT_INV_Add1~76_combout\ $end
$var wire 1 Q\ \inst|ALT_INV_Add1~75_combout\ $end
$var wire 1 R\ \inst|ALT_INV_Add1~74_combout\ $end
$var wire 1 S\ \inst|ALT_INV_Add1~73_combout\ $end
$var wire 1 T\ \inst|ALT_INV_Add1~72_combout\ $end
$var wire 1 U\ \inst|ALT_INV_Add1~71_combout\ $end
$var wire 1 V\ \inst|ALT_INV_Add1~70_combout\ $end
$var wire 1 W\ \inst|ALT_INV_Add1~69_combout\ $end
$var wire 1 X\ \inst|ALT_INV_Add1~68_combout\ $end
$var wire 1 Y\ \inst|ALT_INV_Add1~67_combout\ $end
$var wire 1 Z\ \inst|ALT_INV_Add1~66_combout\ $end
$var wire 1 [\ \inst|ALT_INV_Add1~65_combout\ $end
$var wire 1 \\ \inst|ALT_INV_WideNor0~combout\ $end
$var wire 1 ]\ \inst|ALT_INV_MW~q\ $end
$var wire 1 ^\ \inst|ALT_INV_state.ex_istore~q\ $end
$var wire 1 _\ \inst|ALT_INV_Add1~64_combout\ $end
$var wire 1 `\ \inst|ALT_INV_state~40_combout\ $end
$var wire 1 a\ \inst|ALT_INV_state~39_combout\ $end
$var wire 1 b\ \inst|ALT_INV_state~37_combout\ $end
$var wire 1 c\ \inst|ALT_INV_state~35_combout\ $end
$var wire 1 d\ \inst|ALT_INV_Selector29~0_combout\ $end
$var wire 1 e\ \inst|ALT_INV_state.ex_out2~q\ $end
$var wire 1 f\ \inst|ALT_INV_state.ex_out~q\ $end
$var wire 1 g\ \inst11|ALT_INV_SWITCH_EN~combout\ $end
$var wire 1 h\ \inst|ALT_INV_state~34_combout\ $end
$var wire 1 i\ \inst|ALT_INV_state~33_combout\ $end
$var wire 1 j\ \inst6|ALT_INV_comb~0_combout\ $end
$var wire 1 k\ \inst6|ALT_INV_process_0~0_combout\ $end
$var wire 1 l\ \inst6|ALT_INV_ADDRESS\ [15] $end
$var wire 1 m\ \inst6|ALT_INV_ADDRESS\ [14] $end
$var wire 1 n\ \inst6|ALT_INV_ADDRESS\ [13] $end
$var wire 1 o\ \inst|ALT_INV_state.ex_in~q\ $end
$var wire 1 p\ \ALT_INV_IO_DATA[11]~96_combout\ $end
$var wire 1 q\ \ALT_INV_IO_DATA[9]~95_combout\ $end
$var wire 1 r\ \ALT_INV_IO_DATA[9]~94_combout\ $end
$var wire 1 s\ \ALT_INV_IO_DATA[8]~93_combout\ $end
$var wire 1 t\ \ALT_INV_IO_DATA[8]~92_combout\ $end
$var wire 1 u\ \ALT_INV_IO_DATA[7]~91_combout\ $end
$var wire 1 v\ \ALT_INV_IO_DATA[7]~90_combout\ $end
$var wire 1 w\ \ALT_INV_IO_DATA[6]~88_combout\ $end
$var wire 1 x\ \ALT_INV_IO_DATA[5]~87_combout\ $end
$var wire 1 y\ \ALT_INV_IO_DATA[5]~86_combout\ $end
$var wire 1 z\ \ALT_INV_IO_DATA[4]~85_combout\ $end
$var wire 1 {\ \ALT_INV_IO_DATA[4]~84_combout\ $end
$var wire 1 |\ \ALT_INV_IO_DATA[3]~83_combout\ $end
$var wire 1 }\ \ALT_INV_IO_DATA[3]~82_combout\ $end
$var wire 1 ~\ \ALT_INV_IO_DATA[2]~80_combout\ $end
$var wire 1 !] \ALT_INV_IO_DATA[1]~79_combout\ $end
$var wire 1 "] \ALT_INV_IO_DATA[1]~78_combout\ $end
$var wire 1 #] \ALT_INV_IO_DATA[0]~77_combout\ $end
$var wire 1 $] \ALT_INV_IO_DATA[0]~76_combout\ $end
$var wire 1 %] \inst|ALT_INV_WideOr2~1_combout\ $end
$var wire 1 &] \inst|ALT_INV_WideOr2~0_combout\ $end
$var wire 1 '] \inst|ALT_INV_state.ex_jump~q\ $end
$var wire 1 (] \inst|ALT_INV_state.ex_call~q\ $end
$var wire 1 )] \inst|ALT_INV_PC[2]~1_combout\ $end
$var wire 1 *] \inst|ALT_INV_PC[2]~0_combout\ $end
$var wire 1 +] \inst|ALT_INV_Equal1~2_combout\ $end
$var wire 1 ,] \inst|ALT_INV_Equal1~1_combout\ $end
$var wire 1 -] \inst|ALT_INV_Equal1~0_combout\ $end
$var wire 1 .] \inst|ALT_INV_state.ex_jpos~q\ $end
$var wire 1 /] \inst|ALT_INV_state.ex_jzero~q\ $end
$var wire 1 0] \inst|ALT_INV_state.ex_jneg~q\ $end
$var wire 1 1] \inst|ALT_INV_state.ex_return~q\ $end
$var wire 1 2] \inst|ALT_INV_Selector27~2_combout\ $end
$var wire 1 3] \inst|ALT_INV_Selector27~1_combout\ $end
$var wire 1 4] \inst|ALT_INV_Selector27~0_combout\ $end
$var wire 1 5] \inst|shifter|auto_generated|ALT_INV_sbit_w[56]~48_combout\ $end
$var wire 1 6] \inst|ALT_INV_operand[0]~10_combout\ $end
$var wire 1 7] \ALT_INV_IO_DATA[0]~75_combout\ $end
$var wire 1 8] \ALT_INV_IO_DATA[0]~74_combout\ $end
$var wire 1 9] \inst7|ALT_INV_B_DI\ [9] $end
$var wire 1 :] \inst7|ALT_INV_B_DI\ [8] $end
$var wire 1 ;] \inst7|ALT_INV_B_DI\ [7] $end
$var wire 1 <] \inst7|ALT_INV_B_DI\ [6] $end
$var wire 1 =] \inst7|ALT_INV_B_DI\ [5] $end
$var wire 1 >] \inst7|ALT_INV_B_DI\ [4] $end
$var wire 1 ?] \inst7|ALT_INV_B_DI\ [3] $end
$var wire 1 @] \inst7|ALT_INV_B_DI\ [2] $end
$var wire 1 A] \inst7|ALT_INV_B_DI\ [1] $end
$var wire 1 B] \inst7|ALT_INV_B_DI\ [0] $end
$var wire 1 C] \ALT_INV_IO_DATA[0]~73_combout\ $end
$var wire 1 D] \ALT_INV_IO_DATA[0]~72_combout\ $end
$var wire 1 E] \ALT_INV_IO_DATA[0]~71_combout\ $end
$var wire 1 F] \inst|ALT_INV_Selector26~2_combout\ $end
$var wire 1 G] \inst|ALT_INV_Selector26~1_combout\ $end
$var wire 1 H] \inst|ALT_INV_Selector26~0_combout\ $end
$var wire 1 I] \inst|shifter|auto_generated|ALT_INV_sbit_w[57]~47_combout\ $end
$var wire 1 J] \inst|ALT_INV_operand[1]~9_combout\ $end
$var wire 1 K] \ALT_INV_IO_DATA[1]~70_combout\ $end
$var wire 1 L] \ALT_INV_IO_DATA[1]~69_combout\ $end
$var wire 1 M] \ALT_INV_IO_DATA[1]~68_combout\ $end
$var wire 1 N] \ALT_INV_IO_DATA[1]~67_combout\ $end
$var wire 1 O] \ALT_INV_IO_DATA[1]~66_combout\ $end
$var wire 1 P] \inst|ALT_INV_Selector25~3_combout\ $end
$var wire 1 Q] \inst|ALT_INV_Selector25~2_combout\ $end
$var wire 1 R] \inst|ALT_INV_Selector25~1_combout\ $end
$var wire 1 S] \inst|ALT_INV_Selector25~0_combout\ $end
$var wire 1 T] \inst|ALT_INV_operand[2]~8_combout\ $end
$var wire 1 U] \ALT_INV_IO_DATA[2]~65_combout\ $end
$var wire 1 V] \ALT_INV_IO_DATA[2]~64_combout\ $end
$var wire 1 W] \ALT_INV_IO_DATA[15]~63_combout\ $end
$var wire 1 X] \ALT_INV_IO_DATA[2]~62_combout\ $end
$var wire 1 Y] \ALT_INV_IO_DATA[2]~61_combout\ $end
$var wire 1 Z] \ALT_INV_IO_DATA[2]~60_combout\ $end
$var wire 1 [] \ALT_INV_IO_DATA[2]~59_combout\ $end
$var wire 1 \] \inst|ALT_INV_Selector24~3_combout\ $end
$var wire 1 ]] \inst|ALT_INV_Selector24~2_combout\ $end
$var wire 1 ^] \inst|ALT_INV_Selector24~1_combout\ $end
$var wire 1 _] \inst|shifter|auto_generated|ALT_INV_sbit_w[35]~46_combout\ $end
$var wire 1 `] \inst|shifter|auto_generated|ALT_INV_sbit_w[39]~45_combout\ $end
$var wire 1 a] \inst|ALT_INV_Selector24~0_combout\ $end
$var wire 1 b] \inst|ALT_INV_operand[3]~7_combout\ $end
$var wire 1 c] \ALT_INV_IO_DATA[3]~58_combout\ $end
$var wire 1 d] \ALT_INV_IO_DATA[3]~57_combout\ $end
$var wire 1 e] \ALT_INV_IO_DATA[3]~56_combout\ $end
$var wire 1 f] \ALT_INV_IO_DATA[3]~55_combout\ $end
$var wire 1 g] \ALT_INV_IO_DATA[3]~54_combout\ $end
$var wire 1 h] \inst|ALT_INV_Selector23~2_combout\ $end
$var wire 1 i] \inst|ALT_INV_Selector23~1_combout\ $end
$var wire 1 j] \inst|ALT_INV_Selector23~0_combout\ $end
$var wire 1 k] \inst|ALT_INV_operand[4]~6_combout\ $end
$var wire 1 l] \ALT_INV_IO_DATA[4]~53_combout\ $end
$var wire 1 m] \ALT_INV_IO_DATA[4]~52_combout\ $end
$var wire 1 n] \ALT_INV_IO_DATA[4]~51_combout\ $end
$var wire 1 o] \ALT_INV_IO_DATA[4]~50_combout\ $end
$var wire 1 p] \ALT_INV_IO_DATA[4]~49_combout\ $end
$var wire 1 q] \inst|ALT_INV_Selector22~2_combout\ $end
$var wire 1 r] \inst|ALT_INV_Selector22~1_combout\ $end
$var wire 1 s] \inst|ALT_INV_Selector22~0_combout\ $end
$var wire 1 t] \inst|ALT_INV_operand[5]~5_combout\ $end
$var wire 1 u] \ALT_INV_IO_DATA[5]~48_combout\ $end
$var wire 1 v] \ALT_INV_IO_DATA[5]~47_combout\ $end
$var wire 1 w] \ALT_INV_IO_DATA[5]~46_combout\ $end
$var wire 1 x] \ALT_INV_IO_DATA[5]~45_combout\ $end
$var wire 1 y] \ALT_INV_IO_DATA[5]~44_combout\ $end
$var wire 1 z] \inst|ALT_INV_Selector21~3_combout\ $end
$var wire 1 {] \inst|ALT_INV_Selector21~2_combout\ $end
$var wire 1 |] \inst|ALT_INV_Selector21~1_combout\ $end
$var wire 1 }] \inst|ALT_INV_operand[6]~4_combout\ $end
$var wire 1 ~] \ALT_INV_IO_DATA[6]~43_combout\ $end
$var wire 1 !^ \ALT_INV_IO_DATA[6]~42_combout\ $end
$var wire 1 "^ \ALT_INV_IO_DATA[6]~41_combout\ $end
$var wire 1 #^ \ALT_INV_IO_DATA[6]~40_combout\ $end
$var wire 1 $^ \ALT_INV_IO_DATA[6]~39_combout\ $end
$var wire 1 %^ \inst|ALT_INV_Selector20~3_combout\ $end
$var wire 1 &^ \inst|ALT_INV_Selector20~2_combout\ $end
$var wire 1 '^ \inst|ALT_INV_Selector20~1_combout\ $end
$var wire 1 (^ \inst|ALT_INV_Selector21~0_combout\ $end
$var wire 1 )^ \inst|ALT_INV_operand[7]~3_combout\ $end
$var wire 1 *^ \inst|ALT_INV_Selector20~0_combout\ $end
$var wire 1 +^ \ALT_INV_IO_DATA[7]~38_combout\ $end
$var wire 1 ,^ \ALT_INV_IO_DATA[7]~37_combout\ $end
$var wire 1 -^ \ALT_INV_IO_DATA[7]~36_combout\ $end
$var wire 1 .^ \ALT_INV_IO_DATA[7]~35_combout\ $end
$var wire 1 /^ \ALT_INV_IO_DATA[7]~34_combout\ $end
$var wire 1 0^ \inst|ALT_INV_Selector19~3_combout\ $end
$var wire 1 1^ \inst|ALT_INV_Selector19~2_combout\ $end
$var wire 1 2^ \inst|ALT_INV_Selector19~1_combout\ $end
$var wire 1 3^ \inst|shifter|auto_generated|ALT_INV_sbit_w[48]~44_combout\ $end
$var wire 1 4^ \inst|ALT_INV_Selector19~0_combout\ $end
$var wire 1 5^ \inst|ALT_INV_operand[8]~2_combout\ $end
$var wire 1 6^ \ALT_INV_IO_DATA[8]~33_combout\ $end
$var wire 1 7^ \ALT_INV_IO_DATA[8]~32_combout\ $end
$var wire 1 8^ \ALT_INV_IO_DATA[8]~31_combout\ $end
$var wire 1 9^ \ALT_INV_IO_DATA[8]~30_combout\ $end
$var wire 1 :^ \ALT_INV_IO_DATA[8]~29_combout\ $end
$var wire 1 ;^ \inst|ALT_INV_Selector18~3_combout\ $end
$var wire 1 <^ \inst|ALT_INV_Selector18~2_combout\ $end
$var wire 1 =^ \inst|ALT_INV_Selector18~1_combout\ $end
$var wire 1 >^ \inst|shifter|auto_generated|ALT_INV_sbit_w[49]~43_combout\ $end
$var wire 1 ?^ \inst|ALT_INV_Selector18~0_combout\ $end
$var wire 1 @^ \inst|ALT_INV_operand[9]~1_combout\ $end
$var wire 1 A^ \ALT_INV_IO_DATA[9]~28_combout\ $end
$var wire 1 B^ \ALT_INV_IO_DATA[9]~27_combout\ $end
$var wire 1 C^ \ALT_INV_IO_DATA[9]~26_combout\ $end
$var wire 1 D^ \inst7|ALT_INV_comb~0_combout\ $end
$var wire 1 E^ \ALT_INV_IO_DATA[9]~25_combout\ $end
$var wire 1 F^ \ALT_INV_IO_DATA[9]~24_combout\ $end
$var wire 1 G^ \inst|ALT_INV_Selector17~3_combout\ $end
$var wire 1 H^ \inst|ALT_INV_Selector17~2_combout\ $end
$var wire 1 I^ \inst|ALT_INV_Selector17~1_combout\ $end
$var wire 1 J^ \inst|ALT_INV_Selector17~0_combout\ $end
$var wire 1 K^ \inst|shifter|auto_generated|ALT_INV_sbit_w[58]~42_combout\ $end
$var wire 1 L^ \inst|shifter|auto_generated|ALT_INV_sbit_w[58]~41_combout\ $end
$var wire 1 M^ \inst|shifter|auto_generated|ALT_INV_sbit_w[58]~40_combout\ $end
$var wire 1 N^ \ALT_INV_IO_DATA[10]~23_combout\ $end
$var wire 1 O^ \ALT_INV_IO_DATA[10]~22_combout\ $end
$var wire 1 P^ \ALT_INV_IO_DATA[10]~21_combout\ $end
$var wire 1 Q^ \ALT_INV_IO_DATA[10]~20_combout\ $end
$var wire 1 R^ \inst|ALT_INV_Selector16~4_combout\ $end
$var wire 1 S^ \inst|ALT_INV_Selector16~3_combout\ $end
$var wire 1 T^ \inst|ALT_INV_Selector16~2_combout\ $end
$var wire 1 U^ \inst|ALT_INV_Selector16~1_combout\ $end
$var wire 1 V^ \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~39_combout\ $end
$var wire 1 W^ \inst|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\ $end
$var wire 1 X^ \inst|shifter|auto_generated|ALT_INV_sbit_w[43]~37_combout\ $end
$var wire 1 Y^ \inst|ALT_INV_Selector16~0_combout\ $end
$var wire 1 Z^ \ALT_INV_IO_DATA[11]~19_combout\ $end
$var wire 1 [^ \ALT_INV_IO_DATA[11]~18_combout\ $end
$var wire 1 \^ \ALT_INV_IO_DATA[11]~17_combout\ $end
$var wire 1 ]^ \inst|ALT_INV_Selector15~2_combout\ $end
$var wire 1 ^^ \inst|ALT_INV_Selector15~1_combout\ $end
$var wire 1 _^ \inst|ALT_INV_Selector15~0_combout\ $end
$var wire 1 `^ \inst|shifter|auto_generated|ALT_INV_sbit_w[52]~36_combout\ $end
$var wire 1 a^ \inst|shifter|auto_generated|ALT_INV_sbit_w[32]~35_combout\ $end
$var wire 1 b^ \inst|shifter|auto_generated|ALT_INV_sbit_w[36]~34_combout\ $end
$var wire 1 c^ \inst|shifter|auto_generated|ALT_INV_sbit_w[18]~33_combout\ $end
$var wire 1 d^ \inst|shifter|auto_generated|ALT_INV_sbit_w[60]~32_combout\ $end
$var wire 1 e^ \inst|shifter|auto_generated|ALT_INV_sbit_w[40]~31_combout\ $end
$var wire 1 f^ \inst|shifter|auto_generated|ALT_INV_sbit_w[44]~30_combout\ $end
$var wire 1 g^ \ALT_INV_IO_DATA[12]~16_combout\ $end
$var wire 1 h^ \ALT_INV_IO_DATA[12]~15_combout\ $end
$var wire 1 i^ \ALT_INV_IO_DATA[12]~14_combout\ $end
$var wire 1 j^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed[0]~DUPLICATE_q\ $end
$var wire 1 k^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\ $end
$var wire 1 l^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\ $end
$var wire 1 m^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~DUPLICATE_q\ $end
$var wire 1 n^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~DUPLICATE_q\ $end
$var wire 1 o^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[5]~DUPLICATE_q\ $end
$var wire 1 p^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[8]~DUPLICATE_q\ $end
$var wire 1 q^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[6]~DUPLICATE_q\ $end
$var wire 1 r^ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[12]~DUPLICATE_q\ $end
$var wire 1 s^ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\ $end
$var wire 1 t^ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\ $end
$var wire 1 u^ \inst4|ALT_INV_COUNT[13]~DUPLICATE_q\ $end
$var wire 1 v^ \inst6|ALT_INV_ADDRESS[14]~DUPLICATE_q\ $end
$var wire 1 w^ \inst|ALT_INV_state.ex_in~DUPLICATE_q\ $end
$var wire 1 x^ \inst|ALT_INV_state.fetch~DUPLICATE_q\ $end
$var wire 1 y^ \inst|ALT_INV_state.decode~DUPLICATE_q\ $end
$var wire 1 z^ \inst|ALT_INV_state.ex_istore2~DUPLICATE_q\ $end
$var wire 1 {^ \inst9|inst1|ALT_INV_latched_hex[3]~DUPLICATE_q\ $end
$var wire 1 |^ \inst|ALT_INV_PC_stack[8][8]~DUPLICATE_q\ $end
$var wire 1 }^ \inst|ALT_INV_PC_stack[7][8]~DUPLICATE_q\ $end
$var wire 1 ~^ \inst5|ALT_INV_count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 !_ \inst|ALT_INV_PC_stack[0][6]~DUPLICATE_q\ $end
$var wire 1 "_ \inst|ALT_INV_PC[2]~DUPLICATE_q\ $end
$var wire 1 #_ \inst|ALT_INV_PC[10]~DUPLICATE_q\ $end
$var wire 1 $_ \ALT_INV_SW[0]~input_o\ $end
$var wire 1 %_ \ALT_INV_SW[4]~input_o\ $end
$var wire 1 &_ \ALT_INV_SW[9]~input_o\ $end
$var wire 1 '_ \auto_signaltap_0|ALT_INV_~VCC~combout\ $end
$var wire 1 (_ \auto_signaltap_0|ALT_INV_~GND~combout\ $end
$var wire 1 )_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ $end
$var wire 1 *_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][1]~q\ $end
$var wire 1 +_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][2]~q\ $end
$var wire 1 ,_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][0]~q\ $end
$var wire 1 -_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [11] $end
$var wire 1 ._ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [10] $end
$var wire 1 /_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [9] $end
$var wire 1 0_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [8] $end
$var wire 1 1_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [7] $end
$var wire 1 2_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [6] $end
$var wire 1 3_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [5] $end
$var wire 1 4_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [4] $end
$var wire 1 5_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [3] $end
$var wire 1 6_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [2] $end
$var wire 1 7_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [1] $end
$var wire 1 8_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ [0] $end
$var wire 1 9_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ [2] $end
$var wire 1 :_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ [1] $end
$var wire 1 ;_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ [0] $end
$var wire 1 <_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][24]~q\ $end
$var wire 1 =_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ $end
$var wire 1 >_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][23]~q\ $end
$var wire 1 ?_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ $end
$var wire 1 @_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ $end
$var wire 1 A_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ $end
$var wire 1 B_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ $end
$var wire 1 C_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ $end
$var wire 1 D_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ $end
$var wire 1 E_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ $end
$var wire 1 F_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ $end
$var wire 1 G_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ $end
$var wire 1 H_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ $end
$var wire 1 I_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ $end
$var wire 1 J_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ $end
$var wire 1 K_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ $end
$var wire 1 L_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ $end
$var wire 1 M_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ $end
$var wire 1 N_ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
11"
12"
03"
04"
05"
06"
17"
z8"
z9"
z:"
z;"
z<"
z="
z>"
z?"
0@"
0N"
0O"
0]"
0^"
0l"
0m"
0{"
0|"
0,#
0-#
0;#
0<#
0J#
0K#
0Y#
0j#
0k#
0l#
0m#
0n#
0w#
0'$
0($
06$
07$
0E$
0F$
0T$
0U$
0c$
0d$
0r$
0s$
0#%
0$%
02%
03%
0A%
0B%
0P%
0Q%
0_%
0`%
0n%
0o%
0}%
0~%
0.&
0/&
0=&
0>&
0L&
0M&
0[&
0\&
0j&
0k&
0y&
0z&
0*'
0+'
09'
0:'
0H'
0I'
0W'
0X'
0f'
0g'
0u'
0v'
0&(
0'(
05(
06(
0D(
0E(
0S(
0T(
0b(
0c(
0q(
0r(
0")
0#)
01)
02)
0@)
0A)
0O)
0P)
0^)
0_)
0m)
0n)
0|)
0})
0-*
0.*
0<*
0=*
0K*
0L*
0Z*
0[*
0i*
0j*
0x*
0y*
0)+
0*+
08+
09+
0G+
0H+
0V+
0W+
0e+
0f+
0t+
0u+
0%,
0&,
04,
05,
0C,
0D,
0R,
0S,
0a,
0b,
0p,
0q,
0!-
0"-
00-
01-
0?-
0@-
0N-
0O-
0]-
0^-
0l-
0m-
0{-
0|-
0,.
0-.
0;.
0<.
0J.
0K.
0Y.
0Z.
0h.
0i.
0w.
0x.
0(/
0)/
07/
08/
0F/
0W/
0X/
0Y/
0Z/
0[/
0\/
0j/
0k/
0y/
0z/
0*0
0+0
090
0:0
0H0
0I0
0W0
0X0
0f0
0g0
0u0
0v0
0&1
0'1
051
061
0D1
0E1
0S1
0T1
0b1
0c1
0q1
0r1
0"2
0#2
012
022
0@2
0A2
0O2
0P2
0^2
0_2
0m2
0n2
0|2
0}2
0-3
0.3
0<3
0=3
0K3
0L3
0Z3
0[3
0i3
0j3
0x3
0y3
0)4
0*4
084
094
0G4
0H4
0V4
0W4
0e4
0f4
0t4
0u4
0%5
0&5
045
055
0C5
0D5
0R5
0S5
0a5
0b5
0p5
0q5
0!6
026
036
046
056
066
076
0E6
0F6
0T6
0U6
0c6
0d6
0r6
0s6
0#7
0$7
027
037
0A7
0B7
0P7
0a7
0b7
0c7
0d7
0e7
xr7
xs7
xt7
xu7
xv7
xw7
xx7
xy7
xz7
078
088
0S8
0T8
1kJ
1lJ
1mJ
0nJ
0oJ
0pJ
0qJ
1rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
0-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
x8K
x9K
x:K
x;K
x<K
0=K
0>K
0?K
0@K
zAK
zBK
zCK
zDK
zEK
zFK
zGK
zHK
0IK
0JK
0KK
0LK
0MK
0NK
0OK
0PK
0QK
0RK
0SK
0TK
0UK
0VK
0WK
0XK
0YK
0ZK
0[K
0\K
0]K
0^K
0_K
0`K
xaK
xbK
0cK
0dK
0eK
0fK
0gK
xhK
xiK
0jK
xkK
xlK
xmK
xnK
xoK
xpK
0qK
0rK
0sK
0tK
0uK
0vK
0wK
0xK
0yK
0zK
0{K
0|K
0}K
0~K
0!L
0"L
0#L
0$L
0%L
0&L
0'L
0(L
0)L
0*L
0+L
0,L
0-L
0.L
0/L
00L
x1L
x2L
x3L
x4L
x5L
x6L
x7L
x8L
x9L
x:L
x;L
x<L
x=L
x>L
x?L
x@L
xAL
xBL
xCL
xDL
xEL
xFL
xGL
xHL
xIL
xJL
xKL
xLL
xML
0NL
xOL
xPL
xQL
xRL
xSL
xTL
xUL
xVL
xWL
xXL
xYL
xZL
0[L
0\L
0]L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0}L
x~L
x!M
x"M
x#M
x$M
x%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
0/M
00M
01M
02M
03M
x4M
x5M
x6M
x7M
x8M
x9M
x:M
x;M
0<M
0=M
0>M
0?M
0@M
0AM
0BM
0CM
0DM
0EM
0FM
0GM
0HM
0IM
0JM
0KM
0LM
0MM
0NM
0OM
0PM
0QM
0RM
0SM
0TM
0UM
0VM
0WM
0XM
0YM
0ZM
0[M
0\M
0]M
0^M
0_M
0`M
0aM
1bM
xcM
xdM
xeM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
0nM
0oM
0pM
0qM
0rM
0sM
0tM
0uM
0vM
xwM
xxM
xyM
0zM
x{M
x|M
x}M
0~M
x!N
x"N
x#N
0$N
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
0/N
00N
x1N
x2N
x3N
04N
x5N
x6N
x7N
08N
x9N
x:N
x;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0EN
0FN
0GN
0HN
0IN
0JN
0KN
0LN
0MN
0NN
0ON
0PN
0QN
0RN
0SN
0TN
0UN
0VN
0WN
0XN
0YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
0dN
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
0'O
0(O
0)O
0*O
0+O
0,O
0-O
0.O
0/O
00O
01O
02O
03O
04O
05O
06O
07O
08O
09O
0:O
0;O
0<O
0=O
0>O
0?O
0@O
0AO
0BO
0CO
0DO
0EO
0FO
0GO
0HO
0IO
0JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
0TO
0UO
0VO
0WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
x<P
x=P
x>P
0?P
0@P
0AP
0BP
0CP
0DP
0EP
0FP
0GP
0HP
0IP
0JP
0KP
0LP
0MP
0NP
0OP
0PP
0QP
0RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
0nP
0oP
0pP
0qP
0rP
0sP
0tP
0uP
0vP
0wP
0xP
0yP
0zP
0{P
0|P
0}P
0~P
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0PQ
0QQ
0RQ
0SQ
0TQ
0UQ
0VQ
0WQ
0XQ
0YQ
0ZQ
0[Q
0\Q
0]Q
0^Q
0_Q
0`Q
0aQ
0bQ
0cQ
0dQ
0eQ
0fQ
0gQ
0hQ
0iQ
1YR
1ZR
1[R
1\R
1]R
1^R
1_R
1`R
1aR
1bR
1cR
1gR
1hR
1iR
1nR
1oR
1pR
1qR
1sR
1tR
1uR
1vR
1xR
1yR
1zR
1{R
1}R
1~R
1!S
1"S
1$S
1%S
1&S
1'S
1)S
1*S
1+S
1,S
1-S
1.S
1/S
10S
11S
12S
13S
14S
15S
16S
17S
18S
19S
1:S
1;S
1<S
1rS
1sS
1tS
1uS
1vS
1wS
1xS
1yS
1zS
1{S
1|S
1}S
1~S
1!T
1"T
1#T
1$T
1%T
1&T
1'T
1^T
1_T
1`T
1aT
1bT
1cT
1dT
1eT
1fT
1gT
1hT
1iT
1jT
1kT
1lT
1mT
1CV
1DV
1EV
1FV
1GV
1HV
1IV
1JV
1KV
1LV
1MV
1NV
1OV
xPV
1QV
1RV
1SV
1TV
xUV
xVV
1WV
1XV
1YV
1ZV
1[V
1\V
x]V
1^V
x_V
1`V
xaV
xbV
1cV
1dV
1eV
1fV
1gV
1hV
1iV
1jV
1kV
1lV
1mV
1nV
1oV
1pV
1qV
1rV
1sV
1tV
1xV
1yV
1zV
1{V
1#W
1$W
1%W
1&W
1'W
1(W
1)W
1*W
1+W
1,W
1-W
1.W
1/W
10W
11W
12W
13W
14W
15W
16W
1<W
1>W
1?W
1@W
1AW
1LW
1WW
1]W
1^W
1_W
1`W
1aW
1bW
1cW
1dW
1eW
1fW
1gW
1hW
1iW
1$X
1%X
1&X
1'X
11X
12X
13X
14X
x5X
16X
1@X
1AX
1BX
1CX
1DX
1EX
1FX
1GX
1HX
1IX
1JX
1KX
1QX
1RX
1SX
1TX
1UX
1VX
1WX
1XX
1YX
1ZX
1[X
1\X
1]X
1^X
1_X
1`X
1aX
1bX
1cX
1dX
1eX
1fX
1gX
1hX
1iX
1jX
1kX
1lX
1mX
1nX
1oX
1pX
1qX
1rX
1sX
1tX
1uX
1vX
1wX
1xX
1yX
1zX
1{X
1|X
1}X
1~X
1!Y
1"Y
1#Y
1$Y
1%Y
1&Y
1*Y
1+Y
1,Y
1-Y
1.Y
1/Y
10Y
11Y
12Y
13Y
14Y
15Y
16Y
1JY
1vY
1wY
1xY
1yY
1zY
1{Y
1|Y
1}Y
1~Y
1!Z
1"Z
1#Z
1$Z
1%Z
1&Z
1'Z
1(Z
1)Z
1*Z
1+Z
1,Z
1-Z
1.Z
1/Z
10Z
11Z
12Z
13Z
14Z
15Z
16Z
17Z
18Z
19Z
1:Z
1;Z
1<Z
1=Z
1>Z
1?Z
1@Z
1AZ
1BZ
1CZ
1DZ
1EZ
1FZ
1GZ
1HZ
1IZ
1JZ
1KZ
1LZ
xMZ
xNZ
xOZ
xPZ
xQZ
xRZ
xSZ
xTZ
xUZ
xVZ
xWZ
xXZ
xYZ
1ZZ
1\Z
1]Z
1^Z
1_Z
1`Z
1bZ
1cZ
1dZ
1eZ
1fZ
1gZ
1hZ
1iZ
1kZ
1lZ
1mZ
1nZ
1pZ
1qZ
1rZ
1sZ
1tZ
1{Z
1|Z
1}Z
1([
1)[
1*[
1+[
1,[
1/[
10[
11[
12[
x3[
x4[
15[
16[
x7[
18[
19[
1:[
1;[
1<[
1>[
1?[
1@[
1A[
1B[
1C[
1D[
1E[
1F[
1G[
1][
1^[
1_[
1`[
1a[
1b[
1c[
1d[
1e[
1f[
1g[
1h[
1i[
1j[
1k[
1l[
1o[
1t[
1u[
1v[
1w[
1x[
1y[
1z[
1{[
1|[
1}[
1~[
1!\
1"\
1#\
1$\
1%\
1>\
1?\
1@\
1A\
1B\
1C\
1D\
1E\
1F\
1G\
1H\
1I\
1J\
1K\
1L\
1M\
1l\
1m\
1n\
19]
1:]
1;]
1<]
1=]
1>]
1?]
1@]
1A]
1B]
1-_
1._
1/_
10_
11_
12_
13_
14_
x5_
x6_
x7_
18_
19_
1:_
1;_
0f7
0g7
0h7
xi7
zj7
zk7
zl7
zm7
zn7
zo7
zp7
zq7
1o#
1p#
1q#
0r#
0s#
0t#
0u#
1v#
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0"!
1#!
x$!
1%!
1&!
1'!
1(!
1)!
1*!
0+!
0,!
0-!
z.!
x?!
0@!
0U8
xV8
xW8
1X8
1Y8
0Z8
0[8
0\8
0]8
x^8
x_8
z`8
0a8
xb8
xc8
xd8
xe8
zf8
zg8
0h8
1i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
1q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
169
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
x@9
1A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
1O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
1n9
0o9
0p9
0q9
1r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
1B;
0C;
0D;
1E;
0F;
1G;
xH;
1I;
0J;
0K;
0L;
0M;
0N;
xO;
xP;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
1X;
0Y;
0Z;
0[;
0\;
0];
x^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
1x;
0y;
1z;
0{;
0|;
0};
0~;
0!<
x"<
x#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
1X<
0Y<
1Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
1k<
1l<
0m<
1n<
1o<
1p<
1q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
1!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
1*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
15=
16=
17=
08=
09=
0:=
0;=
0<=
1==
0>=
0?=
0@=
0A=
0B=
xC=
1D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
xa=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
xo=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
1w=
1x=
0y=
0z=
1{=
0|=
0}=
0~=
0!>
0">
0#>
1$>
0%>
x&>
x'>
0(>
0)>
0*>
0+>
0,>
1->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
xD>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
x[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
1/?
00?
01?
02?
03?
04?
15?
06?
17?
08?
09?
0:?
0;?
1<?
1=?
0>?
0??
0@?
1A?
1B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
1=@
0>@
0?@
1@@
1A@
0B@
1C@
0D@
0E@
1F@
1G@
0H@
0I@
0J@
1K@
0L@
0M@
1N@
0O@
1P@
0Q@
0R@
1S@
0T@
1U@
0V@
1W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
1'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
1]A
0^A
0_A
0`A
0aA
0bA
1cA
1dA
0eA
0fA
0gA
1hA
0iA
1jA
0kA
0lA
0mA
0nA
0oA
1pA
0qA
0rA
1sA
0tA
0uA
0vA
1wA
0xA
1yA
0zA
0{A
0|A
0}A
0~A
1!B
1"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
1,B
0-B
0.B
0/B
00B
11B
12B
13B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
zmB
znB
zoB
xpB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
1!C
0"C
0#C
x$C
0%C
1&C
0'C
1(C
1)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
1ZC
0[C
x\C
0]C
0^C
0_C
0`C
0aC
0bC
1cC
0dC
0eC
0fC
1gC
1hC
1iC
1jC
1kC
0lC
0mC
0nC
0oC
0pC
1qC
xrC
0sC
0tC
1uC
0vC
0wC
0xC
0yC
0zC
0{C
1|C
0}C
1~C
0!D
1"D
0#D
1$D
0%D
1&D
0'D
1(D
0)D
1*D
0+D
1,D
0-D
1.D
0/D
10D
01D
12D
03D
14D
05D
16D
07D
18D
09D
1:D
0;D
1<D
0=D
1>D
0?D
1@D
0AD
1BD
0CD
1DD
0ED
1FD
0GD
1HD
0ID
1JD
0KD
1LD
0MD
1ND
0OD
1PD
0QD
1RD
0SD
1TD
0UD
1VD
0WD
1XD
0YD
1ZD
0[D
1\D
0]D
0^D
0_D
0`D
0aD
1bD
1cD
1dD
1eD
1fD
1gD
1hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
1yD
0zD
1{D
0|D
0}D
0~D
0!E
1"E
0#E
0$E
1%E
0&E
0'E
0(E
1)E
1*E
0+E
0,E
0-E
1.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
1`E
0aE
1bE
0cE
0dE
1eE
0fE
0gE
1hE
0iE
1jE
0kE
0lE
1mE
0nE
1oE
0pE
0qE
1rE
0sE
0tE
0uE
1vE
0wE
1xE
0yE
1zE
0{E
1|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
1)F
1*F
1+F
0,F
0-F
1.F
1/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
1TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
1`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
1jF
1kF
0lF
1mF
0nF
0oF
1pF
1qF
1rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
0bG
0cG
0dG
0eG
0fG
0gG
0hG
0iG
0jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
1eH
0fH
0gH
0hH
0iH
1jH
1kH
0lH
0mH
1nH
0oH
0pH
0qH
1rH
1sH
0tH
0uH
0vH
1wH
1xH
1yH
1zH
1{H
1|H
0}H
1~H
0!I
0"I
1#I
1$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
12I
13I
14I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
1^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
1}I
0~I
0!J
0"J
0#J
0$J
1%J
0&J
0'J
0(J
0)J
x*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
1@J
0AJ
0BJ
0CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
xQJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
1\J
0]J
0^J
0_J
0`J
1aJ
0bJ
0cJ
1dJ
1eJ
0fJ
0gJ
0hJ
0iJ
zjJ
1jQ
0kQ
0lQ
1mQ
1nQ
1oQ
1pQ
1qQ
1rQ
1sQ
1tQ
1uQ
1vQ
0wQ
0xQ
1yQ
1zQ
0{Q
1|Q
1}Q
1~Q
1!R
1"R
1#R
1$R
1%R
1&R
1'R
1(R
1)R
1*R
1+R
1,R
1-R
1.R
0/R
00R
11R
12R
03R
04R
15R
16R
07R
18R
19R
1:R
1;R
1<R
1=R
1>R
1?R
1@R
0AR
1BR
1CR
1DR
1ER
1FR
1GR
1HR
1IR
1JR
1KR
1LR
1MR
0NR
1OR
1PR
1QR
1RR
1SR
1TR
1UR
0VR
1WR
1XR
0dR
1eR
1fR
1jR
1kR
1lR
1mR
1rR
1wR
1|R
1#S
1(S
1=S
1>S
1?S
1@S
1AS
1BS
1CS
1DS
1ES
1FS
1GS
1HS
1IS
1JS
1KS
1LS
1MS
1NS
1OS
1PS
1QS
1RS
1SS
1TS
1US
1VS
1WS
1XS
1YS
1ZS
1[S
1\S
1]S
1^S
1_S
1`S
1aS
1bS
1cS
1dS
1eS
1fS
1gS
1hS
1iS
1jS
1kS
1lS
1mS
1nS
1oS
1pS
1qS
1(T
1)T
1*T
1+T
1,T
1-T
1.T
1/T
10T
11T
12T
13T
14T
15T
16T
17T
18T
19T
1:T
1;T
1<T
1=T
1>T
1?T
1@T
1AT
1BT
1CT
1DT
1ET
1FT
1GT
1HT
0IT
1JT
1KT
1LT
1MT
1NT
1OT
1PT
1QT
1RT
1ST
1TT
1UT
1VT
1WT
1XT
1YT
1ZT
1[T
1\T
1]T
1nT
1oT
1pT
1qT
1rT
1sT
1tT
1uT
1vT
1wT
1xT
1yT
1zT
1{T
1|T
1}T
1~T
1!U
1"U
1#U
1$U
1%U
1&U
1'U
1(U
1)U
1*U
1+U
1,U
1-U
1.U
1/U
10U
11U
12U
13U
14U
15U
16U
17U
18U
19U
1:U
1;U
1<U
1=U
1>U
1?U
1@U
1AU
1BU
1CU
1DU
1EU
1FU
1GU
1HU
1IU
1JU
1KU
1LU
1MU
1NU
1OU
1PU
1QU
1RU
1SU
1TU
1UU
1VU
1WU
1XU
1YU
1ZU
1[U
1\U
1]U
1^U
1_U
1`U
1aU
1bU
1cU
1dU
1eU
1fU
1gU
1hU
1iU
1jU
1kU
1lU
1mU
1nU
1oU
1pU
1qU
1rU
1sU
1tU
1uU
1vU
1wU
1xU
1yU
1zU
1{U
1|U
1}U
1~U
1!V
1"V
1#V
1$V
1%V
1&V
1'V
1(V
1)V
1*V
1+V
1,V
1-V
1.V
1/V
10V
11V
12V
13V
14V
15V
16V
17V
18V
19V
1:V
1;V
1<V
1=V
1>V
1?V
1@V
1AV
0BV
1uV
1vV
1wV
1|V
1}V
1~V
0!W
0"W
17W
18W
19W
1:W
1;W
0=W
0BW
1CW
1DW
1EW
1FW
1GW
1HW
0IW
1JW
1KW
1MW
1NW
1OW
1PW
1QW
1RW
0SW
1TW
0UW
1VW
0XW
0YW
0ZW
1[W
1\W
1jW
1kW
1lW
1mW
0nW
1oW
1pW
1qW
1rW
1sW
1tW
1uW
0vW
1wW
0xW
0yW
0zW
0{W
0|W
0}W
0~W
1!X
1"X
0#X
1(X
1)X
1*X
1+X
1,X
1-X
1.X
1/X
10X
17X
18X
09X
1:X
1;X
0<X
1=X
1>X
1?X
0LX
1MX
1NX
1OX
1PX
1'Y
1(Y
1)Y
17Y
18Y
19Y
1:Y
1;Y
1<Y
1=Y
0>Y
1?Y
1@Y
1AY
1BY
1CY
1DY
1EY
1FY
1GY
1HY
1IY
1KY
1LY
1MY
1NY
1OY
1PY
1QY
1RY
1SY
1TY
0UY
1VY
1WY
1XY
1YY
1ZY
1[Y
1\Y
1]Y
1^Y
1_Y
1`Y
1aY
1bY
1cY
1dY
1eY
1fY
1gY
1hY
1iY
1jY
1kY
1lY
0mY
1nY
1oY
1pY
1qY
0rY
1sY
1tY
1uY
1[Z
0aZ
0jZ
0oZ
1uZ
1vZ
0wZ
1xZ
1yZ
1zZ
1~Z
1![
1"[
1#[
1$[
1%[
1&[
1'[
1-[
1.[
0=[
1H[
1I[
1J[
1K[
0L[
1M[
1N[
1O[
1P[
1Q[
1R[
1S[
1T[
1U[
1V[
1W[
1X[
1Y[
1Z[
1[[
1\[
1m[
1n[
1p[
xq[
xr[
xs[
1&\
1'\
1(\
1)\
1*\
1+\
1,\
1-\
1.\
1/\
10\
01\
02\
13\
14\
15\
16\
17\
18\
19\
0:\
1;\
1<\
1=\
1N\
1O\
1P\
1Q\
1R\
1S\
1T\
1U\
1V\
1W\
1X\
1Y\
1Z\
1[\
0\\
1]\
1^\
1_\
0`\
1a\
1b\
1c\
1d\
1e\
1f\
1g\
1h\
1i\
1j\
1k\
1o\
1p\
1q\
1r\
1s\
1t\
1u\
1v\
1w\
1x\
1y\
1z\
1{\
1|\
1}\
1~\
1!]
1"]
1#]
1$]
1%]
0&]
1']
1(]
1)]
1*]
0+]
0,]
0-]
1.]
1/]
10]
11]
02]
03]
14]
15]
16]
17]
18]
1C]
1D]
1E]
0F]
0G]
1H]
1I]
1J]
1K]
1L]
1M]
1N]
1O]
0P]
0Q]
1R]
1S]
1T]
1U]
1V]
0W]
1X]
1Y]
1Z]
0[]
0\]
0]]
1^]
1_]
1`]
1a]
1b]
0c]
1d]
1e]
1f]
1g]
0h]
0i]
1j]
1k]
0l]
1m]
1n]
1o]
1p]
0q]
0r]
1s]
1t]
0u]
1v]
1w]
1x]
1y]
0z]
0{]
1|]
1}]
0~]
1!^
1"^
1#^
1$^
0%^
0&^
0'^
1(^
1)^
1*^
0+^
1,^
1-^
1.^
1/^
00^
01^
12^
03^
14^
15^
06^
17^
18^
19^
1:^
0;^
0<^
1=^
1>^
1?^
1@^
0A^
1B^
1C^
1D^
1E^
1F^
0G^
0H^
1I^
1J^
1K^
1L^
1M^
1N^
1O^
1P^
1Q^
0R^
0S^
0T^
1U^
1V^
1W^
1X^
1Y^
1Z^
1[^
1\^
0]^
0^^
1_^
1`^
1a^
1b^
1c^
1d^
1e^
1f^
1g^
1h^
1i^
1j^
1k^
1l^
1m^
1n^
1o^
1p^
1q^
1r^
1s^
1t^
1u^
1v^
1w^
1x^
1y^
1z^
1{^
1|^
1}^
1~^
1!_
1"_
1#_
x$_
x%_
x&_
0'_
1(_
1)_
1*_
1+_
1,_
1<_
1=_
1>_
1?_
1@_
1A_
1B_
1C_
1D_
1E_
1F_
1G_
1H_
1I_
1J_
1K_
1L_
1M_
1N_
x!
0g
0|
0}
0~
0!!
$end
#416
02"
16"
0mJ
1qJ
1u#
0q#
#832
01"
15"
0lJ
1pJ
1t#
0p#
#1248
00"
14"
0kJ
1oJ
1s#
0o#
#1667
13"
07"
1nJ
0rJ
0v#
1r#
#2083
12"
06"
1mJ
0qJ
0u#
1q#
#2499
11"
05"
1lJ
0pJ
0t#
1p#
#2915
10"
04"
1kJ
0oJ
0s#
1o#
#3000
0V8
#3334
03"
17"
0nJ
1rJ
1v#
0r#
#3750
02"
16"
0mJ
1qJ
1u#
0q#
#4166
01"
15"
0lJ
1pJ
1t#
0p#
#4582
00"
14"
0kJ
1oJ
1s#
0o#
#5001
13"
07"
1nJ
0rJ
0v#
1r#
#5417
12"
06"
1mJ
0qJ
0u#
1q#
#5833
11"
05"
1lJ
0pJ
0t#
1p#
#6249
10"
04"
1kJ
0oJ
0s#
1o#
#6668
03"
17"
0nJ
1rJ
1v#
0r#
1cK
1jK
1h8
1j8
1r8
10L
1eA
0x^
0'T
02R
069
0A9
1Q9
1)A
0cA
1:\
10R
1R9
0o<
0dA
#6669
156
1k#
1l#
1W/
1e7
1ZK
1NK
1OK
1QK
1\K
0mT
0bT
0`T
0_T
0kT
0pA
1`\
#7084
02"
16"
0mJ
1qJ
1u#
0q#
#7500
01"
15"
0lJ
1pJ
1t#
0p#
#7916
00"
14"
0kJ
1oJ
1s#
0o#
#8335
13"
07"
1nJ
0rJ
0v#
1r#
#8751
12"
06"
1mJ
0qJ
0u#
1q#
#9167
11"
05"
1lJ
0pJ
0t#
1p#
#9583
10"
04"
1kJ
0oJ
0s#
1o#
#10002
03"
17"
0nJ
1rJ
1v#
0r#
#10418
02"
16"
0mJ
1qJ
1u#
0q#
#10834
01"
15"
0lJ
1pJ
1t#
0p#
#11250
00"
14"
0kJ
1oJ
1s#
0o#
#11669
13"
07"
1nJ
0rJ
0v#
1r#
#12085
12"
06"
1mJ
0qJ
0u#
1q#
#12501
11"
05"
1lJ
0pJ
0t#
1p#
#12917
10"
04"
1kJ
0oJ
0s#
1o#
#13336
03"
17"
0nJ
1rJ
1v#
0r#
#13752
02"
16"
0mJ
1qJ
1u#
0q#
#14168
01"
15"
0lJ
1pJ
1t#
0p#
#14584
00"
14"
0kJ
1oJ
1s#
0o#
#15003
13"
07"
1nJ
0rJ
0v#
1r#
#15419
12"
06"
1mJ
0qJ
0u#
1q#
#15835
11"
05"
1lJ
0pJ
0t#
1p#
#16251
10"
04"
1kJ
0oJ
0s#
1o#
#16670
03"
17"
0nJ
1rJ
1v#
0r#
#17086
02"
16"
0mJ
1qJ
1u#
0q#
#17502
01"
15"
0lJ
1pJ
1t#
0p#
#17918
00"
14"
0kJ
1oJ
1s#
0o#
#18337
13"
07"
1nJ
0rJ
0v#
1r#
#18753
12"
06"
1mJ
0qJ
0u#
1q#
#19169
11"
05"
1lJ
0pJ
0t#
1p#
#19585
10"
04"
1kJ
0oJ
0s#
1o#
#20000
1g
1@!
1a8
x3"
x7"
x2"
x6"
x1"
x5"
x0"
x4"
0i8
13"
07"
12"
06"
11"
05"
10"
04"
0<K
1BV
0j8
0r8
0eA
1k?
0N@
1x^
12R
08\
169
0)A
1cA
0:\
00R
1dA
#999000
0g
0@!
0a8
