{"Source Block": ["hdl/projects/fmcadc5/vc707/system_top.v@227:237@HdlIdDef", "  inout             drst_0;\n  inout             arst_0;\n\n  // internal registers\n\n  reg               adc_wr = 'd0;\n  reg     [511:0]   adc_wdata = 'd0;\n\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n"], "Clone Blocks": [["hdl/projects/fmcadc5/vc707/system_top.v@228:238", "  inout             arst_0;\n\n  // internal registers\n\n  reg               adc_wr = 'd0;\n  reg     [511:0]   adc_wdata = 'd0;\n\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n"]], "Diff Content": {"Delete": [[232, "  reg               adc_wr = 'd0;\n"]], "Add": []}}