#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 31 16:23:48 2024
# Process ID: 17768
# Current directory: E:/Vivado_Project/ARMv7_memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28092 E:\Vivado_Project\ARMv7_memory\ARMv7_memory.xpr
# Log file: E:/Vivado_Project/ARMv7_memory/vivado.log
# Journal file: E:/Vivado_Project/ARMv7_memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/ARMv7_memory/ARMv7_memory.xpr
update_compile_order -fileset sources_1
file mkdir E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sim_1/new/test_memory.v w ]
add_files -fileset sim_1 E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sim_1/new/test_memory.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips RAM_B]
generate_target all [get_files  E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
reset_run RAM_B_synth_1
launch_runs -jobs 8 RAM_B_synth_1
export_simulation -of_objects [get_files E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files -ipstatic_source_dir E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source test_memory.tcl
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST}] [get_ips RAM_B]
generate_target all [get_files  E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
catch { [ delete_ip_run [get_ips -all RAM_B] ] }
export_ip_user_files -of_objects [get_files E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci]
export_simulation -of_objects [get_files E:/Vivado_Project/ARMv7_memory/ARMv7_memory.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files -ipstatic_source_dir E:/Vivado_Project/ARMv7_memory/ARMv7_memory.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/ARMv7_memory/ARMv7_memory.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
launch_simulation
source test_memory.tcl
close_sim
