# Traffic Light Controller - Verilog Projects

This repository contains Verilog implementations of different traffic light controller designs using Finite State Machine (FSM) concepts.

## ðŸ“Œ Projects Included

- Single Lane Traffic Light Controller
-  Four Lane Traffic Light Controller
-  Pedestrian Controlled Traffic System

## ðŸ›  Technologies Used

- Verilog HDL
- FSM Design (Moore / Mealy Concepts)
- Timer Logic
- Icarus Verilog for Simulation
- GTKWave for waveform analysis

## ðŸŽ¯ Objective

The goal of this repository is to implement and understand real-world digital system design using FSM-based control logic.

Each project includes:
- RTL Design
- Testbench
- Simulation Results

## ðŸš€ Future Enhancements

- Multi-lane traffic control
- Sensor-based traffic density system
- Smart traffic controller logic
- FPGA implementation

---

Author: Yash Rajendra Gawner  
Field of Interest: VLSI & Embedded Systems
