<!doctype html>
<html>
<head>
<title>PP1_STATUS (GPU) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___gpu.html")>GPU Module</a> &gt; PP1_STATUS (GPU) Register</p><h1>PP1_STATUS (GPU) Register</h1>
<h2>PP1_STATUS (GPU) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PP1_STATUS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000B008</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4BB008 (GPU)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Pixel Processor Status Register</td></tr>
</table>
<p></p>
<h2>PP1_STATUS (GPU) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:8</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, write as zero, read undefined.</td></tr>
<tr valign=top><td>CLK_OVERRIDE</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Shows that the block level clock gates have been disabled.<br/>This bit is set by the CLK_OVERRIDE command in the CTRL_MGMT Register.<br/>When this bit is set, all the architectural clock gates in the design are<br/>overridden so all clocks are always active.</td></tr>
<tr valign=top><td>INTERRUPT_ASSERTED</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Shows the current status of the interrupt request line of the pixel processor.</td></tr>
<tr valign=top><td>WRITE_BOUNDARY_ERROR</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Show that the pixel processor attempted to write outside the write boundary<br/>set by the WRITE_BOUNDARY registers.</td></tr>
<tr valign=top><td>BUS_STOPPED</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Shows that the master bus interface of the pixel processor has been stopped<br/>because of a STOP_BUS command or a performance counter limit event. The<br/>bus interface can be restarted by using the START_BUS command.</td></tr>
<tr valign=top><td>BUS_ERROR</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>A bus transaction has ended with error. The pixel processor has been stopped<br/>and has to be reset before rendering can be started again.</td></tr>
<tr valign=top><td>HANG</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Watchdog timer limit reached.<br/>This state can also be triggered under normal rendering if you are running a<br/>shader where it is near to a never-ending inner loop.<br/>From the software perspective, you can ignore this state, because this is<br/>merely a hint from the HW that something might be wrong. The SW then<br/>decides to either reset the processor, or continue to let it run.</td></tr>
<tr valign=top><td>TILE_STOPPED</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Rendering of the current tile has been completed as if it was the last tile of<br/>the frame. Indicates that an END_AFTER_TILE command has been issued.</td></tr>
<tr valign=top><td>RENDERING_ACTIVE</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>The pixel processor is currently active rendering.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>