// Seed: 4065356506
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  assign module_1._id_0 = 0;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd86
) (
    input  uwire _id_0,
    output tri1  id_1,
    output tri0  id_2,
    output wor   id_3
    , id_7,
    input  wor   id_4,
    output uwire id_5
);
  logic [id_0 : -1] id_8 = -1;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_7
  );
endmodule
