###############################################################
#  Generated by:      Cadence Tempus 22.13-s095_1
#  OS:                Linux x86_64(Host ID rhcadence)
#  Generated on:      Tue Jun  3 10:20:26 2025
#  Design:            counter
#  Command:           report_timing -path_type full_clock -max_paths 100 -early > reports/timing_report_early.rpt
###############################################################
Path 1: VIOLATED (-0.029 ns) Hold Check with Pin q_o_reg[2]/CN->D
               View: func_fast_min
              Group: clk
         Startpoint: (R) rst_n_i
              Clock: (R) clk
           Endpoint: (R) q_o_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

               Hold:+    0.009
        Uncertainty:+    0.300
      Required Time:=    0.309
       Launch Clock:=    0.000
        Input Delay:+    0.100
          Data Path:+    0.181
              Slack:=   -0.029
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point  Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  rst_n_i       -      rst_n_i  R     (arrival)       1  0.003   0.000    0.100  
  g71/Y         -      A->Y     F     INVX0           3  0.003   0.044    0.144  
  g58__2398/Y   -      B->Y     R     NORX0           1  0.045   0.136    0.280  
  q_o_reg[2]/D  -      D        R     DFFX0           1  0.118   0.000    0.280  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[2]/CN  -      CN     F     DFFX0           3  0.000   0.000    0.000  
#-----------------------------------------------------------------------------
Path 2: VIOLATED (-0.029 ns) Hold Check with Pin q_o_reg[1]/CN->D
               View: func_fast_min
              Group: clk
         Startpoint: (R) rst_n_i
              Clock: (R) clk
           Endpoint: (R) q_o_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

               Hold:+    0.009
        Uncertainty:+    0.300
      Required Time:=    0.309
       Launch Clock:=    0.000
        Input Delay:+    0.100
          Data Path:+    0.181
              Slack:=   -0.029
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point  Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  rst_n_i       -      rst_n_i  R     (arrival)       1  0.003   0.000    0.100  
  g71/Y         -      A->Y     F     INVX0           3  0.003   0.044    0.144  
  g59__5107/Y   -      B->Y     R     NORX0           1  0.045   0.136    0.280  
  q_o_reg[1]/D  -      D        R     DFFX0           1  0.118   0.000    0.280  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[1]/CN  -      CN     F     DFFX0           3  0.000   0.000    0.000  
#-----------------------------------------------------------------------------
Path 3: VIOLATED (-0.029 ns) Hold Check with Pin q_o_reg[0]/CN->D
               View: func_fast_min
              Group: clk
         Startpoint: (R) rst_n_i
              Clock: (R) clk
           Endpoint: (R) q_o_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

               Hold:+    0.009
        Uncertainty:+    0.300
      Required Time:=    0.309
       Launch Clock:=    0.000
        Input Delay:+    0.100
          Data Path:+    0.181
              Slack:=   -0.029
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point  Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  rst_n_i       -      rst_n_i  R     (arrival)       1  0.003   0.000    0.100  
  g71/Y         -      A->Y     F     INVX0           3  0.003   0.044    0.144  
  g65__3680/Y   -      B->Y     R     NORX0           1  0.045   0.136    0.280  
  q_o_reg[0]/D  -      D        R     DFFX0           1  0.119   0.000    0.280  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/CN  -      CN     F     DFFX0           3  0.000   0.000    0.000  
#-----------------------------------------------------------------------------
Path 4: MET (0.013 ns) Early Output Delay Assertion
               View: func_fast_min
              Group: clk
         Startpoint: (F) q_o_reg[1]/CN
              Clock: (R) clk
           Endpoint: (R) q_o[1]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Output Delay:-    0.100
        Uncertainty:+    0.300
      Required Time:=    0.200
       Launch Clock:=    0.000
          Data Path:+    0.213
              Slack:=    0.013

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[1]/Q  -      CN->Q   R     DFFX0           2  0.000   0.213    0.213  
  q_o[1]        -      q_o[1]  R     -               2  0.046   0.000    0.213  
#-----------------------------------------------------------------------------
Path 5: MET (0.025 ns) Early Output Delay Assertion
               View: func_fast_min
              Group: clk
         Startpoint: (F) q_o_reg[2]/CN
              Clock: (R) clk
           Endpoint: (R) q_o[2]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Output Delay:-    0.100
        Uncertainty:+    0.300
      Required Time:=    0.200
       Launch Clock:=    0.000
          Data Path:+    0.225
              Slack:=    0.025

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[2]/Q  -      CN->Q   R     DFFX0           2  0.000   0.225    0.225  
  q_o[2]        -      q_o[2]  R     -               2  0.058   0.000    0.225  
#-----------------------------------------------------------------------------
Path 6: MET (0.041 ns) Early Output Delay Assertion
               View: func_fast_min
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o[0]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Output Delay:-    0.100
        Uncertainty:+    0.300
      Required Time:=    0.200
       Launch Clock:=    0.000
          Data Path:+    0.241
              Slack:=    0.041

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q   R     DFFX0           3  0.000   0.241    0.241  
  q_o[0]        -      q_o[0]  R     -               3  0.076   0.000    0.241  
#-----------------------------------------------------------------------------

