// Seed: 195392674
module module_0;
  wire id_1;
  wire id_2;
  assign id_1 = -1;
  supply1 id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_1 = 32'd57
) (
    input tri0 _id_0,
    input wire _id_1,
    input tri0 id_2
);
  integer [id_0 : 1] id_4;
  wire [-1 : id_1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd25
) (
    output wand id_0,
    output tri _id_1,
    output supply0 id_2
);
  logic id_4[id_1 : -1];
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
