$date
	Wed Apr 09 09:59:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Processor_tb $end
$scope module wrapper $end
$scope module uut $end
$scope module timing_gen $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var reg 1 # T0 $end
$var reg 1 $ T1 $end
$var reg 1 % T2 $end
$var reg 1 & T3 $end
$var reg 1 ' T4 $end
$var reg 3 ( counter [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module Processor_tb $end
$scope module wrapper $end
$scope module uut $end
$var wire 8 ) CAddress [7:0] $end
$var wire 8 * Datain [7:0] $end
$var wire 8 + ImmExtended [7:0] $end
$var wire 8 , InpExtWorld1 [7:0] $end
$var wire 8 - InpExtWorld2 [7:0] $end
$var wire 8 . InpExtWorld3 [7:0] $end
$var wire 8 / InpExtWorld4 [7:0] $end
$var wire 8 0 Operand1 [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 5 1 writeback_sel [4:0] $end
$var wire 1 2 ZflagSave $end
$var wire 1 3 Zflag $end
$var wire 1 ' T4 $end
$var wire 1 & T3 $end
$var wire 1 % T2 $end
$var wire 1 $ T1 $end
$var wire 1 # T0 $end
$var wire 1 4 StackWrite $end
$var wire 1 5 StackRead $end
$var wire 8 6 StackDataout [7:0] $end
$var wire 4 7 Source2 [3:0] $end
$var wire 4 8 Source1 [3:0] $end
$var wire 1 9 SRAMWrite $end
$var wire 1 : SRAMRead $end
$var wire 8 ; SRAMDataout [7:0] $end
$var wire 1 < RegFileWrite $end
$var wire 1 = RegFileRead $end
$var wire 1 > PCupdate $end
$var wire 8 ? PC_D2 [7:0] $end
$var wire 8 @ PC [7:0] $end
$var wire 8 A OutExtWorld4 [7:0] $end
$var wire 8 B OutExtWorld3 [7:0] $end
$var wire 8 C OutExtWorld2 [7:0] $end
$var wire 8 D OutExtWorld1 [7:0] $end
$var wire 8 E Operand2 [7:0] $end
$var wire 5 F Opcode [4:0] $end
$var wire 1 G OUTportWrite $end
$var wire 25 H InstOut [24:0] $end
$var wire 8 I Imm7 [7:0] $end
$var wire 1 J INportRead $end
$var wire 8 K INportDataout [7:0] $end
$var wire 4 L Destin [3:0] $end
$var wire 8 M Dataout2 [7:0] $end
$var wire 8 N Dataout1 [7:0] $end
$var wire 1 O CflagSave $end
$var wire 1 P Cflag $end
$var wire 8 Q ALUout [7:0] $end
$var wire 1 R ALUSave $end
$scope module alu $end
$var wire 8 S ImmExtended [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 2 ZflagSave $end
$var wire 8 T Operand2 [7:0] $end
$var wire 8 U Operand1 [7:0] $end
$var wire 5 V Opcode [4:0] $end
$var wire 8 W Imm7 [7:0] $end
$var wire 1 O CflagSave $end
$var wire 1 R ALUSave $end
$var reg 8 X ALU_Result [7:0] $end
$var reg 8 Y ALUout [7:0] $end
$var reg 1 Z CarryOut $end
$var reg 1 P Cflag $end
$var reg 1 3 Zflag $end
$upscope $end
$scope module control_logic $end
$var wire 1 P Cflag $end
$var wire 1 ! Reset $end
$var wire 1 3 Zflag $end
$var wire 1 " clk $end
$var wire 1 ' T4 $end
$var wire 1 & T3 $end
$var wire 1 % T2 $end
$var wire 1 $ T1 $end
$var wire 5 [ Opcode [4:0] $end
$var reg 1 R ALUSave $end
$var reg 1 O CflagSave $end
$var reg 1 J INportRead $end
$var reg 1 G OUTportWrite $end
$var reg 1 > PCupdate $end
$var reg 1 = RegFileRead $end
$var reg 1 < RegFileWrite $end
$var reg 1 : SRAMRead $end
$var reg 1 9 SRAMWrite $end
$var reg 1 5 StackRead $end
$var reg 1 4 StackWrite $end
$var reg 1 2 ZflagSave $end
$upscope $end
$scope module in_port $end
$var wire 8 \ Address [7:0] $end
$var wire 1 J INportRead $end
$var wire 8 ] InpExtWorld1 [7:0] $end
$var wire 8 ^ InpExtWorld2 [7:0] $end
$var wire 8 _ InpExtWorld3 [7:0] $end
$var wire 8 ` InpExtWorld4 [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var reg 8 a Dataout [7:0] $end
$upscope $end
$scope module inst_mem $end
$var wire 1 b InstRead $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 8 c Address [7:0] $end
$var reg 25 d Dataout [24:0] $end
$var reg 4 e Destin [3:0] $end
$var reg 8 f Imm [7:0] $end
$var reg 5 g Opcode [4:0] $end
$var reg 4 h Source1 [3:0] $end
$var reg 4 i Source2 [3:0] $end
$upscope $end
$scope module out_port $end
$var wire 8 j Address [7:0] $end
$var wire 8 k Datain [7:0] $end
$var wire 1 G OUTportWrite $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var reg 8 l OutExtWorld1 [7:0] $end
$var reg 8 m OutExtWorld2 [7:0] $end
$var reg 8 n OutExtWorld3 [7:0] $end
$var reg 8 o OutExtWorld4 [7:0] $end
$upscope $end
$scope module prog_counter $end
$var wire 8 p CAddress [7:0] $end
$var wire 1 > PCupdate $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 # PCenable $end
$var wire 8 q PCPlus1 [7:0] $end
$var wire 8 r PCNext [7:0] $end
$var wire 8 s PCInput [7:0] $end
$var reg 8 t PC [7:0] $end
$var reg 8 u PC_D1 [7:0] $end
$var reg 8 v PC_D2 [7:0] $end
$upscope $end
$scope module reg_file $end
$var wire 8 w Datain [7:0] $end
$var wire 4 x Destin [3:0] $end
$var wire 1 = RegFileRead $end
$var wire 1 < RegFileWrite $end
$var wire 1 ! Reset $end
$var wire 4 y Source1 [3:0] $end
$var wire 4 z Source2 [3:0] $end
$var wire 1 " clk $end
$var wire 8 { MUX2Out [7:0] $end
$var wire 8 | MUX1Out [7:0] $end
$var wire 16 } DecoderOut [15:0] $end
$var wire 8 ~ Dataout2 [7:0] $end
$var wire 8 !" Dataout1 [7:0] $end
$scope begin regfile[0] $end
$var parameter 2 "" i $end
$scope module Reg $end
$var wire 8 #" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 $" load $end
$var wire 8 %" Y [7:0] $end
$var reg 8 &" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[1] $end
$var parameter 2 '" i $end
$scope module Reg $end
$var wire 8 (" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 )" load $end
$var wire 8 *" Y [7:0] $end
$var reg 8 +" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[2] $end
$var parameter 3 ," i $end
$scope module Reg $end
$var wire 8 -" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 ." load $end
$var wire 8 /" Y [7:0] $end
$var reg 8 0" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[3] $end
$var parameter 3 1" i $end
$scope module Reg $end
$var wire 8 2" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 3" load $end
$var wire 8 4" Y [7:0] $end
$var reg 8 5" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[4] $end
$var parameter 4 6" i $end
$scope module Reg $end
$var wire 8 7" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 8" load $end
$var wire 8 9" Y [7:0] $end
$var reg 8 :" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[5] $end
$var parameter 4 ;" i $end
$scope module Reg $end
$var wire 8 <" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 =" load $end
$var wire 8 >" Y [7:0] $end
$var reg 8 ?" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[6] $end
$var parameter 4 @" i $end
$scope module Reg $end
$var wire 8 A" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 B" load $end
$var wire 8 C" Y [7:0] $end
$var reg 8 D" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[7] $end
$var parameter 4 E" i $end
$scope module Reg $end
$var wire 8 F" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 G" load $end
$var wire 8 H" Y [7:0] $end
$var reg 8 I" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[8] $end
$var parameter 5 J" i $end
$scope module Reg $end
$var wire 8 K" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 L" load $end
$var wire 8 M" Y [7:0] $end
$var reg 8 N" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[9] $end
$var parameter 5 O" i $end
$scope module Reg $end
$var wire 8 P" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 Q" load $end
$var wire 8 R" Y [7:0] $end
$var reg 8 S" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[10] $end
$var parameter 5 T" i $end
$scope module Reg $end
$var wire 8 U" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 V" load $end
$var wire 8 W" Y [7:0] $end
$var reg 8 X" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[11] $end
$var parameter 5 Y" i $end
$scope module Reg $end
$var wire 8 Z" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 [" load $end
$var wire 8 \" Y [7:0] $end
$var reg 8 ]" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[12] $end
$var parameter 5 ^" i $end
$scope module Reg $end
$var wire 8 _" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 `" load $end
$var wire 8 a" Y [7:0] $end
$var reg 8 b" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[13] $end
$var parameter 5 c" i $end
$scope module Reg $end
$var wire 8 d" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 e" load $end
$var wire 8 f" Y [7:0] $end
$var reg 8 g" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[14] $end
$var parameter 5 h" i $end
$scope module Reg $end
$var wire 8 i" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 j" load $end
$var wire 8 k" Y [7:0] $end
$var reg 8 l" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope begin regfile[15] $end
$var parameter 5 m" i $end
$scope module Reg $end
$var wire 8 n" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 o" load $end
$var wire 8 p" Y [7:0] $end
$var reg 8 q" Dataout [7:0] $end
$upscope $end
$upscope $end
$scope module Decoder1 $end
$var wire 1 < Enable $end
$var wire 4 r" Input [3:0] $end
$var reg 16 s" Output [15:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 128 t" Input [127:0] $end
$var wire 4 u" Select [3:0] $end
$var reg 8 v" Output [7:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 128 w" Input [127:0] $end
$var wire 4 x" Select [3:0] $end
$var reg 8 y" Output [7:0] $end
$upscope $end
$scope module Reg1 $end
$var wire 8 z" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 = load $end
$var wire 8 {" Y [7:0] $end
$var reg 8 |" Dataout [7:0] $end
$upscope $end
$scope module Reg2 $end
$var wire 8 }" Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 " clk $end
$var wire 1 = load $end
$var wire 8 ~" Y [7:0] $end
$var reg 8 !# Dataout [7:0] $end
$upscope $end
$upscope $end
$scope module sram $end
$var wire 8 "# Address [7:0] $end
$var wire 8 ## Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 : SRAMRead $end
$var wire 1 9 SRAMWrite $end
$var wire 1 " clk $end
$var reg 8 $# Dataout [7:0] $end
$upscope $end
$scope module stack $end
$var wire 8 %# Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 5 StackRead $end
$var wire 1 4 StackWrite $end
$var wire 8 &# all_ones [7:0] $end
$var wire 1 " clk $end
$var wire 8 '# sp_read_ptr [7:0] $end
$var wire 8 (# sp_write_ptr [7:0] $end
$var wire 8 )# zero [7:0] $end
$var wire 8 *# sram_dout [7:0] $end
$var wire 8 +# sram_address [7:0] $end
$var wire 2 ,# addr_sel [1:0] $end
$var wire 8 -# SP_plus_1 [7:0] $end
$var wire 8 .# SP_minus_1 [7:0] $end
$var wire 8 /# SP [7:0] $end
$var wire 8 0# Dataout [7:0] $end
$scope module addr_mux $end
$var wire 8 1# in0 [7:0] $end
$var wire 8 2# in2 [7:0] $end
$var wire 8 3# in3 [7:0] $end
$var wire 2 4# sel [1:0] $end
$var wire 8 5# in1 [7:0] $end
$var reg 8 6# out [7:0] $end
$upscope $end
$scope module output_mux $end
$var wire 8 7# in1 [7:0] $end
$var wire 8 8# in3 [7:0] $end
$var wire 2 9# sel [1:0] $end
$var wire 8 :# in2 [7:0] $end
$var wire 8 ;# in0 [7:0] $end
$var reg 8 <# out [7:0] $end
$upscope $end
$scope module sp_counter $end
$var wire 1 ! Reset $end
$var wire 1 4 c_in $end
$var wire 1 5 c_out $end
$var wire 1 " clk $end
$var reg 8 =# SP [7:0] $end
$upscope $end
$scope module sram $end
$var wire 8 ># Address [7:0] $end
$var wire 8 ?# Datain [7:0] $end
$var wire 1 ! Reset $end
$var wire 1 5 SRAMRead $end
$var wire 1 4 SRAMWrite $end
$var wire 1 " clk $end
$var reg 8 @# Dataout [7:0] $end
$upscope $end
$upscope $end
$scope module timing_gen $end
$upscope $end
$scope module writeback_mux $end
$var wire 256 A# Input [255:0] $end
$var wire 5 B# sel [4:0] $end
$var reg 8 C# out [7:0] $end
$upscope $end
$scope module writeback_mux1 $end
$var wire 256 D# Input [255:0] $end
$var wire 5 E# sel [4:0] $end
$var reg 8 F# out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111 m"
b1110 h"
b1101 c"
b1100 ^"
b1011 Y"
b1010 T"
b1001 O"
b1000 J"
b111 E"
b110 @"
b101 ;"
b100 6"
b11 1"
b10 ,"
b1 '"
b0 ""
$end
#0
$dumpvars
b0 F#
b11 E#
b0 D#
b0 C#
b11 B#
b0 A#
b0 @#
bx ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b11111111 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b11111111 2#
b0 1#
b0 0#
b0 /#
b11111111 .#
b1 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b11111111 &#
bx %#
b0 $#
bx ##
b0 "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
b0 x"
bx w"
bx v"
b0 u"
bx t"
b1111111111111111 s"
b0 r"
bx q"
b0 p"
1o"
b0 n"
bx l"
b0 k"
1j"
b0 i"
bx g"
b0 f"
1e"
b0 d"
bx b"
b0 a"
1`"
b0 _"
bx ]"
b0 \"
1["
b0 Z"
bx X"
b0 W"
1V"
b0 U"
bx S"
b0 R"
1Q"
b0 P"
bx N"
b0 M"
1L"
b0 K"
bx I"
b0 H"
1G"
b0 F"
bx D"
b0 C"
1B"
b0 A"
bx ?"
b0 >"
1="
b0 <"
bx :"
b0 9"
18"
b0 7"
bx 5"
b0 4"
13"
b0 2"
bx 0"
b0 /"
1."
b0 -"
bx +"
b0 *"
1)"
b0 ("
bx &"
b0 %"
1$"
b0 #"
bx !"
bx ~
b1111111111111111 }
bx |
bx {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b1 s
b1 r
b1 q
bz p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
1b
b0 a
b111100 `
b11 _
b1100 ^
b100 ]
b0 \
b0 [
xZ
b0 Y
bx X
b0 W
b0 V
bx U
bx T
b0 S
0R
b0 Q
0P
0O
bx N
bx M
b0 L
b0 K
0J
b0 I
b0 H
0G
b0 F
bx E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
0>
0=
0<
b0 ;
0:
09
b0 8
b0 7
b0 6
05
04
03
02
b11 1
bx 0
b111100 /
b11 .
b1100 -
b100 ,
b0 +
b0 *
bz )
b0 (
0'
0&
0%
0$
1#
0"
1!
$end
#5
b0 {
b0 y"
b0 }"
b0 |
b0 v"
b0 z"
b0 {"
b0 ~"
b0 E
0Z
b0 X
b0 &"
b0 +"
b0 0"
b0 5"
b0 :"
b0 ?"
b0 D"
b0 I"
b0 N"
b0 S"
b0 X"
b0 ]"
b0 b"
b0 g"
b0 l"
b0 w"
b0 t"
b0 q"
b0 0
b0 N
b0 U
b0 !"
b0 |"
b0 M
b0 T
b0 ~
b0 !#
b0 ##
b0 %#
b0 ?#
1"
#10
0"
0!
#15
1$
0#
b1 E
b1 X
b10 q
b1 @
b1 c
b1 t
b1 (
b1 S
b1 +
b1 I
b1 W
b1 f
b1 L
b1 e
b1 x
b1 r"
b1010 F
b1010 V
b1010 [
b1010 g
b101000010000000000000001 H
b101000010000000000000001 d
1"
#20
0"
#25
1R
1%
0$
b10 X
b10 E
b10 (
b1 u
b10 S
b10 +
b10 I
b10 W
b10 f
b10 L
b10 e
b10 x
b10 r"
b101000100000000000000010 H
b101000100000000000000010 d
1"
#30
0"
#35
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0)"
0$"
b100 }
b100 s"
1<
0R
1&
0%
b1 ?
b1 v
b11 (
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b10 Q
b10 Y
b10 \
b10 j
b10 k
b10 "#
1"
#40
0"
#45
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#50
0"
#55
b10 s
b10 r
0'
1#
b0 (
1"
#60
0"
#65
b10 s
1$
0#
b10 r
b1 (
b11 q
b10 @
b10 c
b10 t
1"
#70
0"
#75
1R
1%
0$
b0 E
b0 X
0=
b10 u
b10 (
b0 S
b0 +
b0 I
b0 W
b0 f
b10 7
b10 i
b10 z
b10 x"
b1 8
b1 h
b1 y
b1 u"
b11 L
b11 e
b11 x
b11 r"
b0 F
b0 V
b0 [
b0 g
b110001001000000000 H
b110001001000000000 d
1"
#80
0"
#85
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
0."
0)"
0$"
b1000 }
b1000 s"
1<
0R
1&
0%
b0 D#
b0 A#
b0 Q
b0 Y
b0 \
b0 j
b0 k
b0 "#
b11 (
b10 ?
b10 v
1"
#90
0"
#95
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#100
0"
#105
b11 s
b11 r
0'
1#
b0 (
1"
#110
0"
#115
1=
1$
0#
b100 q
b11 @
b11 c
b11 t
b1 (
1"
#120
0"
#125
b0 1
b0 B#
b0 E#
1R
1%
0$
0=
b10 (
b11 u
b110 7
b110 i
b110 z
b110 x"
b100 8
b100 h
b100 y
b100 u"
b110 L
b110 e
b110 x
b110 r"
b11000 F
b11000 V
b11000 [
b11000 g
b1100001100100011000000000 H
b1100001100100011000000000 d
1"
#130
0"
#135
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0="
08"
03"
0."
0)"
0$"
b1000000 }
b1000000 s"
1<
0R
1&
0%
b11 ?
b11 v
b11 (
1"
#140
0"
#145
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#150
0"
#155
b100 s
b100 r
0'
1#
b0 (
1"
#160
0"
#165
1=
b100 s
1$
0#
b100 r
b1 (
b101 q
b100 @
b100 c
b100 t
1"
#170
0"
#175
b11 1
b11 B#
b11 E#
1R
1%
0$
0=
b100 u
b10 (
b1001 7
b1001 i
b1001 z
b1001 x"
b111 8
b111 h
b111 y
b111 u"
b1010 L
b1010 e
b1010 x
b1010 r"
b1 F
b1 V
b1 [
b1 g
b110100111100100000000 H
b110100111100100000000 d
1"
#180
0"
#185
0o"
0j"
0e"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
0$"
b1000000000000 }
b1000000000000 s"
1<
0R
1&
0%
b11 (
b100 ?
b100 v
1"
#190
0"
#195
1o"
1j"
1e"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#200
0"
#205
b101 s
b101 r
0'
1#
b0 (
1"
#210
0"
#215
1=
1$
0#
b110 q
b101 @
b101 c
b101 t
b1 (
1"
#220
0"
#225
1R
1%
0$
0=
b10 (
b101 u
b1011 7
b1011 i
b1011 z
b1011 x"
b1011 8
b1011 h
b1011 y
b1011 u"
b1101 L
b1101 e
b1101 x
b1101 r"
b10 F
b10 V
b10 [
b10 g
b1011011011101100000000 H
b1011011011101100000000 d
1"
#230
0"
#235
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
0$"
b1000000000000000 }
b1000000000000000 s"
1<
0R
1&
0%
b101 ?
b101 v
b11 (
1"
#240
0"
#245
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#250
0"
#255
b110 s
b110 r
0'
1#
b0 (
1"
#260
0"
#265
1=
b110 s
1$
0#
b110 r
b1 (
b111 q
b110 @
b110 c
b110 t
1"
#270
0"
#275
1R
1%
0$
b1000010 X
0=
b110 u
b10 (
b1000010 S
b1000010 +
b1000010 I
b1000010 W
b1000010 f
b0 7
b0 i
b0 z
b0 x"
b1100 8
b1100 h
b1100 y
b1100 u"
b1110 L
b1110 e
b1110 x
b1110 r"
b111 F
b111 V
b111 [
b111 g
b11111101100000001000010 H
b11111101100000001000010 d
1"
#280
0"
#285
1<
0R
1&
0%
b100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b1000010 Q
b1000010 Y
b1000010 \
b1000010 j
b1000010 k
b1000010 "#
b11 (
b110 ?
b110 v
1"
#290
0"
#295
0<
1'
0&
b100 (
1"
#300
0"
#305
b111 s
b111 r
0'
1#
b0 (
1"
#310
0"
#315
1=
1$
0#
b1000 q
b111 @
b111 c
b111 t
b1 (
1"
#320
0"
#325
b0 1
b0 B#
b0 E#
1R
1%
0$
b0 X
0=
b10 (
b111 u
b0 S
b0 +
b0 I
b0 W
b0 f
b10 7
b10 i
b10 z
b10 x"
b1 8
b1 h
b1 y
b1 u"
b1111 L
b1111 e
b1111 x
b1111 r"
b11001 F
b11001 V
b11001 [
b11001 g
b1100111110001001000000000 H
b1100111110001001000000000 d
1"
#330
0"
#335
1<
0R
1&
0%
b111 ?
b111 v
b11 (
b0 D#
b0 A#
b0 Q
b0 Y
b0 \
b0 j
b0 k
b0 "#
1"
#340
0"
#345
0<
1'
0&
b100 (
1"
#350
0"
#355
b1000 s
b1000 r
0'
1#
b0 (
1"
#360
0"
#365
1=
b1000 s
1$
0#
b1000 r
b1 (
b1001 q
b1000 @
b1000 c
b1000 t
1"
#370
0"
#375
b11 1
b11 B#
b11 E#
1R
1%
0$
b10 E
b10 X
0=
b1000 u
b10 (
b10 S
b10 +
b10 I
b10 W
b10 f
b0 7
b0 i
b0 z
b0 x"
b0 8
b0 h
b0 y
b0 u"
b1 L
b1 e
b1 x
b1 r"
b1010 F
b1010 V
b1010 [
b1010 g
b101000010000000000000010 H
b101000010000000000000010 d
1"
#380
0"
#385
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0$"
b10 }
b10 s"
1<
0R
1&
0%
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b10 Q
b10 Y
b10 \
b10 j
b10 k
b10 "#
b11 (
b1000 ?
b1000 v
1"
#390
0"
#395
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#400
0"
#405
b1001 s
b1001 r
0'
1#
b0 (
1"
#410
0"
#415
1$
0#
b1010 q
b1001 @
b1001 c
b1001 t
b1 (
1"
#420
0"
#425
1R
1%
0$
b100 X
b100 E
b10 (
b1001 u
b100 S
b100 +
b100 I
b100 W
b100 f
b10 L
b10 e
b10 x
b10 r"
b101000100000000000000100 H
b101000100000000000000100 d
1"
#430
0"
#435
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0)"
0$"
b100 }
b100 s"
1<
0R
1&
0%
b1001 ?
b1001 v
b11 (
b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b100 Q
b100 Y
b100 \
b100 j
b100 k
b100 "#
1"
#440
0"
#445
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#450
0"
#455
b1010 s
b1010 r
0'
1#
b0 (
1"
#460
0"
#465
b1010 s
1$
0#
b1010 r
b1 (
b1011 q
b1010 @
b1010 c
b1010 t
1"
#470
0"
#475
1R
1%
0$
b110 X
b110 E
b1010 u
b10 (
b110 S
b110 +
b110 I
b110 W
b110 f
b11 L
b11 e
b11 x
b11 r"
b101000110000000000000110 H
b101000110000000000000110 d
1"
#480
0"
#485
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
0."
0)"
0$"
b1000 }
b1000 s"
1<
0R
1&
0%
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b110 Q
b110 Y
b110 \
b110 j
b110 k
b110 "#
b11 (
b1010 ?
b1010 v
1"
#490
0"
#495
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#500
0"
#505
b1011 s
b1011 r
0'
1#
b0 (
1"
#510
0"
#515
1$
0#
b1100 q
b1011 @
b1011 c
b1011 t
b1 (
1"
#520
0"
#525
b0 1
b0 B#
b0 E#
b1 ,#
b1 4#
b1 9#
14
1%
0$
b0 E
b0 X
0=
b10 (
b1011 u
b0 S
b0 +
b0 I
b0 W
b0 f
b1 8
b1 h
b1 y
b1 u"
b0 L
b0 e
b0 x
b0 r"
b10000 F
b10000 V
b10000 [
b10000 g
b1000000000001000000000000 H
b1000000000001000000000000 d
1"
#530
0"
#535
b0 ,#
b0 4#
b0 9#
04
1&
0%
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b0 6
b0 0#
b0 <#
b0 +#
b0 6#
b0 >#
b1011 ?
b1011 v
b11 (
b0 .#
b0 2#
b10 -#
b1 '#
b1 (#
b1 7#
b1 /#
b1 5#
b1 =#
1"
#540
0"
#545
1'
0&
b100 (
1"
#550
0"
#555
b1100 s
b1100 r
0'
1#
b0 (
1"
#560
0"
#565
1=
b1100 s
1$
0#
b1100 r
b1 (
b1101 q
b1100 @
b1100 c
b1100 t
1"
#570
0"
#575
b1 +#
b1 6#
b1 >#
b1000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b1000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b1 6
b1 0#
b1 <#
b1 ,#
b1 4#
b1 9#
14
0=
1%
0$
b1100 u
b10 (
b10 8
b10 h
b10 y
b10 u"
b1000000000010000000000000 H
b1000000000010000000000000 d
1"
#580
0"
#585
b0 ,#
b0 4#
b0 9#
04
1&
0%
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b0 6
b0 0#
b0 <#
b0 +#
b0 6#
b0 >#
b11 (
b1100 ?
b1100 v
b1 .#
b1 2#
b11 -#
b10 '#
b10 (#
b10 7#
b10 /#
b10 5#
b10 =#
1"
#590
0"
#595
1'
0&
b100 (
1"
#600
0"
#605
b1101 s
b1101 r
0'
1#
b0 (
1"
#610
0"
#615
1=
1$
0#
b1110 q
b1101 @
b1101 c
b1101 t
b1 (
1"
#620
0"
#625
b10 +#
b10 6#
b10 >#
b10000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b10000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b10 6
b10 0#
b10 <#
b1 ,#
b1 4#
b1 9#
14
0=
1%
0$
b10 (
b1101 u
b11 8
b11 h
b11 y
b11 u"
b1000000000011000000000000 H
b1000000000011000000000000 d
1"
#630
0"
#635
b0 ,#
b0 4#
b0 9#
04
1&
0%
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D#
b11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 A#
b0 6
b0 0#
b0 <#
b0 +#
b0 6#
b0 >#
b1101 ?
b1101 v
b11 (
b10 .#
b10 2#
b100 -#
b11 '#
b11 (#
b11 7#
b11 /#
b11 5#
b11 =#
1"
#640
0"
#645
1'
0&
b100 (
1"
#650
0"
#655
b1110 s
b1110 r
0'
1#
b0 (
1"
#660
0"
#665
1=
b1110 s
1$
0#
b1110 r
b1 (
b1111 q
b1110 @
b1110 c
b1110 t
1"
#670
0"
#675
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
03"
0."
0)"
0$"
b10000 }
b10000 s"
1<
b0 +#
b0 6#
b0 >#
1%
0$
b1 1
b1 B#
b1 E#
b0 ,#
b0 4#
b0 9#
05
0=
b1110 u
b10 (
b0 8
b0 h
b0 y
b0 u"
b100 L
b100 e
b100 x
b100 r"
b10001 F
b10001 V
b10001 [
b10001 g
b1000101000000000000000000 H
b1000101000000000000000000 d
1"
#680
0"
#685
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1&
0%
b11 (
b1110 ?
b1110 v
1"
#690
0"
#695
1'
0&
b100 (
1"
#700
0"
#705
b1111 s
b1111 r
0'
1#
b0 (
1"
#710
0"
#715
b10 +#
b10 6#
b10 >#
b10 ,#
b10 4#
b10 9#
15
1$
0#
b10000 q
b1111 @
b1111 c
b1111 t
b1 (
1"
#720
0"
#725
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
08"
03"
0."
0)"
0$"
b100000 }
b100000 s"
1<
b0 ,#
b0 4#
b0 9#
05
1%
0$
b0 +#
b0 6#
b0 >#
b10 (
b1111 u
b101 L
b101 e
b101 x
b101 r"
b1000101010000000000000000 H
b1000101010000000000000000 d
b1 .#
b1 2#
b11 -#
b10 '#
b10 (#
b10 7#
b10 /#
b10 5#
b10 =#
1"
#730
0"
#735
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1&
0%
b1111 ?
b1111 v
b11 (
1"
#740
0"
#745
1'
0&
b100 (
1"
#750
0"
#755
b10000 s
b10000 r
0'
1#
b0 (
1"
#760
0"
#765
b1 +#
b1 6#
b1 >#
b10 ,#
b10 4#
b10 9#
15
b10000 s
1$
0#
b10000 r
b1 (
b10001 q
b10000 @
b10000 c
b10000 t
1"
#770
0"
#775
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0="
08"
03"
0."
0)"
0$"
b1000000 }
b1000000 s"
1<
b0 ,#
b0 4#
b0 9#
05
1%
0$
b0 +#
b0 6#
b0 >#
b10000 u
b10 (
b0 .#
b0 2#
b10 -#
b1 '#
b1 (#
b1 7#
b1 /#
b1 5#
b1 =#
b110 L
b110 e
b110 x
b110 r"
b1000101100000000000000000 H
b1000101100000000000000000 d
1"
#780
0"
#785
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1&
0%
b11 (
b10000 ?
b10000 v
1"
#790
0"
#795
1'
0&
b100 (
1"
#800
0"
#805
b10001 s
b10001 r
0'
1#
b0 (
1"
#810
0"
#815
b10 ,#
b10 4#
b10 9#
15
1$
0#
b10010 q
b10001 @
b10001 c
b10001 t
b1 (
1"
#820
0"
#825
1R
1%
0$
b11 1
b11 B#
b11 E#
0=
b0 ,#
b0 4#
b0 9#
05
b0 +#
b0 6#
b0 >#
b10 (
b10001 u
b101 7
b101 i
b101 z
b101 x"
b100 8
b100 h
b100 y
b100 u"
b111 L
b111 e
b111 x
b111 r"
b0 F
b0 V
b0 [
b0 g
b1110100010100000000 H
b1110100010100000000 d
b11111111 .#
b11111111 2#
b1 -#
b0 '#
b0 (#
b0 7#
b0 /#
b0 5#
b0 =#
1"
#830
0"
#835
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0G"
0B"
0="
08"
03"
0."
0)"
0$"
b100000000 }
b100000000 s"
1<
0R
1&
0%
b10001 ?
b10001 v
b11 (
b0 D#
b0 A#
b0 Q
b0 Y
b0 \
b0 j
b0 k
b0 "#
1"
#840
0"
#845
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1G"
1B"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#850
0"
#855
b10010 s
b10010 r
0'
1#
b0 (
1"
#860
0"
#865
1=
b10010 s
1$
0#
b10010 r
b1 (
b10011 q
b10010 @
b10010 c
b10010 t
1"
#870
0"
#875
1R
0=
1%
0$
b10010 u
b10 (
b110 7
b110 i
b110 z
b110 x"
b111 8
b111 h
b111 y
b111 u"
b1000 L
b1000 e
b1000 x
b1000 r"
b10000111011000000000 H
b10000111011000000000 d
1"
#880
0"
#885
0o"
0j"
0e"
0`"
0["
0V"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
0$"
b1000000000 }
b1000000000 s"
1<
0R
1&
0%
b11 (
b10010 ?
b10010 v
1"
#890
0"
#895
1o"
1j"
1e"
1`"
1["
1V"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
1$"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#900
0"
#905
b10011 s
b10011 r
0'
1#
b0 (
1"
#910
0"
#915
1=
1$
0#
b10100 q
b10011 @
b10011 c
b10011 t
b1 (
1"
#920
0"
#925
1R
0=
1%
0$
b10 (
b10011 u
b0 7
b0 i
b0 z
b0 x"
b0 8
b0 h
b0 y
b0 u"
b0 L
b0 e
b0 x
b0 r"
b0 H
b0 d
1"
#930
0"
#935
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b10011 ?
b10011 v
b11 (
1"
#940
0"
#945
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#950
0"
#955
b10100 s
b10100 r
0'
1#
b0 (
1"
#960
0"
#965
1=
b10100 s
1$
0#
b10100 r
b1 (
b10101 q
b10100 @
b10100 c
b10100 t
1"
#970
0"
#975
1R
0=
1%
0$
b10100 u
b10 (
1"
#980
0"
#985
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b10100 ?
b10100 v
1"
#990
0"
#995
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1000
0"
#1005
b10101 s
b10101 r
0'
1#
b0 (
1"
#1010
0"
#1015
1=
1$
0#
b10110 q
b10101 @
b10101 c
b10101 t
b1 (
1"
#1020
0"
#1025
1R
0=
1%
0$
b10 (
b10101 u
1"
#1030
0"
#1035
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b10101 ?
b10101 v
b11 (
1"
#1040
0"
#1045
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1050
0"
#1055
b10110 s
b10110 r
0'
1#
b0 (
1"
#1060
0"
#1065
1=
b10110 s
1$
0#
b10110 r
b1 (
b10111 q
b10110 @
b10110 c
b10110 t
1"
#1070
0"
#1075
1R
0=
1%
0$
b10110 u
b10 (
1"
#1080
0"
#1085
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b10110 ?
b10110 v
1"
#1090
0"
#1095
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1100
0"
#1105
b10111 s
b10111 r
0'
1#
b0 (
1"
#1110
0"
#1115
1=
1$
0#
b11000 q
b10111 @
b10111 c
b10111 t
b1 (
1"
#1120
0"
#1125
1R
0=
1%
0$
b10 (
b10111 u
1"
#1130
0"
#1135
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b10111 ?
b10111 v
b11 (
1"
#1140
0"
#1145
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1150
0"
#1155
b11000 s
b11000 r
0'
1#
b0 (
1"
#1160
0"
#1165
1=
b11000 s
1$
0#
b11000 r
b1 (
b11001 q
b11000 @
b11000 c
b11000 t
1"
#1170
0"
#1175
1R
0=
1%
0$
b11000 u
b10 (
1"
#1180
0"
#1185
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b11000 ?
b11000 v
1"
#1190
0"
#1195
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1200
0"
#1205
b11001 s
b11001 r
0'
1#
b0 (
1"
#1210
0"
#1215
1=
1$
0#
b11010 q
b11001 @
b11001 c
b11001 t
b1 (
1"
#1220
0"
#1225
1R
0=
1%
0$
b10 (
b11001 u
1"
#1230
0"
#1235
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11001 ?
b11001 v
b11 (
1"
#1240
0"
#1245
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1250
0"
#1255
b11010 s
b11010 r
0'
1#
b0 (
1"
#1260
0"
#1265
1=
b11010 s
1$
0#
b11010 r
b1 (
b11011 q
b11010 @
b11010 c
b11010 t
1"
#1270
0"
#1275
1R
0=
1%
0$
b11010 u
b10 (
1"
#1280
0"
#1285
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b11010 ?
b11010 v
1"
#1290
0"
#1295
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1300
0"
#1305
b11011 s
b11011 r
0'
1#
b0 (
1"
#1310
0"
#1315
1=
1$
0#
b11100 q
b11011 @
b11011 c
b11011 t
b1 (
1"
#1320
0"
#1325
1R
0=
1%
0$
b10 (
b11011 u
1"
#1330
0"
#1335
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11011 ?
b11011 v
b11 (
1"
#1340
0"
#1345
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1350
0"
#1355
b11100 s
b11100 r
0'
1#
b0 (
1"
#1360
0"
#1365
1=
b11100 s
1$
0#
b11100 r
b1 (
b11101 q
b11100 @
b11100 c
b11100 t
1"
#1370
0"
#1375
1R
0=
1%
0$
b11100 u
b10 (
1"
#1380
0"
#1385
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b11100 ?
b11100 v
1"
#1390
0"
#1395
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1400
0"
#1405
b11101 s
b11101 r
0'
1#
b0 (
1"
#1410
0"
#1415
1=
1$
0#
b11110 q
b11101 @
b11101 c
b11101 t
b1 (
1"
#1420
0"
#1425
1R
0=
1%
0$
b10 (
b11101 u
1"
#1430
0"
#1435
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11101 ?
b11101 v
b11 (
1"
#1440
0"
#1445
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1450
0"
#1455
b11110 s
b11110 r
0'
1#
b0 (
1"
#1460
0"
#1465
1=
b11110 s
1$
0#
b11110 r
b1 (
b11111 q
b11110 @
b11110 c
b11110 t
1"
#1470
0"
#1475
1R
0=
1%
0$
b11110 u
b10 (
1"
#1480
0"
#1485
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0L"
0G"
0B"
0="
08"
03"
0."
0)"
b1 }
b1 s"
1<
0R
1&
0%
b11 (
b11110 ?
b11110 v
1"
#1490
0"
#1495
1o"
1j"
1e"
1`"
1["
1V"
1Q"
1L"
1G"
1B"
1="
18"
13"
1."
1)"
b1111111111111111 }
b1111111111111111 s"
0<
1'
0&
b100 (
1"
#1500
0"
#1505
b11111 s
b11111 r
0'
1#
b0 (
1"
#1510
0"
