// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        casted_output_dout,
        casted_output_empty_n,
        casted_output_read,
        p_fftInData_reOrdered_din,
        p_fftInData_reOrdered_full_n,
        p_fftInData_reOrdered_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] casted_output_dout;
input   casted_output_empty_n;
output   casted_output_read;
output  [255:0] p_fftInData_reOrdered_din;
input   p_fftInData_reOrdered_full_n;
output   p_fftInData_reOrdered_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg casted_output_read;
reg p_fftInData_reOrdered_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln231_fu_441_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] fifo_has_next_sample_nbreadreq_fu_156_p3;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg   [0:0] delay_line_stall_5_load_reg_985;
reg   [0:0] delay_line_stall_5_load_reg_985_pp0_iter1_reg;
reg   [0:0] and_ln297_4_reg_1073;
reg   [0:0] fifo_has_next_sample_reg_976;
reg   [0:0] fifo_has_next_sample_reg_976_pp0_iter1_reg;
reg    ap_predicate_op112_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] control_count_V_5;
reg   [1:0] control_bits_V_5;
reg   [1:0] sample_in_read_count_V_5;
reg   [0:0] delay_line_stall_5;
reg    delayline_Array_35_ce0;
reg    delayline_Array_35_we0;
wire   [54:0] delayline_Array_35_q0;
reg    delayline_Array_47_ce0;
reg    delayline_Array_47_we0;
wire   [54:0] delayline_Array_47_q0;
reg    delayline_Array_2_ce0;
reg    delayline_Array_2_we0;
wire   [54:0] delayline_Array_2_q0;
reg    control_delayline_Array_13_ce0;
reg    control_delayline_Array_13_we0;
wire   [31:0] control_delayline_Array_13_q0;
reg    control_delayline_Array_11_ce0;
reg    control_delayline_Array_11_we0;
wire   [31:0] control_delayline_Array_11_q0;
reg    control_delayline_Array_12_ce0;
reg    control_delayline_Array_12_we0;
wire   [31:0] control_delayline_Array_12_q0;
reg    delayline_Array_24_ce0;
reg    delayline_Array_24_we0;
wire   [54:0] delayline_Array_24_q0;
reg    delayline_Array_46_ce0;
reg    delayline_Array_46_we0;
wire   [54:0] delayline_Array_46_q0;
reg    delayline_Array_5_ce0;
reg    delayline_Array_5_we0;
wire   [54:0] delayline_Array_5_q0;
reg    casted_output_blk_n;
wire    ap_block_pp0_stage0;
reg    p_fftInData_reOrdered_blk_n;
reg   [3:0] t59_reg_192;
wire   [3:0] t_fu_307_p2;
reg   [3:0] t_reg_980;
wire   [0:0] delay_line_stall_5_load_load_fu_313_p1;
wire   [26:0] temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1;
reg   [0:0] icmp_ln231_reg_1029;
reg   [0:0] icmp_ln231_reg_1029_pp0_iter1_reg;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6;
reg   [26:0] temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6;
reg   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038;
wire   [26:0] commuted_output_sample_M_real_V_0_fu_819_p1;
reg   [26:0] commuted_output_sample_M_real_V_0_reg_1043;
reg   [26:0] commuted_output_sample_M_imag_V_0_reg_1048;
wire   [26:0] commuted_output_sample_M_real_V_1_fu_861_p1;
reg   [26:0] commuted_output_sample_M_real_V_1_reg_1053;
reg   [26:0] commuted_output_sample_M_imag_V_1_reg_1058;
wire   [26:0] commuted_output_sample_M_real_V_2_fu_903_p1;
reg   [26:0] commuted_output_sample_M_real_V_2_reg_1063;
reg   [26:0] commuted_output_sample_M_imag_V_2_reg_1068;
wire   [0:0] and_ln297_4_fu_937_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [3:0] ap_phi_mux_t59_phi_fu_196_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285;
wire   [26:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296;
reg   [26:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296;
wire   [1:0] add_ln870_fu_401_p2;
wire   [1:0] add_ln870_2_fu_417_p2;
wire   [0:0] icmp_ln256_fu_423_p2;
reg    ap_block_pp0_stage0_01001;
wire   [54:0] p_03_i_fu_447_p4;
wire   [54:0] p_04_i_fu_489_p4;
wire   [54:0] p_05_i_fu_531_p4;
wire   [31:0] zext_ln66_fu_577_p1;
wire   [31:0] zext_ln66_3_fu_637_p1;
wire   [31:0] zext_ln66_4_fu_697_p1;
wire   [54:0] p_i_fu_799_p4;
wire   [54:0] p_15_i_fu_841_p4;
wire   [54:0] p_17_i_fu_883_p4;
wire   [26:0] temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1;
wire   [26:0] temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1;
wire   [26:0] temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4;
wire   [0:0] temp_tagged_output_triangle_input_valid_0_fu_619_p2;
wire   [0:0] temp_tagged_output_triangle_input_valid_0_fu_619_p3;
wire   [0:0] temp_tagged_output_triangle_input_valid_0_fu_619_p4;
wire   [1:0] trunc_ln316_fu_633_p1;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4;
wire   [0:0] temp_tagged_output_triangle_input_valid_1_fu_679_p2;
wire   [0:0] temp_tagged_output_triangle_input_valid_1_fu_679_p3;
wire   [0:0] temp_tagged_output_triangle_input_valid_1_fu_679_p4;
wire   [1:0] trunc_ln316_3_fu_693_p1;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4;
wire   [0:0] temp_tagged_output_triangle_input_valid_2_fu_739_p2;
wire   [0:0] temp_tagged_output_triangle_input_valid_2_fu_739_p3;
wire   [0:0] temp_tagged_output_triangle_input_valid_2_fu_739_p4;
wire   [1:0] trunc_ln79_fu_753_p1;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4;
wire   [0:0] temp_tagged_output_triangle_input_valid_3_fu_785_p2;
wire   [0:0] temp_tagged_output_triangle_input_valid_3_fu_785_p3;
wire   [0:0] temp_tagged_output_triangle_input_valid_3_fu_785_p4;
wire   [0:0] temp_tagged_output_triangle_input_valid_0_fu_619_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6;
wire   [0:0] temp_tagged_output_triangle_input_valid_1_fu_679_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6;
wire   [0:0] temp_tagged_output_triangle_input_valid_2_fu_739_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6;
wire   [26:0] temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6;
wire   [0:0] commuted_output_valid_0_fu_833_p3;
wire   [0:0] commuted_output_valid_1_fu_875_p3;
wire   [0:0] commuted_output_valid_2_fu_917_p3;
wire   [0:0] temp_tagged_output_triangle_input_valid_3_fu_785_p6;
wire   [0:0] and_ln297_3_fu_931_p2;
wire   [0:0] and_ln297_fu_925_p2;
wire   [250:0] tmp_fu_943_p16;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_259;
reg    ap_condition_77;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 control_count_V_5 = 2'd0;
#0 control_bits_V_5 = 2'd0;
#0 sample_in_read_count_V_5 = 2'd0;
#0 delay_line_stall_5 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_38 #(
    .DataWidth( 55 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
delayline_Array_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd2),
    .ce0(delayline_Array_35_ce0),
    .we0(delayline_Array_35_we0),
    .d0(p_03_i_fu_447_p4),
    .q0(delayline_Array_35_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_40 #(
    .DataWidth( 55 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
delayline_Array_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(delayline_Array_47_ce0),
    .we0(delayline_Array_47_we0),
    .d0(p_04_i_fu_489_p4),
    .q0(delayline_Array_47_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_18 #(
    .DataWidth( 55 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
delayline_Array_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(delayline_Array_2_ce0),
    .we0(delayline_Array_2_we0),
    .d0(p_05_i_fu_531_p4),
    .q0(delayline_Array_2_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Array_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Array_13_ce0),
    .we0(control_delayline_Array_13_we0),
    .d0(zext_ln66_fu_577_p1),
    .q0(control_delayline_Array_13_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Array_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Array_11_ce0),
    .we0(control_delayline_Array_11_we0),
    .d0(zext_ln66_3_fu_637_p1),
    .q0(control_delayline_Array_11_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s_control_delayline_Array_17 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Array_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Array_12_ce0),
    .we0(control_delayline_Array_12_we0),
    .d0(zext_ln66_4_fu_697_p1),
    .q0(control_delayline_Array_12_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_38 #(
    .DataWidth( 55 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
delayline_Array_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd2),
    .ce0(delayline_Array_24_ce0),
    .we0(delayline_Array_24_we0),
    .d0(p_i_fu_799_p4),
    .q0(delayline_Array_24_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_40 #(
    .DataWidth( 55 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
delayline_Array_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(delayline_Array_46_ce0),
    .we0(delayline_Array_46_we0),
    .d0(p_15_i_fu_841_p4),
    .q0(delayline_Array_46_q0)
);

fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s_delayline_Array_18 #(
    .DataWidth( 55 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
delayline_Array_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(delayline_Array_5_ce0),
    .we0(delayline_Array_5_we0),
    .d0(p_17_i_fu_883_p4),
    .q0(delayline_Array_5_q0)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1338(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296),
    .din1(temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1),
    .din2(temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1),
    .din3(temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1),
    .din4(control_bits_V_5),
    .dout(temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1339(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252),
    .din1(temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2),
    .din2(temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3),
    .din3(temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4),
    .din4(control_bits_V_5),
    .dout(temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6)
);

fft2DKernel_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U1340(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206),
    .din1(temp_tagged_output_triangle_input_valid_0_fu_619_p2),
    .din2(temp_tagged_output_triangle_input_valid_0_fu_619_p3),
    .din3(temp_tagged_output_triangle_input_valid_0_fu_619_p4),
    .din4(control_bits_V_5),
    .dout(temp_tagged_output_triangle_input_valid_0_fu_619_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1341(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296),
    .din1(temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1),
    .din2(temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1),
    .din3(temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1),
    .din4(trunc_ln316_fu_633_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1342(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252),
    .din1(temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2),
    .din2(temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3),
    .din3(temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4),
    .din4(trunc_ln316_fu_633_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6)
);

fft2DKernel_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U1343(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206),
    .din1(temp_tagged_output_triangle_input_valid_1_fu_679_p2),
    .din2(temp_tagged_output_triangle_input_valid_1_fu_679_p3),
    .din3(temp_tagged_output_triangle_input_valid_1_fu_679_p4),
    .din4(trunc_ln316_fu_633_p1),
    .dout(temp_tagged_output_triangle_input_valid_1_fu_679_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1344(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296),
    .din1(temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1),
    .din2(temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1),
    .din3(temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1),
    .din4(trunc_ln316_3_fu_693_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1345(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252),
    .din1(temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2),
    .din2(temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3),
    .din3(temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4),
    .din4(trunc_ln316_3_fu_693_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6)
);

fft2DKernel_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U1346(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206),
    .din1(temp_tagged_output_triangle_input_valid_2_fu_739_p2),
    .din2(temp_tagged_output_triangle_input_valid_2_fu_739_p3),
    .din3(temp_tagged_output_triangle_input_valid_2_fu_739_p4),
    .din4(trunc_ln316_3_fu_693_p1),
    .dout(temp_tagged_output_triangle_input_valid_2_fu_739_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1347(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296),
    .din1(temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1),
    .din2(temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1),
    .din3(temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1),
    .din4(trunc_ln79_fu_753_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6)
);

fft2DKernel_mux_42_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 27 ))
mux_42_27_1_1_U1348(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252),
    .din1(temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2),
    .din2(temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3),
    .din3(temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4),
    .din4(trunc_ln79_fu_753_p1),
    .dout(temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6)
);

fft2DKernel_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U1349(
    .din0(ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206),
    .din1(temp_tagged_output_triangle_input_valid_3_fu_785_p2),
    .din2(temp_tagged_output_triangle_input_valid_3_fu_785_p3),
    .din3(temp_tagged_output_triangle_input_valid_3_fu_785_p4),
    .din4(trunc_ln79_fu_753_p1),
    .dout(temp_tagged_output_triangle_input_valid_3_fu_785_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln231_reg_1029_pp0_iter1_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= {{casted_output_dout[122:96]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= {{casted_output_dout[186:160]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= {{casted_output_dout[250:224]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= {{casted_output_dout[90:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= {{casted_output_dout[154:128]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= {{casted_output_dout[218:192]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 <= ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= {{casted_output_dout[58:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= 27'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_77)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (delay_line_stall_5_load_load_fu_313_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= 1'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_1029 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t59_reg_192 <= t_reg_980;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_1029 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        t59_reg_192 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        and_ln297_4_reg_1073 <= and_ln297_4_fu_937_p2;
        commuted_output_sample_M_imag_V_0_reg_1048 <= {{delayline_Array_24_q0[53:27]}};
        commuted_output_sample_M_imag_V_1_reg_1058 <= {{delayline_Array_46_q0[53:27]}};
        commuted_output_sample_M_imag_V_2_reg_1068 <= {{delayline_Array_5_q0[53:27]}};
        commuted_output_sample_M_real_V_0_reg_1043 <= commuted_output_sample_M_real_V_0_fu_819_p1;
        commuted_output_sample_M_real_V_1_reg_1053 <= commuted_output_sample_M_real_V_1_fu_861_p1;
        commuted_output_sample_M_real_V_2_reg_1063 <= commuted_output_sample_M_real_V_2_fu_903_p1;
        temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038 <= temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p6;
        temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033 <= temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V_5 <= control_count_V_5;
        control_count_V_5 <= add_ln870_fu_401_p2;
        delay_line_stall_5 <= icmp_ln256_fu_423_p2;
        sample_in_read_count_V_5 <= add_ln870_2_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_5_load_reg_985 <= delay_line_stall_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_5_load_reg_985_pp0_iter1_reg <= delay_line_stall_5_load_reg_985;
        fifo_has_next_sample_reg_976 <= fifo_has_next_sample_nbreadreq_fu_156_p3;
        fifo_has_next_sample_reg_976_pp0_iter1_reg <= fifo_has_next_sample_reg_976;
        icmp_ln231_reg_1029 <= icmp_ln231_fu_441_p2;
        icmp_ln231_reg_1029_pp0_iter1_reg <= icmp_ln231_reg_1029;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_980 <= t_fu_307_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln231_reg_1029_pp0_iter1_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_259)) begin
        if ((icmp_ln231_reg_1029 == 1'd1)) begin
            ap_phi_mux_t59_phi_fu_196_p6 = 4'd0;
        end else if ((icmp_ln231_reg_1029 == 1'd0)) begin
            ap_phi_mux_t59_phi_fu_196_p6 = t_reg_980;
        end else begin
            ap_phi_mux_t59_phi_fu_196_p6 = t59_reg_192;
        end
    end else begin
        ap_phi_mux_t59_phi_fu_196_p6 = t59_reg_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (icmp_ln231_fu_441_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        casted_output_blk_n = casted_output_empty_n;
    end else begin
        casted_output_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        casted_output_read = 1'b1;
    end else begin
        casted_output_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_11_ce0 = 1'd1;
    end else begin
        control_delayline_Array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_11_we0 = 1'd1;
    end else begin
        control_delayline_Array_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_12_ce0 = 1'd1;
    end else begin
        control_delayline_Array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_12_we0 = 1'd1;
    end else begin
        control_delayline_Array_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_13_ce0 = 1'd1;
    end else begin
        control_delayline_Array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        control_delayline_Array_13_we0 = 1'd1;
    end else begin
        control_delayline_Array_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_24_ce0 = 1'd1;
    end else begin
        delayline_Array_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_24_we0 = 1'd1;
    end else begin
        delayline_Array_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_2_ce0 = 1'd1;
    end else begin
        delayline_Array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_2_we0 = 1'd1;
    end else begin
        delayline_Array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_35_ce0 = 1'd1;
    end else begin
        delayline_Array_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_35_we0 = 1'd1;
    end else begin
        delayline_Array_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_46_ce0 = 1'd1;
    end else begin
        delayline_Array_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_46_we0 = 1'd1;
    end else begin
        delayline_Array_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_47_ce0 = 1'd1;
    end else begin
        delayline_Array_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_47_we0 = 1'd1;
    end else begin
        delayline_Array_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_5_ce0 = 1'd1;
    end else begin
        delayline_Array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((fifo_has_next_sample_reg_976 == 1'd1) | (delay_line_stall_5_load_reg_985 == 1'd0)))) begin
        delayline_Array_5_we0 = 1'd1;
    end else begin
        delayline_Array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state4 == 1'b1))) begin
        p_fftInData_reOrdered_blk_n = p_fftInData_reOrdered_full_n;
    end else begin
        p_fftInData_reOrdered_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state4 == 1'b1))) begin
        p_fftInData_reOrdered_write = 1'b1;
    end else begin
        p_fftInData_reOrdered_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln870_2_fu_417_p2 = (sample_in_read_count_V_5 + 2'd1);

assign add_ln870_fu_401_p2 = (control_count_V_5 + 2'd1);

assign and_ln297_3_fu_931_p2 = (temp_tagged_output_triangle_input_valid_3_fu_785_p6 & commuted_output_valid_2_fu_917_p3);

assign and_ln297_4_fu_937_p2 = (and_ln297_fu_925_p2 & and_ln297_3_fu_931_p2);

assign and_ln297_fu_925_p2 = (commuted_output_valid_1_fu_875_p3 & commuted_output_valid_0_fu_833_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state4 == 1'b1) & (p_fftInData_reOrdered_full_n == 1'b0)) | ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (casted_output_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state4 == 1'b1) & (p_fftInData_reOrdered_full_n == 1'b0)) | ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (casted_output_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state4 == 1'b1) & (p_fftInData_reOrdered_full_n == 1'b0)) | ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (casted_output_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((fifo_has_next_sample_nbreadreq_fu_156_p3 == 1'd1) & (casted_output_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((ap_predicate_op112_write_state4 == 1'b1) & (p_fftInData_reOrdered_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_259 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_77 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (p_fftInData_reOrdered_blk_n & casted_output_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_0_reg_206 = 'bx;

always @ (*) begin
    ap_predicate_op112_write_state4 = (((fifo_has_next_sample_reg_976_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln297_4_reg_1073)) | ((delay_line_stall_5_load_reg_985_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln297_4_reg_1073)));
end

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign commuted_output_sample_M_real_V_0_fu_819_p1 = delayline_Array_24_q0[26:0];

assign commuted_output_sample_M_real_V_1_fu_861_p1 = delayline_Array_46_q0[26:0];

assign commuted_output_sample_M_real_V_2_fu_903_p1 = delayline_Array_5_q0[26:0];

assign commuted_output_valid_0_fu_833_p3 = delayline_Array_24_q0[32'd54];

assign commuted_output_valid_1_fu_875_p3 = delayline_Array_46_q0[32'd54];

assign commuted_output_valid_2_fu_917_p3 = delayline_Array_5_q0[32'd54];

assign delay_line_stall_5_load_load_fu_313_p1 = delay_line_stall_5;

assign fifo_has_next_sample_nbreadreq_fu_156_p3 = casted_output_empty_n;

assign icmp_ln231_fu_441_p2 = ((ap_phi_mux_t59_phi_fu_196_p6 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_423_p2 = ((sample_in_read_count_V_5 != 2'd3) ? 1'b1 : 1'b0);

assign p_03_i_fu_447_p4 = {{{ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219}}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263}};

assign p_04_i_fu_489_p4 = {{{ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230}}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274}};

assign p_05_i_fu_531_p4 = {{{ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_206}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241}}, {ap_phi_reg_pp0_iter1_temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285}};

assign p_15_i_fu_841_p4 = {{{temp_tagged_output_triangle_input_valid_1_fu_679_p6}, {temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p6}}, {temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651_p6}};

assign p_17_i_fu_883_p4 = {{{temp_tagged_output_triangle_input_valid_2_fu_739_p6}, {temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p6}}, {temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711_p6}};

assign p_fftInData_reOrdered_din = tmp_fu_943_p16;

assign p_i_fu_799_p4 = {{{temp_tagged_output_triangle_input_valid_0_fu_619_p6}, {temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p6}}, {temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591_p6}};

assign t_fu_307_p2 = (ap_phi_mux_t59_phi_fu_196_p6 + 4'd1);

assign temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317_p1 = casted_output_dout[26:0];

assign temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551_p1 = delayline_Array_2_q0[26:0];

assign temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509_p1 = delayline_Array_47_q0[26:0];

assign temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467_p1 = delayline_Array_35_q0[26:0];

assign temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p2 = {{delayline_Array_2_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p3 = {{delayline_Array_47_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605_p4 = {{delayline_Array_35_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p2 = {{delayline_Array_2_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p3 = {{delayline_Array_47_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665_p4 = {{delayline_Array_35_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p2 = {{delayline_Array_2_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p3 = {{delayline_Array_47_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725_p4 = {{delayline_Array_35_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p2 = {{delayline_Array_2_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p3 = {{delayline_Array_47_q0[53:27]}};

assign temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771_p4 = {{delayline_Array_35_q0[53:27]}};

assign temp_tagged_output_triangle_input_valid_0_fu_619_p2 = delayline_Array_2_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_0_fu_619_p3 = delayline_Array_47_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_0_fu_619_p4 = delayline_Array_35_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_1_fu_679_p2 = delayline_Array_2_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_1_fu_679_p3 = delayline_Array_47_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_1_fu_679_p4 = delayline_Array_35_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_2_fu_739_p2 = delayline_Array_2_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_2_fu_739_p3 = delayline_Array_47_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_2_fu_739_p4 = delayline_Array_35_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_3_fu_785_p2 = delayline_Array_2_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_3_fu_785_p3 = delayline_Array_47_q0[32'd54];

assign temp_tagged_output_triangle_input_valid_3_fu_785_p4 = delayline_Array_35_q0[32'd54];

assign tmp_fu_943_p16 = {{{{{{{{{{{{{{{temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038}, {5'd0}}, {temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033}}, {5'd0}}, {commuted_output_sample_M_imag_V_2_reg_1068}}, {5'd0}}, {commuted_output_sample_M_real_V_2_reg_1063}}, {5'd0}}, {commuted_output_sample_M_imag_V_1_reg_1058}}, {5'd0}}, {commuted_output_sample_M_real_V_1_reg_1053}}, {5'd0}}, {commuted_output_sample_M_imag_V_0_reg_1048}}, {5'd0}}, {commuted_output_sample_M_real_V_0_reg_1043}};

assign trunc_ln316_3_fu_693_p1 = control_delayline_Array_11_q0[1:0];

assign trunc_ln316_fu_633_p1 = control_delayline_Array_13_q0[1:0];

assign trunc_ln79_fu_753_p1 = control_delayline_Array_12_q0[1:0];

assign zext_ln66_3_fu_637_p1 = trunc_ln316_fu_633_p1;

assign zext_ln66_4_fu_697_p1 = trunc_ln316_3_fu_693_p1;

assign zext_ln66_fu_577_p1 = control_bits_V_5;

endmodule //fft2DKernel_streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1
