#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Aug 14 14:31:52 2019
# Process ID: 5496
# Current directory: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7600 C:\Users\lsneler\Desktop\Repo\JPEG_conv\exemp_proj\AxiLite3\AxiLiteZynqBRAMDemo.xpr
# Log file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/ip_repo/BRAMContrl_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/ip_repo/AXILiteToBRAMIntf_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/ip_repo/BRAMContrl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 919.074 ; gain = 192.621
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk -hwspec C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk -hwspec C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279A42FD7A
set_property PROGRAM.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
WARNING: Simulation object slot_0___ps7_0_axi_periph_M00_AXI___Read_Transactions_0 was not found in the design.
Processed interface ps7_0_axi_periph_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-14 14:39:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-14 14:39:18
Processed interface ps7_0_axi_periph_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-14 14:39:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-14 14:39:49
Processed interface ps7_0_axi_periph_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-14 14:41:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-14 14:41:08
Processed interface ps7_0_axi_periph_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-14 14:41:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-14 14:42:02
Processed interface ps7_0_axi_periph_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:user:AXILiteToBRAMIntf:1.0 - AXILiteToBRAMIntf_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.875 ; gain = 65.570
save_wave_config {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 14:43:26 2019...
