{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704213233809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704213233814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 23:33:53 2024 " "Processing started: Tue Jan 02 23:33:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704213233814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213233814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213233814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704213234384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704213234385 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.sv(21) " "Verilog HDL information at ram.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704213243234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704213243237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704213243317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ram.sv(51) " "Verilog HDL assignment warning at ram.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704213243323 "|ram"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram.sv(58) " "Verilog HDL or VHDL warning at the ram.sv(58): index expression is not wide enough to address all of the elements in the array" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 58 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1704213243324 "|ram"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram.sv(61) " "Verilog HDL or VHDL warning at the ram.sv(61): index expression is not wide enough to address all of the elements in the array" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1704213243324 "|ram"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram.sv(67) " "Verilog HDL or VHDL warning at the ram.sv(67): index expression is not wide enough to address all of the elements in the array" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 67 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1704213243325 "|ram"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram.sv(71) " "Verilog HDL or VHDL warning at the ram.sv(71): index expression is not wide enough to address all of the elements in the array" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 71 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1704213243325 "|ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ram.sv(75) " "Verilog HDL assignment warning at ram.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704213243325 "|ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_data ram.sv(54) " "Verilog HDL Always Construct warning at ram.sv(54): inferring latch(es) for variable \"r_data\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704213243325 "|ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_exception_counter_internal ram.sv(54) " "Verilog HDL Always Construct warning at ram.sv(54): inferring latch(es) for variable \"rd_exception_counter_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704213243325 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[0\] ram.sv(54) " "Inferred latch for \"r_data\[0\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243331 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[1\] ram.sv(54) " "Inferred latch for \"r_data\[1\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243331 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[2\] ram.sv(54) " "Inferred latch for \"r_data\[2\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243331 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[3\] ram.sv(54) " "Inferred latch for \"r_data\[3\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[4\] ram.sv(54) " "Inferred latch for \"r_data\[4\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[5\] ram.sv(54) " "Inferred latch for \"r_data\[5\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[6\] ram.sv(54) " "Inferred latch for \"r_data\[6\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[7\] ram.sv(54) " "Inferred latch for \"r_data\[7\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[8\] ram.sv(54) " "Inferred latch for \"r_data\[8\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[9\] ram.sv(54) " "Inferred latch for \"r_data\[9\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[10\] ram.sv(54) " "Inferred latch for \"r_data\[10\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[11\] ram.sv(54) " "Inferred latch for \"r_data\[11\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[12\] ram.sv(54) " "Inferred latch for \"r_data\[12\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[13\] ram.sv(54) " "Inferred latch for \"r_data\[13\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[14\] ram.sv(54) " "Inferred latch for \"r_data\[14\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[15\] ram.sv(54) " "Inferred latch for \"r_data\[15\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[16\] ram.sv(54) " "Inferred latch for \"r_data\[16\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[17\] ram.sv(54) " "Inferred latch for \"r_data\[17\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[18\] ram.sv(54) " "Inferred latch for \"r_data\[18\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243332 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[19\] ram.sv(54) " "Inferred latch for \"r_data\[19\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[20\] ram.sv(54) " "Inferred latch for \"r_data\[20\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[21\] ram.sv(54) " "Inferred latch for \"r_data\[21\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[22\] ram.sv(54) " "Inferred latch for \"r_data\[22\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[23\] ram.sv(54) " "Inferred latch for \"r_data\[23\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[24\] ram.sv(54) " "Inferred latch for \"r_data\[24\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[25\] ram.sv(54) " "Inferred latch for \"r_data\[25\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[26\] ram.sv(54) " "Inferred latch for \"r_data\[26\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[27\] ram.sv(54) " "Inferred latch for \"r_data\[27\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[28\] ram.sv(54) " "Inferred latch for \"r_data\[28\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[29\] ram.sv(54) " "Inferred latch for \"r_data\[29\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[30\] ram.sv(54) " "Inferred latch for \"r_data\[30\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_data\[31\] ram.sv(54) " "Inferred latch for \"r_data\[31\]\" at ram.sv(54)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[0\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[0\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[1\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[1\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[2\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[2\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[3\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[3\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243333 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[4\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[4\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243334 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[5\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[5\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243334 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[6\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[6\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243334 "|ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_exception_counter_internal\[7\] ram.sv(74) " "Inferred latch for \"rd_exception_counter_internal\[7\]\" at ram.sv(74)" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213243334 "|ram"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[0\]\$latch " "Latch r_data\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244113 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[1\]\$latch " "Latch r_data\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244113 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[2\]\$latch " "Latch r_data\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244113 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[3\]\$latch " "Latch r_data\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244113 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[4\]\$latch " "Latch r_data\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244113 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[5\]\$latch " "Latch r_data\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[6\]\$latch " "Latch r_data\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[1\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[7\]\$latch " "Latch r_data\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[8\]\$latch " "Latch r_data\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[9\]\$latch " "Latch r_data\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[10\]\$latch " "Latch r_data\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[11\]\$latch " "Latch r_data\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[12\]\$latch " "Latch r_data\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[13\]\$latch " "Latch r_data\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[14\]\$latch " "Latch r_data\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[15\]\$latch " "Latch r_data\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[16\]\$latch " "Latch r_data\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[17\]\$latch " "Latch r_data\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[18\]\$latch " "Latch r_data\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[19\]\$latch " "Latch r_data\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[20\]\$latch " "Latch r_data\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[21\]\$latch " "Latch r_data\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244114 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[22\]\$latch " "Latch r_data\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[23\]\$latch " "Latch r_data\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[24\]\$latch " "Latch r_data\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[25\]\$latch " "Latch r_data\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[26\]\$latch " "Latch r_data\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[27\]\$latch " "Latch r_data\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[28\]\$latch " "Latch r_data\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[29\]\$latch " "Latch r_data\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[30\]\$latch " "Latch r_data\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_data\[31\]\$latch " "Latch r_data\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704213244115 ""}  } { { "ram.sv" "" { Text "C:/intelFPGA_lite/18.1/ticklab/ram.sv" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704213244115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704213244312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ticklab/output_files/ram.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ticklab/output_files/ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213244655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704213244797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704213244797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704213244896 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704213244896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704213244896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704213244896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704213244910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 23:34:04 2024 " "Processing ended: Tue Jan 02 23:34:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704213244910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704213244910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704213244910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704213244910 ""}
