Partition Merge report for Multicycle-IITB-RISC
Mon Nov  5 16:40:51 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Mon Nov  5 16:40:51 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Multicycle-IITB-RISC                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,779                                       ;
;     Total combinational functions  ; 2,386                                       ;
;     Dedicated logic registers      ; 3,192                                       ;
; Total registers                    ; 3192                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 17,024                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                        ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                  ; Details ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; clk                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                ; N/A     ;
; clk                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                ; N/A     ;
; clk_50                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                                             ; N/A     ;
; datapath:dat_path|alu_zero                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|Equal0~12             ; N/A     ;
; datapath:dat_path|alu_zero                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|Equal0~12             ; N/A     ;
; datapath:dat_path|carry                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|carry                 ; N/A     ;
; datapath:dat_path|carry                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|carry                 ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r0|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r1|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r2|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r3|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r4|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[0]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[10]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[11]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[12]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[13]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[14]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[15]   ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[1]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[2]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[3]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[4]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[5]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[6]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[7]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[8]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[9]    ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:r5|q[9]    ; N/A     ;
; datapath:dat_path|zero                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|zero                  ; N/A     ;
; datapath:dat_path|zero                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|alu:AritLU|zero                  ; N/A     ;
; reset                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                              ; N/A     ;
; reset                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                              ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[0]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[0]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[0]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[0]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[10]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[10]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[10]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[10]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[11]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[11]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[11]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[11]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[12]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[12]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[12]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[12]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[13]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[13]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[13]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[13]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[14]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[14]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[14]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[14]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[15]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[15]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[15]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[15]            ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[1]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[1]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[1]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[1]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[2]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[2]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[2]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[2]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[3]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[3]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[3]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[3]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[4]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[4]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[4]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[4]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[5]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[5]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[5]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[5]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[6]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[6]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[6]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[6]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[7]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[7]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[7]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[7]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[8]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[8]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[8]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[8]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[9]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[9]             ; N/A     ;
; datapath:dat_path|reg_16bit:IntsR|q[9]                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_16bit:IntsR|q[9]             ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[0]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[0]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[0]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[10]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[10] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[10]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[10] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[11]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[11] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[11]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[11] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[12]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[12] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[12]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[12] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[13]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[13] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[13]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[13] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[14]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[14] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[14]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[14] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[15]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[15] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[15]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[15] ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[1]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[1]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[1]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[2]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[2]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[2]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[3]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[3]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[3]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[3]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[4]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[4]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[4]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[4]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[5]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[5]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[5]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[5]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[6]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[6]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[6]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[6]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[7]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[7]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[7]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[7]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[8]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[8]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[8]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[8]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[9]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[9]  ; N/A     ;
; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[9]     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; datapath:dat_path|reg_file:RF|reg_16bit:reg7|q[9]  ; N/A     ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 2469  ; 151              ; 2160                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 1520  ; 125              ; 741                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 1115  ; 52               ; 425                            ; 0                              ;
;     -- 3 input functions                    ; 132   ; 33               ; 215                            ; 0                              ;
;     -- <=2 input functions                  ; 273   ; 40               ; 101                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 1490  ; 117              ; 672                            ; 0                              ;
;     -- arithmetic mode                      ; 30    ; 8                ; 69                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1231  ; 90               ; 1871                           ; 0                              ;
;     -- Dedicated logic registers            ; 1231  ; 90               ; 1871                           ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 3     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 0     ; 0                ; 17024                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 1     ; 133              ; 2712                           ; 0                              ;
;     -- Registered Input Connections         ; 0     ; 101              ; 2161                           ; 0                              ;
;     -- Output Connections                   ; 2530  ; 282              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 260   ; 282              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 11714 ; 957              ; 10306                          ; 0                              ;
;     -- Registered Connections               ; 2188  ; 727              ; 7836                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 122              ; 2409                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 122   ; 20               ; 273                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 2409  ; 273              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 6     ; 45               ; 467                            ; 0                              ;
;     -- Output Ports                         ; 100   ; 62               ; 281                            ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 272                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 267                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 13                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 19                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 136                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 150                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 269                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; Name                                          ; Partition                      ; Type          ; Location ; Status      ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; altera_reserved_tck                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdi                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdo                           ; Top                            ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                    ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output             ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tms                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; clk                                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- clk                                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; clk_50                                        ; Top                            ; Input Port    ; n/a      ;             ;
;     -- clk_50                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk_50~input                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;     -- sld_signaltap:auto_signaltap_0|acq_clk ; sld_signaltap:auto_signaltap_0 ; Input Port    ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r0_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r1_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r2_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r3_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r4_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_0_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_10_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_11_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_12_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_13_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_14_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_15_~reg0          ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_1_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_2_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_3_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_4_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_5_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_6_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_7_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_8_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_RF_r5_q_9_~reg0           ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_alu_zero                  ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_carry                     ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; pre_syn.bp.dat_path_zero                      ; Top                            ; Output Port   ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; reset                                         ; Top                            ; Input Port    ; n/a      ;             ;
;     -- reset                                  ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- reset~input                            ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+


+------------------------------------------------------------+
; Partition Merge Resource Usage Summary                     ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 4,779        ;
;                                             ;              ;
; Total combinational functions               ; 2386         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 1592         ;
;     -- 3 input functions                    ; 380          ;
;     -- <=2 input functions                  ; 414          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 2279         ;
;     -- arithmetic mode                      ; 107          ;
;                                             ;              ;
; Total registers                             ; 3192         ;
;     -- Dedicated logic registers            ; 3192         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 3            ;
; Total memory bits                           ; 17024        ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 1297         ;
; Total fan-out                               ; 20017        ;
; Average fan-out                             ; 3.50         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 133          ; 128          ; 133          ; 17024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov  5 16:40:49 2018
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 299 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 4982 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4841 logic cells
    Info (21064): Implemented 133 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1455 megabytes
    Info: Processing ended: Mon Nov  5 16:40:51 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


