// Generated by CIRCT unknown git version
module aibcr3_2to4dec(	// file.cleaned.mlir:2:3
  inout        vccl,	// file.cleaned.mlir:2:35
               vssl,	// file.cleaned.mlir:2:53
  input        enable,	// file.cleaned.mlir:2:68
  input  [1:0] nsel_in,	// file.cleaned.mlir:2:85
               psel_in,	// file.cleaned.mlir:2:103
  output       nsel_out0b,	// file.cleaned.mlir:2:122
               nsel_out1b,	// file.cleaned.mlir:2:143
               nsel_out2b,	// file.cleaned.mlir:2:164
               nsel_out3b,	// file.cleaned.mlir:2:185
               psel_out0,	// file.cleaned.mlir:2:206
               psel_out1,	// file.cleaned.mlir:2:226
               psel_out2,	// file.cleaned.mlir:2:246
               psel_out3	// file.cleaned.mlir:2:266
);

  wire _GEN;	// file.cleaned.mlir:19:11
  wire _GEN_0 = nsel_in[1] & enable;	// file.cleaned.mlir:4:10, :5:10
  wire _GEN_1 = enable & nsel_in[0];	// file.cleaned.mlir:7:10, :8:10
  wire _GEN_2 = enable & psel_in[0];	// file.cleaned.mlir:11:10, :12:10
  assign _GEN = psel_in[1] & enable;	// file.cleaned.mlir:13:10, :19:11
  assign nsel_out0b = ~enable;	// file.cleaned.mlir:15:11, :20:5
  assign nsel_out1b = ~(_GEN_1 | _GEN_0);	// file.cleaned.mlir:5:10, :8:10, :17:11, :18:11, :20:5
  assign nsel_out2b = ~_GEN_0;	// file.cleaned.mlir:5:10, :6:10, :20:5
  assign nsel_out3b = ~(_GEN_1 & nsel_in[1]);	// file.cleaned.mlir:4:10, :8:10, :9:10, :10:10, :20:5
  assign psel_out0 = enable;	// file.cleaned.mlir:20:5
  assign psel_out1 = _GEN_2 | _GEN;	// file.cleaned.mlir:12:10, :16:11, :19:11, :20:5
  assign psel_out2 = _GEN;	// file.cleaned.mlir:19:11, :20:5
  assign psel_out3 = _GEN_2 & psel_in[1];	// file.cleaned.mlir:12:10, :13:10, :14:11, :20:5
endmodule

