#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r0: HSEM_R0,
    #[doc = "0x04 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r1: HSEM_R1,
    #[doc = "0x08 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r2: HSEM_R2,
    #[doc = "0x0c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r3: HSEM_R3,
    #[doc = "0x10 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r4: HSEM_R4,
    #[doc = "0x14 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r5: HSEM_R5,
    #[doc = "0x18 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r6: HSEM_R6,
    #[doc = "0x1c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r7: HSEM_R7,
    #[doc = "0x20 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r8: HSEM_R8,
    #[doc = "0x24 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r9: HSEM_R9,
    #[doc = "0x28 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r10: HSEM_R10,
    #[doc = "0x2c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r11: HSEM_R11,
    #[doc = "0x30 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r12: HSEM_R12,
    #[doc = "0x34 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r13: HSEM_R13,
    #[doc = "0x38 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r14: HSEM_R14,
    #[doc = "0x3c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r15: HSEM_R15,
    #[doc = "0x40 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r16: HSEM_R16,
    #[doc = "0x44 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r17: HSEM_R17,
    #[doc = "0x48 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r18: HSEM_R18,
    #[doc = "0x4c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r19: HSEM_R19,
    #[doc = "0x50 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r20: HSEM_R20,
    #[doc = "0x54 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r21: HSEM_R21,
    #[doc = "0x58 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r22: HSEM_R22,
    #[doc = "0x5c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r23: HSEM_R23,
    #[doc = "0x60 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r24: HSEM_R24,
    #[doc = "0x64 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r25: HSEM_R25,
    #[doc = "0x68 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r26: HSEM_R26,
    #[doc = "0x6c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r27: HSEM_R27,
    #[doc = "0x70 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r28: HSEM_R28,
    #[doc = "0x74 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r29: HSEM_R29,
    #[doc = "0x78 - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r30: HSEM_R30,
    #[doc = "0x7c - The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_r31: HSEM_R31,
    #[doc = "0x80 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr0: HSEM_RLR0,
    #[doc = "0x84 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr1: HSEM_RLR1,
    #[doc = "0x88 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr2: HSEM_RLR2,
    #[doc = "0x8c - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr3: HSEM_RLR3,
    #[doc = "0x90 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr4: HSEM_RLR4,
    #[doc = "0x94 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr5: HSEM_RLR5,
    #[doc = "0x98 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr6: HSEM_RLR6,
    #[doc = "0x9c - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr7: HSEM_RLR7,
    #[doc = "0xa0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr8: HSEM_RLR8,
    #[doc = "0xa4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr9: HSEM_RLR9,
    #[doc = "0xa8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr10: HSEM_RLR10,
    #[doc = "0xac - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr11: HSEM_RLR11,
    #[doc = "0xb0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr12: HSEM_RLR12,
    #[doc = "0xb4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr13: HSEM_RLR13,
    #[doc = "0xb8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr14: HSEM_RLR14,
    #[doc = "0xbc - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr15: HSEM_RLR15,
    #[doc = "0xc0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr16: HSEM_RLR16,
    #[doc = "0xc4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr17: HSEM_RLR17,
    #[doc = "0xc8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr18: HSEM_RLR18,
    #[doc = "0xcc - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr19: HSEM_RLR19,
    #[doc = "0xd0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr20: HSEM_RLR20,
    #[doc = "0xd4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr21: HSEM_RLR21,
    #[doc = "0xd8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr22: HSEM_RLR22,
    #[doc = "0xdc - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr23: HSEM_RLR23,
    #[doc = "0xe0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr24: HSEM_RLR24,
    #[doc = "0xe4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr25: HSEM_RLR25,
    #[doc = "0xe8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr26: HSEM_RLR26,
    #[doc = "0xec - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr27: HSEM_RLR27,
    #[doc = "0xf0 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr28: HSEM_RLR28,
    #[doc = "0xf4 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr29: HSEM_RLR29,
    #[doc = "0xf8 - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr30: HSEM_RLR30,
    #[doc = "0xfc - Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_rlr31: HSEM_RLR31,
    #[doc = "0x100 - HSEM i1terrupt enable register"]
    pub hsem_c1ier: HSEM_C1IER,
    #[doc = "0x104 - HSEM i1terrupt clear register"]
    pub hsem_c1icr: HSEM_C1ICR,
    #[doc = "0x108 - HSEM i1terrupt status register"]
    pub hsem_c1isr: HSEM_C1ISR,
    #[doc = "0x10c - HSEM i1terrupt status register"]
    pub hsem_c1misr: HSEM_C1MISR,
    #[doc = "0x110 - HSEM i2terrupt enable register"]
    pub hsem_c2ier: HSEM_C2IER,
    #[doc = "0x114 - HSEM i2terrupt clear register"]
    pub hsem_c2icr: HSEM_C2ICR,
    #[doc = "0x118 - HSEM i2terrupt status register"]
    pub hsem_c2isr: HSEM_C2ISR,
    #[doc = "0x11c - HSEM i2terrupt status register"]
    pub hsem_c2misr: HSEM_C2MISR,
    _reserved72: [u8; 32usize],
    #[doc = "0x140 - Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
    pub hsem_cr: HSEM_CR,
    #[doc = "0x144 - HSEM interrupt clear register"]
    pub hsem_keyr: HSEM_KEYR,
    _reserved74: [u8; 676usize],
    #[doc = "0x3ec - HSEM hardware configuration register 2"]
    pub hsem_hwcfgr2: HSEM_HWCFGR2,
    #[doc = "0x3f0 - HSEM hardware configuration register 1"]
    pub hsem_hwcfgr1: HSEM_HWCFGR1,
    #[doc = "0x3f4 - HSEM IP version register"]
    pub hsem_verr: HSEM_VERR,
    #[doc = "0x3f8 - HSEM IP identification register"]
    pub hsem_ipidr: HSEM_IPIDR,
    #[doc = "0x3fc - HSEM size identification register"]
    pub hsem_sidr: HSEM_SIDR,
}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r0](hsem_r0) module"]
pub type HSEM_R0 = crate::Reg<u32, _HSEM_R0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R0;
#[doc = "`read()` method returns [hsem_r0::R](hsem_r0::R) reader structure"]
impl crate::Readable for HSEM_R0 {}
#[doc = "`write(|w| ..)` method takes [hsem_r0::W](hsem_r0::W) writer structure"]
impl crate::Writable for HSEM_R0 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r0;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r1](hsem_r1) module"]
pub type HSEM_R1 = crate::Reg<u32, _HSEM_R1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R1;
#[doc = "`read()` method returns [hsem_r1::R](hsem_r1::R) reader structure"]
impl crate::Readable for HSEM_R1 {}
#[doc = "`write(|w| ..)` method takes [hsem_r1::W](hsem_r1::W) writer structure"]
impl crate::Writable for HSEM_R1 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r1;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r2](hsem_r2) module"]
pub type HSEM_R2 = crate::Reg<u32, _HSEM_R2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R2;
#[doc = "`read()` method returns [hsem_r2::R](hsem_r2::R) reader structure"]
impl crate::Readable for HSEM_R2 {}
#[doc = "`write(|w| ..)` method takes [hsem_r2::W](hsem_r2::W) writer structure"]
impl crate::Writable for HSEM_R2 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r2;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r3](hsem_r3) module"]
pub type HSEM_R3 = crate::Reg<u32, _HSEM_R3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R3;
#[doc = "`read()` method returns [hsem_r3::R](hsem_r3::R) reader structure"]
impl crate::Readable for HSEM_R3 {}
#[doc = "`write(|w| ..)` method takes [hsem_r3::W](hsem_r3::W) writer structure"]
impl crate::Writable for HSEM_R3 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r3;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r4](hsem_r4) module"]
pub type HSEM_R4 = crate::Reg<u32, _HSEM_R4>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R4;
#[doc = "`read()` method returns [hsem_r4::R](hsem_r4::R) reader structure"]
impl crate::Readable for HSEM_R4 {}
#[doc = "`write(|w| ..)` method takes [hsem_r4::W](hsem_r4::W) writer structure"]
impl crate::Writable for HSEM_R4 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r4;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r5](hsem_r5) module"]
pub type HSEM_R5 = crate::Reg<u32, _HSEM_R5>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R5;
#[doc = "`read()` method returns [hsem_r5::R](hsem_r5::R) reader structure"]
impl crate::Readable for HSEM_R5 {}
#[doc = "`write(|w| ..)` method takes [hsem_r5::W](hsem_r5::W) writer structure"]
impl crate::Writable for HSEM_R5 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r5;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r6](hsem_r6) module"]
pub type HSEM_R6 = crate::Reg<u32, _HSEM_R6>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R6;
#[doc = "`read()` method returns [hsem_r6::R](hsem_r6::R) reader structure"]
impl crate::Readable for HSEM_R6 {}
#[doc = "`write(|w| ..)` method takes [hsem_r6::W](hsem_r6::W) writer structure"]
impl crate::Writable for HSEM_R6 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r6;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r7](hsem_r7) module"]
pub type HSEM_R7 = crate::Reg<u32, _HSEM_R7>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R7;
#[doc = "`read()` method returns [hsem_r7::R](hsem_r7::R) reader structure"]
impl crate::Readable for HSEM_R7 {}
#[doc = "`write(|w| ..)` method takes [hsem_r7::W](hsem_r7::W) writer structure"]
impl crate::Writable for HSEM_R7 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r7;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r8](hsem_r8) module"]
pub type HSEM_R8 = crate::Reg<u32, _HSEM_R8>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R8;
#[doc = "`read()` method returns [hsem_r8::R](hsem_r8::R) reader structure"]
impl crate::Readable for HSEM_R8 {}
#[doc = "`write(|w| ..)` method takes [hsem_r8::W](hsem_r8::W) writer structure"]
impl crate::Writable for HSEM_R8 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r8;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r9](hsem_r9) module"]
pub type HSEM_R9 = crate::Reg<u32, _HSEM_R9>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R9;
#[doc = "`read()` method returns [hsem_r9::R](hsem_r9::R) reader structure"]
impl crate::Readable for HSEM_R9 {}
#[doc = "`write(|w| ..)` method takes [hsem_r9::W](hsem_r9::W) writer structure"]
impl crate::Writable for HSEM_R9 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r9;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r10](hsem_r10) module"]
pub type HSEM_R10 = crate::Reg<u32, _HSEM_R10>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R10;
#[doc = "`read()` method returns [hsem_r10::R](hsem_r10::R) reader structure"]
impl crate::Readable for HSEM_R10 {}
#[doc = "`write(|w| ..)` method takes [hsem_r10::W](hsem_r10::W) writer structure"]
impl crate::Writable for HSEM_R10 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r10;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r11](hsem_r11) module"]
pub type HSEM_R11 = crate::Reg<u32, _HSEM_R11>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R11;
#[doc = "`read()` method returns [hsem_r11::R](hsem_r11::R) reader structure"]
impl crate::Readable for HSEM_R11 {}
#[doc = "`write(|w| ..)` method takes [hsem_r11::W](hsem_r11::W) writer structure"]
impl crate::Writable for HSEM_R11 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r11;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r12](hsem_r12) module"]
pub type HSEM_R12 = crate::Reg<u32, _HSEM_R12>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R12;
#[doc = "`read()` method returns [hsem_r12::R](hsem_r12::R) reader structure"]
impl crate::Readable for HSEM_R12 {}
#[doc = "`write(|w| ..)` method takes [hsem_r12::W](hsem_r12::W) writer structure"]
impl crate::Writable for HSEM_R12 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r12;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r13](hsem_r13) module"]
pub type HSEM_R13 = crate::Reg<u32, _HSEM_R13>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R13;
#[doc = "`read()` method returns [hsem_r13::R](hsem_r13::R) reader structure"]
impl crate::Readable for HSEM_R13 {}
#[doc = "`write(|w| ..)` method takes [hsem_r13::W](hsem_r13::W) writer structure"]
impl crate::Writable for HSEM_R13 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r13;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r14](hsem_r14) module"]
pub type HSEM_R14 = crate::Reg<u32, _HSEM_R14>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R14;
#[doc = "`read()` method returns [hsem_r14::R](hsem_r14::R) reader structure"]
impl crate::Readable for HSEM_R14 {}
#[doc = "`write(|w| ..)` method takes [hsem_r14::W](hsem_r14::W) writer structure"]
impl crate::Writable for HSEM_R14 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r14;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r15](hsem_r15) module"]
pub type HSEM_R15 = crate::Reg<u32, _HSEM_R15>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R15;
#[doc = "`read()` method returns [hsem_r15::R](hsem_r15::R) reader structure"]
impl crate::Readable for HSEM_R15 {}
#[doc = "`write(|w| ..)` method takes [hsem_r15::W](hsem_r15::W) writer structure"]
impl crate::Writable for HSEM_R15 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r15;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r16](hsem_r16) module"]
pub type HSEM_R16 = crate::Reg<u32, _HSEM_R16>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R16;
#[doc = "`read()` method returns [hsem_r16::R](hsem_r16::R) reader structure"]
impl crate::Readable for HSEM_R16 {}
#[doc = "`write(|w| ..)` method takes [hsem_r16::W](hsem_r16::W) writer structure"]
impl crate::Writable for HSEM_R16 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r16;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r17](hsem_r17) module"]
pub type HSEM_R17 = crate::Reg<u32, _HSEM_R17>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R17;
#[doc = "`read()` method returns [hsem_r17::R](hsem_r17::R) reader structure"]
impl crate::Readable for HSEM_R17 {}
#[doc = "`write(|w| ..)` method takes [hsem_r17::W](hsem_r17::W) writer structure"]
impl crate::Writable for HSEM_R17 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r17;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r18](hsem_r18) module"]
pub type HSEM_R18 = crate::Reg<u32, _HSEM_R18>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R18;
#[doc = "`read()` method returns [hsem_r18::R](hsem_r18::R) reader structure"]
impl crate::Readable for HSEM_R18 {}
#[doc = "`write(|w| ..)` method takes [hsem_r18::W](hsem_r18::W) writer structure"]
impl crate::Writable for HSEM_R18 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r18;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r19](hsem_r19) module"]
pub type HSEM_R19 = crate::Reg<u32, _HSEM_R19>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R19;
#[doc = "`read()` method returns [hsem_r19::R](hsem_r19::R) reader structure"]
impl crate::Readable for HSEM_R19 {}
#[doc = "`write(|w| ..)` method takes [hsem_r19::W](hsem_r19::W) writer structure"]
impl crate::Writable for HSEM_R19 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r19;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r20](hsem_r20) module"]
pub type HSEM_R20 = crate::Reg<u32, _HSEM_R20>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R20;
#[doc = "`read()` method returns [hsem_r20::R](hsem_r20::R) reader structure"]
impl crate::Readable for HSEM_R20 {}
#[doc = "`write(|w| ..)` method takes [hsem_r20::W](hsem_r20::W) writer structure"]
impl crate::Writable for HSEM_R20 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r20;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r21](hsem_r21) module"]
pub type HSEM_R21 = crate::Reg<u32, _HSEM_R21>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R21;
#[doc = "`read()` method returns [hsem_r21::R](hsem_r21::R) reader structure"]
impl crate::Readable for HSEM_R21 {}
#[doc = "`write(|w| ..)` method takes [hsem_r21::W](hsem_r21::W) writer structure"]
impl crate::Writable for HSEM_R21 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r21;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r22](hsem_r22) module"]
pub type HSEM_R22 = crate::Reg<u32, _HSEM_R22>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R22;
#[doc = "`read()` method returns [hsem_r22::R](hsem_r22::R) reader structure"]
impl crate::Readable for HSEM_R22 {}
#[doc = "`write(|w| ..)` method takes [hsem_r22::W](hsem_r22::W) writer structure"]
impl crate::Writable for HSEM_R22 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r22;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r23](hsem_r23) module"]
pub type HSEM_R23 = crate::Reg<u32, _HSEM_R23>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R23;
#[doc = "`read()` method returns [hsem_r23::R](hsem_r23::R) reader structure"]
impl crate::Readable for HSEM_R23 {}
#[doc = "`write(|w| ..)` method takes [hsem_r23::W](hsem_r23::W) writer structure"]
impl crate::Writable for HSEM_R23 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r23;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r24](hsem_r24) module"]
pub type HSEM_R24 = crate::Reg<u32, _HSEM_R24>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R24;
#[doc = "`read()` method returns [hsem_r24::R](hsem_r24::R) reader structure"]
impl crate::Readable for HSEM_R24 {}
#[doc = "`write(|w| ..)` method takes [hsem_r24::W](hsem_r24::W) writer structure"]
impl crate::Writable for HSEM_R24 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r24;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r25](hsem_r25) module"]
pub type HSEM_R25 = crate::Reg<u32, _HSEM_R25>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R25;
#[doc = "`read()` method returns [hsem_r25::R](hsem_r25::R) reader structure"]
impl crate::Readable for HSEM_R25 {}
#[doc = "`write(|w| ..)` method takes [hsem_r25::W](hsem_r25::W) writer structure"]
impl crate::Writable for HSEM_R25 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r25;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r26](hsem_r26) module"]
pub type HSEM_R26 = crate::Reg<u32, _HSEM_R26>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R26;
#[doc = "`read()` method returns [hsem_r26::R](hsem_r26::R) reader structure"]
impl crate::Readable for HSEM_R26 {}
#[doc = "`write(|w| ..)` method takes [hsem_r26::W](hsem_r26::W) writer structure"]
impl crate::Writable for HSEM_R26 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r26;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r27](hsem_r27) module"]
pub type HSEM_R27 = crate::Reg<u32, _HSEM_R27>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R27;
#[doc = "`read()` method returns [hsem_r27::R](hsem_r27::R) reader structure"]
impl crate::Readable for HSEM_R27 {}
#[doc = "`write(|w| ..)` method takes [hsem_r27::W](hsem_r27::W) writer structure"]
impl crate::Writable for HSEM_R27 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r27;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r28](hsem_r28) module"]
pub type HSEM_R28 = crate::Reg<u32, _HSEM_R28>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R28;
#[doc = "`read()` method returns [hsem_r28::R](hsem_r28::R) reader structure"]
impl crate::Readable for HSEM_R28 {}
#[doc = "`write(|w| ..)` method takes [hsem_r28::W](hsem_r28::W) writer structure"]
impl crate::Writable for HSEM_R28 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r28;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r29](hsem_r29) module"]
pub type HSEM_R29 = crate::Reg<u32, _HSEM_R29>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R29;
#[doc = "`read()` method returns [hsem_r29::R](hsem_r29::R) reader structure"]
impl crate::Readable for HSEM_R29 {}
#[doc = "`write(|w| ..)` method takes [hsem_r29::W](hsem_r29::W) writer structure"]
impl crate::Writable for HSEM_R29 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r29;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r30](hsem_r30) module"]
pub type HSEM_R30 = crate::Reg<u32, _HSEM_R30>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R30;
#[doc = "`read()` method returns [hsem_r30::R](hsem_r30::R) reader structure"]
impl crate::Readable for HSEM_R30 {}
#[doc = "`write(|w| ..)` method takes [hsem_r30::W](hsem_r30::W) writer structure"]
impl crate::Writable for HSEM_R30 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r30;
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_r31](hsem_r31) module"]
pub type HSEM_R31 = crate::Reg<u32, _HSEM_R31>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_R31;
#[doc = "`read()` method returns [hsem_r31::R](hsem_r31::R) reader structure"]
impl crate::Readable for HSEM_R31 {}
#[doc = "`write(|w| ..)` method takes [hsem_r31::W](hsem_r31::W) writer structure"]
impl crate::Writable for HSEM_R31 {}
#[doc = "The HSEM_Rx shall be used to perform a 2-step Write lock and Read back. Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_r31;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr0](hsem_rlr0) module"]
pub type HSEM_RLR0 = crate::Reg<u32, _HSEM_RLR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR0;
#[doc = "`read()` method returns [hsem_rlr0::R](hsem_rlr0::R) reader structure"]
impl crate::Readable for HSEM_RLR0 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr0;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr1](hsem_rlr1) module"]
pub type HSEM_RLR1 = crate::Reg<u32, _HSEM_RLR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR1;
#[doc = "`read()` method returns [hsem_rlr1::R](hsem_rlr1::R) reader structure"]
impl crate::Readable for HSEM_RLR1 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr1;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr2](hsem_rlr2) module"]
pub type HSEM_RLR2 = crate::Reg<u32, _HSEM_RLR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR2;
#[doc = "`read()` method returns [hsem_rlr2::R](hsem_rlr2::R) reader structure"]
impl crate::Readable for HSEM_RLR2 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr2;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr3](hsem_rlr3) module"]
pub type HSEM_RLR3 = crate::Reg<u32, _HSEM_RLR3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR3;
#[doc = "`read()` method returns [hsem_rlr3::R](hsem_rlr3::R) reader structure"]
impl crate::Readable for HSEM_RLR3 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr3;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr4](hsem_rlr4) module"]
pub type HSEM_RLR4 = crate::Reg<u32, _HSEM_RLR4>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR4;
#[doc = "`read()` method returns [hsem_rlr4::R](hsem_rlr4::R) reader structure"]
impl crate::Readable for HSEM_RLR4 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr4;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr5](hsem_rlr5) module"]
pub type HSEM_RLR5 = crate::Reg<u32, _HSEM_RLR5>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR5;
#[doc = "`read()` method returns [hsem_rlr5::R](hsem_rlr5::R) reader structure"]
impl crate::Readable for HSEM_RLR5 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr5;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr6](hsem_rlr6) module"]
pub type HSEM_RLR6 = crate::Reg<u32, _HSEM_RLR6>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR6;
#[doc = "`read()` method returns [hsem_rlr6::R](hsem_rlr6::R) reader structure"]
impl crate::Readable for HSEM_RLR6 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr6;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr7](hsem_rlr7) module"]
pub type HSEM_RLR7 = crate::Reg<u32, _HSEM_RLR7>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR7;
#[doc = "`read()` method returns [hsem_rlr7::R](hsem_rlr7::R) reader structure"]
impl crate::Readable for HSEM_RLR7 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr7;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr8](hsem_rlr8) module"]
pub type HSEM_RLR8 = crate::Reg<u32, _HSEM_RLR8>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR8;
#[doc = "`read()` method returns [hsem_rlr8::R](hsem_rlr8::R) reader structure"]
impl crate::Readable for HSEM_RLR8 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr8;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr9](hsem_rlr9) module"]
pub type HSEM_RLR9 = crate::Reg<u32, _HSEM_RLR9>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR9;
#[doc = "`read()` method returns [hsem_rlr9::R](hsem_rlr9::R) reader structure"]
impl crate::Readable for HSEM_RLR9 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr9;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr10](hsem_rlr10) module"]
pub type HSEM_RLR10 = crate::Reg<u32, _HSEM_RLR10>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR10;
#[doc = "`read()` method returns [hsem_rlr10::R](hsem_rlr10::R) reader structure"]
impl crate::Readable for HSEM_RLR10 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr10;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr11](hsem_rlr11) module"]
pub type HSEM_RLR11 = crate::Reg<u32, _HSEM_RLR11>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR11;
#[doc = "`read()` method returns [hsem_rlr11::R](hsem_rlr11::R) reader structure"]
impl crate::Readable for HSEM_RLR11 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr11;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr12](hsem_rlr12) module"]
pub type HSEM_RLR12 = crate::Reg<u32, _HSEM_RLR12>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR12;
#[doc = "`read()` method returns [hsem_rlr12::R](hsem_rlr12::R) reader structure"]
impl crate::Readable for HSEM_RLR12 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr12;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr13](hsem_rlr13) module"]
pub type HSEM_RLR13 = crate::Reg<u32, _HSEM_RLR13>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR13;
#[doc = "`read()` method returns [hsem_rlr13::R](hsem_rlr13::R) reader structure"]
impl crate::Readable for HSEM_RLR13 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr13;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr14](hsem_rlr14) module"]
pub type HSEM_RLR14 = crate::Reg<u32, _HSEM_RLR14>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR14;
#[doc = "`read()` method returns [hsem_rlr14::R](hsem_rlr14::R) reader structure"]
impl crate::Readable for HSEM_RLR14 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr14;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr15](hsem_rlr15) module"]
pub type HSEM_RLR15 = crate::Reg<u32, _HSEM_RLR15>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR15;
#[doc = "`read()` method returns [hsem_rlr15::R](hsem_rlr15::R) reader structure"]
impl crate::Readable for HSEM_RLR15 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr15;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr16](hsem_rlr16) module"]
pub type HSEM_RLR16 = crate::Reg<u32, _HSEM_RLR16>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR16;
#[doc = "`read()` method returns [hsem_rlr16::R](hsem_rlr16::R) reader structure"]
impl crate::Readable for HSEM_RLR16 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr16;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr17](hsem_rlr17) module"]
pub type HSEM_RLR17 = crate::Reg<u32, _HSEM_RLR17>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR17;
#[doc = "`read()` method returns [hsem_rlr17::R](hsem_rlr17::R) reader structure"]
impl crate::Readable for HSEM_RLR17 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr17;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr18](hsem_rlr18) module"]
pub type HSEM_RLR18 = crate::Reg<u32, _HSEM_RLR18>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR18;
#[doc = "`read()` method returns [hsem_rlr18::R](hsem_rlr18::R) reader structure"]
impl crate::Readable for HSEM_RLR18 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr18;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr19](hsem_rlr19) module"]
pub type HSEM_RLR19 = crate::Reg<u32, _HSEM_RLR19>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR19;
#[doc = "`read()` method returns [hsem_rlr19::R](hsem_rlr19::R) reader structure"]
impl crate::Readable for HSEM_RLR19 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr19;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr20](hsem_rlr20) module"]
pub type HSEM_RLR20 = crate::Reg<u32, _HSEM_RLR20>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR20;
#[doc = "`read()` method returns [hsem_rlr20::R](hsem_rlr20::R) reader structure"]
impl crate::Readable for HSEM_RLR20 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr20;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr21](hsem_rlr21) module"]
pub type HSEM_RLR21 = crate::Reg<u32, _HSEM_RLR21>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR21;
#[doc = "`read()` method returns [hsem_rlr21::R](hsem_rlr21::R) reader structure"]
impl crate::Readable for HSEM_RLR21 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr21;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr22](hsem_rlr22) module"]
pub type HSEM_RLR22 = crate::Reg<u32, _HSEM_RLR22>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR22;
#[doc = "`read()` method returns [hsem_rlr22::R](hsem_rlr22::R) reader structure"]
impl crate::Readable for HSEM_RLR22 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr22;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr23](hsem_rlr23) module"]
pub type HSEM_RLR23 = crate::Reg<u32, _HSEM_RLR23>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR23;
#[doc = "`read()` method returns [hsem_rlr23::R](hsem_rlr23::R) reader structure"]
impl crate::Readable for HSEM_RLR23 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr23;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr24](hsem_rlr24) module"]
pub type HSEM_RLR24 = crate::Reg<u32, _HSEM_RLR24>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR24;
#[doc = "`read()` method returns [hsem_rlr24::R](hsem_rlr24::R) reader structure"]
impl crate::Readable for HSEM_RLR24 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr24;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr25](hsem_rlr25) module"]
pub type HSEM_RLR25 = crate::Reg<u32, _HSEM_RLR25>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR25;
#[doc = "`read()` method returns [hsem_rlr25::R](hsem_rlr25::R) reader structure"]
impl crate::Readable for HSEM_RLR25 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr25;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr26](hsem_rlr26) module"]
pub type HSEM_RLR26 = crate::Reg<u32, _HSEM_RLR26>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR26;
#[doc = "`read()` method returns [hsem_rlr26::R](hsem_rlr26::R) reader structure"]
impl crate::Readable for HSEM_RLR26 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr26;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr27](hsem_rlr27) module"]
pub type HSEM_RLR27 = crate::Reg<u32, _HSEM_RLR27>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR27;
#[doc = "`read()` method returns [hsem_rlr27::R](hsem_rlr27::R) reader structure"]
impl crate::Readable for HSEM_RLR27 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr27;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr28](hsem_rlr28) module"]
pub type HSEM_RLR28 = crate::Reg<u32, _HSEM_RLR28>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR28;
#[doc = "`read()` method returns [hsem_rlr28::R](hsem_rlr28::R) reader structure"]
impl crate::Readable for HSEM_RLR28 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr28;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr29](hsem_rlr29) module"]
pub type HSEM_RLR29 = crate::Reg<u32, _HSEM_RLR29>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR29;
#[doc = "`read()` method returns [hsem_rlr29::R](hsem_rlr29::R) reader structure"]
impl crate::Readable for HSEM_RLR29 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr29;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr30](hsem_rlr30) module"]
pub type HSEM_RLR30 = crate::Reg<u32, _HSEM_RLR30>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR30;
#[doc = "`read()` method returns [hsem_rlr30::R](hsem_rlr30::R) reader structure"]
impl crate::Readable for HSEM_RLR30 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr30;
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_rlr31](hsem_rlr31) module"]
pub type HSEM_RLR31 = crate::Reg<u32, _HSEM_RLR31>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_RLR31;
#[doc = "`read()` method returns [hsem_rlr31::R](hsem_rlr31::R) reader structure"]
impl crate::Readable for HSEM_RLR31 {}
#[doc = "Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx shall be used to perform a 1-step Read lock. Only Read accesses with authorized AHB bus master IDs are granted. Read accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_rlr31;
#[doc = "HSEM i1terrupt enable register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c1ier](hsem_c1ier) module"]
pub type HSEM_C1IER = crate::Reg<u32, _HSEM_C1IER>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C1IER;
#[doc = "`read()` method returns [hsem_c1ier::R](hsem_c1ier::R) reader structure"]
impl crate::Readable for HSEM_C1IER {}
#[doc = "`write(|w| ..)` method takes [hsem_c1ier::W](hsem_c1ier::W) writer structure"]
impl crate::Writable for HSEM_C1IER {}
#[doc = "HSEM i1terrupt enable register"]
pub mod hsem_c1ier;
#[doc = "HSEM i1terrupt clear register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c1icr](hsem_c1icr) module"]
pub type HSEM_C1ICR = crate::Reg<u32, _HSEM_C1ICR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C1ICR;
#[doc = "`read()` method returns [hsem_c1icr::R](hsem_c1icr::R) reader structure"]
impl crate::Readable for HSEM_C1ICR {}
#[doc = "`write(|w| ..)` method takes [hsem_c1icr::W](hsem_c1icr::W) writer structure"]
impl crate::Writable for HSEM_C1ICR {}
#[doc = "HSEM i1terrupt clear register"]
pub mod hsem_c1icr;
#[doc = "HSEM i1terrupt status register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c1isr](hsem_c1isr) module"]
pub type HSEM_C1ISR = crate::Reg<u32, _HSEM_C1ISR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C1ISR;
#[doc = "`read()` method returns [hsem_c1isr::R](hsem_c1isr::R) reader structure"]
impl crate::Readable for HSEM_C1ISR {}
#[doc = "HSEM i1terrupt status register"]
pub mod hsem_c1isr;
#[doc = "HSEM i1terrupt status register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c1misr](hsem_c1misr) module"]
pub type HSEM_C1MISR = crate::Reg<u32, _HSEM_C1MISR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C1MISR;
#[doc = "`read()` method returns [hsem_c1misr::R](hsem_c1misr::R) reader structure"]
impl crate::Readable for HSEM_C1MISR {}
#[doc = "HSEM i1terrupt status register"]
pub mod hsem_c1misr;
#[doc = "HSEM i2terrupt enable register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c2ier](hsem_c2ier) module"]
pub type HSEM_C2IER = crate::Reg<u32, _HSEM_C2IER>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C2IER;
#[doc = "`read()` method returns [hsem_c2ier::R](hsem_c2ier::R) reader structure"]
impl crate::Readable for HSEM_C2IER {}
#[doc = "`write(|w| ..)` method takes [hsem_c2ier::W](hsem_c2ier::W) writer structure"]
impl crate::Writable for HSEM_C2IER {}
#[doc = "HSEM i2terrupt enable register"]
pub mod hsem_c2ier;
#[doc = "HSEM i2terrupt clear register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c2icr](hsem_c2icr) module"]
pub type HSEM_C2ICR = crate::Reg<u32, _HSEM_C2ICR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C2ICR;
#[doc = "`read()` method returns [hsem_c2icr::R](hsem_c2icr::R) reader structure"]
impl crate::Readable for HSEM_C2ICR {}
#[doc = "`write(|w| ..)` method takes [hsem_c2icr::W](hsem_c2icr::W) writer structure"]
impl crate::Writable for HSEM_C2ICR {}
#[doc = "HSEM i2terrupt clear register"]
pub mod hsem_c2icr;
#[doc = "HSEM i2terrupt status register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c2isr](hsem_c2isr) module"]
pub type HSEM_C2ISR = crate::Reg<u32, _HSEM_C2ISR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C2ISR;
#[doc = "`read()` method returns [hsem_c2isr::R](hsem_c2isr::R) reader structure"]
impl crate::Readable for HSEM_C2ISR {}
#[doc = "HSEM i2terrupt status register"]
pub mod hsem_c2isr;
#[doc = "HSEM i2terrupt status register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_c2misr](hsem_c2misr) module"]
pub type HSEM_C2MISR = crate::Reg<u32, _HSEM_C2MISR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_C2MISR;
#[doc = "`read()` method returns [hsem_c2misr::R](hsem_c2misr::R) reader structure"]
impl crate::Readable for HSEM_C2MISR {}
#[doc = "HSEM i2terrupt status register"]
pub mod hsem_c2misr;
#[doc = "Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded.\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_cr](hsem_cr) module"]
pub type HSEM_CR = crate::Reg<u32, _HSEM_CR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_CR;
#[doc = "`write(|w| ..)` method takes [hsem_cr::W](hsem_cr::W) writer structure"]
impl crate::Writable for HSEM_CR {}
#[doc = "Only Write accesses with authorized AHB bus master IDs are granted. Write accesses with unauthorized AHB bus master IDs are discarded."]
pub mod hsem_cr;
#[doc = "HSEM interrupt clear register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_keyr](hsem_keyr) module"]
pub type HSEM_KEYR = crate::Reg<u32, _HSEM_KEYR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_KEYR;
#[doc = "`read()` method returns [hsem_keyr::R](hsem_keyr::R) reader structure"]
impl crate::Readable for HSEM_KEYR {}
#[doc = "`write(|w| ..)` method takes [hsem_keyr::W](hsem_keyr::W) writer structure"]
impl crate::Writable for HSEM_KEYR {}
#[doc = "HSEM interrupt clear register"]
pub mod hsem_keyr;
#[doc = "HSEM hardware configuration register 2\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_hwcfgr2](hsem_hwcfgr2) module"]
pub type HSEM_HWCFGR2 = crate::Reg<u32, _HSEM_HWCFGR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_HWCFGR2;
#[doc = "`read()` method returns [hsem_hwcfgr2::R](hsem_hwcfgr2::R) reader structure"]
impl crate::Readable for HSEM_HWCFGR2 {}
#[doc = "HSEM hardware configuration register 2"]
pub mod hsem_hwcfgr2;
#[doc = "HSEM hardware configuration register 1\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_hwcfgr1](hsem_hwcfgr1) module"]
pub type HSEM_HWCFGR1 = crate::Reg<u32, _HSEM_HWCFGR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_HWCFGR1;
#[doc = "`read()` method returns [hsem_hwcfgr1::R](hsem_hwcfgr1::R) reader structure"]
impl crate::Readable for HSEM_HWCFGR1 {}
#[doc = "HSEM hardware configuration register 1"]
pub mod hsem_hwcfgr1;
#[doc = "HSEM IP version register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_verr](hsem_verr) module"]
pub type HSEM_VERR = crate::Reg<u32, _HSEM_VERR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_VERR;
#[doc = "`read()` method returns [hsem_verr::R](hsem_verr::R) reader structure"]
impl crate::Readable for HSEM_VERR {}
#[doc = "HSEM IP version register"]
pub mod hsem_verr;
#[doc = "HSEM IP identification register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_ipidr](hsem_ipidr) module"]
pub type HSEM_IPIDR = crate::Reg<u32, _HSEM_IPIDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_IPIDR;
#[doc = "`read()` method returns [hsem_ipidr::R](hsem_ipidr::R) reader structure"]
impl crate::Readable for HSEM_IPIDR {}
#[doc = "HSEM IP identification register"]
pub mod hsem_ipidr;
#[doc = "HSEM size identification register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsem_sidr](hsem_sidr) module"]
pub type HSEM_SIDR = crate::Reg<u32, _HSEM_SIDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _HSEM_SIDR;
#[doc = "`read()` method returns [hsem_sidr::R](hsem_sidr::R) reader structure"]
impl crate::Readable for HSEM_SIDR {}
#[doc = "HSEM size identification register"]
pub mod hsem_sidr;
