    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; one
one__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
one__0__MASK EQU 0x02
one__0__PC EQU CYREG_PRT3_PC1
one__0__PORT EQU 3
one__0__SHIFT EQU 1
one__AG EQU CYREG_PRT3_AG
one__AMUX EQU CYREG_PRT3_AMUX
one__BIE EQU CYREG_PRT3_BIE
one__BIT_MASK EQU CYREG_PRT3_BIT_MASK
one__BYP EQU CYREG_PRT3_BYP
one__CTL EQU CYREG_PRT3_CTL
one__DM0 EQU CYREG_PRT3_DM0
one__DM1 EQU CYREG_PRT3_DM1
one__DM2 EQU CYREG_PRT3_DM2
one__DR EQU CYREG_PRT3_DR
one__INP_DIS EQU CYREG_PRT3_INP_DIS
one__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
one__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
one__LCD_EN EQU CYREG_PRT3_LCD_EN
one__MASK EQU 0x02
one__PORT EQU 3
one__PRT EQU CYREG_PRT3_PRT
one__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
one__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
one__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
one__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
one__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
one__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
one__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
one__PS EQU CYREG_PRT3_PS
one__SHIFT EQU 1
one__SLW EQU CYREG_PRT3_SLW

; two
two__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
two__0__MASK EQU 0x04
two__0__PC EQU CYREG_PRT3_PC2
two__0__PORT EQU 3
two__0__SHIFT EQU 2
two__AG EQU CYREG_PRT3_AG
two__AMUX EQU CYREG_PRT3_AMUX
two__BIE EQU CYREG_PRT3_BIE
two__BIT_MASK EQU CYREG_PRT3_BIT_MASK
two__BYP EQU CYREG_PRT3_BYP
two__CTL EQU CYREG_PRT3_CTL
two__DM0 EQU CYREG_PRT3_DM0
two__DM1 EQU CYREG_PRT3_DM1
two__DM2 EQU CYREG_PRT3_DM2
two__DR EQU CYREG_PRT3_DR
two__INP_DIS EQU CYREG_PRT3_INP_DIS
two__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
two__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
two__LCD_EN EQU CYREG_PRT3_LCD_EN
two__MASK EQU 0x04
two__PORT EQU 3
two__PRT EQU CYREG_PRT3_PRT
two__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
two__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
two__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
two__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
two__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
two__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
two__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
two__PS EQU CYREG_PRT3_PS
two__SHIFT EQU 2
two__SLW EQU CYREG_PRT3_SLW

; RX_2
RX_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
RX_2__0__MASK EQU 0x10
RX_2__0__PC EQU CYREG_PRT1_PC4
RX_2__0__PORT EQU 1
RX_2__0__SHIFT EQU 4
RX_2__AG EQU CYREG_PRT1_AG
RX_2__AMUX EQU CYREG_PRT1_AMUX
RX_2__BIE EQU CYREG_PRT1_BIE
RX_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RX_2__BYP EQU CYREG_PRT1_BYP
RX_2__CTL EQU CYREG_PRT1_CTL
RX_2__DM0 EQU CYREG_PRT1_DM0
RX_2__DM1 EQU CYREG_PRT1_DM1
RX_2__DM2 EQU CYREG_PRT1_DM2
RX_2__DR EQU CYREG_PRT1_DR
RX_2__INP_DIS EQU CYREG_PRT1_INP_DIS
RX_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RX_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RX_2__LCD_EN EQU CYREG_PRT1_LCD_EN
RX_2__MASK EQU 0x10
RX_2__PORT EQU 1
RX_2__PRT EQU CYREG_PRT1_PRT
RX_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RX_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RX_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RX_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RX_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RX_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RX_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RX_2__PS EQU CYREG_PRT1_PS
RX_2__SHIFT EQU 4
RX_2__SLW EQU CYREG_PRT1_SLW

; TX_2
TX_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
TX_2__0__MASK EQU 0x20
TX_2__0__PC EQU CYREG_PRT1_PC5
TX_2__0__PORT EQU 1
TX_2__0__SHIFT EQU 5
TX_2__AG EQU CYREG_PRT1_AG
TX_2__AMUX EQU CYREG_PRT1_AMUX
TX_2__BIE EQU CYREG_PRT1_BIE
TX_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TX_2__BYP EQU CYREG_PRT1_BYP
TX_2__CTL EQU CYREG_PRT1_CTL
TX_2__DM0 EQU CYREG_PRT1_DM0
TX_2__DM1 EQU CYREG_PRT1_DM1
TX_2__DM2 EQU CYREG_PRT1_DM2
TX_2__DR EQU CYREG_PRT1_DR
TX_2__INP_DIS EQU CYREG_PRT1_INP_DIS
TX_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TX_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TX_2__LCD_EN EQU CYREG_PRT1_LCD_EN
TX_2__MASK EQU 0x20
TX_2__PORT EQU 1
TX_2__PRT EQU CYREG_PRT1_PRT
TX_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TX_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TX_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TX_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TX_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TX_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TX_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TX_2__PS EQU CYREG_PRT1_PS
TX_2__SHIFT EQU 5
TX_2__SLW EQU CYREG_PRT1_SLW

; five
five__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
five__0__MASK EQU 0x20
five__0__PC EQU CYREG_PRT3_PC5
five__0__PORT EQU 3
five__0__SHIFT EQU 5
five__AG EQU CYREG_PRT3_AG
five__AMUX EQU CYREG_PRT3_AMUX
five__BIE EQU CYREG_PRT3_BIE
five__BIT_MASK EQU CYREG_PRT3_BIT_MASK
five__BYP EQU CYREG_PRT3_BYP
five__CTL EQU CYREG_PRT3_CTL
five__DM0 EQU CYREG_PRT3_DM0
five__DM1 EQU CYREG_PRT3_DM1
five__DM2 EQU CYREG_PRT3_DM2
five__DR EQU CYREG_PRT3_DR
five__INP_DIS EQU CYREG_PRT3_INP_DIS
five__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
five__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
five__LCD_EN EQU CYREG_PRT3_LCD_EN
five__MASK EQU 0x20
five__PORT EQU 3
five__PRT EQU CYREG_PRT3_PRT
five__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
five__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
five__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
five__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
five__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
five__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
five__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
five__PS EQU CYREG_PRT3_PS
five__SHIFT EQU 5
five__SLW EQU CYREG_PRT3_SLW

; four
four__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
four__0__MASK EQU 0x10
four__0__PC EQU CYREG_PRT3_PC4
four__0__PORT EQU 3
four__0__SHIFT EQU 4
four__AG EQU CYREG_PRT3_AG
four__AMUX EQU CYREG_PRT3_AMUX
four__BIE EQU CYREG_PRT3_BIE
four__BIT_MASK EQU CYREG_PRT3_BIT_MASK
four__BYP EQU CYREG_PRT3_BYP
four__CTL EQU CYREG_PRT3_CTL
four__DM0 EQU CYREG_PRT3_DM0
four__DM1 EQU CYREG_PRT3_DM1
four__DM2 EQU CYREG_PRT3_DM2
four__DR EQU CYREG_PRT3_DR
four__INP_DIS EQU CYREG_PRT3_INP_DIS
four__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
four__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
four__LCD_EN EQU CYREG_PRT3_LCD_EN
four__MASK EQU 0x10
four__PORT EQU 3
four__PRT EQU CYREG_PRT3_PRT
four__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
four__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
four__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
four__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
four__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
four__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
four__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
four__PS EQU CYREG_PRT3_PS
four__SHIFT EQU 4
four__SLW EQU CYREG_PRT3_SLW

; zero
zero__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
zero__0__MASK EQU 0x01
zero__0__PC EQU CYREG_PRT3_PC0
zero__0__PORT EQU 3
zero__0__SHIFT EQU 0
zero__AG EQU CYREG_PRT3_AG
zero__AMUX EQU CYREG_PRT3_AMUX
zero__BIE EQU CYREG_PRT3_BIE
zero__BIT_MASK EQU CYREG_PRT3_BIT_MASK
zero__BYP EQU CYREG_PRT3_BYP
zero__CTL EQU CYREG_PRT3_CTL
zero__DM0 EQU CYREG_PRT3_DM0
zero__DM1 EQU CYREG_PRT3_DM1
zero__DM2 EQU CYREG_PRT3_DM2
zero__DR EQU CYREG_PRT3_DR
zero__INP_DIS EQU CYREG_PRT3_INP_DIS
zero__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
zero__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
zero__LCD_EN EQU CYREG_PRT3_LCD_EN
zero__MASK EQU 0x01
zero__PORT EQU 3
zero__PRT EQU CYREG_PRT3_PRT
zero__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
zero__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
zero__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
zero__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
zero__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
zero__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
zero__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
zero__PS EQU CYREG_PRT3_PS
zero__SHIFT EQU 0
zero__SLW EQU CYREG_PRT3_SLW

; CAN_1_CanIP
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

; CAN_1_isr
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Enc_L
Enc_L__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Enc_L__0__MASK EQU 0x40
Enc_L__0__PC EQU CYREG_PRT1_PC6
Enc_L__0__PORT EQU 1
Enc_L__0__SHIFT EQU 6
Enc_L__AG EQU CYREG_PRT1_AG
Enc_L__AMUX EQU CYREG_PRT1_AMUX
Enc_L__BIE EQU CYREG_PRT1_BIE
Enc_L__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enc_L__BYP EQU CYREG_PRT1_BYP
Enc_L__CTL EQU CYREG_PRT1_CTL
Enc_L__DM0 EQU CYREG_PRT1_DM0
Enc_L__DM1 EQU CYREG_PRT1_DM1
Enc_L__DM2 EQU CYREG_PRT1_DM2
Enc_L__DR EQU CYREG_PRT1_DR
Enc_L__INP_DIS EQU CYREG_PRT1_INP_DIS
Enc_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Enc_L__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enc_L__LCD_EN EQU CYREG_PRT1_LCD_EN
Enc_L__MASK EQU 0x40
Enc_L__PORT EQU 1
Enc_L__PRT EQU CYREG_PRT1_PRT
Enc_L__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enc_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enc_L__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enc_L__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enc_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enc_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enc_L__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enc_L__PS EQU CYREG_PRT1_PS
Enc_L__SHIFT EQU 6
Enc_L__SLW EQU CYREG_PRT1_SLW

; Enc_R
Enc_R__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Enc_R__0__MASK EQU 0x80
Enc_R__0__PC EQU CYREG_PRT1_PC7
Enc_R__0__PORT EQU 1
Enc_R__0__SHIFT EQU 7
Enc_R__AG EQU CYREG_PRT1_AG
Enc_R__AMUX EQU CYREG_PRT1_AMUX
Enc_R__BIE EQU CYREG_PRT1_BIE
Enc_R__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enc_R__BYP EQU CYREG_PRT1_BYP
Enc_R__CTL EQU CYREG_PRT1_CTL
Enc_R__DM0 EQU CYREG_PRT1_DM0
Enc_R__DM1 EQU CYREG_PRT1_DM1
Enc_R__DM2 EQU CYREG_PRT1_DM2
Enc_R__DR EQU CYREG_PRT1_DR
Enc_R__INP_DIS EQU CYREG_PRT1_INP_DIS
Enc_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Enc_R__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enc_R__LCD_EN EQU CYREG_PRT1_LCD_EN
Enc_R__MASK EQU 0x80
Enc_R__PORT EQU 1
Enc_R__PRT EQU CYREG_PRT1_PRT
Enc_R__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enc_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enc_R__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enc_R__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enc_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enc_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enc_R__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enc_R__PS EQU CYREG_PRT1_PS
Enc_R__SHIFT EQU 7
Enc_R__SLW EQU CYREG_PRT1_SLW

; three
three__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
three__0__MASK EQU 0x08
three__0__PC EQU CYREG_PRT3_PC3
three__0__PORT EQU 3
three__0__SHIFT EQU 3
three__AG EQU CYREG_PRT3_AG
three__AMUX EQU CYREG_PRT3_AMUX
three__BIE EQU CYREG_PRT3_BIE
three__BIT_MASK EQU CYREG_PRT3_BIT_MASK
three__BYP EQU CYREG_PRT3_BYP
three__CTL EQU CYREG_PRT3_CTL
three__DM0 EQU CYREG_PRT3_DM0
three__DM1 EQU CYREG_PRT3_DM1
three__DM2 EQU CYREG_PRT3_DM2
three__DR EQU CYREG_PRT3_DR
three__INP_DIS EQU CYREG_PRT3_INP_DIS
three__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
three__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
three__LCD_EN EQU CYREG_PRT3_LCD_EN
three__MASK EQU 0x08
three__PORT EQU 3
three__PRT EQU CYREG_PRT3_PRT
three__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
three__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
three__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
three__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
three__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
three__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
three__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
three__PS EQU CYREG_PRT3_PS
three__SHIFT EQU 3
three__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; Encoder_Left_CounterUDB
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Encoder_Left_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Encoder_Left_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Encoder_Left_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Encoder_Left_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Encoder_Left_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Encoder_Left_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Encoder_Left_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Encoder_Left_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Encoder_Left_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Encoder_Left_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Encoder_Left_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Encoder_Left_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Encoder_Left_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Encoder_Left_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Encoder_Left_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Encoder_Left_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Encoder_Left_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Encoder_Left_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Encoder_Left_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Encoder_Left_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Encoder_Left_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Encoder_Left_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Encoder_Left_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Encoder_Left_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Encoder_Left_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Encoder_Left_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Encoder_Left_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Encoder_Left_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Encoder_Left_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Encoder_Left_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Encoder_Left_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Encoder_Left_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Encoder_Left_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Encoder_Left_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Encoder_Left_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Encoder_Left_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; leftEncTimer_CounterUDB
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
leftEncTimer_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
leftEncTimer_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
leftEncTimer_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
leftEncTimer_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
leftEncTimer_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
leftEncTimer_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
leftEncTimer_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
leftEncTimer_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
leftEncTimer_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
leftEncTimer_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
leftEncTimer_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
leftEncTimer_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
leftEncTimer_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
leftEncTimer_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
leftEncTimer_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
leftEncTimer_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
leftEncTimer_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
leftEncTimer_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
leftEncTimer_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
leftEncTimer_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
leftEncTimer_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
leftEncTimer_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
leftEncTimer_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
leftEncTimer_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
leftEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
leftEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
leftEncTimer_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
leftEncTimer_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
leftEncTimer_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
leftEncTimer_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
leftEncTimer_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
leftEncTimer_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
leftEncTimer_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
leftEncTimer_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
leftEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
leftEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Encoder_Right_CounterUDB
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Encoder_Right_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Encoder_Right_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Encoder_Right_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Encoder_Right_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Encoder_Right_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Encoder_Right_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Encoder_Right_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Encoder_Right_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Encoder_Right_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Encoder_Right_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Encoder_Right_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Encoder_Right_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Encoder_Right_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Encoder_Right_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Encoder_Right_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Encoder_Right_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Encoder_Right_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Encoder_Right_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Encoder_Right_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Encoder_Right_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Encoder_Right_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Encoder_Right_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Encoder_Right_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Encoder_Right_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Encoder_Right_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Encoder_Right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Encoder_Right_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Encoder_Right_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Encoder_Right_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Encoder_Right_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Encoder_Right_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Encoder_Right_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Encoder_Right_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Encoder_Right_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Encoder_Right_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; rightEncTimer_CounterUDB
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
rightEncTimer_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
rightEncTimer_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
rightEncTimer_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
rightEncTimer_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
rightEncTimer_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
rightEncTimer_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
rightEncTimer_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
rightEncTimer_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
rightEncTimer_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
rightEncTimer_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
rightEncTimer_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
rightEncTimer_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
rightEncTimer_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
rightEncTimer_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
rightEncTimer_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
rightEncTimer_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
rightEncTimer_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
rightEncTimer_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
rightEncTimer_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
rightEncTimer_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
rightEncTimer_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
rightEncTimer_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
rightEncTimer_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
rightEncTimer_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
rightEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
rightEncTimer_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
rightEncTimer_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
rightEncTimer_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
rightEncTimer_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
rightEncTimer_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
rightEncTimer_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
rightEncTimer_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
rightEncTimer_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
rightEncTimer_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
