<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

</twCmdLine><twDesign>xillydemo.ncd</twDesign><twDesignPath>xillydemo.ncd</twDesignPath><twPCF>xillydemo.pcf</twPCF><twPcfPath>xillydemo.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.02 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X98Y90.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.849</twTotDel><twSrc BELType="LATCH">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.769</twDel><twSUTime>0.045</twSUTime><twTotPathDel>2.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X100Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control1&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y87.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y89.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F</twBEL><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.339</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>2.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X102Y65.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.812</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.734</twDel><twSUTime>0.043</twSUTime><twTotPathDel>2.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X102Y67.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X102Y67.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y66.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>1.440</twRouteDel><twTotDel>2.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X90Y71.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.661</twTotDel><twSrc BELType="LATCH">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.583</twDel><twSUTime>0.043</twSUTime><twTotPathDel>2.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X93Y69.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control2&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X93Y69.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y69.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F</twBEL><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>1.361</twRouteDel><twTotDel>2.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X102Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.212</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.322</twDel><twSUTime>0.075</twSUTime><twTotPathDel>0.247</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y67.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X102Y67.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X91Y69.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>0.308</twTotDel><twSrc BELType="LATCH">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.389</twDel><twSUTime>0.046</twSUTime><twTotPathDel>0.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y69.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control2&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X93Y69.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X103Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>0.399</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.500</twDel><twSUTime>0.066</twSUTime><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y67.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X102Y67.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.160</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X100Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.645</twTotDel><twSrc BELType="FF">U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.476</twDel><twSUTime>0.314</twSUTime><twTotPathDel>1.790</twTotPathDel><twClkSkew dest = "2.166" src = "5.724">3.558</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X102Y83.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.790</twTotDel><twDestClk twEdge ="twFalling">icon_control1&lt;13&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X93Y69.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.471</twTotDel><twSrc BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.292</twDel><twSUTime>0.402</twSUTime><twTotPathDel>1.694</twTotPathDel><twClkSkew dest = "2.238" src = "5.718">3.480</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X99Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>0.836</twRouteDel><twTotDel>1.694</twTotDel><twDestClk twEdge ="twFalling">icon_control2&lt;13&gt;</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X102Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.882</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.046</twDel><twSUTime>0.314</twSUTime><twTotPathDel>1.360</twTotPathDel><twClkSkew dest = "2.498" src = "5.723">3.225</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X101Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>1.360</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X102Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>0.654</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.385</twDel><twSUTime>-0.063</twSUTime><twTotPathDel>0.448</twTotPathDel><twClkSkew dest = "1.892" src = "2.395">0.503</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X101Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X93Y69.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.690</twTotDel><twSrc BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.497</twDel><twSUTime>-0.085</twSUTime><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "1.986" src = "2.391">0.405</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X99Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y69.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.226</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twFalling">icon_control2&lt;13&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X100Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>0.815</twTotDel><twSrc BELType="FF">U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.561</twDel><twSUTime>-0.063</twSUTime><twTotPathDel>0.624</twTotPathDel><twClkSkew dest = "1.908" src = "2.396">0.488</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X102Y83.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.265</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.624</twTotDel><twDestClk twEdge ="twFalling">icon_control1&lt;13&gt;</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>5522</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>879</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.223</twMinPer></twConstHead><twPathRptBanner iPaths="110" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X98Y77.B6), 110 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.777</twSlack><twSrc BELType="RAM">U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X5Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X5Y39.DOPADOP0</twSite><twDelType>Trcko_DOPA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.993</twLogDel><twRouteDel>4.195</twRouteDel><twTotDel>7.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.828</twSlack><twSrc BELType="RAM">U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X5Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X5Y39.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.993</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>7.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.901</twSlack><twSrc BELType="RAM">U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB18_X5Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X5Y39.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>icon_control1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.993</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>7.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X86Y55.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.500</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>5.061</twRouteDel><twTotDel>6.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.645</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.320</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>4.917</twRouteDel><twTotDel>6.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.823</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>4.745</twRouteDel><twTotDel>6.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X86Y54.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.514</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>5.047</twRouteDel><twTotDel>6.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.659</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>4.903</twRouteDel><twTotDel>6.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.837</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>icon_control2&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>4.731</twRouteDel><twTotDel>6.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X100Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X101Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X100Y76.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X101Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X100Y88.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twTotPathDel>0.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X101Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.114</twRouteDel><twTotDel>0.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" logResource="U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" locationPin="RAMB18_X5Y39.CLKARDCLK" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK" logResource="U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK" locationPin="RAMB18_X5Y39.CLKBWRCLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_0_DEG"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="27.424" period="30.000" constraintValue="30.000" deviceLimit="2.576" freqLimit="388.199" physResource="U_ila_pro_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" logResource="U_ila_pro_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" locationPin="RAMB18_X5Y31.CLKARDCLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.829</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X99Y77.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>12.171</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>2.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.009</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X99Y77.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>12.171</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>2.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.009</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X99Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>12.463</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>2.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X94Y73.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="70"><twSlack>0.610</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y73.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.177</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X94Y72.SR), 1 path
</twPathRptBanner><twRacePath anchorID="71"><twSlack>0.665</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y72.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.177</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X94Y72.SR), 1 path
</twPathRptBanner><twRacePath anchorID="72"><twSlack>0.665</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y72.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.177</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="73" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.094</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X87Y73.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>13.906</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X87Y73.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="76"><twSlack>0.275</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X87Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.275</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="77" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>1149</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>303</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X97Y69.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.284</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>4.844</twDel><twSUTime>0.405</twSUTime><twTotPathDel>5.249</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>5.249</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.139</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>4.699</twDel><twSUTime>0.405</twSUTime><twTotPathDel>5.104</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.558</twLogDel><twRouteDel>3.546</twRouteDel><twTotDel>5.104</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.961</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twDel>4.521</twDel><twSUTime>0.405</twSUTime><twTotPathDel>4.926</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>1.552</twLogDel><twRouteDel>3.374</twRouteDel><twTotDel>4.926</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X98Y69.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.278</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>4.924</twDel><twSUTime>0.319</twSUTime><twTotPathDel>5.243</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>3.770</twRouteDel><twTotDel>5.243</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.133</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>4.779</twDel><twSUTime>0.319</twSUTime><twTotPathDel>5.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>5.098</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.955</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>4.601</twDel><twSUTime>0.319</twSUTime><twTotPathDel>4.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.454</twRouteDel><twTotDel>4.920</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X98Y69.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.278</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>4.924</twDel><twSUTime>0.319</twSUTime><twTotPathDel>5.243</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>3.770</twRouteDel><twTotDel>5.243</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.133</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>4.779</twDel><twSUTime>0.319</twSUTime><twTotPathDel>5.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>5.098</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.955</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twDel>4.601</twDel><twSUTime>0.319</twSUTime><twTotPathDel>4.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X98Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_control2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.454</twRouteDel><twTotDel>4.920</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X106Y60.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.144</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.226</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X107Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.085</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X106Y59.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.181</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.263</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X107Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X104Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>0.171</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.265</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X105Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="102" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>696</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>651</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y40.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.030</twTotDel><twSrc BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.030</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X88Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.574</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>3.574</twRouteDel><twTotDel>4.030</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y41.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.894</twTotDel><twSrc BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.894</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X88Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.438</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>3.438</twRouteDel><twTotDel>3.894</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y42.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.749</twTotDel><twSrc BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.749</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X88Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>3.749</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="109" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X3Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.150</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.054</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.598</twRouteDel><twTotDel>1.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X3Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.089</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.973</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>1.054</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X3Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMinDelay" ><twTotDel>0.228</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.329</twDel><twSUTime>0.066</twSUTime><twTotPathDel>0.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.188</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X3Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twUnconstPath anchorID="117" twDataPathType="twDataPathMinDelay" ><twTotDel>0.311</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.381</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="118" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y98.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twUnconstPath anchorID="120" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.094</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.978</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twUnconstPath anchorID="122" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.070</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.974</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>1.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y98.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twUnconstPath anchorID="124" twDataPathType="twDataPathMinDelay" ><twTotDel>0.254</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.355</twDel><twSUTime>0.066</twSUTime><twTotPathDel>0.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twUnconstPath anchorID="126" twDataPathType="twDataPathMinDelay" ><twTotDel>0.283</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.353</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>124870</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18175</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.298</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2 (SLICE_X26Y77.C2), 13 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.702</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twTotPathDel>7.950</twTotPathDel><twClkSkew dest = "1.320" src = "1.633">0.313</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.266</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_8</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.654</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;63&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>6.920</twRouteDel><twTotDel>7.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.710</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twTotPathDel>7.942</twTotPathDel><twClkSkew dest = "1.320" src = "1.633">0.313</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.C2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.252</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_7</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.654</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;63&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>6.906</twRouteDel><twTotDel>7.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.885</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twTotPathDel>7.767</twTotPathDel><twClkSkew dest = "1.320" src = "1.633">0.313</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.077</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_7</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.654</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;63&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>6.731</twRouteDel><twTotDel>7.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1 (SLICE_X27Y58.C1), 13 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.771</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "1.333" src = "1.633">0.300</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.627</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_8</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;51&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>6.820</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.779</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twTotPathDel>7.886</twTotPathDel><twClkSkew dest = "1.333" src = "1.633">0.300</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.613</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_7</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;51&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>6.806</twRouteDel><twTotDel>7.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.130</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twTotPathDel>7.535</twTotPathDel><twClkSkew dest = "1.333" src = "1.633">0.300</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">4.268</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_8</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_RDATA&lt;51&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>6.461</twRouteDel><twTotDel>7.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (SLICE_X43Y129.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.830</twSlack><twSrc BELType="OTHER">xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>8.014</twTotPathDel><twClkSkew dest = "1.455" src = "1.576">0.121</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>xillybus_ins/M_AXI_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d&lt;1&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>2.172</twLogDel><twRouteDel>5.842</twRouteDel><twTotDel>8.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.231</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>5.739</twTotPathDel><twClkSkew dest = "1.455" src = "1.450">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d&lt;1&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>4.600</twRouteDel><twTotDel>5.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.395</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>5.538</twTotPathDel><twClkSkew dest = "0.735" src = "0.767">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d&lt;1&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y125.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>4.399</twRouteDel><twTotDel>5.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8 (SLICE_X61Y102.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.903" src = "0.538">-0.365</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[12]</twComp><twBEL>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[8]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset[11]</twComp><twBEL>xillybus_ins/xillybus_core_ins/mux3511</twBEL><twBEL>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAMB18_X2Y41.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20</twSrc><twDest BELType="RAM">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.917" src = "0.532">-0.385</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20</twSrc><twDest BELType='RAM'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[23]</twComp><twBEL>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y41.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[20]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y41.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address</twBEL></twPathDel><twLogDel>-0.014</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>-3.6</twPctLog><twPctRoute>103.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3 (SLICE_X33Y100.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3</twDest><twTotPathDel>0.367</twTotPathDel><twClkSkew dest = "0.875" src = "0.510">-0.365</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data[31]</twComp><twBEL>xillybus_ins/xillybus_core_ins/bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26</twBEL><twBEL>xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" locationPin="RAMB18_X2Y40.RDCLK" clockNet="bus_clk"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" locationPin="RAMB18_X2Y40.WRCLK" clockNet="bus_clk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y7.CLKARDCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/audio_mclk (OLOGIC_X0Y20.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.035</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/audio_mclk</twDest><twTotPathDel>1.840</twTotPathDel><twClkSkew dest = "0.828" src = "0.918">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/audio_mclk</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>audio_ins/audio_mclk</twComp><twBEL>audio_ins/audio_mclk</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.736</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>1.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.668</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.862</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>1.103</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>1.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.245</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="171" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="7.845" period="10.000" constraintValue="10.000" deviceLimit="2.155" freqLimit="464.037" physResource="clk_100_BUFGP/BUFG/I0" logResource="clk_100_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="clk_100_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="173" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.347</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;2&gt; (AB21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>0.153</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;2&gt;</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y33.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>AB21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.898</twDelInfo><twComp>vga4_green&lt;2&gt;</twComp><twBEL>vga4_green_2_OBUF</twBEL><twBEL>vga4_green&lt;2&gt;</twBEL></twPathDel><twLogDel>5.346</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.347</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;0&gt; (AB22.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>0.155</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;0&gt;</twDest><twTotPathDel>5.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y35.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_0_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>AB22.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_0_OBUF</twComp></twPathDel><twPathDel><twSite>AB22.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>vga4_green&lt;0&gt;</twComp><twBEL>vga4_green_0_OBUF</twBEL><twBEL>vga4_green&lt;0&gt;</twBEL></twPathDel><twLogDel>5.344</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.345</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_vsync (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>0.158</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType="PAD">vga_vsync</twDest><twTotPathDel>5.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType='PAD'>vga_vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y28.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga_vsync_OBUF</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.893</twDelInfo><twComp>vga_vsync</twComp><twBEL>vga_vsync_OBUF</twBEL><twBEL>vga_vsync</twBEL></twPathDel><twLogDel>5.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.342</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;2&gt; (V19.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>1.556</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y37.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>V19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_2_OBUF</twComp></twPathDel><twPathDel><twSite>V19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.378</twDelInfo><twComp>vga4_red&lt;2&gt;</twComp><twBEL>vga4_red_2_OBUF</twBEL><twBEL>vga4_red&lt;2&gt;</twBEL></twPathDel><twLogDel>1.555</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.556</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;1&gt; (U20.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>1.561</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y40.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_1_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>U20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_1_OBUF</twComp></twPathDel><twPathDel><twSite>U20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.383</twDelInfo><twComp>vga4_red&lt;1&gt;</twComp><twBEL>vga4_red_1_OBUF</twBEL><twBEL>vga4_red&lt;1&gt;</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.561</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;3&gt; (V18.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="182"><twSlack>1.574</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;3&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y38.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_3_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>V18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_3_OBUF</twComp></twPathDel><twPathDel><twSite>V18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>vga4_red&lt;3&gt;</twComp><twBEL>vga4_red_3_OBUF</twBEL><twBEL>vga4_red&lt;3&gt;</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.574</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP         &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="184"><twPinLimitBanner>Component Switching Limit Checks: TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP
        &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="185" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN"/><twPinLimit anchorID="186" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="22.845" period="25.000" constraintValue="25.000" deviceLimit="2.155" freqLimit="464.037" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="CP_CLK_40MHz_FROM_CP_EXT_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="188" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;</twConstName><twItemCnt>3952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1038</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.890</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.RSTRAMB), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.494</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.809</twTotPathDel><twClkSkew dest = "2.348" src = "9.067">6.719</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.362</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y29.RSTRAMB</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y29.CLKBWRCLK</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.877</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">bus_clk</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (SLICE_X36Y64.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.882</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twTotPathDel>6.317</twTotPathDel><twClkSkew dest = "0.741" src = "0.805">0.064</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twLogDel>3.072</twLogDel><twRouteDel>3.245</twRouteDel><twTotDel>6.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.056</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "1.417" src = "1.620">0.203</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.302</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twTotPathDel>3.831</twTotPathDel><twClkSkew dest = "1.417" src = "1.547">0.130</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>2.695</twRouteDel><twTotDel>3.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (SLICE_X36Y64.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.882</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twTotPathDel>6.317</twTotPathDel><twClkSkew dest = "0.741" src = "0.805">0.064</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twLogDel>3.072</twLogDel><twRouteDel>3.245</twRouteDel><twTotDel>6.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.056</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "1.417" src = "1.620">0.203</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.302</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twTotPathDel>3.831</twTotPathDel><twClkSkew dest = "1.417" src = "1.547">0.130</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>2.695</twRouteDel><twTotDel>3.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y9.ADDRARDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.394" src = "0.290">-0.104</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y9.ADDRARDADDR7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y9.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-18.1</twPctLog><twPctRoute>118.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2 (SLICE_X34Y60.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;8&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[8]_reduce_xor_111_xo&lt;0&gt;</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset (SLICE_X42Y30.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]_rt</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" locationPin="RAMB18_X3Y9.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y29.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKB" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y29.CLKBWRCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.155</twMinPer></twConstHead><twPinLimitRpt anchorID="214"><twPinLimitBanner>Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="215" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="22.845" period="25.000" constraintValue="25.000" deviceLimit="2.155" freqLimit="464.037" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_UNBUF"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tockper" slack="23.526" period="25.000" constraintValue="25.000" deviceLimit="1.474" freqLimit="678.426" physResource="CP_TX_DAC_CLK_EXT_OBUF/CLK" logResource="RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/CK" locationPin="OLOGIC_X1Y128.CLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_180_DEG"/><twPinLimit anchorID="217" type="MINHIGHPULSE" name="Tospwh" slack="23.526" period="25.000" constraintValue="12.500" deviceLimit="0.737" physResource="CP_TX_DAC_CLK_EXT_OBUF/SR" logResource="RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/SR" locationPin="OLOGIC_X1Y128.SR" clockNet="RF_TX_TOP_INST/NOT_CLK_GEN_PLL_LOCKED"/></twPinLimitRpt></twConst><twConst anchorID="218" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;</twConstName><twItemCnt>16941185</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7024</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.227</twMinPer></twConstHead><twPathRptBanner iPaths="378497" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ (SLICE_X104Y124.D4), 378497 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.773</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twTotPathDel>19.145</twTotPathDel><twClkSkew dest = "0.850" src = "0.827">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y118.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_lut&lt;1&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_RESET_shift6</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y124.B6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.817</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y124.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y123.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y123.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut&lt;10&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twBEL></twPathDel><twLogDel>5.472</twLogDel><twRouteDel>13.673</twRouteDel><twTotDel>19.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.825</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twTotPathDel>19.093</twTotPathDel><twClkSkew dest = "0.850" src = "0.827">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y118.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_lutdi1</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_RESET_shift6</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y124.B6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.817</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y124.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y123.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y123.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut&lt;10&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twBEL></twPathDel><twLogDel>5.420</twLogDel><twRouteDel>13.673</twRouteDel><twTotDel>19.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.827</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twTotPathDel>19.091</twTotPathDel><twClkSkew dest = "0.850" src = "0.827">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y118.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_lut&lt;1&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y119.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant4_out1</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant4_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y124.B6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.817</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y124.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y123.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y123.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut&lt;10&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y124.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ</twBEL></twPathDel><twLogDel>5.453</twLogDel><twRouteDel>13.638</twRouteDel><twTotDel>19.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="194267" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X104Y123.D4), 194267 paths
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.959</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twTotPathDel>18.961</twTotPathDel><twClkSkew dest = "0.852" src = "0.827">-0.025</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut&lt;1&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y132.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y129.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y129.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;6&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut&lt;3&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y125.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y125.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut&lt;7&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y126.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twBEL></twPathDel><twLogDel>6.018</twLogDel><twRouteDel>12.943</twRouteDel><twTotDel>18.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.979</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twTotPathDel>18.941</twTotPathDel><twClkSkew dest = "0.852" src = "0.827">-0.025</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut&lt;1&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y132.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y133.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_41</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_41</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y129.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;6&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut&lt;4&gt;1_INV_0</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y125.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y125.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut&lt;7&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y126.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twBEL></twPathDel><twLogDel>6.038</twLogDel><twRouteDel>12.903</twRouteDel><twTotDel>18.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.984</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twTotPathDel>18.936</twTotPathDel><twClkSkew dest = "0.852" src = "0.827">-0.025</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut&lt;0&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y132.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y129.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y129.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;6&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut&lt;3&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y125.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y125.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut&lt;7&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y126.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_1/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121</twBEL><twBEL>U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ</twBEL></twPathDel><twLogDel>5.997</twLogDel><twRouteDel>12.939</twRouteDel><twTotDel>18.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="92395" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11 (SLICE_X90Y147.B2), 92395 paths
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.066</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twTotPathDel>18.867</twTotPathDel><twClkSkew dest = "0.865" src = "0.827">-0.038</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut&lt;1&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.735</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y143.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y143.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;3&gt;1</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y146.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y146.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut&lt;5&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y147.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor&lt;11&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twBEL></twPathDel><twLogDel>6.325</twLogDel><twRouteDel>12.542</twRouteDel><twTotDel>18.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.091</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twTotPathDel>18.842</twTotPathDel><twClkSkew dest = "0.865" src = "0.827">-0.038</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut&lt;0&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.735</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y143.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y143.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;3&gt;1</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y146.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y146.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut&lt;5&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y147.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor&lt;11&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twBEL></twPathDel><twLogDel>6.304</twLogDel><twRouteDel>12.538</twRouteDel><twTotDel>18.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.112</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType="FF">RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twTotPathDel>18.821</twTotPathDel><twClkSkew dest = "0.865" src = "0.827">-0.038</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X62Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1&lt;10&gt;_rt</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lutdi</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y118.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;0&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass&lt;0&gt;1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2&lt;1&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.735</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y143.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y143.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut&lt;3&gt;1</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y146.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y146.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut&lt;5&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y147.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut&lt;9&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor&lt;11&gt;</twBEL><twBEL>RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11</twBEL></twPathDel><twLogDel>6.283</twLogDel><twRouteDel>12.538</twRouteDel><twTotDel>18.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.074</twTotPathDel><twClkSkew dest = "0.117" src = "0.058">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X32Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;15&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y9.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y9.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-178.4</twPctLog><twPctRoute>278.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.092</twTotPathDel><twClkSkew dest = "0.117" src = "0.058">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X32Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;15&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y9.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y9.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-143.5</twPctLog><twPctRoute>243.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI14), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.099</twTotPathDel><twClkSkew dest = "0.117" src = "0.058">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X32Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;15&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y9.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y9.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-133.3</twPctLog><twPctRoute>233.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="243"><twPinLimitBanner>Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="244" type="MINPERIOD" name="Trper_CLKA" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y15.CLKARDCLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_0_DEG"/><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKB" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y15.CLKBWRCLK" clockNet="bus_clk"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKB" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y9.CLKBWRCLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_0_DEG"/></twPinLimitRpt></twConst><twConstRollupTable uID="13" anchorID="247"><twConstRollup name="TS_gclk" fullName="TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="5.779" errors="0" errorRollup="0" items="4" itemsRollup="3952"/><twConstRollup name="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0" fullName="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="8.890" actualRollup="N/A" errors="0" errorRollup="0" items="3952" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="15" anchorID="248"><twConstRollup name="TS_CP_CLK_40MHz_FROM_CP_EXT" fullName="TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP         &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="19.227" errors="0" errorRollup="0" items="0" itemsRollup="16941185"/><twConstRollup name="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF" fullName="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.155" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF" fullName="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="19.227" actualRollup="N/A" errors="0" errorRollup="0" items="16941185" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="249">0</twUnmetConstCnt><twDataSheet anchorID="250" twNameLen="24"><twClk2OutList anchorID="251" twDestWidth="13" twPhaseWidth="20"><twSrc>clk_100</twSrc><twClk2Out  twOutPad = "vga4_blue&lt;0&gt;" twMinTime = "5.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;1&gt;" twMinTime = "5.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;2&gt;" twMinTime = "5.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;3&gt;" twMinTime = "5.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;0&gt;" twMinTime = "5.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;1&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;2&gt;" twMinTime = "5.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;3&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;0&gt;" twMinTime = "5.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;1&gt;" twMinTime = "5.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;2&gt;" twMinTime = "5.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;3&gt;" twMinTime = "5.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_hsync" twMinTime = "5.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_vsync" twMinTime = "5.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="252" twDestWidth="24"><twDest>CP_CLK_40MHz_FROM_CP_EXT</twDest><twClk2SU><twSrc>CP_CLK_40MHz_FROM_CP_EXT</twSrc><twRiseRise>19.227</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="253" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>6.502</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="254"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17077460</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28664</twConnCnt></twConstCov><twStats anchorID="255"><twMinPer>19.227</twMinPer><twFootnote number="1" /><twMaxFreq>52.010</twMaxFreq><twMaxFromToDel>5.347</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 27 14:38:13 2013 </twTimestamp></twFoot><twClientInfo anchorID="256"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 704 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
