;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	ADD -1, <-20
	SLT #600, -0
	SUB 0, 20
	ADD 0, 20
	SLT 270, 1
	ADD 0, 20
	SLT <0, @2
	SUB 700, 10
	CMP #0, -0
	SUB -1, <-20
	CMP #0, -0
	ADD 210, 31
	JMZ @0, -0
	ADD -1, <-20
	SPL <0, 2
	SUB 270, 1
	SUB 700, 10
	ADD 270, 1
	ADD -1, <-20
	SUB @121, 103
	SUB <-30, 9
	SLT 0, @2
	SPL 700, 10
	SUB @121, 103
	SLT 0, @2
	CMP #0, -0
	ADD 0, 20
	SLT 270, 1
	ADD 0, 20
	ADD -1, <-20
	ADD 270, 1
	SLT @-0, @2
	CMP @-0, @2
	SLT -1, <-20
	SPL 0, 200
	SPL 700, 10
	SUB #12, @200
	SLT 0, @0
	SPL -100, -331
	SUB @0, 2
	JMP <304, 923
	SPL 700, 10
	SLT <300, 90
	SLT <300, 90
	SPL 0, <332
