{
  "design": {
    "design_info": {
      "boundary_crc": "0x3E88D8C19CEBA3E4",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../assign_dadda_mult.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "clk_wiz_1": "",
      "controller_0": "",
      "ila_0": "",
      "vio_0": "",
      "dadda_mult_0": ""
    },
    "ports": {
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "c:/Users/sbmur/Downloads/daddaMult1.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "5"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "xci_path": "ip\\design_1_clk_wiz_1_0\\design_1_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "231.736"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "234.038"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "60"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "40.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          }
        }
      },
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip\\design_1_controller_0_0\\design_1_controller_0_0.xci",
        "inst_hier_path": "controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clka": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "60000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "start_stop": {
            "direction": "I"
          },
          "douta": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ena": {
            "direction": "O"
          },
          "addra": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "a": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wea": {
            "direction": "O"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          },
          "C_PROBE1_WIDTH": {
            "value": "16"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0"
      },
      "dadda_mult_0": {
        "vlnv": "xilinx.com:module_ref:dadda_mult:1.0",
        "xci_name": "design_1_dadda_mult_0_0",
        "xci_path": "ip\\design_1_dadda_mult_0_0\\design_1_dadda_mult_0_0.xci",
        "inst_hier_path": "dadda_mult_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dadda_mult",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "controller_0_ena": {
        "ports": [
          "controller_0/ena",
          "blk_mem_gen_0/ena"
        ]
      },
      "controller_0_addra": {
        "ports": [
          "controller_0/addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "controller_0_a": {
        "ports": [
          "controller_0/a",
          "ila_0/probe0",
          "dadda_mult_0/a"
        ]
      },
      "controller_0_b": {
        "ports": [
          "controller_0/b",
          "ila_0/probe1",
          "dadda_mult_0/b"
        ]
      },
      "controller_0_wea": {
        "ports": [
          "controller_0/wea",
          "blk_mem_gen_0/wea"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "controller_0/douta"
        ]
      },
      "dadda_mult_0_result": {
        "ports": [
          "dadda_mult_0/result",
          "ila_0/probe2",
          "vio_0/probe_in0"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "controller_0/start_stop"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "blk_mem_gen_0/clka",
          "controller_0/clka",
          "ila_0/clk",
          "vio_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "clk_wiz_1/reset"
        ]
      }
    }
  }
}