xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../SimpleCPU01Project.gen/sources_1/bd/DataMemBRAMDesign/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,
DataMemBRAMDesign_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/DataMemBRAMDesign/ip/DataMemBRAMDesign_blk_mem_gen_0_0/sim/DataMemBRAMDesign_blk_mem_gen_0_0.v,
DataMemBRAMDesign.v,verilog,xil_defaultlib,../../../bd/DataMemBRAMDesign/sim/DataMemBRAMDesign.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
