//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Tue Jul  8 22:50:30 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g123m.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g4567.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_t12.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  clk42m
)
;
input clk215m;
input pll_lock;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  n232_4,
  n232_5,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk42m;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input n232_4;
input n232_5;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire ff_valid_6;
wire w_active_10;
wire w_active;
wire n49_7;
wire n63_10;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT4 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(w_bus_ioreq),
    .I1(n232_4),
    .I2(n232_5),
    .I3(ff_active) 
);
defparam ff_valid_s3.INIT=16'h80FF;
  LUT4 w_active_s2 (
    .F(w_active_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n49_s2.INIT=8'h0E;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n63_s4.INIT=16'hF0BB;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(clk42m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  clk42m,
  n36_6,
  w_bus_ioreq,
  n817_3,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  n232_4,
  n232_5,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input clk42m;
input n36_6;
input w_bus_ioreq;
input n817_3;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output n232_4;
output n232_5;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n232_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n217_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n133_9;
wire ff_wr_8;
wire n224_6;
wire n217_7;
wire n224_8;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n232_s0 (
    .F(n232_3),
    .I0(w_bus_ioreq),
    .I1(n232_4),
    .I2(n232_5),
    .I3(n817_3) 
);
defparam n232_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n217_s1 (
    .F(n217_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n232_4),
    .I3(n232_5) 
);
defparam n217_s1.INIT=16'h1000;
  LUT4 n232_s1 (
    .F(n232_4),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]),
    .I3(w_bus_address[4]) 
);
defparam n232_s1.INIT=16'h0100;
  LUT2 n232_s2 (
    .F(n232_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]) 
);
defparam n232_s2.INIT=4'h1;
  LUT4 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n232_4),
    .I3(n232_5) 
);
defparam ff_rdata_en_s4.INIT=16'h7000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[0]),
    .I2(w_led_green[0]),
    .I3(n224_8) 
);
defparam n133_s2.INIT=16'h0BBB;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(w_led_blue[0]),
    .I1(n133_9),
    .I2(w_led_red[0]),
    .I3(n217_4) 
);
defparam n133_s3.INIT=16'h0777;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_green[1]),
    .I3(n224_8) 
);
defparam n132_s2.INIT=16'h0BBB;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_led_blue[1]),
    .I1(n133_9),
    .I2(w_led_red[1]),
    .I3(n217_4) 
);
defparam n132_s3.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n217_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n224_8) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n133_9) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n217_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n224_8) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n133_9) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(w_led_blue[5]),
    .I1(n133_9),
    .I2(w_led_red[5]),
    .I3(n217_4) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_green[5]),
    .I3(n224_8) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_green[2]),
    .I3(n224_8) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(w_led_blue[2]),
    .I1(n133_9),
    .I2(w_led_red[2]),
    .I3(n217_4) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_led_blue[4]),
    .I1(n133_9),
    .I2(w_led_red[4]),
    .I3(n217_4) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_green[4]),
    .I3(n224_8) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n217_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n224_8) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n133_9) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT4 n133_s4 (
    .F(n133_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n232_4),
    .I3(n232_5) 
);
defparam n133_s4.INIT=16'h4000;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n224_s2 (
    .F(n224_6),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n224_8) 
);
defparam n224_s2.INIT=16'h8000;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(n217_4),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n217_s3.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(n232_4),
    .I1(n232_5),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n224_s3.INIT=16'h0800;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s5.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n217_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n217_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n217_7),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n217_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n217_7),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n217_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n217_7),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n224_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n224_6),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n224_6),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n224_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n224_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n224_6),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n224_6),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n224_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n232_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n232_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n232_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n217_7),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n232_3),
    .CLK(clk42m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  clk42m,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input clk42m;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n122_93;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_7;
wire n142_8;
wire n145_6;
wire n145_7;
wire n146_7;
wire n146_8;
wire n149_6;
wire n314_4;
wire n117_94;
wire n119_91;
wire n119_92;
wire ff_send_data_23_10;
wire n126_90;
wire n126_91;
wire n142_9;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n127_91;
wire n142_11;
wire n134_89;
wire n117_96;
wire n120_92;
wire n118_93;
wire n123_84;
wire ff_send_data_23_14;
wire n151_8;
wire n147_7;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire n146_10;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_11),
    .I1(n142_7),
    .I2(n142_8),
    .I3(ff_count[9]) 
);
defparam n142_s2.INIT=16'h0708;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n142_8),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0708;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n146_7),
    .I3(n146_8) 
);
defparam n146_s2.INIT=16'h11F0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n146_10),
    .I1(n142_8),
    .I2(n149_6),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0BB0;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT3 n118_s78 (
    .F(n118_90),
    .I0(n118_93),
    .I1(ff_state[4]),
    .I2(n117_96) 
);
defparam n118_s78.INIT=8'h14;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n118_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT2 n122_s81 (
    .F(n122_93),
    .I0(ff_state[0]),
    .I1(n118_93) 
);
defparam n122_s81.INIT=4'h1;
  LUT3 n134_s80 (
    .F(n134_86),
    .I0(n134_89),
    .I1(n146_10),
    .I2(n146_8) 
);
defparam n134_s80.INIT=8'hCA;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_8),
    .I1(n146_10),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n118_93),
    .I1(ff_send_data_23_14),
    .I2(ff_send_data_23_10),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF40;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_8) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n118_93),
    .I3(n146_8) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n126_90),
    .I1(n142_11),
    .I2(n126_91),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'h3F40;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n126_90),
    .I1(n142_11),
    .I2(n127_91),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'h3F40;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n142_11),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h4F10;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n142_11) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[11]),
    .I1(n142_11),
    .I2(n126_91) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n142_s4.INIT=4'h1;
  LUT2 n142_s5 (
    .F(n142_8),
    .I0(n138_6),
    .I1(n146_8) 
);
defparam n142_s5.INIT=4'h4;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n145_s3.INIT=16'h0001;
  LUT2 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n145_s4.INIT=4'h1;
  LUT3 n146_s4 (
    .F(n146_7),
    .I0(ff_count[4]),
    .I1(n145_6),
    .I2(ff_count[5]) 
);
defparam n146_s4.INIT=8'hB4;
  LUT4 n146_s5 (
    .F(n146_8),
    .I0(n145_6),
    .I1(n142_9),
    .I2(n126_91),
    .I3(n126_90) 
);
defparam n146_s5.INIT=16'h8000;
  LUT2 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n149_s3.INIT=4'h1;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n117_94),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'hEF00;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n126_s82.INIT=8'h01;
  LUT4 n126_s83 (
    .F(n126_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n126_s83.INIT=16'h0001;
  LUT3 n142_s6 (
    .F(n142_9),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]) 
);
defparam n142_s6.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n145_7),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h8000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT3 n127_s82 (
    .F(n127_91),
    .I0(ff_count[9]),
    .I1(ff_count[7]),
    .I2(ff_count[8]) 
);
defparam n127_s82.INIT=8'h01;
  LUT4 n142_s7 (
    .F(n142_11),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n142_s7.INIT=16'h0002;
  LUT4 n134_s82 (
    .F(n134_89),
    .I0(ff_count[2]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[3]) 
);
defparam n134_s82.INIT=16'hFE01;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n118_s80 (
    .F(n118_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n119_92) 
);
defparam n118_s80.INIT=16'hFE00;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(n126_91),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam ff_send_data_23_s8.INIT=16'h0002;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(n146_10),
    .I1(n138_6),
    .I2(n146_8),
    .I3(ff_count[0]) 
);
defparam n151_s4.INIT=16'h00EF;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n138_6),
    .I1(n146_8),
    .I2(ff_count[4]),
    .I3(n145_6) 
);
defparam n147_s3.INIT=16'h0BB0;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  LUT4 n146_s6 (
    .F(n146_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n146_s6.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_93),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_7),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_cpu_interface (
  clk_d,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_g4567_vram_valid,
  w_g123m_vram_valid,
  w_t12_vram_valid,
  w_bus_wdata,
  w_bus_address,
  w_h_count,
  w_cpu_vram_write,
  reg_50hz_mode,
  reg_interlace_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n817_3,
  ff_vram_address_inc_10,
  ff_vram_address_inc_14,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_backdrop_color,
  reg_vertical_offset,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk_d;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_g4567_vram_valid;
input w_g123m_vram_valid;
input w_t12_vram_valid;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [2:0] w_h_count;
output w_cpu_vram_write;
output reg_50hz_mode;
output reg_interlace_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n817_3;
output ff_vram_address_inc_10;
output ff_vram_address_inc_14;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_vertical_offset;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n1517_3;
wire n1524_3;
wire n1531_3;
wire n1534_3;
wire n1542_3;
wire n1572_3;
wire n813_3;
wire n850_3;
wire n851_3;
wire n852_3;
wire n853_3;
wire ff_palette_g_2_5;
wire ff_register_write_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n854_8;
wire n137_10;
wire n913_6;
wire n216_5;
wire n277_4;
wire n278_4;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n284_4;
wire n285_4;
wire n286_4;
wire n288_4;
wire n1514_4;
wire n291_4;
wire n292_4;
wire n293_4;
wire n1517_4;
wire n1524_4;
wire n1531_4;
wire n1542_4;
wire n1562_4;
wire n1619_4;
wire n850_4;
wire n852_4;
wire n1415_5;
wire ff_vram_valid_7;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire n277_5;
wire n278_5;
wire n279_5;
wire n283_5;
wire n291_5;
wire n1514_7;
wire n1619_6;
wire n283_7;
wire n287_6;
wire n851_6;
wire n1654_6;
wire n1415_8;
wire n216_7;
wire n1360_6;
wire n1366_6;
wire n1562_6;
wire n1514_9;
wire n112_10;
wire n124_12;
wire n66_7;
wire n1362_6;
wire n137_12;
wire ff_register_write;
wire ff_busy;
wire w_cpu_vram_valid;
wire ff_vram_address_inc;
wire ff_2nd_access;
wire [7:0] ff_1st_byte;
wire [5:0] ff_register_num;
wire [0:0] ff_color_palette_address;
wire VCC;
wire GND;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(w_bus_wdata[5]),
    .I1(n277_4),
    .I2(ff_vram_address_inc) 
);
defparam n277_s0.INIT=8'hCA;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(w_bus_wdata[4]),
    .I1(n278_4),
    .I2(ff_vram_address_inc) 
);
defparam n278_s0.INIT=8'hCA;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(w_bus_wdata[3]),
    .I1(n279_4),
    .I2(ff_vram_address_inc) 
);
defparam n279_s0.INIT=8'hCA;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(w_bus_wdata[2]),
    .I1(n280_4),
    .I2(ff_vram_address_inc) 
);
defparam n280_s0.INIT=8'hCA;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(w_bus_wdata[1]),
    .I1(n281_4),
    .I2(ff_vram_address_inc) 
);
defparam n281_s0.INIT=8'hCA;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(w_bus_wdata[0]),
    .I1(n282_4),
    .I2(ff_vram_address_inc) 
);
defparam n282_s0.INIT=8'hCA;
  LUT4 n283_s0 (
    .F(n283_3),
    .I0(ff_1st_byte[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n283_7),
    .I3(ff_vram_address_inc) 
);
defparam n283_s0.INIT=16'h3CAA;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(ff_1st_byte[6]),
    .I1(n284_4),
    .I2(ff_vram_address_inc) 
);
defparam n284_s0.INIT=8'hCA;
  LUT3 n285_s0 (
    .F(n285_3),
    .I0(ff_1st_byte[5]),
    .I1(n285_4),
    .I2(ff_vram_address_inc) 
);
defparam n285_s0.INIT=8'hCA;
  LUT4 n286_s0 (
    .F(n286_3),
    .I0(ff_1st_byte[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n286_4),
    .I3(ff_vram_address_inc) 
);
defparam n286_s0.INIT=16'h3CAA;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(ff_1st_byte[3]),
    .I1(n287_6),
    .I2(ff_vram_address_inc) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(ff_1st_byte[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n288_4),
    .I3(ff_vram_address_inc) 
);
defparam n288_s0.INIT=16'h3CAA;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(ff_1st_byte[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n289_s0.INIT=16'h3CAA;
  LUT3 n290_s0 (
    .F(n290_3),
    .I0(ff_1st_byte[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n290_s0.INIT=8'h3A;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[16]),
    .I2(n291_4),
    .I3(ff_vram_address_inc) 
);
defparam n291_s0.INIT=16'h3CAA;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(w_bus_wdata[1]),
    .I1(w_cpu_vram_address[15]),
    .I2(n292_4),
    .I3(ff_vram_address_inc) 
);
defparam n292_s0.INIT=16'h3CAA;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(w_bus_wdata[0]),
    .I1(n293_4),
    .I2(ff_vram_address_inc) 
);
defparam n293_s0.INIT=8'hCA;
  LUT2 n1517_s0 (
    .F(n1517_3),
    .I0(ff_register_num[3]),
    .I1(n1517_4) 
);
defparam n1517_s0.INIT=4'h4;
  LUT3 n1524_s0 (
    .F(n1524_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1524_4) 
);
defparam n1524_s0.INIT=8'h40;
  LUT2 n1531_s0 (
    .F(n1531_3),
    .I0(ff_register_num[2]),
    .I1(n1531_4) 
);
defparam n1531_s0.INIT=4'h4;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1524_4) 
);
defparam n1534_s0.INIT=8'h80;
  LUT4 n1542_s0 (
    .F(n1542_3),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[2]),
    .I2(n1514_4),
    .I3(n1542_4) 
);
defparam n1542_s0.INIT=16'h4000;
  LUT2 n1572_s0 (
    .F(n1572_3),
    .I0(ff_register_num[3]),
    .I1(n1517_4) 
);
defparam n1572_s0.INIT=4'h8;
  LUT4 n813_s0 (
    .F(n813_3),
    .I0(n1514_7),
    .I1(n1619_4),
    .I2(ff_register_write),
    .I3(n817_3) 
);
defparam n813_s0.INIT=16'h8F88;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_valid),
    .I2(w_bus_write),
    .I3(w_bus_address[1]) 
);
defparam n817_s0.INIT=16'h4000;
  LUT4 n850_s0 (
    .F(n850_3),
    .I0(ff_1st_byte[3]),
    .I1(w_palette_num[3]),
    .I2(n850_4),
    .I3(ff_register_write) 
);
defparam n850_s0.INIT=16'hAA3C;
  LUT3 n851_s0 (
    .F(n851_3),
    .I0(n851_6),
    .I1(ff_1st_byte[2]),
    .I2(ff_register_write) 
);
defparam n851_s0.INIT=8'hCA;
  LUT4 n852_s0 (
    .F(n852_3),
    .I0(ff_1st_byte[1]),
    .I1(w_palette_num[1]),
    .I2(n852_4),
    .I3(ff_register_write) 
);
defparam n852_s0.INIT=16'hAA3C;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(ff_1st_byte[0]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(ff_register_write) 
);
defparam n853_s0.INIT=16'hAA3C;
  LUT3 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]),
    .I2(n817_3) 
);
defparam ff_palette_g_2_s2.INIT=8'h40;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n216_7),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1531_4),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_16_s3.INIT=16'h0F88;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1362_6),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n817_3),
    .I1(ff_color_palette_address[0]),
    .I2(ff_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT2 n854_s3 (
    .F(n854_8),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]) 
);
defparam n854_s3.INIT=4'h1;
  LUT3 n137_s4 (
    .F(n137_10),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_valid),
    .I2(ff_vram_address_inc) 
);
defparam n137_s4.INIT=8'h07;
  LUT4 n913_s1 (
    .F(n913_6),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n216_5),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n913_s1.INIT=16'hFF40;
  LUT2 n216_s2 (
    .F(n216_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n216_s2.INIT=4'h4;
  LUT3 n277_s1 (
    .F(n277_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n277_5),
    .I2(w_cpu_vram_address[13]) 
);
defparam n277_s1.INIT=8'h78;
  LUT4 n278_s1 (
    .F(n278_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n283_7),
    .I2(n278_5),
    .I3(w_cpu_vram_address[12]) 
);
defparam n278_s1.INIT=16'h7F80;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n283_7),
    .I2(n279_5),
    .I3(w_cpu_vram_address[11]) 
);
defparam n279_s1.INIT=16'h7F80;
  LUT3 n280_s1 (
    .F(n280_4),
    .I0(n283_7),
    .I1(n279_5),
    .I2(w_cpu_vram_address[10]) 
);
defparam n280_s1.INIT=8'h78;
  LUT4 n281_s1 (
    .F(n281_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n283_7),
    .I3(w_cpu_vram_address[9]) 
);
defparam n281_s1.INIT=16'h7F80;
  LUT3 n282_s1 (
    .F(n282_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n283_7),
    .I2(w_cpu_vram_address[8]) 
);
defparam n282_s1.INIT=8'h78;
  LUT4 n284_s1 (
    .F(n284_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n286_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n284_s1.INIT=16'h7F80;
  LUT3 n285_s1 (
    .F(n285_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n286_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n285_s1.INIT=8'h78;
  LUT4 n286_s1 (
    .F(n286_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n286_s1.INIT=16'h8000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n288_s1.INIT=4'h8;
  LUT3 n1514_s1 (
    .F(n1514_4),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write) 
);
defparam n1514_s1.INIT=8'h10;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n277_5),
    .I3(n291_5) 
);
defparam n291_s1.INIT=16'h8000;
  LUT4 n292_s1 (
    .F(n292_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[7]),
    .I3(n277_5) 
);
defparam n292_s1.INIT=16'h8000;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n277_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n293_s1.INIT=16'h7F80;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[0]),
    .I3(n1514_4) 
);
defparam n1517_s1.INIT=16'h1000;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(n1514_4) 
);
defparam n1524_s1.INIT=8'h10;
  LUT4 n1531_s1 (
    .F(n1531_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[3]),
    .I3(n1514_4) 
);
defparam n1531_s1.INIT=16'h4000;
  LUT2 n1542_s1 (
    .F(n1542_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]) 
);
defparam n1542_s1.INIT=4'h1;
  LUT4 n1562_s1 (
    .F(n1562_4),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[2]),
    .I3(ff_register_num[0]) 
);
defparam n1562_s1.INIT=16'h4000;
  LUT3 n1619_s1 (
    .F(n1619_4),
    .I0(ff_register_num[5]),
    .I1(ff_register_num[4]),
    .I2(ff_register_write) 
);
defparam n1619_s1.INIT=8'h40;
  LUT4 n850_s1 (
    .F(n850_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[0]) 
);
defparam n850_s1.INIT=16'h8000;
  LUT2 n852_s1 (
    .F(n852_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[0]) 
);
defparam n852_s1.INIT=4'h8;
  LUT4 n1415_s2 (
    .F(n1415_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_cpu_vram_valid),
    .I3(w_bus_valid) 
);
defparam n1415_s2.INIT=16'h0100;
  LUT2 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(n1415_5),
    .I1(ff_vram_address_inc_14) 
);
defparam ff_vram_valid_s4.INIT=4'h1;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_busy),
    .I1(n216_7),
    .I2(ff_register_num[2]) 
);
defparam ff_vram_address_16_s4.INIT=8'h10;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=16'h0007;
  LUT4 n277_s2 (
    .F(n277_5),
    .I0(w_cpu_vram_address[12]),
    .I1(n286_4),
    .I2(n283_5),
    .I3(n278_5) 
);
defparam n277_s2.INIT=16'h8000;
  LUT4 n278_s2 (
    .F(n278_5),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_cpu_vram_address[9]),
    .I3(w_cpu_vram_address[8]) 
);
defparam n278_s2.INIT=16'h8000;
  LUT3 n279_s2 (
    .F(n279_5),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]) 
);
defparam n279_s2.INIT=8'h80;
  LUT3 n283_s2 (
    .F(n283_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]) 
);
defparam n283_s2.INIT=8'h80;
  LUT2 n291_s2 (
    .F(n291_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n291_s2.INIT=4'h8;
  LUT4 ff_vram_address_inc_s5 (
    .F(ff_vram_address_inc_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_cpu_vram_valid) 
);
defparam ff_vram_address_inc_s5.INIT=16'h0100;
  LUT4 n1514_s3 (
    .F(n1514_7),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(ff_register_num[0]),
    .I3(ff_register_num[1]) 
);
defparam n1514_s3.INIT=16'h0001;
  LUT4 n1619_s2 (
    .F(n1619_6),
    .I0(n1562_4),
    .I1(ff_register_num[5]),
    .I2(ff_register_num[4]),
    .I3(ff_register_write) 
);
defparam n1619_s2.INIT=16'h2000;
  LUT4 n283_s3 (
    .F(n283_7),
    .I0(n286_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n283_s3.INIT=16'h8000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n287_s2.INIT=16'h7F80;
  LUT4 n851_s2 (
    .F(n851_6),
    .I0(w_palette_num[1]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(w_palette_num[2]) 
);
defparam n851_s2.INIT=16'h7F80;
  LUT3 n1654_s2 (
    .F(n1654_6),
    .I0(n817_3),
    .I1(ff_register_write),
    .I2(ff_color_palette_address[0]) 
);
defparam n1654_s2.INIT=8'h02;
  LUT3 n1415_s4 (
    .F(n1415_8),
    .I0(n1415_5),
    .I1(ff_vram_address_inc),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1415_s4.INIT=8'h02;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n216_s3.INIT=16'h0800;
  LUT3 n1360_s2 (
    .F(n1360_6),
    .I0(ff_2nd_access),
    .I1(ff_busy),
    .I2(n216_7) 
);
defparam n1360_s2.INIT=8'h10;
  LUT4 n1366_s2 (
    .F(n1366_6),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(ff_busy),
    .I3(n216_7) 
);
defparam n1366_s2.INIT=16'h0800;
  LUT4 n1562_s2 (
    .F(n1562_6),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1562_4) 
);
defparam n1562_s2.INIT=16'h1000;
  LUT4 n1514_s4 (
    .F(n1514_9),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1514_7) 
);
defparam n1514_s4.INIT=16'h1000;
  LUT4 ff_vram_address_inc_s7 (
    .F(ff_vram_address_inc_14),
    .I0(w_g4567_vram_valid),
    .I1(w_g123m_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_vram_address_inc_10) 
);
defparam ff_vram_address_inc_s7.INIT=16'h0100;
  LUT4 n112_s4 (
    .F(n112_10),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_address_inc),
    .I2(w_cpu_vram_rdata_en),
    .I3(w_cpu_vram_valid) 
);
defparam n112_s4.INIT=16'hFE01;
  LUT4 n124_s6 (
    .F(n124_12),
    .I0(w_cpu_vram_write),
    .I1(ff_vram_address_inc_14),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n124_s6.INIT=16'h00F8;
  LUT3 n66_s3 (
    .F(n66_7),
    .I0(ff_busy),
    .I1(n216_7),
    .I2(ff_2nd_access) 
);
defparam n66_s3.INIT=8'hB4;
  LUT2 n1362_s2 (
    .F(n1362_6),
    .I0(ff_busy),
    .I1(n216_7) 
);
defparam n1362_s2.INIT=4'h4;
  LUT4 n137_s5 (
    .F(n137_12),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1415_5),
    .I2(ff_vram_address_inc_14),
    .I3(ff_vram_address_inc) 
);
defparam n137_s5.INIT=16'hFF54;
  DFFCE ff_1st_byte_7_s0 (
    .Q(ff_1st_byte[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(ff_1st_byte[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(ff_1st_byte[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(ff_1st_byte[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(ff_1st_byte[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(ff_1st_byte[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(ff_1st_byte[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(ff_1st_byte[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk_d),
    .CE(n1360_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n216_7),
    .CLK(clk_d),
    .CE(ff_register_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(ff_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(ff_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(ff_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(ff_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(ff_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(ff_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk_d),
    .CE(n1366_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk_d),
    .CE(n1415_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1514_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1514_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1514_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1517_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1517_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(ff_1st_byte[6]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(ff_1st_byte[5]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1524_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1531_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1531_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1531_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(ff_1st_byte[7]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(ff_1st_byte[6]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(ff_1st_byte[5]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(ff_1st_byte[5]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1542_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1572_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1572_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk_d),
    .CE(n1619_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n817_3),
    .CLK(clk_d),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk_d),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk_d),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk_d),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk_d),
    .CE(n1654_6),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n913_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n291_3),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n292_3),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n293_3),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n277_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n278_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n279_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n280_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n281_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n282_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n283_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n284_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n285_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n286_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n287_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n288_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n289_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n290_3),
    .CLK(clk_d),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[3]),
    .D(n850_3),
    .CLK(clk_d),
    .CE(n813_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[2]),
    .D(n851_3),
    .CLK(clk_d),
    .CE(n813_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[1]),
    .D(n852_3),
    .CLK(clk_d),
    .CE(n813_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[0]),
    .D(n853_3),
    .CLK(clk_d),
    .CE(n813_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(ff_color_palette_address[0]),
    .D(n854_8),
    .CLK(clk_d),
    .CE(n813_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n137_10),
    .CLK(clk_d),
    .CE(n137_12),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s6 (
    .Q(w_cpu_vram_valid),
    .D(n112_10),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s6.INIT=1'b0;
  DFFC ff_vram_address_inc_s8 (
    .Q(ff_vram_address_inc),
    .D(n124_12),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s8.INIT=1'b0;
  DFFC ff_2nd_access_s2 (
    .Q(ff_2nd_access),
    .D(n66_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s2.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk_d,
  n36_6,
  n79_12,
  ff_pos_x_4_7,
  w_vs_end_7,
  w_vs_end_8,
  n399_5,
  reg_interlace_mode,
  reg_50hz_mode,
  reg_vertical_offset,
  ff_v_active,
  ff_h_active,
  w_h_count_end,
  ff_h_active_8,
  w_h_count_end_11,
  w_h_count_end_12,
  w_h_count_end_13,
  n195_7,
  ff_h_active_10,
  n111_8,
  w_screen_pos_y_Z_3_11,
  n195_8,
  ff_h_active_11,
  ff_h_active_13,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_pixel_pos_y_Z
)
;
input clk_d;
input n36_6;
input n79_12;
input ff_pos_x_4_7;
input w_vs_end_7;
input w_vs_end_8;
input n399_5;
input reg_interlace_mode;
input reg_50hz_mode;
input [7:0] reg_vertical_offset;
output ff_v_active;
output ff_h_active;
output w_h_count_end;
output ff_h_active_8;
output w_h_count_end_11;
output w_h_count_end_12;
output w_h_count_end_13;
output n195_7;
output ff_h_active_10;
output n111_8;
output w_screen_pos_y_Z_3_11;
output n195_8;
output ff_h_active_11;
output ff_h_active_13;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [7:0] w_pixel_pos_y_Z;
wire n195_6;
wire ff_v_active_6;
wire n113_8;
wire n112_7;
wire n110_7;
wire n109_7;
wire n108_7;
wire n107_7;
wire n106_7;
wire n105_7;
wire n104_7;
wire n69_8;
wire n68_7;
wire n67_7;
wire n66_7;
wire n65_7;
wire n64_7;
wire n63_7;
wire n62_7;
wire n61_7;
wire n59_7;
wire n58_7;
wire n28_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n22_7;
wire n21_7;
wire n20_7;
wire n19_7;
wire ff_v_active_7;
wire n113_9;
wire n107_8;
wire n104_8;
wire n61_8;
wire n60_8;
wire n58_8;
wire n27_8;
wire n23_8;
wire n19_8;
wire ff_v_active_8;
wire n113_10;
wire n113_11;
wire n113_12;
wire n113_13;
wire n113_14;
wire n113_15;
wire n113_16;
wire n113_17;
wire n22_10;
wire n60_10;
wire n25_10;
wire n27_10;
wire n111_10;
wire n109_12;
wire w_screen_pos_y_Z_5_13;
wire n69_11;
wire n65_10;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n29_9;
wire w_screen_pos_y_Z_1_11;
wire [7:2] w_screen_pos_y_Z;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s7 (
    .F(w_h_count_end),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13) 
);
defparam w_h_count_end_s7.INIT=8'h80;
  LUT2 n195_s3 (
    .F(n195_6),
    .I0(w_v_count[0]),
    .I1(n195_7) 
);
defparam n195_s3.INIT=4'h8;
  LUT2 ff_h_active_s3 (
    .F(ff_h_active_8),
    .I0(ff_h_active_13),
    .I1(ff_h_active_10) 
);
defparam ff_h_active_s3.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(n195_7),
    .I1(w_v_count[0]),
    .I2(ff_v_active_7),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF800;
  LUT2 w_screen_pos_y_Z_2_s3 (
    .F(w_screen_pos_y_Z[2]),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam w_screen_pos_y_Z_2_s3.INIT=4'h6;
  LUT2 n113_s3 (
    .F(n113_8),
    .I0(w_v_count[0]),
    .I1(n113_9) 
);
defparam n113_s3.INIT=4'h1;
  LUT3 n112_s2 (
    .F(n112_7),
    .I0(n113_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n112_s2.INIT=8'h14;
  LUT4 n110_s2 (
    .F(n110_7),
    .I0(w_v_count[2]),
    .I1(n111_8),
    .I2(n113_9),
    .I3(w_v_count[3]) 
);
defparam n110_s2.INIT=16'h0708;
  LUT3 n109_s2 (
    .F(n109_7),
    .I0(n113_9),
    .I1(w_v_count[4]),
    .I2(n109_12) 
);
defparam n109_s2.INIT=8'h14;
  LUT4 n108_s2 (
    .F(n108_7),
    .I0(w_v_count[4]),
    .I1(n109_12),
    .I2(n113_9),
    .I3(w_v_count[5]) 
);
defparam n108_s2.INIT=16'h0708;
  LUT3 n107_s2 (
    .F(n107_7),
    .I0(n113_9),
    .I1(w_v_count[6]),
    .I2(n107_8) 
);
defparam n107_s2.INIT=8'h14;
  LUT3 n106_s2 (
    .F(n106_7),
    .I0(w_v_count[6]),
    .I1(n107_8),
    .I2(w_v_count[7]) 
);
defparam n106_s2.INIT=8'h78;
  LUT4 n105_s2 (
    .F(n105_7),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(n107_8),
    .I3(w_v_count[8]) 
);
defparam n105_s2.INIT=16'h7F80;
  LUT4 n104_s2 (
    .F(n104_7),
    .I0(n107_8),
    .I1(n104_8),
    .I2(n113_9),
    .I3(w_v_count[9]) 
);
defparam n104_s2.INIT=16'h0708;
  LUT2 n69_s3 (
    .F(n69_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(n69_11) 
);
defparam n69_s3.INIT=4'h1;
  LUT3 n68_s2 (
    .F(n68_7),
    .I0(n69_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n68_s2.INIT=8'h14;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(n69_11),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n67_s2.INIT=16'h0708;
  LUT3 n66_s2 (
    .F(n66_7),
    .I0(n69_11),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_pos_x_4_7) 
);
defparam n66_s2.INIT=8'h14;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(n69_11),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n65_10) 
);
defparam n65_s2.INIT=8'h14;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(n65_10),
    .I2(n69_11),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n64_s2.INIT=16'h0708;
  LUT3 n63_s2 (
    .F(n63_7),
    .I0(n69_11),
    .I1(ff_half_count[6]),
    .I2(ff_h_active_13) 
);
defparam n63_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(ff_half_count[6]),
    .I1(ff_h_active_13),
    .I2(n69_11),
    .I3(ff_half_count[7]) 
);
defparam n62_s2.INIT=16'h0708;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(n69_11),
    .I1(ff_half_count[8]),
    .I2(n61_8) 
);
defparam n61_s2.INIT=8'h14;
  LUT4 n59_s2 (
    .F(n59_7),
    .I0(ff_half_count[9]),
    .I1(n60_8),
    .I2(n69_11),
    .I3(ff_half_count[10]) 
);
defparam n59_s2.INIT=16'h0708;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(n69_11),
    .I1(ff_half_count[11]),
    .I2(n58_8) 
);
defparam n58_s2.INIT=8'h14;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(w_h_count[2]),
    .I1(n27_8),
    .I2(w_h_count_end),
    .I3(w_h_count[3]) 
);
defparam n26_s2.INIT=16'h0708;
  LUT3 n25_s2 (
    .F(n25_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n25_10) 
);
defparam n25_s2.INIT=8'h14;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(w_h_count[4]),
    .I1(n25_10),
    .I2(w_h_count[5]) 
);
defparam n24_s2.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n25_10),
    .I1(n23_8),
    .I2(w_h_count_end),
    .I3(w_h_count[6]) 
);
defparam n23_s2.INIT=16'h0708;
  LUT2 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[7]),
    .I1(n22_10) 
);
defparam n22_s2.INIT=4'h6;
  LUT4 n21_s2 (
    .F(n21_7),
    .I0(w_h_count[7]),
    .I1(n22_10),
    .I2(w_h_count_end),
    .I3(w_h_count[8]) 
);
defparam n21_s2.INIT=16'h0708;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n22_10),
    .I3(w_h_count[9]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n19_s2 (
    .F(n19_7),
    .I0(n22_10),
    .I1(n19_8),
    .I2(w_h_count_end),
    .I3(w_h_count[10]) 
);
defparam n19_s2.INIT=16'h0708;
  LUT2 w_screen_pos_y_Z_5_s4 (
    .F(w_screen_pos_y_Z[5]),
    .I0(w_v_count[6]),
    .I1(w_screen_pos_y_Z_5_13) 
);
defparam w_screen_pos_y_Z_5_s4.INIT=4'h6;
  LUT3 w_screen_pos_y_Z_6_s4 (
    .F(w_screen_pos_y_Z[6]),
    .I0(w_v_count[6]),
    .I1(w_screen_pos_y_Z_5_13),
    .I2(w_v_count[7]) 
);
defparam w_screen_pos_y_Z_6_s4.INIT=8'hB4;
  LUT4 w_screen_pos_y_Z_7_s4 (
    .F(w_screen_pos_y_Z[7]),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_screen_pos_y_Z_5_13),
    .I3(w_v_count[8]) 
);
defparam w_screen_pos_y_Z_7_s4.INIT=16'hEF10;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[4]),
    .I3(w_h_count[8]) 
);
defparam w_h_count_end_s8.INIT=16'h8000;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[5]),
    .I1(w_h_count[7]),
    .I2(w_h_count[6]) 
);
defparam w_h_count_end_s9.INIT=8'h10;
  LUT4 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[3]),
    .I1(w_h_count[9]),
    .I2(w_h_count[2]),
    .I3(w_h_count[10]) 
);
defparam w_h_count_end_s10.INIT=16'h1000;
  LUT4 n195_s4 (
    .F(n195_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(n195_8),
    .I3(w_vs_end_7) 
);
defparam n195_s4.INIT=16'h4000;
  LUT4 ff_h_active_s5 (
    .F(ff_h_active_10),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[8]),
    .I3(ff_h_active_11) 
);
defparam ff_h_active_s5.INIT=16'h1000;
  LUT3 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(w_v_count[5]),
    .I1(w_vs_end_8),
    .I2(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=8'h80;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(n113_10),
    .I1(n113_11),
    .I2(w_v_count[4]),
    .I3(n113_12) 
);
defparam n113_s4.INIT=16'hCA00;
  LUT2 n111_s3 (
    .F(n111_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n111_s3.INIT=4'h8;
  LUT3 n107_s3 (
    .F(n107_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n109_12) 
);
defparam n107_s3.INIT=8'h80;
  LUT3 n104_s3 (
    .F(n104_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n104_s3.INIT=8'h80;
  LUT4 n61_s3 (
    .F(n61_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_pos_x_4_7),
    .I3(n399_5) 
);
defparam n61_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(ff_half_count[8]),
    .I1(n61_8) 
);
defparam n60_s3.INIT=4'h8;
  LUT4 n58_s3 (
    .F(n58_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n61_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT2 n27_s3 (
    .F(n27_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n27_s3.INIT=4'h8;
  LUT2 n23_s3 (
    .F(n23_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam n23_s3.INIT=4'h8;
  LUT3 n19_s3 (
    .F(n19_8),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]) 
);
defparam n19_s3.INIT=8'h80;
  LUT2 w_screen_pos_y_Z_3_s5 (
    .F(w_screen_pos_y_Z_3_11),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam w_screen_pos_y_Z_3_s5.INIT=4'h8;
  LUT2 n195_s5 (
    .F(n195_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n195_s5.INIT=4'h4;
  LUT2 ff_h_active_s6 (
    .F(ff_h_active_11),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]) 
);
defparam ff_h_active_s6.INIT=4'h1;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[9]),
    .I2(w_v_count[8]),
    .I3(w_v_count[7]) 
);
defparam ff_v_active_s4.INIT=16'h1000;
  LUT4 n113_s5 (
    .F(n113_10),
    .I0(n113_13),
    .I1(n113_14),
    .I2(reg_interlace_mode),
    .I3(n113_15) 
);
defparam n113_s5.INIT=16'hCA00;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(n113_16),
    .I1(w_v_count[6]),
    .I2(w_v_count[5]),
    .I3(n113_17) 
);
defparam n113_s6.INIT=16'h4000;
  LUT3 n113_s7 (
    .F(n113_12),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n113_s7.INIT=8'h10;
  LUT4 n113_s8 (
    .F(n113_13),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(w_v_count[0]),
    .I3(w_v_count[3]) 
);
defparam n113_s8.INIT=16'h4000;
  LUT4 n113_s9 (
    .F(n113_14),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n113_s9.INIT=16'h1000;
  LUT3 n113_s10 (
    .F(n113_15),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]) 
);
defparam n113_s10.INIT=8'h01;
  LUT3 n113_s11 (
    .F(n113_16),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n113_s11.INIT=8'h07;
  LUT3 n113_s12 (
    .F(n113_17),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]) 
);
defparam n113_s12.INIT=8'h01;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(n25_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n69_11),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n60_s4.INIT=16'h1444;
  LUT4 n25_s4 (
    .F(n25_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n25_s4.INIT=16'h8000;
  LUT3 n27_s4 (
    .F(n27_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n27_s4.INIT=8'h6A;
  LUT4 n111_s4 (
    .F(n111_10),
    .I0(n113_9),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n111_s4.INIT=16'h1444;
  LUT4 n109_s5 (
    .F(n109_12),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n109_s5.INIT=16'h8000;
  LUT4 w_screen_pos_y_Z_5_s6 (
    .F(w_screen_pos_y_Z_5_13),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam w_screen_pos_y_Z_5_s6.INIT=16'h0111;
  LUT4 w_screen_pos_y_Z_4_s5 (
    .F(w_screen_pos_y_Z[4]),
    .I0(w_v_count[4]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[5]) 
);
defparam w_screen_pos_y_Z_4_s5.INIT=16'hEA15;
  LUT3 w_screen_pos_y_Z_3_s6 (
    .F(w_screen_pos_y_Z[3]),
    .I0(w_v_count[4]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]) 
);
defparam w_screen_pos_y_Z_3_s6.INIT=8'h95;
  LUT4 n69_s5 (
    .F(n69_11),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_11),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_13) 
);
defparam n69_s5.INIT=16'h8000;
  LUT4 n65_s4 (
    .F(n65_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n65_s4.INIT=16'h8000;
  LUT4 ff_h_active_s7 (
    .F(ff_h_active_13),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n399_5) 
);
defparam ff_h_active_s7.INIT=16'h8000;
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n20_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n21_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n22_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n23_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n24_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n25_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n26_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n27_10),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n28_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n29_9),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n58_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n59_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n60_10),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n61_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n62_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n63_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(n64_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(n65_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(n66_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(n67_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(n68_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(n69_8),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n104_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n105_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n106_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n107_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n108_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n109_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n110_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n111_10),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n112_7),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n113_8),
    .CLK(clk_d),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n195_6),
    .CLK(clk_d),
    .CE(ff_v_active_6),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n19_7),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active),
    .D(n79_12),
    .CLK(clk_d),
    .CE(ff_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_v_count[1]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_Z_1_11),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_Z[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  INV n29_s4 (
    .O(n29_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_y_Z_1_s5 (
    .O(w_screen_pos_y_Z_1_11),
    .I(w_v_count[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_t12 (
  clk_d,
  n36_6,
  ff_pos_x_4_7,
  n555_4,
  n195_7,
  ff_h_active_13,
  ff_h_active,
  ff_v_active,
  ff_h_active_8,
  ff_h_active_10,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  ff_half_count,
  w_screen_pos_x_Z,
  w_t12_vram_valid,
  n79_12,
  w_t12_vram_address
)
;
input clk_d;
input n36_6;
input ff_pos_x_4_7;
input n555_4;
input n195_7;
input ff_h_active_13;
input ff_h_active;
input ff_v_active;
input ff_h_active_8;
input ff_h_active_10;
input [7:0] w_t12_vram_rdata;
input [16:9] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [2:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [11:6] ff_half_count;
input [2:0] w_screen_pos_x_Z;
output w_t12_vram_valid;
output n79_12;
output [16:0] w_t12_vram_address;
wire w_pattern_name_7_2;
wire w_pattern_name_6_2;
wire w_pattern_name_5_2;
wire w_pattern_name_4_2;
wire w_pattern_name_3_2;
wire w_pattern_num_4_2;
wire w_pattern_num_3_2;
wire w_pattern_num_2_2;
wire w_pattern_num_1_2;
wire w_pattern_num_0_2;
wire n186_3;
wire n187_3;
wire n405_4;
wire n413_4;
wire ff_vram_address_16_6;
wire n282_15;
wire n281_18;
wire n280_11;
wire n279_11;
wire n273_11;
wire n272_11;
wire n271_11;
wire n270_12;
wire n269_12;
wire n268_12;
wire n267_12;
wire n266_12;
wire n45_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n46_7;
wire n185_6;
wire n106_6;
wire n104_6;
wire n103_6;
wire n102_6;
wire n101_6;
wire n100_6;
wire n282_17;
wire n281_19;
wire n281_20;
wire n280_12;
wire n279_12;
wire n273_12;
wire n272_12;
wire n271_12;
wire n270_13;
wire n269_13;
wire n268_13;
wire n267_13;
wire n266_13;
wire n265_15;
wire n47_8;
wire n105_7;
wire n101_7;
wire n273_13;
wire n272_13;
wire n271_13;
wire n45_10;
wire n100_9;
wire n45_12;
wire n103_9;
wire n105_9;
wire n45_14;
wire n265_17;
wire n274_15;
wire n275_15;
wire n276_15;
wire n277_15;
wire n278_15;
wire n282_19;
wire n107_9;
wire w_pre_pattern_name_3_2;
wire w_pre_pattern_name_4_2;
wire w_pre_pattern_name_5_2;
wire w_pre_pattern_name_6_2;
wire w_pre_pattern_name_7_2;
wire w_pre_pattern_name_8_2;
wire w_pre_pattern_name_9_2;
wire w_pre_pattern_name_10_0_COUT;
wire w_color_9_2;
wire w_color_10_2;
wire w_color_11_2;
wire w_color_12_2;
wire w_color_13_2;
wire w_color_14_2;
wire w_color_15_2;
wire w_color_16_0_COUT;
wire n172_2;
wire n172_3;
wire n171_2;
wire n171_3;
wire n170_2;
wire n170_3;
wire n169_2;
wire n169_3;
wire n168_2;
wire n167_6;
wire w_pattern_name_8_3;
wire w_pattern_name_9_3;
wire w_pattern_name_10_3;
wire w_pattern_name_11_3;
wire w_pattern_name_12_3;
wire w_pattern_name_13_3;
wire n274_11;
wire n275_11;
wire n276_11;
wire n277_11;
wire n278_11;
wire [0:0] w_mode;
wire [16:8] w_color;
wire [7:0] ff_pos_y;
wire [7:0] ff_pattern_num0;
wire [7:0] ff_pattern_num1;
wire [5:0] ff_pos_x;
wire [2:1] ff_phase;
wire [10:3] w_pre_pattern_name;
wire [15:8] w_pattern_name;
wire VCC;
wire GND;
  LUT3 n274_s8 (
    .F(w_pattern_name_7_2),
    .I0(w_pre_pattern_name[6]),
    .I1(w_pre_pattern_name[7]),
    .I2(w_mode[0]) 
);
defparam n274_s8.INIT=8'hCA;
  LUT3 n275_s8 (
    .F(w_pattern_name_6_2),
    .I0(w_pre_pattern_name[5]),
    .I1(w_pre_pattern_name[6]),
    .I2(w_mode[0]) 
);
defparam n275_s8.INIT=8'hCA;
  LUT3 n276_s8 (
    .F(w_pattern_name_5_2),
    .I0(w_pre_pattern_name[4]),
    .I1(w_pre_pattern_name[5]),
    .I2(w_mode[0]) 
);
defparam n276_s8.INIT=8'hCA;
  LUT3 n277_s8 (
    .F(w_pattern_name_4_2),
    .I0(w_pre_pattern_name[3]),
    .I1(w_pre_pattern_name[4]),
    .I2(w_mode[0]) 
);
defparam n277_s8.INIT=8'hCA;
  LUT3 n278_s8 (
    .F(w_pattern_name_3_2),
    .I0(ff_pos_x[2]),
    .I1(w_pre_pattern_name[3]),
    .I2(w_mode[0]) 
);
defparam n278_s8.INIT=8'hCA;
  LUT3 n274_s9 (
    .F(w_pattern_num_4_2),
    .I0(ff_pattern_num0[4]),
    .I1(ff_pattern_num1[4]),
    .I2(ff_pos_x[0]) 
);
defparam n274_s9.INIT=8'hCA;
  LUT3 n275_s9 (
    .F(w_pattern_num_3_2),
    .I0(ff_pattern_num0[3]),
    .I1(ff_pattern_num1[3]),
    .I2(ff_pos_x[0]) 
);
defparam n275_s9.INIT=8'hCA;
  LUT3 n276_s9 (
    .F(w_pattern_num_2_2),
    .I0(ff_pattern_num0[2]),
    .I1(ff_pattern_num1[2]),
    .I2(ff_pos_x[0]) 
);
defparam n276_s9.INIT=8'hCA;
  LUT3 n277_s9 (
    .F(w_pattern_num_1_2),
    .I0(ff_pattern_num0[1]),
    .I1(ff_pattern_num1[1]),
    .I2(ff_pos_x[0]) 
);
defparam n277_s9.INIT=8'hCA;
  LUT3 n278_s9 (
    .F(w_pattern_num_0_2),
    .I0(ff_pattern_num0[0]),
    .I1(ff_pattern_num1[0]),
    .I2(ff_pos_x[0]) 
);
defparam n278_s9.INIT=8'hCA;
  LUT4 w_mode_0_s0 (
    .F(w_mode[0]),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_mode_0_s0.INIT=16'h0100;
  LUT3 n186_s0 (
    .F(n186_3),
    .I0(w_pre_pattern_name[10]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n186_s0.INIT=8'hAC;
  LUT3 n187_s0 (
    .F(n187_3),
    .I0(w_pre_pattern_name[8]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n187_s0.INIT=8'hCA;
  LUT3 w_color_8_s0 (
    .F(w_color[8]),
    .I0(w_pre_pattern_name[7]),
    .I1(w_pre_pattern_name[8]),
    .I2(w_mode[0]) 
);
defparam w_color_8_s0.INIT=8'hCA;
  LUT4 n405_s1 (
    .F(n405_4),
    .I0(ff_pos_x[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n555_4) 
);
defparam n405_s1.INIT=16'h1000;
  LUT4 n413_s1 (
    .F(n413_4),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_pos_x[0]),
    .I3(n555_4) 
);
defparam n413_s1.INIT=16'h1000;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n555_4) 
);
defparam ff_vram_address_16_s3.INIT=8'h7F;
  LUT4 n282_s9 (
    .F(n282_15),
    .I0(ff_pos_x[0]),
    .I1(reg_screen_mode[3]),
    .I2(n282_19),
    .I3(n282_17) 
);
defparam n282_s9.INIT=16'hD000;
  LUT4 n281_s10 (
    .F(n281_18),
    .I0(n281_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n281_20),
    .I3(n555_4) 
);
defparam n281_s10.INIT=16'hC500;
  LUT4 n280_s5 (
    .F(n280_11),
    .I0(n280_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(ff_phase[1]),
    .I3(n555_4) 
);
defparam n280_s5.INIT=16'hCA00;
  LUT4 n279_s5 (
    .F(n279_11),
    .I0(n279_12),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_phase[1]),
    .I3(n555_4) 
);
defparam n279_s5.INIT=16'hCA00;
  LUT4 n273_s5 (
    .F(n273_11),
    .I0(n273_12),
    .I1(w_color[8]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n273_s5.INIT=16'hCA00;
  LUT4 n272_s5 (
    .F(n272_11),
    .I0(n272_12),
    .I1(w_color[9]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n272_s5.INIT=16'hCA00;
  LUT4 n271_s5 (
    .F(n271_11),
    .I0(n271_12),
    .I1(w_color[10]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n271_s5.INIT=16'hCA00;
  LUT4 n270_s6 (
    .F(n270_12),
    .I0(n270_13),
    .I1(w_color[11]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n270_s6.INIT=16'hCA00;
  LUT4 n269_s6 (
    .F(n269_12),
    .I0(n269_13),
    .I1(w_color[12]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n269_s6.INIT=16'hCA00;
  LUT4 n268_s6 (
    .F(n268_12),
    .I0(n268_13),
    .I1(w_color[13]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n268_s6.INIT=16'hCA00;
  LUT4 n267_s6 (
    .F(n267_12),
    .I0(n267_13),
    .I1(w_color[14]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n267_s6.INIT=16'hCA00;
  LUT4 n266_s6 (
    .F(n266_12),
    .I0(n266_13),
    .I1(w_color[15]),
    .I2(ff_phase[2]),
    .I3(n555_4) 
);
defparam n266_s6.INIT=16'hCA00;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_pos_x[4]),
    .I1(n45_12),
    .I2(n45_14),
    .I3(ff_pos_x[5]) 
);
defparam n45_s2.INIT=16'h0708;
  LUT2 n160_s2 (
    .F(n160_7),
    .I0(ff_pos_x[0]),
    .I1(n45_14) 
);
defparam n160_s2.INIT=4'h1;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(ff_phase[2]),
    .I1(n45_14),
    .I2(ff_phase[1]),
    .I3(ff_pos_x[0]) 
);
defparam n159_s2.INIT=16'h0130;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_phase[1]),
    .I1(n45_14),
    .I2(ff_phase[2]),
    .I3(ff_pos_x[0]) 
);
defparam n158_s2.INIT=16'h0230;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(n45_14),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n49_s2.INIT=8'h14;
  LUT4 n48_s2 (
    .F(n48_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n45_14),
    .I3(ff_pos_x[2]) 
);
defparam n48_s2.INIT=16'h0708;
  LUT4 n47_s2 (
    .F(n47_7),
    .I0(ff_pos_x[0]),
    .I1(n47_8),
    .I2(n45_14),
    .I3(ff_pos_x[3]) 
);
defparam n47_s2.INIT=16'h0708;
  LUT3 n46_s2 (
    .F(n46_7),
    .I0(n45_14),
    .I1(ff_pos_x[4]),
    .I2(n45_12) 
);
defparam n46_s2.INIT=8'h14;
  LUT2 n185_s1 (
    .F(n185_6),
    .I0(w_mode[0]),
    .I1(w_pre_pattern_name[10]) 
);
defparam n185_s1.INIT=4'h4;
  LUT3 n106_s1 (
    .F(n106_6),
    .I0(n195_7),
    .I1(ff_pos_y[0]),
    .I2(ff_pos_y[1]) 
);
defparam n106_s1.INIT=8'hBE;
  LUT4 n104_s1 (
    .F(n104_6),
    .I0(ff_pos_y[2]),
    .I1(n105_7),
    .I2(n195_7),
    .I3(ff_pos_y[3]) 
);
defparam n104_s1.INIT=16'hF7F8;
  LUT3 n103_s1 (
    .F(n103_6),
    .I0(n195_7),
    .I1(ff_pos_y[4]),
    .I2(n103_9) 
);
defparam n103_s1.INIT=8'hBE;
  LUT4 n102_s1 (
    .F(n102_6),
    .I0(ff_pos_y[4]),
    .I1(n103_9),
    .I2(n195_7),
    .I3(ff_pos_y[5]) 
);
defparam n102_s1.INIT=16'hF7F8;
  LUT4 n101_s1 (
    .F(n101_6),
    .I0(n103_9),
    .I1(n101_7),
    .I2(n195_7),
    .I3(ff_pos_y[6]) 
);
defparam n101_s1.INIT=16'hF7F8;
  LUT3 n100_s1 (
    .F(n100_6),
    .I0(n195_7),
    .I1(ff_pos_y[7]),
    .I2(n100_9) 
);
defparam n100_s1.INIT=8'hBE;
  LUT4 n282_s11 (
    .F(n282_17),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(n555_4) 
);
defparam n282_s11.INIT=16'h0700;
  LUT4 n281_s11 (
    .F(n281_19),
    .I0(ff_pos_x[0]),
    .I1(w_mode[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x[0]) 
);
defparam n281_s11.INIT=16'h7077;
  LUT2 n281_s12 (
    .F(n281_20),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n281_s12.INIT=4'h4;
  LUT3 n280_s6 (
    .F(n280_12),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n280_s6.INIT=8'hCA;
  LUT3 n279_s6 (
    .F(n279_12),
    .I0(ff_pos_x[2]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n279_s6.INIT=8'hAC;
  LUT3 n273_s6 (
    .F(n273_12),
    .I0(w_pattern_name[8]),
    .I1(n273_13),
    .I2(ff_phase[1]) 
);
defparam n273_s6.INIT=8'hCA;
  LUT3 n272_s6 (
    .F(n272_12),
    .I0(w_pattern_name[9]),
    .I1(n272_13),
    .I2(ff_phase[1]) 
);
defparam n272_s6.INIT=8'hCA;
  LUT3 n271_s6 (
    .F(n271_12),
    .I0(w_pattern_name[10]),
    .I1(n271_13),
    .I2(ff_phase[1]) 
);
defparam n271_s6.INIT=8'hCA;
  LUT3 n270_s7 (
    .F(n270_13),
    .I0(w_pattern_name[11]),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(ff_phase[1]) 
);
defparam n270_s7.INIT=8'hCA;
  LUT3 n269_s7 (
    .F(n269_13),
    .I0(w_pattern_name[12]),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(ff_phase[1]) 
);
defparam n269_s7.INIT=8'hCA;
  LUT3 n268_s7 (
    .F(n268_13),
    .I0(w_pattern_name[13]),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(ff_phase[1]) 
);
defparam n268_s7.INIT=8'hCA;
  LUT3 n267_s7 (
    .F(n267_13),
    .I0(w_pattern_name[14]),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(ff_phase[1]) 
);
defparam n267_s7.INIT=8'hCA;
  LUT3 n266_s7 (
    .F(n266_13),
    .I0(w_pattern_name[15]),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(ff_phase[1]) 
);
defparam n266_s7.INIT=8'hCA;
  LUT4 n265_s7 (
    .F(n265_15),
    .I0(reg_pattern_generator_table_base[16]),
    .I1(ff_phase[1]),
    .I2(w_color[16]),
    .I3(ff_phase[2]) 
);
defparam n265_s7.INIT=16'h0F77;
  LUT2 n47_s3 (
    .F(n47_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n47_s3.INIT=4'h8;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(ff_pos_y[1]),
    .I1(ff_pos_y[0]) 
);
defparam n105_s2.INIT=4'h8;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[5]) 
);
defparam n101_s2.INIT=4'h8;
  LUT3 n273_s7 (
    .F(n273_13),
    .I0(ff_pattern_num0[5]),
    .I1(ff_pattern_num1[5]),
    .I2(ff_pos_x[0]) 
);
defparam n273_s7.INIT=8'hCA;
  LUT3 n272_s7 (
    .F(n272_13),
    .I0(ff_pattern_num0[6]),
    .I1(ff_pattern_num1[6]),
    .I2(ff_pos_x[0]) 
);
defparam n272_s7.INIT=8'hCA;
  LUT3 n271_s7 (
    .F(n271_13),
    .I0(ff_pattern_num0[7]),
    .I1(ff_pattern_num1[7]),
    .I2(ff_pos_x[0]) 
);
defparam n271_s7.INIT=8'hCA;
  LUT4 n45_s5 (
    .F(n45_10),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[8]) 
);
defparam n45_s5.INIT=16'h0100;
  LUT4 n100_s3 (
    .F(n100_9),
    .I0(ff_pos_y[6]),
    .I1(n103_9),
    .I2(ff_pos_y[4]),
    .I3(ff_pos_y[5]) 
);
defparam n100_s3.INIT=16'h8000;
  LUT4 n45_s6 (
    .F(n45_12),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n45_s6.INIT=16'h8000;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(ff_pos_y[2]),
    .I1(ff_pos_y[3]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n103_s3.INIT=16'h8000;
  LUT4 n105_s3 (
    .F(n105_9),
    .I0(n195_7),
    .I1(ff_pos_y[2]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n105_s3.INIT=16'hBEEE;
  LUT4 n45_s7 (
    .F(n45_14),
    .I0(ff_h_active_13),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[7]),
    .I3(n45_10) 
);
defparam n45_s7.INIT=16'h0200;
  LUT4 n265_s8 (
    .F(n265_17),
    .I0(n265_15),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n265_s8.INIT=16'h0001;
  LUT4 n274_s7 (
    .F(n274_15),
    .I0(n274_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n274_s7.INIT=16'h0002;
  LUT4 n275_s7 (
    .F(n275_15),
    .I0(n275_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n275_s7.INIT=16'h0002;
  LUT4 n276_s7 (
    .F(n276_15),
    .I0(n276_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n276_s7.INIT=16'h0002;
  LUT4 n277_s7 (
    .F(n277_15),
    .I0(n277_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n277_s7.INIT=16'h0002;
  LUT4 n278_s7 (
    .F(n278_15),
    .I0(n278_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n278_s7.INIT=16'h0002;
  LUT4 n282_s12 (
    .F(n282_19),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n282_s12.INIT=16'h4000;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(n195_7),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_pos_y[0]) 
);
defparam n107_s3.INIT=16'hEF30;
  LUT3 n79_s7 (
    .F(n79_12),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_13),
    .I2(ff_h_active_10) 
);
defparam n79_s7.INIT=8'h40;
  DFFCE ff_pos_y_7_s0 (
    .Q(ff_pos_y[7]),
    .D(n100_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_6_s0 (
    .Q(ff_pos_y[6]),
    .D(n101_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_5_s0 (
    .Q(ff_pos_y[5]),
    .D(n102_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_4_s0 (
    .Q(ff_pos_y[4]),
    .D(n103_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_3_s0 (
    .Q(ff_pos_y[3]),
    .D(n104_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_2_s0 (
    .Q(ff_pos_y[2]),
    .D(n105_9),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_1_s0 (
    .Q(ff_pos_y[1]),
    .D(n106_6),
    .CLK(clk_d),
    .CE(n79_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_7_s0 (
    .Q(ff_pattern_num0[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_6_s0 (
    .Q(ff_pattern_num0[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_5_s0 (
    .Q(ff_pattern_num0[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_4_s0 (
    .Q(ff_pattern_num0[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_3_s0 (
    .Q(ff_pattern_num0[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_2_s0 (
    .Q(ff_pattern_num0[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_1_s0 (
    .Q(ff_pattern_num0[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_0_s0 (
    .Q(ff_pattern_num0[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n413_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_7_s0 (
    .Q(ff_pattern_num1[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_6_s0 (
    .Q(ff_pattern_num1[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_5_s0 (
    .Q(ff_pattern_num1[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_4_s0 (
    .Q(ff_pattern_num1[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_3_s0 (
    .Q(ff_pattern_num1[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_2_s0 (
    .Q(ff_pattern_num1[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_1_s0 (
    .Q(ff_pattern_num1[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_0_s0 (
    .Q(ff_pattern_num1[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n46_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n47_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n48_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n49_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n160_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_phase_2_s1 (
    .Q(ff_phase[2]),
    .D(n158_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_2_s1.INIT=1'b0;
  DFFCE ff_phase_1_s1 (
    .Q(ff_phase[1]),
    .D(n159_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_t12_vram_address[16]),
    .D(n265_17),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_t12_vram_address[15]),
    .D(n266_12),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_t12_vram_address[14]),
    .D(n267_12),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_t12_vram_address[13]),
    .D(n268_12),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_t12_vram_address[12]),
    .D(n269_12),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_t12_vram_address[11]),
    .D(n270_12),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_t12_vram_address[10]),
    .D(n271_11),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_t12_vram_address[9]),
    .D(n272_11),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_t12_vram_address[8]),
    .D(n273_11),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_t12_vram_address[7]),
    .D(n274_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_t12_vram_address[6]),
    .D(n275_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_t12_vram_address[5]),
    .D(n276_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_t12_vram_address[4]),
    .D(n277_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_t12_vram_address[3]),
    .D(n278_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_t12_vram_address[2]),
    .D(n279_11),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_t12_vram_address[1]),
    .D(n280_11),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_t12_vram_address[0]),
    .D(n281_18),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_t12_vram_valid),
    .D(n282_15),
    .CLK(clk_d),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n45_7),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFC ff_pos_y_0_s1 (
    .Q(ff_pos_y[0]),
    .D(n107_9),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
defparam ff_pos_y_0_s1.INIT=1'b0;
  ALU w_pre_pattern_name_3_s (
    .SUM(w_pre_pattern_name[3]),
    .COUT(w_pre_pattern_name_3_2),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pre_pattern_name_3_s.ALU_MODE=0;
  ALU w_pre_pattern_name_4_s (
    .SUM(w_pre_pattern_name[4]),
    .COUT(w_pre_pattern_name_4_2),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pre_pattern_name_3_2) 
);
defparam w_pre_pattern_name_4_s.ALU_MODE=0;
  ALU w_pre_pattern_name_5_s (
    .SUM(w_pre_pattern_name[5]),
    .COUT(w_pre_pattern_name_5_2),
    .I0(n172_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pre_pattern_name_4_2) 
);
defparam w_pre_pattern_name_5_s.ALU_MODE=0;
  ALU w_pre_pattern_name_6_s (
    .SUM(w_pre_pattern_name[6]),
    .COUT(w_pre_pattern_name_6_2),
    .I0(n171_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_5_2) 
);
defparam w_pre_pattern_name_6_s.ALU_MODE=0;
  ALU w_pre_pattern_name_7_s (
    .SUM(w_pre_pattern_name[7]),
    .COUT(w_pre_pattern_name_7_2),
    .I0(n170_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_6_2) 
);
defparam w_pre_pattern_name_7_s.ALU_MODE=0;
  ALU w_pre_pattern_name_8_s (
    .SUM(w_pre_pattern_name[8]),
    .COUT(w_pre_pattern_name_8_2),
    .I0(n169_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_7_2) 
);
defparam w_pre_pattern_name_8_s.ALU_MODE=0;
  ALU w_pre_pattern_name_9_s (
    .SUM(w_pre_pattern_name[9]),
    .COUT(w_pre_pattern_name_9_2),
    .I0(n168_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_8_2) 
);
defparam w_pre_pattern_name_9_s.ALU_MODE=0;
  ALU w_pre_pattern_name_10_s (
    .SUM(w_pre_pattern_name[10]),
    .COUT(w_pre_pattern_name_10_0_COUT),
    .I0(n167_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_9_2) 
);
defparam w_pre_pattern_name_10_s.ALU_MODE=0;
  ALU w_color_9_s (
    .SUM(w_color[9]),
    .COUT(w_color_9_2),
    .I0(reg_color_table_base[9]),
    .I1(n187_3),
    .I3(GND),
    .CIN(GND) 
);
defparam w_color_9_s.ALU_MODE=0;
  ALU w_color_10_s (
    .SUM(w_color[10]),
    .COUT(w_color_10_2),
    .I0(reg_color_table_base[10]),
    .I1(n186_3),
    .I3(GND),
    .CIN(w_color_9_2) 
);
defparam w_color_10_s.ALU_MODE=0;
  ALU w_color_11_s (
    .SUM(w_color[11]),
    .COUT(w_color_11_2),
    .I0(reg_color_table_base[11]),
    .I1(n185_6),
    .I3(GND),
    .CIN(w_color_10_2) 
);
defparam w_color_11_s.ALU_MODE=0;
  ALU w_color_12_s (
    .SUM(w_color[12]),
    .COUT(w_color_12_2),
    .I0(reg_color_table_base[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_11_2) 
);
defparam w_color_12_s.ALU_MODE=0;
  ALU w_color_13_s (
    .SUM(w_color[13]),
    .COUT(w_color_13_2),
    .I0(reg_color_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_12_2) 
);
defparam w_color_13_s.ALU_MODE=0;
  ALU w_color_14_s (
    .SUM(w_color[14]),
    .COUT(w_color_14_2),
    .I0(reg_color_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_13_2) 
);
defparam w_color_14_s.ALU_MODE=0;
  ALU w_color_15_s (
    .SUM(w_color[15]),
    .COUT(w_color_15_2),
    .I0(reg_color_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_14_2) 
);
defparam w_color_15_s.ALU_MODE=0;
  ALU w_color_16_s (
    .SUM(w_color[16]),
    .COUT(w_color_16_0_COUT),
    .I0(reg_color_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_15_2) 
);
defparam w_color_16_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_2),
    .COUT(n172_3),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_y[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n172_s.ALU_MODE=0;
  ALU n171_s (
    .SUM(n171_2),
    .COUT(n171_3),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[6]),
    .I3(GND),
    .CIN(n172_3) 
);
defparam n171_s.ALU_MODE=0;
  ALU n170_s (
    .SUM(n170_2),
    .COUT(n170_3),
    .I0(ff_pos_y[5]),
    .I1(ff_pos_y[7]),
    .I3(GND),
    .CIN(n171_3) 
);
defparam n170_s.ALU_MODE=0;
  ALU n169_s (
    .SUM(n169_2),
    .COUT(n169_3),
    .I0(ff_pos_y[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n170_3) 
);
defparam n169_s.ALU_MODE=0;
  ALU n168_s (
    .SUM(n168_2),
    .COUT(n167_6),
    .I0(ff_pos_y[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n169_3) 
);
defparam n168_s.ALU_MODE=0;
  ALU w_pattern_name_8_s (
    .SUM(w_pattern_name[8]),
    .COUT(w_pattern_name_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_color[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_8_s.ALU_MODE=0;
  ALU w_pattern_name_9_s (
    .SUM(w_pattern_name[9]),
    .COUT(w_pattern_name_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(n187_3),
    .I3(GND),
    .CIN(w_pattern_name_8_3) 
);
defparam w_pattern_name_9_s.ALU_MODE=0;
  ALU w_pattern_name_10_s (
    .SUM(w_pattern_name[10]),
    .COUT(w_pattern_name_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n186_3),
    .I3(GND),
    .CIN(w_pattern_name_9_3) 
);
defparam w_pattern_name_10_s.ALU_MODE=0;
  ALU w_pattern_name_11_s (
    .SUM(w_pattern_name[11]),
    .COUT(w_pattern_name_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n185_6),
    .I3(GND),
    .CIN(w_pattern_name_10_3) 
);
defparam w_pattern_name_11_s.ALU_MODE=0;
  ALU w_pattern_name_12_s (
    .SUM(w_pattern_name[12]),
    .COUT(w_pattern_name_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_11_3) 
);
defparam w_pattern_name_12_s.ALU_MODE=0;
  ALU w_pattern_name_13_s (
    .SUM(w_pattern_name[13]),
    .COUT(w_pattern_name_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_12_3) 
);
defparam w_pattern_name_13_s.ALU_MODE=0;
  ALU w_pattern_name_14_s (
    .SUM(w_pattern_name[14]),
    .COUT(w_pattern_name[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_13_3) 
);
defparam w_pattern_name_14_s.ALU_MODE=0;
  MUX2_LUT5 n274_s5 (
    .O(n274_11),
    .I0(w_pattern_name_7_2),
    .I1(w_pattern_num_4_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n275_s5 (
    .O(n275_11),
    .I0(w_pattern_name_6_2),
    .I1(w_pattern_num_3_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n276_s5 (
    .O(n276_11),
    .I0(w_pattern_name_5_2),
    .I1(w_pattern_num_2_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n277_s5 (
    .O(n277_11),
    .I0(w_pattern_name_4_2),
    .I1(w_pattern_num_1_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n278_s5 (
    .O(n278_11),
    .I0(w_pattern_name_3_2),
    .I1(w_pattern_num_0_2),
    .S0(ff_phase[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_t12 */
module vdp_timing_control_g123m (
  clk_d,
  n36_6,
  n940_4,
  ff_h_active,
  ff_v_active,
  ff_h_active_11,
  n297_20,
  n127_8,
  n120_6,
  n127_7,
  w_g123m_vram_rdata,
  w_screen_pos_x_Z,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  ff_half_count,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_backdrop_color,
  w_g123m_vram_valid,
  n493_4,
  ff_pos_x_4_7,
  n555_4,
  n555_5,
  n399_5,
  n430_4,
  n395_10,
  w_g123m_vram_address,
  w_g123m_display_color
)
;
input clk_d;
input n36_6;
input n940_4;
input ff_h_active;
input ff_v_active;
input ff_h_active_11;
input n297_20;
input n127_8;
input n120_6;
input n127_7;
input [7:0] w_g123m_vram_rdata;
input [5:0] w_screen_pos_x_Z;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [8:8] ff_half_count;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [3:0] reg_backdrop_color;
output w_g123m_vram_valid;
output n493_4;
output ff_pos_x_4_7;
output n555_4;
output n555_5;
output n399_5;
output n430_4;
output n395_10;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
wire n563_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n401_3;
wire n469_3;
wire n470_3;
wire n471_3;
wire n472_3;
wire n238_6;
wire n237_6;
wire n236_6;
wire n235_6;
wire n234_6;
wire n233_6;
wire n232_6;
wire n231_6;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n222_6;
wire n221_21;
wire n395_4;
wire n399_4;
wire n238_7;
wire n238_8;
wire n237_7;
wire n237_8;
wire n236_7;
wire n236_8;
wire n235_7;
wire n235_8;
wire n234_7;
wire n233_7;
wire n232_7;
wire n232_8;
wire n231_7;
wire n231_8;
wire n230_7;
wire n230_8;
wire n229_7;
wire n229_8;
wire n228_7;
wire n228_8;
wire n227_7;
wire n227_8;
wire n226_7;
wire n226_8;
wire n225_7;
wire n225_8;
wire n224_7;
wire n223_7;
wire n222_7;
wire ff_vram_valid_7;
wire n221_22;
wire n221_23;
wire n238_9;
wire n238_10;
wire n238_11;
wire n238_12;
wire n237_9;
wire n237_10;
wire n236_9;
wire n236_10;
wire n235_9;
wire n234_8;
wire n232_9;
wire n232_10;
wire n231_9;
wire n231_10;
wire n230_9;
wire n230_10;
wire n229_9;
wire n229_10;
wire n228_9;
wire n228_10;
wire n227_9;
wire n227_10;
wire n226_9;
wire n226_10;
wire n225_10;
wire n224_8;
wire n227_11;
wire n226_11;
wire ff_vram_valid_9;
wire n555_7;
wire n225_12;
wire n398_6;
wire n397_6;
wire n396_6;
wire n395_8;
wire n578_5;
wire n437_5;
wire n436_5;
wire n435_5;
wire n434_5;
wire n433_5;
wire n432_5;
wire n431_5;
wire n430_6;
wire n402_8;
wire [7:0] ff_pattern_num;
wire [7:0] ff_next_pattern;
wire [7:0] ff_next_color;
wire [7:0] ff_pattern;
wire [7:0] ff_color;
wire VCC;
wire GND;
  LUT4 n563_s0 (
    .F(n563_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n555_4) 
);
defparam n563_s0.INIT=16'h1000;
  LUT3 n373_s2 (
    .F(n493_4),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n373_s2.INIT=8'h40;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_next_pattern[7]),
    .I1(n395_4),
    .I2(n395_10),
    .I3(n395_8) 
);
defparam n395_s0.INIT=16'hFFE0;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_next_pattern[6]),
    .I1(n395_4),
    .I2(n395_10),
    .I3(n396_6) 
);
defparam n396_s0.INIT=16'hFFE0;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_next_pattern[5]),
    .I1(n395_4),
    .I2(n395_10),
    .I3(n397_6) 
);
defparam n397_s0.INIT=16'hFFE0;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_next_pattern[4]),
    .I1(n395_4),
    .I2(n395_10),
    .I3(n398_6) 
);
defparam n398_s0.INIT=16'hFFE0;
  LUT4 n399_s0 (
    .F(n399_3),
    .I0(ff_next_pattern[3]),
    .I1(n399_4),
    .I2(n399_5),
    .I3(ff_pattern[2]) 
);
defparam n399_s0.INIT=16'h8F88;
  LUT4 n400_s0 (
    .F(n400_3),
    .I0(ff_next_pattern[2]),
    .I1(n399_4),
    .I2(n399_5),
    .I3(ff_pattern[1]) 
);
defparam n400_s0.INIT=16'h8F88;
  LUT4 n401_s0 (
    .F(n401_3),
    .I0(ff_next_pattern[1]),
    .I1(n399_4),
    .I2(n399_5),
    .I3(ff_pattern[0]) 
);
defparam n401_s0.INIT=16'h8F88;
  LUT3 n468_s3 (
    .F(ff_pos_x_4_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n468_s3.INIT=8'h80;
  LUT3 n469_s0 (
    .F(n469_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern[7]) 
);
defparam n469_s0.INIT=8'hAC;
  LUT3 n470_s0 (
    .F(n470_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern[7]) 
);
defparam n470_s0.INIT=8'hCA;
  LUT3 n471_s0 (
    .F(n471_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern[7]) 
);
defparam n471_s0.INIT=8'hCA;
  LUT3 n472_s0 (
    .F(n472_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern[7]) 
);
defparam n472_s0.INIT=8'hCA;
  LUT4 n238_s1 (
    .F(n238_6),
    .I0(n238_7),
    .I1(n555_5),
    .I2(n238_8),
    .I3(n555_4) 
);
defparam n238_s1.INIT=16'h8F00;
  LUT4 n237_s1 (
    .F(n237_6),
    .I0(n237_7),
    .I1(n555_5),
    .I2(n237_8),
    .I3(n555_4) 
);
defparam n237_s1.INIT=16'h8F00;
  LUT3 n236_s1 (
    .F(n236_6),
    .I0(n236_7),
    .I1(n236_8),
    .I2(n555_4) 
);
defparam n236_s1.INIT=8'hD0;
  LUT4 n235_s1 (
    .F(n235_6),
    .I0(n235_7),
    .I1(ff_pattern_num[0]),
    .I2(n235_8),
    .I3(n555_4) 
);
defparam n235_s1.INIT=16'h4F00;
  LUT4 n234_s1 (
    .F(n234_6),
    .I0(n235_7),
    .I1(ff_pattern_num[1]),
    .I2(n234_7),
    .I3(n555_4) 
);
defparam n234_s1.INIT=16'h4F00;
  LUT4 n233_s1 (
    .F(n233_6),
    .I0(n235_7),
    .I1(ff_pattern_num[2]),
    .I2(n233_7),
    .I3(n555_4) 
);
defparam n233_s1.INIT=16'h4F00;
  LUT3 n232_s1 (
    .F(n232_6),
    .I0(n232_7),
    .I1(n232_8),
    .I2(n555_4) 
);
defparam n232_s1.INIT=8'hD0;
  LUT3 n231_s1 (
    .F(n231_6),
    .I0(n231_7),
    .I1(n231_8),
    .I2(n555_4) 
);
defparam n231_s1.INIT=8'hD0;
  LUT3 n230_s1 (
    .F(n230_6),
    .I0(n230_7),
    .I1(n230_8),
    .I2(n555_4) 
);
defparam n230_s1.INIT=8'hD0;
  LUT3 n229_s1 (
    .F(n229_6),
    .I0(n229_7),
    .I1(n229_8),
    .I2(n555_4) 
);
defparam n229_s1.INIT=8'hD0;
  LUT3 n228_s1 (
    .F(n228_6),
    .I0(n228_7),
    .I1(n228_8),
    .I2(n555_4) 
);
defparam n228_s1.INIT=8'hD0;
  LUT3 n227_s1 (
    .F(n227_6),
    .I0(n227_7),
    .I1(n227_8),
    .I2(n555_4) 
);
defparam n227_s1.INIT=8'hD0;
  LUT3 n226_s1 (
    .F(n226_6),
    .I0(n226_7),
    .I1(n226_8),
    .I2(n555_4) 
);
defparam n226_s1.INIT=8'hD0;
  LUT4 n225_s1 (
    .F(n225_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n225_8),
    .I3(n555_4) 
);
defparam n225_s1.INIT=16'h4F00;
  LUT4 n224_s1 (
    .F(n224_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n224_7),
    .I3(n555_4) 
);
defparam n224_s1.INIT=16'h4F00;
  LUT4 n223_s1 (
    .F(n223_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n223_7),
    .I3(n555_4) 
);
defparam n223_s1.INIT=16'h4F00;
  LUT4 n222_s1 (
    .F(n222_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n222_7),
    .I3(n555_4) 
);
defparam n222_s1.INIT=16'h4F00;
  LUT2 n221_s12 (
    .F(n221_21),
    .I0(n221_22),
    .I1(n221_23) 
);
defparam n221_s12.INIT=4'h8;
  LUT3 n555_s1 (
    .F(n555_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n555_s1.INIT=8'h01;
  LUT3 n555_s2 (
    .F(n555_5),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n555_s2.INIT=8'h40;
  LUT4 n395_s1 (
    .F(n395_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n395_s1.INIT=16'h0100;
  LUT2 n399_s1 (
    .F(n399_4),
    .I0(n395_4),
    .I1(n395_10) 
);
defparam n399_s1.INIT=4'h4;
  LUT3 n399_s2 (
    .F(n399_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n399_s2.INIT=8'h80;
  LUT2 n430_s1 (
    .F(n430_4),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam n430_s1.INIT=4'h8;
  LUT3 n238_s2 (
    .F(n238_7),
    .I0(n238_9),
    .I1(ff_pattern_num[3]),
    .I2(n238_10) 
);
defparam n238_s2.INIT=8'hCA;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(n238_11),
    .I1(ff_half_count[8]),
    .I2(ff_h_active_11),
    .I3(n238_12) 
);
defparam n238_s3.INIT=16'h7D00;
  LUT3 n237_s2 (
    .F(n237_7),
    .I0(n237_9),
    .I1(ff_pattern_num[4]),
    .I2(n238_10) 
);
defparam n237_s2.INIT=8'hCA;
  LUT3 n237_s3 (
    .F(n237_8),
    .I0(n297_20),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n237_10) 
);
defparam n237_s3.INIT=8'h70;
  LUT3 n236_s2 (
    .F(n236_7),
    .I0(n127_8),
    .I1(n238_11),
    .I2(n236_9) 
);
defparam n236_s2.INIT=8'h70;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(n236_10),
    .I1(ff_pattern_num[5]),
    .I2(n238_10),
    .I3(n555_5) 
);
defparam n236_s3.INIT=16'hCA00;
  LUT3 n235_s2 (
    .F(n235_7),
    .I0(n238_10),
    .I1(n555_5),
    .I2(n297_20) 
);
defparam n235_s2.INIT=8'h0B;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(n555_5),
    .I1(n238_10),
    .I2(ff_pattern_num[6]),
    .I3(n235_9) 
);
defparam n235_s3.INIT=16'h7F00;
  LUT4 n234_s2 (
    .F(n234_7),
    .I0(n555_5),
    .I1(n238_10),
    .I2(ff_pattern_num[7]),
    .I3(n234_8) 
);
defparam n234_s2.INIT=16'h7F00;
  LUT4 n233_s2 (
    .F(n233_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[5]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n238_11) 
);
defparam n233_s2.INIT=16'h0BBB;
  LUT3 n232_s2 (
    .F(n232_7),
    .I0(n238_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n232_9) 
);
defparam n232_s2.INIT=8'h70;
  LUT3 n232_s3 (
    .F(n232_8),
    .I0(n238_10),
    .I1(ff_pattern_num[3]),
    .I2(n232_10) 
);
defparam n232_s3.INIT=8'hE0;
  LUT3 n231_s2 (
    .F(n231_7),
    .I0(n238_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n231_9) 
);
defparam n231_s2.INIT=8'h70;
  LUT3 n231_s3 (
    .F(n231_8),
    .I0(n238_10),
    .I1(ff_pattern_num[4]),
    .I2(n231_10) 
);
defparam n231_s3.INIT=8'hE0;
  LUT3 n230_s2 (
    .F(n230_7),
    .I0(n238_11),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n230_9) 
);
defparam n230_s2.INIT=8'h70;
  LUT3 n230_s3 (
    .F(n230_8),
    .I0(n238_10),
    .I1(ff_pattern_num[5]),
    .I2(n230_10) 
);
defparam n230_s3.INIT=8'hE0;
  LUT3 n229_s2 (
    .F(n229_7),
    .I0(n238_11),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n229_9) 
);
defparam n229_s2.INIT=8'h70;
  LUT3 n229_s3 (
    .F(n229_8),
    .I0(n238_10),
    .I1(ff_pattern_num[6]),
    .I2(n229_10) 
);
defparam n229_s3.INIT=8'hE0;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n238_11),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n228_9) 
);
defparam n228_s2.INIT=8'h70;
  LUT3 n228_s3 (
    .F(n228_8),
    .I0(n238_10),
    .I1(ff_pattern_num[7]),
    .I2(n228_10) 
);
defparam n228_s3.INIT=8'hE0;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n555_5),
    .I1(n395_4),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n227_9) 
);
defparam n227_s2.INIT=16'h7F00;
  LUT3 n227_s3 (
    .F(n227_8),
    .I0(n238_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n227_10) 
);
defparam n227_s3.INIT=8'h0E;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n555_5),
    .I1(n395_4),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h7F00;
  LUT3 n226_s3 (
    .F(n226_8),
    .I0(n238_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n226_10) 
);
defparam n226_s3.INIT=8'h0E;
  LUT3 n225_s2 (
    .F(n225_7),
    .I0(n395_4),
    .I1(n555_5),
    .I2(n297_20) 
);
defparam n225_s2.INIT=8'h07;
  LUT3 n225_s3 (
    .F(n225_8),
    .I0(n225_12),
    .I1(reg_color_table_base[13]),
    .I2(n225_10) 
);
defparam n225_s3.INIT=8'h70;
  LUT3 n224_s2 (
    .F(n224_7),
    .I0(n225_12),
    .I1(reg_color_table_base[14]),
    .I2(n224_8) 
);
defparam n224_s2.INIT=8'h70;
  LUT4 n223_s2 (
    .F(n223_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[15]),
    .I2(reg_color_table_base[15]),
    .I3(n225_12) 
);
defparam n223_s2.INIT=16'h0BBB;
  LUT4 n222_s2 (
    .F(n222_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[16]),
    .I2(reg_color_table_base[16]),
    .I3(n225_12) 
);
defparam n222_s2.INIT=16'h0BBB;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam ff_vram_valid_s4.INIT=8'h0B;
  LUT4 n221_s13 (
    .F(n221_22),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(ff_vram_valid_7) 
);
defparam n221_s13.INIT=16'h1F00;
  LUT4 n221_s14 (
    .F(n221_23),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n555_4),
    .I3(n430_4) 
);
defparam n221_s14.INIT=16'h1000;
  LUT3 n238_s4 (
    .F(n238_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n395_4) 
);
defparam n238_s4.INIT=8'hCA;
  LUT4 n238_s5 (
    .F(n238_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n120_6) 
);
defparam n238_s5.INIT=16'h0100;
  LUT3 n238_s6 (
    .F(n238_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n238_s6.INIT=8'h01;
  LUT4 n238_s7 (
    .F(n238_12),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[0]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n297_20) 
);
defparam n238_s7.INIT=16'h0BBB;
  LUT3 n237_s4 (
    .F(n237_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n395_4) 
);
defparam n237_s4.INIT=8'hAC;
  LUT4 n237_s5 (
    .F(n237_10),
    .I0(n127_7),
    .I1(n238_11),
    .I2(ff_vram_valid_7),
    .I3(w_g123m_vram_address[1]) 
);
defparam n237_s5.INIT=16'hB0BB;
  LUT4 n236_s4 (
    .F(n236_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n297_20) 
);
defparam n236_s4.INIT=16'h0BBB;
  LUT3 n236_s5 (
    .F(n236_10),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n395_4) 
);
defparam n236_s5.INIT=8'hAC;
  LUT4 n235_s4 (
    .F(n235_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[3]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n238_11) 
);
defparam n235_s4.INIT=16'h0BBB;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[4]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n238_11) 
);
defparam n234_s3.INIT=16'h0BBB;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[6]),
    .I2(ff_pattern_num[3]),
    .I3(n297_20) 
);
defparam n232_s4.INIT=16'h0BBB;
  LUT3 n232_s5 (
    .F(n232_10),
    .I0(n395_4),
    .I1(reg_color_table_base[6]),
    .I2(n555_5) 
);
defparam n232_s5.INIT=8'hE0;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[7]),
    .I2(ff_pattern_num[4]),
    .I3(n297_20) 
);
defparam n231_s4.INIT=16'h0BBB;
  LUT3 n231_s5 (
    .F(n231_10),
    .I0(n395_4),
    .I1(reg_color_table_base[7]),
    .I2(n555_5) 
);
defparam n231_s5.INIT=8'hE0;
  LUT4 n230_s4 (
    .F(n230_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[8]),
    .I2(ff_pattern_num[5]),
    .I3(n297_20) 
);
defparam n230_s4.INIT=16'h0BBB;
  LUT3 n230_s5 (
    .F(n230_10),
    .I0(n395_4),
    .I1(reg_color_table_base[8]),
    .I2(n555_5) 
);
defparam n230_s5.INIT=8'hE0;
  LUT4 n229_s4 (
    .F(n229_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[9]),
    .I2(ff_pattern_num[6]),
    .I3(n297_20) 
);
defparam n229_s4.INIT=16'h0BBB;
  LUT3 n229_s5 (
    .F(n229_10),
    .I0(n395_4),
    .I1(reg_color_table_base[9]),
    .I2(n555_5) 
);
defparam n229_s5.INIT=8'hE0;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[10]),
    .I2(ff_pattern_num[7]),
    .I3(n297_20) 
);
defparam n228_s4.INIT=16'h0BBB;
  LUT3 n228_s5 (
    .F(n228_10),
    .I0(n395_4),
    .I1(reg_color_table_base[10]),
    .I2(n555_5) 
);
defparam n228_s5.INIT=8'hE0;
  LUT4 n227_s4 (
    .F(n227_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[11]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n238_11) 
);
defparam n227_s4.INIT=16'h0BBB;
  LUT4 n227_s5 (
    .F(n227_10),
    .I0(n395_4),
    .I1(n555_5),
    .I2(reg_color_table_base[11]),
    .I3(n227_11) 
);
defparam n227_s5.INIT=16'h00BF;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[12]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n238_11) 
);
defparam n226_s4.INIT=16'h0BBB;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(n395_4),
    .I1(n555_5),
    .I2(reg_color_table_base[12]),
    .I3(n226_11) 
);
defparam n226_s5.INIT=16'h00BF;
  LUT4 n225_s5 (
    .F(n225_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[13]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n238_11) 
);
defparam n225_s5.INIT=16'h0BBB;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[14]),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n238_11) 
);
defparam n224_s3.INIT=16'h0BBB;
  LUT4 n227_s6 (
    .F(n227_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n227_s6.INIT=16'h1000;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n226_s6.INIT=16'h1000;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n555_4) 
);
defparam ff_vram_valid_s5.INIT=16'h0BFF;
  LUT4 n555_s3 (
    .F(n555_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n555_5) 
);
defparam n555_s3.INIT=16'h0100;
  LUT4 n225_s6 (
    .F(n225_12),
    .I0(n395_4),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n225_s6.INIT=16'h1000;
  LUT4 n398_s2 (
    .F(n398_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[3]) 
);
defparam n398_s2.INIT=16'h7F00;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[4]) 
);
defparam n397_s2.INIT=16'h7F00;
  LUT4 n396_s2 (
    .F(n396_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[5]) 
);
defparam n396_s2.INIT=16'h7F00;
  LUT4 n395_s4 (
    .F(n395_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[6]) 
);
defparam n395_s4.INIT=16'h7F00;
  LUT4 n395_s5 (
    .F(n395_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n430_4) 
);
defparam n395_s5.INIT=16'h8000;
  LUT4 n578_s1 (
    .F(n578_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n493_4) 
);
defparam n578_s1.INIT=16'h8000;
  LUT4 n437_s1 (
    .F(n437_5),
    .I0(ff_next_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n437_s1.INIT=16'hACCC;
  LUT4 n436_s1 (
    .F(n436_5),
    .I0(ff_next_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n436_s1.INIT=16'hACCC;
  LUT4 n435_s1 (
    .F(n435_5),
    .I0(ff_next_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n435_s1.INIT=16'hACCC;
  LUT4 n434_s1 (
    .F(n434_5),
    .I0(ff_next_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n434_s1.INIT=16'hACCC;
  LUT4 n433_s1 (
    .F(n433_5),
    .I0(ff_next_color[4]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n433_s1.INIT=16'hACCC;
  LUT4 n432_s1 (
    .F(n432_5),
    .I0(ff_next_color[5]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n432_s1.INIT=16'hACCC;
  LUT4 n431_s1 (
    .F(n431_5),
    .I0(ff_next_color[6]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n431_s1.INIT=16'hACCC;
  LUT4 n430_s2 (
    .F(n430_6),
    .I0(ff_next_color[7]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n430_s2.INIT=16'hACCC;
  LUT3 n402_s2 (
    .F(n402_8),
    .I0(ff_next_pattern[0]),
    .I1(n395_4),
    .I2(n395_10) 
);
defparam n402_s2.INIT=8'h20;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g123m_vram_address[15]),
    .D(n223_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g123m_vram_address[14]),
    .D(n224_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g123m_vram_address[13]),
    .D(n225_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g123m_vram_address[12]),
    .D(n226_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g123m_vram_address[11]),
    .D(n227_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g123m_vram_address[10]),
    .D(n228_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g123m_vram_address[9]),
    .D(n229_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g123m_vram_address[8]),
    .D(n230_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g123m_vram_address[7]),
    .D(n231_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g123m_vram_address[6]),
    .D(n232_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g123m_vram_address[5]),
    .D(n233_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g123m_vram_address[4]),
    .D(n234_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g123m_vram_address[3]),
    .D(n235_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g123m_vram_address[2]),
    .D(n236_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_g123m_vram_address[1]),
    .D(n237_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_g123m_vram_address[0]),
    .D(n238_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_7_s0 (
    .Q(ff_next_pattern[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_6_s0 (
    .Q(ff_next_pattern[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_5_s0 (
    .Q(ff_next_pattern[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_4_s0 (
    .Q(ff_next_pattern[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_3_s0 (
    .Q(ff_next_pattern[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_2_s0 (
    .Q(ff_next_pattern[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_1_s0 (
    .Q(ff_next_pattern[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_0_s0 (
    .Q(ff_next_pattern[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n555_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_7_s0 (
    .Q(ff_next_color[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_6_s0 (
    .Q(ff_next_color[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_5_s0 (
    .Q(ff_next_color[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_4_s0 (
    .Q(ff_next_color[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_3_s0 (
    .Q(ff_next_color[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_2_s0 (
    .Q(ff_next_color[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_1_s0 (
    .Q(ff_next_color[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_0_s0 (
    .Q(ff_next_color[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n395_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n396_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n397_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n398_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n399_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n400_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n401_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n402_8),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n430_6),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n431_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n432_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n433_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n434_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n435_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n436_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n437_5),
    .CLK(clk_d),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g123m_display_color[3]),
    .D(n469_3),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g123m_display_color[2]),
    .D(n470_3),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g123m_display_color[1]),
    .D(n471_3),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g123m_display_color[0]),
    .D(n472_3),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g123m_vram_address[16]),
    .D(n222_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_g123m_vram_valid),
    .D(n221_21),
    .CLK(clk_d),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g123m */
module vdp_timing_control_g4567 (
  clk_d,
  n36_6,
  n493_4,
  ff_pos_x_4_7,
  n395_10,
  n399_5,
  n555_4,
  n555_5,
  n120_5,
  n430_4,
  n120_6,
  ff_h_active_11,
  ff_h_active,
  ff_v_active,
  w_g4567_vram_rdata,
  reg_backdrop_color,
  w_screen_pos_x_Z,
  ff_half_count,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_screen_mode,
  w_g4567_vram_valid,
  n297_20,
  n127_7,
  n127_8,
  n940_4,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk_d;
input n36_6;
input n493_4;
input ff_pos_x_4_7;
input n395_10;
input n399_5;
input n555_4;
input n555_5;
input n120_5;
input n430_4;
input n120_6;
input ff_h_active_11;
input ff_h_active;
input ff_v_active;
input [31:0] w_g4567_vram_rdata;
input [7:0] reg_backdrop_color;
input [5:0] w_screen_pos_x_Z;
input [10:6] ff_half_count;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [4:2] reg_screen_mode;
output w_g4567_vram_valid;
output n297_20;
output n127_7;
output n127_8;
output n940_4;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n563_3;
wire n564_3;
wire n565_3;
wire n566_3;
wire n567_3;
wire n568_3;
wire n569_3;
wire n570_3;
wire n571_3;
wire n572_3;
wire n573_3;
wire n574_3;
wire n575_3;
wire n576_3;
wire n577_3;
wire n578_3;
wire n579_3;
wire n580_3;
wire n581_3;
wire n582_3;
wire n583_3;
wire n584_3;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n593_3;
wire n594_3;
wire n595_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire n608_3;
wire n609_3;
wire n610_3;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire ff_next_pattern0_31_6;
wire ff_next_pattern1_31_8;
wire n233_11;
wire n235_11;
wire n237_11;
wire n239_11;
wire n241_11;
wire n243_11;
wire n245_11;
wire n247_11;
wire n249_11;
wire n251_11;
wire n253_11;
wire n255_11;
wire n257_11;
wire n259_11;
wire n261_11;
wire n263_11;
wire n265_11;
wire n267_11;
wire n269_11;
wire n271_11;
wire n273_11;
wire n275_11;
wire n277_11;
wire n279_11;
wire n313_11;
wire n315_11;
wire n317_11;
wire n319_11;
wire n321_11;
wire n323_11;
wire n325_11;
wire n327_11;
wire n329_11;
wire n331_11;
wire n333_11;
wire n335_11;
wire n337_11;
wire n339_11;
wire n341_11;
wire n343_11;
wire n345_11;
wire n347_11;
wire n349_11;
wire n351_11;
wire n353_11;
wire n355_11;
wire n357_11;
wire n359_11;
wire n134_6;
wire n131_6;
wire n130_6;
wire n127_6;
wire n126_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n121_6;
wire n118_6;
wire n117_6;
wire n311_19;
wire n309_19;
wire n307_19;
wire n305_19;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n273_12;
wire n275_12;
wire n277_12;
wire n279_12;
wire n313_12;
wire n337_12;
wire n339_12;
wire n341_12;
wire n343_12;
wire n134_7;
wire n131_7;
wire n129_7;
wire n128_7;
wire n123_7;
wire n122_8;
wire n121_7;
wire n121_8;
wire n120_7;
wire n118_7;
wire n120_8;
wire n119_9;
wire n122_10;
wire n134_10;
wire n281_22;
wire n119_11;
wire n122_12;
wire ff_next_pattern1_24_9;
wire ff_next_pattern0_4_9;
wire n319_14;
wire n317_14;
wire n315_14;
wire n313_15;
wire n303_21;
wire n301_21;
wire n299_21;
wire n297_22;
wire n120_10;
wire n233_14;
wire n618_6;
wire n617_6;
wire n616_6;
wire n615_6;
wire n614_6;
wire n613_6;
wire n612_6;
wire n611_6;
wire n610_6;
wire n609_6;
wire n608_6;
wire n607_6;
wire n606_6;
wire n605_6;
wire n604_6;
wire n603_6;
wire n602_6;
wire n601_6;
wire n600_6;
wire n599_6;
wire n598_6;
wire n597_6;
wire n596_6;
wire n595_6;
wire n594_6;
wire n593_6;
wire n592_6;
wire n591_6;
wire n590_6;
wire n589_6;
wire n588_6;
wire n587_6;
wire n586_6;
wire n585_6;
wire n584_6;
wire n583_6;
wire n582_6;
wire n581_6;
wire n580_6;
wire n579_6;
wire n578_6;
wire n577_6;
wire n576_6;
wire n575_6;
wire n574_6;
wire n573_6;
wire n572_6;
wire n571_6;
wire n570_6;
wire n569_6;
wire n568_6;
wire n567_6;
wire n566_6;
wire n565_6;
wire n564_6;
wire n563_6;
wire n129_9;
wire n128_9;
wire n281_24;
wire n283_21;
wire n285_21;
wire n287_21;
wire [31:0] ff_next_pattern0;
wire [31:0] ff_next_pattern1;
wire [7:0] \ff_pattern[0] ;
wire [7:0] \ff_pattern[1] ;
wire [7:0] \ff_pattern[2] ;
wire [7:0] \ff_pattern[3] ;
wire [7:0] \ff_pattern[4] ;
wire [7:0] \ff_pattern[5] ;
wire [7:0] \ff_pattern[6] ;
wire [7:0] \ff_pattern[7] ;
wire VCC;
wire GND;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(ff_next_pattern1[31]),
    .I1(reg_backdrop_color[7]),
    .I2(n395_10) 
);
defparam n619_s0.INIT=8'hAC;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(ff_next_pattern1[30]),
    .I1(reg_backdrop_color[6]),
    .I2(n395_10) 
);
defparam n620_s0.INIT=8'hAC;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(ff_next_pattern1[29]),
    .I1(reg_backdrop_color[5]),
    .I2(n395_10) 
);
defparam n621_s0.INIT=8'hAC;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(ff_next_pattern1[28]),
    .I1(reg_backdrop_color[4]),
    .I2(n395_10) 
);
defparam n622_s0.INIT=8'hAC;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_next_pattern1[27]),
    .I1(reg_backdrop_color[3]),
    .I2(n395_10) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(ff_next_pattern1[26]),
    .I1(reg_backdrop_color[2]),
    .I2(n395_10) 
);
defparam n624_s0.INIT=8'hAC;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(ff_next_pattern1[25]),
    .I1(reg_backdrop_color[1]),
    .I2(n395_10) 
);
defparam n625_s0.INIT=8'hAC;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(ff_next_pattern1[24]),
    .I1(reg_backdrop_color[0]),
    .I2(n395_10) 
);
defparam n626_s0.INIT=8'hAC;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(n563_6),
    .I1(\ff_pattern[1] [7]),
    .I2(n399_5) 
);
defparam n563_s0.INIT=8'hAC;
  LUT3 n564_s0 (
    .F(n564_3),
    .I0(n564_6),
    .I1(\ff_pattern[1] [6]),
    .I2(n399_5) 
);
defparam n564_s0.INIT=8'hAC;
  LUT3 n565_s0 (
    .F(n565_3),
    .I0(n565_6),
    .I1(\ff_pattern[1] [5]),
    .I2(n399_5) 
);
defparam n565_s0.INIT=8'hAC;
  LUT3 n566_s0 (
    .F(n566_3),
    .I0(n566_6),
    .I1(\ff_pattern[1] [4]),
    .I2(n399_5) 
);
defparam n566_s0.INIT=8'hAC;
  LUT3 n567_s0 (
    .F(n567_3),
    .I0(n567_6),
    .I1(\ff_pattern[1] [3]),
    .I2(n399_5) 
);
defparam n567_s0.INIT=8'hAC;
  LUT3 n568_s0 (
    .F(n568_3),
    .I0(n568_6),
    .I1(\ff_pattern[1] [2]),
    .I2(n399_5) 
);
defparam n568_s0.INIT=8'hAC;
  LUT3 n569_s0 (
    .F(n569_3),
    .I0(n569_6),
    .I1(\ff_pattern[1] [1]),
    .I2(n399_5) 
);
defparam n569_s0.INIT=8'hAC;
  LUT3 n570_s0 (
    .F(n570_3),
    .I0(n570_6),
    .I1(\ff_pattern[1] [0]),
    .I2(n399_5) 
);
defparam n570_s0.INIT=8'hAC;
  LUT3 n571_s0 (
    .F(n571_3),
    .I0(n571_6),
    .I1(\ff_pattern[2] [7]),
    .I2(n399_5) 
);
defparam n571_s0.INIT=8'hAC;
  LUT3 n572_s0 (
    .F(n572_3),
    .I0(n572_6),
    .I1(\ff_pattern[2] [6]),
    .I2(n399_5) 
);
defparam n572_s0.INIT=8'hAC;
  LUT3 n573_s0 (
    .F(n573_3),
    .I0(n573_6),
    .I1(\ff_pattern[2] [5]),
    .I2(n399_5) 
);
defparam n573_s0.INIT=8'hAC;
  LUT3 n574_s0 (
    .F(n574_3),
    .I0(n574_6),
    .I1(\ff_pattern[2] [4]),
    .I2(n399_5) 
);
defparam n574_s0.INIT=8'hAC;
  LUT3 n575_s0 (
    .F(n575_3),
    .I0(n575_6),
    .I1(\ff_pattern[2] [3]),
    .I2(n399_5) 
);
defparam n575_s0.INIT=8'hAC;
  LUT3 n576_s0 (
    .F(n576_3),
    .I0(n576_6),
    .I1(\ff_pattern[2] [2]),
    .I2(n399_5) 
);
defparam n576_s0.INIT=8'hAC;
  LUT3 n577_s0 (
    .F(n577_3),
    .I0(n577_6),
    .I1(\ff_pattern[2] [1]),
    .I2(n399_5) 
);
defparam n577_s0.INIT=8'hAC;
  LUT3 n578_s0 (
    .F(n578_3),
    .I0(n578_6),
    .I1(\ff_pattern[2] [0]),
    .I2(n399_5) 
);
defparam n578_s0.INIT=8'hAC;
  LUT3 n579_s0 (
    .F(n579_3),
    .I0(n579_6),
    .I1(\ff_pattern[3] [7]),
    .I2(n399_5) 
);
defparam n579_s0.INIT=8'hAC;
  LUT3 n580_s0 (
    .F(n580_3),
    .I0(n580_6),
    .I1(\ff_pattern[3] [6]),
    .I2(n399_5) 
);
defparam n580_s0.INIT=8'hAC;
  LUT3 n581_s0 (
    .F(n581_3),
    .I0(n581_6),
    .I1(\ff_pattern[3] [5]),
    .I2(n399_5) 
);
defparam n581_s0.INIT=8'hAC;
  LUT3 n582_s0 (
    .F(n582_3),
    .I0(n582_6),
    .I1(\ff_pattern[3] [4]),
    .I2(n399_5) 
);
defparam n582_s0.INIT=8'hAC;
  LUT3 n583_s0 (
    .F(n583_3),
    .I0(n583_6),
    .I1(\ff_pattern[3] [3]),
    .I2(n399_5) 
);
defparam n583_s0.INIT=8'hAC;
  LUT3 n584_s0 (
    .F(n584_3),
    .I0(n584_6),
    .I1(\ff_pattern[3] [2]),
    .I2(n399_5) 
);
defparam n584_s0.INIT=8'hAC;
  LUT3 n585_s0 (
    .F(n585_3),
    .I0(n585_6),
    .I1(\ff_pattern[3] [1]),
    .I2(n399_5) 
);
defparam n585_s0.INIT=8'hAC;
  LUT3 n586_s0 (
    .F(n586_3),
    .I0(n586_6),
    .I1(\ff_pattern[3] [0]),
    .I2(n399_5) 
);
defparam n586_s0.INIT=8'hAC;
  LUT3 n587_s0 (
    .F(n587_3),
    .I0(n587_6),
    .I1(\ff_pattern[4] [7]),
    .I2(n399_5) 
);
defparam n587_s0.INIT=8'hAC;
  LUT3 n588_s0 (
    .F(n588_3),
    .I0(n588_6),
    .I1(\ff_pattern[4] [6]),
    .I2(n399_5) 
);
defparam n588_s0.INIT=8'hAC;
  LUT3 n589_s0 (
    .F(n589_3),
    .I0(n589_6),
    .I1(\ff_pattern[4] [5]),
    .I2(n399_5) 
);
defparam n589_s0.INIT=8'hAC;
  LUT3 n590_s0 (
    .F(n590_3),
    .I0(n590_6),
    .I1(\ff_pattern[4] [4]),
    .I2(n399_5) 
);
defparam n590_s0.INIT=8'hAC;
  LUT3 n591_s0 (
    .F(n591_3),
    .I0(n591_6),
    .I1(\ff_pattern[4] [3]),
    .I2(n399_5) 
);
defparam n591_s0.INIT=8'hAC;
  LUT3 n592_s0 (
    .F(n592_3),
    .I0(n592_6),
    .I1(\ff_pattern[4] [2]),
    .I2(n399_5) 
);
defparam n592_s0.INIT=8'hAC;
  LUT3 n593_s0 (
    .F(n593_3),
    .I0(n593_6),
    .I1(\ff_pattern[4] [1]),
    .I2(n399_5) 
);
defparam n593_s0.INIT=8'hAC;
  LUT3 n594_s0 (
    .F(n594_3),
    .I0(n594_6),
    .I1(\ff_pattern[4] [0]),
    .I2(n399_5) 
);
defparam n594_s0.INIT=8'hAC;
  LUT3 n595_s0 (
    .F(n595_3),
    .I0(n595_6),
    .I1(\ff_pattern[5] [7]),
    .I2(n399_5) 
);
defparam n595_s0.INIT=8'hAC;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(n596_6),
    .I1(\ff_pattern[5] [6]),
    .I2(n399_5) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(n597_6),
    .I1(\ff_pattern[5] [5]),
    .I2(n399_5) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(n598_6),
    .I1(\ff_pattern[5] [4]),
    .I2(n399_5) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(n599_6),
    .I1(\ff_pattern[5] [3]),
    .I2(n399_5) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(n600_6),
    .I1(\ff_pattern[5] [2]),
    .I2(n399_5) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(n601_6),
    .I1(\ff_pattern[5] [1]),
    .I2(n399_5) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(n602_6),
    .I1(\ff_pattern[5] [0]),
    .I2(n399_5) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(n603_6),
    .I1(\ff_pattern[6] [7]),
    .I2(n399_5) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(n604_6),
    .I1(\ff_pattern[6] [6]),
    .I2(n399_5) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(n605_6),
    .I1(\ff_pattern[6] [5]),
    .I2(n399_5) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(n606_6),
    .I1(\ff_pattern[6] [4]),
    .I2(n399_5) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(n607_6),
    .I1(\ff_pattern[6] [3]),
    .I2(n399_5) 
);
defparam n607_s0.INIT=8'hAC;
  LUT3 n608_s0 (
    .F(n608_3),
    .I0(n608_6),
    .I1(\ff_pattern[6] [2]),
    .I2(n399_5) 
);
defparam n608_s0.INIT=8'hAC;
  LUT3 n609_s0 (
    .F(n609_3),
    .I0(n609_6),
    .I1(\ff_pattern[6] [1]),
    .I2(n399_5) 
);
defparam n609_s0.INIT=8'hAC;
  LUT3 n610_s0 (
    .F(n610_3),
    .I0(n610_6),
    .I1(\ff_pattern[6] [0]),
    .I2(n399_5) 
);
defparam n610_s0.INIT=8'hAC;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(n611_6),
    .I1(\ff_pattern[7] [7]),
    .I2(n399_5) 
);
defparam n611_s0.INIT=8'hAC;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(n612_6),
    .I1(\ff_pattern[7] [6]),
    .I2(n399_5) 
);
defparam n612_s0.INIT=8'hAC;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(n613_6),
    .I1(\ff_pattern[7] [5]),
    .I2(n399_5) 
);
defparam n613_s0.INIT=8'hAC;
  LUT3 n614_s0 (
    .F(n614_3),
    .I0(n614_6),
    .I1(\ff_pattern[7] [4]),
    .I2(n399_5) 
);
defparam n614_s0.INIT=8'hAC;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(n615_6),
    .I1(\ff_pattern[7] [3]),
    .I2(n399_5) 
);
defparam n615_s0.INIT=8'hAC;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_6),
    .I1(\ff_pattern[7] [2]),
    .I2(n399_5) 
);
defparam n616_s0.INIT=8'hAC;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(\ff_pattern[7] [1]),
    .I2(n399_5) 
);
defparam n617_s0.INIT=8'hAC;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(\ff_pattern[7] [0]),
    .I2(n399_5) 
);
defparam n618_s0.INIT=8'hAC;
  LUT3 ff_next_pattern0_31_s2 (
    .F(ff_next_pattern0_31_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n555_4) 
);
defparam ff_next_pattern0_31_s2.INIT=8'h40;
  LUT3 ff_next_pattern1_31_s4 (
    .F(ff_next_pattern1_31_8),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n555_4) 
);
defparam ff_next_pattern1_31_s4.INIT=8'h40;
  LUT4 n233_s6 (
    .F(n233_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[31]),
    .I2(ff_next_pattern1[15]),
    .I3(n233_14) 
);
defparam n233_s6.INIT=16'hF888;
  LUT4 n235_s6 (
    .F(n235_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[30]),
    .I2(ff_next_pattern1[14]),
    .I3(n233_14) 
);
defparam n235_s6.INIT=16'hF888;
  LUT4 n237_s6 (
    .F(n237_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[29]),
    .I2(ff_next_pattern1[13]),
    .I3(n233_14) 
);
defparam n237_s6.INIT=16'hF888;
  LUT4 n239_s6 (
    .F(n239_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[28]),
    .I2(ff_next_pattern1[12]),
    .I3(n233_14) 
);
defparam n239_s6.INIT=16'hF888;
  LUT3 n241_s6 (
    .F(n241_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[27]),
    .I2(n241_12) 
);
defparam n241_s6.INIT=8'hF8;
  LUT3 n243_s6 (
    .F(n243_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[26]),
    .I2(n243_12) 
);
defparam n243_s6.INIT=8'hF8;
  LUT3 n245_s6 (
    .F(n245_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[25]),
    .I2(n245_12) 
);
defparam n245_s6.INIT=8'hF8;
  LUT3 n247_s6 (
    .F(n247_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[24]),
    .I2(n247_12) 
);
defparam n247_s6.INIT=8'hF8;
  LUT4 n249_s6 (
    .F(n249_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[23]),
    .I2(ff_next_pattern0[15]),
    .I3(n233_14) 
);
defparam n249_s6.INIT=16'hF888;
  LUT4 n251_s6 (
    .F(n251_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[22]),
    .I2(ff_next_pattern0[14]),
    .I3(n233_14) 
);
defparam n251_s6.INIT=16'hF888;
  LUT4 n253_s6 (
    .F(n253_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[21]),
    .I2(ff_next_pattern0[13]),
    .I3(n233_14) 
);
defparam n253_s6.INIT=16'hF888;
  LUT4 n255_s6 (
    .F(n255_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[20]),
    .I2(ff_next_pattern0[12]),
    .I3(n233_14) 
);
defparam n255_s6.INIT=16'hF888;
  LUT4 n257_s6 (
    .F(n257_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[19]),
    .I2(ff_next_pattern0[11]),
    .I3(n555_5) 
);
defparam n257_s6.INIT=16'hF888;
  LUT4 n259_s6 (
    .F(n259_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[18]),
    .I2(ff_next_pattern0[10]),
    .I3(n555_5) 
);
defparam n259_s6.INIT=16'hF888;
  LUT4 n261_s6 (
    .F(n261_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[17]),
    .I2(ff_next_pattern0[9]),
    .I3(n555_5) 
);
defparam n261_s6.INIT=16'hF888;
  LUT4 n263_s6 (
    .F(n263_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[16]),
    .I2(ff_next_pattern0[8]),
    .I3(n555_5) 
);
defparam n263_s6.INIT=16'hF888;
  LUT4 n265_s6 (
    .F(n265_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[15]),
    .I2(ff_next_pattern1[7]),
    .I3(n233_14) 
);
defparam n265_s6.INIT=16'hF888;
  LUT4 n267_s6 (
    .F(n267_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[14]),
    .I2(ff_next_pattern1[6]),
    .I3(n233_14) 
);
defparam n267_s6.INIT=16'hF888;
  LUT4 n269_s6 (
    .F(n269_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[13]),
    .I2(ff_next_pattern1[5]),
    .I3(n233_14) 
);
defparam n269_s6.INIT=16'hF888;
  LUT4 n271_s6 (
    .F(n271_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[12]),
    .I2(ff_next_pattern1[4]),
    .I3(n233_14) 
);
defparam n271_s6.INIT=16'hF888;
  LUT3 n273_s6 (
    .F(n273_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[11]),
    .I2(n273_12) 
);
defparam n273_s6.INIT=8'hF8;
  LUT3 n275_s6 (
    .F(n275_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[10]),
    .I2(n275_12) 
);
defparam n275_s6.INIT=8'hF8;
  LUT3 n277_s6 (
    .F(n277_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[9]),
    .I2(n277_12) 
);
defparam n277_s6.INIT=8'hF8;
  LUT3 n279_s6 (
    .F(n279_11),
    .I0(n281_22),
    .I1(w_g4567_vram_rdata[8]),
    .I2(n279_12) 
);
defparam n279_s6.INIT=8'hF8;
  LUT4 n313_s6 (
    .F(n313_11),
    .I0(n313_12),
    .I1(n555_5),
    .I2(ff_next_pattern0[31]),
    .I3(n313_15) 
);
defparam n313_s6.INIT=16'hFF40;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n313_12),
    .I1(n555_5),
    .I2(ff_next_pattern0[30]),
    .I3(n315_14) 
);
defparam n315_s6.INIT=16'hFF40;
  LUT4 n317_s6 (
    .F(n317_11),
    .I0(n313_12),
    .I1(n555_5),
    .I2(ff_next_pattern0[29]),
    .I3(n317_14) 
);
defparam n317_s6.INIT=16'hFF40;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n313_12),
    .I1(n555_5),
    .I2(ff_next_pattern0[28]),
    .I3(n319_14) 
);
defparam n319_s6.INIT=16'hFF40;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(w_g4567_vram_rdata[19]),
    .I1(n297_20),
    .I2(ff_next_pattern0[27]),
    .I3(n555_5) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(w_g4567_vram_rdata[18]),
    .I1(n297_20),
    .I2(ff_next_pattern0[26]),
    .I3(n555_5) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(w_g4567_vram_rdata[17]),
    .I1(n297_20),
    .I2(ff_next_pattern0[25]),
    .I3(n555_5) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(w_g4567_vram_rdata[16]),
    .I1(n297_20),
    .I2(ff_next_pattern0[24]),
    .I3(n555_5) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[15]),
    .I2(ff_next_pattern1[23]),
    .I3(n233_14) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[14]),
    .I2(ff_next_pattern1[22]),
    .I3(n233_14) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[13]),
    .I2(ff_next_pattern1[21]),
    .I3(n233_14) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[12]),
    .I2(ff_next_pattern1[20]),
    .I3(n233_14) 
);
defparam n335_s6.INIT=16'hF888;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[11]),
    .I2(n337_12) 
);
defparam n337_s6.INIT=8'hF8;
  LUT3 n339_s6 (
    .F(n339_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[10]),
    .I2(n339_12) 
);
defparam n339_s6.INIT=8'hF8;
  LUT3 n341_s6 (
    .F(n341_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[9]),
    .I2(n341_12) 
);
defparam n341_s6.INIT=8'hF8;
  LUT3 n343_s6 (
    .F(n343_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[8]),
    .I2(n343_12) 
);
defparam n343_s6.INIT=8'hF8;
  LUT4 n345_s6 (
    .F(n345_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[7]),
    .I2(ff_next_pattern0[23]),
    .I3(n233_14) 
);
defparam n345_s6.INIT=16'hF888;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[6]),
    .I2(ff_next_pattern0[22]),
    .I3(n233_14) 
);
defparam n347_s6.INIT=16'hF888;
  LUT4 n349_s6 (
    .F(n349_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[5]),
    .I2(ff_next_pattern0[21]),
    .I3(n233_14) 
);
defparam n349_s6.INIT=16'hF888;
  LUT4 n351_s6 (
    .F(n351_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[4]),
    .I2(ff_next_pattern0[20]),
    .I3(n233_14) 
);
defparam n351_s6.INIT=16'hF888;
  LUT4 n353_s6 (
    .F(n353_11),
    .I0(w_g4567_vram_rdata[3]),
    .I1(n297_20),
    .I2(ff_next_pattern0[19]),
    .I3(n555_5) 
);
defparam n353_s6.INIT=16'hF888;
  LUT4 n355_s6 (
    .F(n355_11),
    .I0(w_g4567_vram_rdata[2]),
    .I1(n297_20),
    .I2(ff_next_pattern0[18]),
    .I3(n555_5) 
);
defparam n355_s6.INIT=16'hF888;
  LUT4 n357_s6 (
    .F(n357_11),
    .I0(w_g4567_vram_rdata[1]),
    .I1(n297_20),
    .I2(ff_next_pattern0[17]),
    .I3(n555_5) 
);
defparam n357_s6.INIT=16'hF888;
  LUT4 n359_s6 (
    .F(n359_11),
    .I0(w_g4567_vram_rdata[0]),
    .I1(n297_20),
    .I2(ff_next_pattern0[16]),
    .I3(n555_5) 
);
defparam n359_s6.INIT=16'hF888;
  LUT4 n134_s1 (
    .F(n134_6),
    .I0(n134_7),
    .I1(n120_5),
    .I2(n430_4),
    .I3(n134_10) 
);
defparam n134_s1.INIT=16'h4000;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(ff_half_count[6]),
    .I1(n134_10),
    .I2(n131_7) 
);
defparam n131_s1.INIT=8'h40;
  LUT4 n130_s1 (
    .F(n130_6),
    .I0(ff_half_count[7]),
    .I1(n131_7),
    .I2(ff_half_count[6]),
    .I3(n134_10) 
);
defparam n130_s1.INIT=16'h8700;
  LUT4 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n127_s1.INIT=16'hC500;
  LUT4 n126_s1 (
    .F(n126_6),
    .I0(n127_8),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n126_s1.INIT=16'hCA00;
  LUT4 n125_s1 (
    .F(n125_6),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n125_s1.INIT=16'hCA00;
  LUT4 n124_s1 (
    .F(n124_6),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n124_s1.INIT=16'hCA00;
  LUT4 n123_s1 (
    .F(n123_6),
    .I0(n123_7),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n123_s1.INIT=16'hAC00;
  LUT4 n121_s1 (
    .F(n121_6),
    .I0(n121_7),
    .I1(n121_8),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n121_s1.INIT=16'hCA00;
  LUT4 n118_s1 (
    .F(n118_6),
    .I0(n118_7),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n118_s1.INIT=16'hCA00;
  LUT4 n117_s1 (
    .F(n117_6),
    .I0(reg_pattern_name_table_base[16]),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n131_7),
    .I3(n134_10) 
);
defparam n117_s1.INIT=16'hAC00;
  LUT4 n311_s12 (
    .F(n311_19),
    .I0(w_g4567_vram_rdata[24]),
    .I1(n297_20),
    .I2(ff_next_pattern0[28]),
    .I3(n555_5) 
);
defparam n311_s12.INIT=16'hF888;
  LUT4 n309_s12 (
    .F(n309_19),
    .I0(w_g4567_vram_rdata[25]),
    .I1(n297_20),
    .I2(ff_next_pattern0[29]),
    .I3(n555_5) 
);
defparam n309_s12.INIT=16'hF888;
  LUT4 n307_s12 (
    .F(n307_19),
    .I0(w_g4567_vram_rdata[26]),
    .I1(n297_20),
    .I2(ff_next_pattern0[30]),
    .I3(n555_5) 
);
defparam n307_s12.INIT=16'hF888;
  LUT4 n305_s12 (
    .F(n305_19),
    .I0(w_g4567_vram_rdata[27]),
    .I1(n297_20),
    .I2(ff_next_pattern0[31]),
    .I3(n555_5) 
);
defparam n305_s12.INIT=16'hF888;
  LUT3 n297_s13 (
    .F(n297_20),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n297_s13.INIT=8'h10;
  LUT4 n241_s7 (
    .F(n241_12),
    .I0(ff_next_pattern0[15]),
    .I1(ff_next_pattern1[11]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n241_s7.INIT=16'hAC00;
  LUT4 n243_s7 (
    .F(n243_12),
    .I0(ff_next_pattern0[14]),
    .I1(ff_next_pattern1[10]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n243_s7.INIT=16'hAC00;
  LUT4 n245_s7 (
    .F(n245_12),
    .I0(ff_next_pattern0[13]),
    .I1(ff_next_pattern1[9]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n245_s7.INIT=16'hAC00;
  LUT4 n247_s7 (
    .F(n247_12),
    .I0(ff_next_pattern0[12]),
    .I1(ff_next_pattern1[8]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n247_s7.INIT=16'hAC00;
  LUT4 n273_s7 (
    .F(n273_12),
    .I0(ff_next_pattern0[7]),
    .I1(ff_next_pattern1[3]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n273_s7.INIT=16'hAC00;
  LUT4 n275_s7 (
    .F(n275_12),
    .I0(ff_next_pattern0[6]),
    .I1(ff_next_pattern1[2]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n275_s7.INIT=16'hAC00;
  LUT4 n277_s7 (
    .F(n277_12),
    .I0(ff_next_pattern0[5]),
    .I1(ff_next_pattern1[1]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n277_s7.INIT=16'hAC00;
  LUT4 n279_s7 (
    .F(n279_12),
    .I0(ff_next_pattern0[4]),
    .I1(ff_next_pattern1[0]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n279_s7.INIT=16'hAC00;
  LUT4 n313_s7 (
    .F(n313_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n120_6) 
);
defparam n313_s7.INIT=16'h1800;
  LUT4 n337_s7 (
    .F(n337_12),
    .I0(ff_next_pattern0[23]),
    .I1(ff_next_pattern1[19]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n337_s7.INIT=16'hAC00;
  LUT4 n339_s7 (
    .F(n339_12),
    .I0(ff_next_pattern0[22]),
    .I1(ff_next_pattern1[18]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n339_s7.INIT=16'hAC00;
  LUT4 n341_s7 (
    .F(n341_12),
    .I0(ff_next_pattern0[21]),
    .I1(ff_next_pattern1[17]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n341_s7.INIT=16'hAC00;
  LUT4 n343_s7 (
    .F(n343_12),
    .I0(ff_next_pattern0[20]),
    .I1(ff_next_pattern1[16]),
    .I2(n313_12),
    .I3(n555_5) 
);
defparam n343_s7.INIT=16'hAC00;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n134_s2.INIT=8'h70;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(w_screen_pos_x_Z[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(n120_6) 
);
defparam n131_s2.INIT=16'h4000;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[7]),
    .I3(n131_7) 
);
defparam n129_s2.INIT=16'hA93C;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_half_count[9]),
    .I1(ff_h_active_11),
    .I2(ff_half_count[8]),
    .I3(n131_7) 
);
defparam n128_s2.INIT=16'h65C3;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n127_s2.INIT=16'h1FE0;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_half_count[8]),
    .I1(ff_h_active_11),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam n127_s3.INIT=16'hF20D;
  LUT2 n123_s2 (
    .F(n123_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]) 
);
defparam n123_s2.INIT=4'h8;
  LUT2 n122_s3 (
    .F(n122_8),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n122_s3.INIT=4'h1;
  LUT2 n121_s2 (
    .F(n121_7),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n121_s2.INIT=4'h8;
  LUT2 n121_s3 (
    .F(n121_8),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n121_s3.INIT=4'h8;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(n121_8),
    .I1(n120_8),
    .I2(n131_7),
    .I3(n122_8) 
);
defparam n120_s2.INIT=16'hCA00;
  LUT2 n118_s2 (
    .F(n118_7),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]) 
);
defparam n118_s2.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]) 
);
defparam n120_s3.INIT=4'h8;
  LUT4 n119_s3 (
    .F(n119_9),
    .I0(n120_8),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n131_7) 
);
defparam n119_s3.INIT=16'hC0AA;
  LUT4 n122_s4 (
    .F(n122_10),
    .I0(n123_7),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n131_7) 
);
defparam n122_s4.INIT=16'hC0AA;
  LUT3 n134_s4 (
    .F(n134_10),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n555_4) 
);
defparam n134_s4.INIT=8'h10;
  LUT3 n281_s14 (
    .F(n281_22),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n281_s14.INIT=8'h02;
  LUT4 n119_s4 (
    .F(n119_11),
    .I0(n119_9),
    .I1(n555_4),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n119_s4.INIT=16'h0008;
  LUT4 n122_s5 (
    .F(n122_12),
    .I0(n122_10),
    .I1(n555_4),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n122_s5.INIT=16'h0008;
  LUT4 ff_next_pattern1_24_s4 (
    .F(ff_next_pattern1_24_9),
    .I0(n233_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n555_4) 
);
defparam ff_next_pattern1_24_s4.INIT=16'h1000;
  LUT4 ff_next_pattern0_4_s4 (
    .F(ff_next_pattern0_4_9),
    .I0(n233_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n555_4) 
);
defparam ff_next_pattern0_4_s4.INIT=16'h1000;
  LUT4 n940_s0 (
    .F(n940_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n555_4) 
);
defparam n940_s0.INIT=16'h1000;
  LUT4 n319_s8 (
    .F(n319_14),
    .I0(w_g4567_vram_rdata[20]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n319_s8.INIT=16'h0200;
  LUT4 n317_s8 (
    .F(n317_14),
    .I0(w_g4567_vram_rdata[21]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n317_s8.INIT=16'h0200;
  LUT4 n315_s8 (
    .F(n315_14),
    .I0(w_g4567_vram_rdata[22]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n315_s8.INIT=16'h0200;
  LUT4 n313_s9 (
    .F(n313_15),
    .I0(w_g4567_vram_rdata[23]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n313_s9.INIT=16'h0200;
  LUT4 n303_s13 (
    .F(n303_21),
    .I0(w_g4567_vram_rdata[28]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n303_s13.INIT=16'h0200;
  LUT4 n301_s13 (
    .F(n301_21),
    .I0(w_g4567_vram_rdata[29]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n301_s13.INIT=16'h0200;
  LUT4 n299_s13 (
    .F(n299_21),
    .I0(w_g4567_vram_rdata[30]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n299_s13.INIT=16'h0200;
  LUT4 n297_s14 (
    .F(n297_22),
    .I0(w_g4567_vram_rdata[31]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n297_s14.INIT=16'h0200;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(n120_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n120_s4.INIT=16'h0002;
  LUT4 n233_s8 (
    .F(n233_14),
    .I0(n313_12),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n233_s8.INIT=16'h1000;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_next_pattern1[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n618_s2.INIT=16'hACCC;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_next_pattern1[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n617_s2.INIT=16'hACCC;
  LUT4 n616_s2 (
    .F(n616_6),
    .I0(ff_next_pattern1[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n616_s2.INIT=16'hACCC;
  LUT4 n615_s2 (
    .F(n615_6),
    .I0(ff_next_pattern1[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n615_s2.INIT=16'hACCC;
  LUT4 n614_s2 (
    .F(n614_6),
    .I0(ff_next_pattern1[20]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n614_s2.INIT=16'hACCC;
  LUT4 n613_s2 (
    .F(n613_6),
    .I0(ff_next_pattern1[21]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n613_s2.INIT=16'hACCC;
  LUT4 n612_s2 (
    .F(n612_6),
    .I0(ff_next_pattern1[22]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n612_s2.INIT=16'hACCC;
  LUT4 n611_s2 (
    .F(n611_6),
    .I0(ff_next_pattern1[23]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n611_s2.INIT=16'hACCC;
  LUT4 n610_s2 (
    .F(n610_6),
    .I0(ff_next_pattern1[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n610_s2.INIT=16'hACCC;
  LUT4 n609_s2 (
    .F(n609_6),
    .I0(ff_next_pattern1[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n609_s2.INIT=16'hACCC;
  LUT4 n608_s2 (
    .F(n608_6),
    .I0(ff_next_pattern1[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n608_s2.INIT=16'hACCC;
  LUT4 n607_s2 (
    .F(n607_6),
    .I0(ff_next_pattern1[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n607_s2.INIT=16'hACCC;
  LUT4 n606_s2 (
    .F(n606_6),
    .I0(ff_next_pattern1[12]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n606_s2.INIT=16'hACCC;
  LUT4 n605_s2 (
    .F(n605_6),
    .I0(ff_next_pattern1[13]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n605_s2.INIT=16'hACCC;
  LUT4 n604_s2 (
    .F(n604_6),
    .I0(ff_next_pattern1[14]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n604_s2.INIT=16'hACCC;
  LUT4 n603_s2 (
    .F(n603_6),
    .I0(ff_next_pattern1[15]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n603_s2.INIT=16'hACCC;
  LUT4 n602_s2 (
    .F(n602_6),
    .I0(ff_next_pattern1[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n602_s2.INIT=16'hACCC;
  LUT4 n601_s2 (
    .F(n601_6),
    .I0(ff_next_pattern1[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n601_s2.INIT=16'hACCC;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(ff_next_pattern1[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n600_s2.INIT=16'hACCC;
  LUT4 n599_s2 (
    .F(n599_6),
    .I0(ff_next_pattern1[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n599_s2.INIT=16'hACCC;
  LUT4 n598_s2 (
    .F(n598_6),
    .I0(ff_next_pattern1[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n598_s2.INIT=16'hACCC;
  LUT4 n597_s2 (
    .F(n597_6),
    .I0(ff_next_pattern1[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n597_s2.INIT=16'hACCC;
  LUT4 n596_s2 (
    .F(n596_6),
    .I0(ff_next_pattern1[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n596_s2.INIT=16'hACCC;
  LUT4 n595_s2 (
    .F(n595_6),
    .I0(ff_next_pattern1[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n595_s2.INIT=16'hACCC;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(ff_next_pattern0[24]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n594_s2.INIT=16'hACCC;
  LUT4 n593_s2 (
    .F(n593_6),
    .I0(ff_next_pattern0[25]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n593_s2.INIT=16'hACCC;
  LUT4 n592_s2 (
    .F(n592_6),
    .I0(ff_next_pattern0[26]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n592_s2.INIT=16'hACCC;
  LUT4 n591_s2 (
    .F(n591_6),
    .I0(ff_next_pattern0[27]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n591_s2.INIT=16'hACCC;
  LUT4 n590_s2 (
    .F(n590_6),
    .I0(ff_next_pattern0[28]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n590_s2.INIT=16'hACCC;
  LUT4 n589_s2 (
    .F(n589_6),
    .I0(ff_next_pattern0[29]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n589_s2.INIT=16'hACCC;
  LUT4 n588_s2 (
    .F(n588_6),
    .I0(ff_next_pattern0[30]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n588_s2.INIT=16'hACCC;
  LUT4 n587_s2 (
    .F(n587_6),
    .I0(ff_next_pattern0[31]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n587_s2.INIT=16'hACCC;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(ff_next_pattern0[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n586_s2.INIT=16'hACCC;
  LUT4 n585_s2 (
    .F(n585_6),
    .I0(ff_next_pattern0[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n585_s2.INIT=16'hACCC;
  LUT4 n584_s2 (
    .F(n584_6),
    .I0(ff_next_pattern0[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n584_s2.INIT=16'hACCC;
  LUT4 n583_s2 (
    .F(n583_6),
    .I0(ff_next_pattern0[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n583_s2.INIT=16'hACCC;
  LUT4 n582_s2 (
    .F(n582_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[20]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n582_s2.INIT=16'hCAAA;
  LUT4 n581_s2 (
    .F(n581_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[21]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n581_s2.INIT=16'hCAAA;
  LUT4 n580_s2 (
    .F(n580_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[22]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n580_s2.INIT=16'hCAAA;
  LUT4 n579_s2 (
    .F(n579_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[23]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n579_s2.INIT=16'hCAAA;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(ff_next_pattern0[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n578_s2.INIT=16'hACCC;
  LUT4 n577_s2 (
    .F(n577_6),
    .I0(ff_next_pattern0[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n577_s2.INIT=16'hACCC;
  LUT4 n576_s2 (
    .F(n576_6),
    .I0(ff_next_pattern0[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n576_s2.INIT=16'hACCC;
  LUT4 n575_s2 (
    .F(n575_6),
    .I0(ff_next_pattern0[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n575_s2.INIT=16'hACCC;
  LUT4 n574_s2 (
    .F(n574_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[12]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n574_s2.INIT=16'hCAAA;
  LUT4 n573_s2 (
    .F(n573_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[13]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n573_s2.INIT=16'hCAAA;
  LUT4 n572_s2 (
    .F(n572_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[14]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n572_s2.INIT=16'hCAAA;
  LUT4 n571_s2 (
    .F(n571_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[15]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n571_s2.INIT=16'hCAAA;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(ff_next_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n570_s2.INIT=16'hACCC;
  LUT4 n569_s2 (
    .F(n569_6),
    .I0(ff_next_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n569_s2.INIT=16'hACCC;
  LUT4 n568_s2 (
    .F(n568_6),
    .I0(ff_next_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n568_s2.INIT=16'hACCC;
  LUT4 n567_s2 (
    .F(n567_6),
    .I0(ff_next_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n567_s2.INIT=16'hACCC;
  LUT4 n566_s2 (
    .F(n566_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n566_s2.INIT=16'hCAAA;
  LUT4 n565_s2 (
    .F(n565_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n565_s2.INIT=16'hCAAA;
  LUT4 n564_s2 (
    .F(n564_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n564_s2.INIT=16'hCAAA;
  LUT4 n563_s2 (
    .F(n563_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n563_s2.INIT=16'hCAAA;
  LUT4 n129_s3 (
    .F(n129_9),
    .I0(n129_7),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n555_4) 
);
defparam n129_s3.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n555_4),
    .I3(n128_7) 
);
defparam n128_s3.INIT=16'h1000;
  LUT4 n281_s15 (
    .F(n281_24),
    .I0(w_g4567_vram_rdata[7]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n281_s15.INIT=16'h0008;
  LUT4 n283_s13 (
    .F(n283_21),
    .I0(w_g4567_vram_rdata[6]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n283_s13.INIT=16'h0008;
  LUT4 n285_s13 (
    .F(n285_21),
    .I0(w_g4567_vram_rdata[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n285_s13.INIT=16'h0008;
  LUT4 n287_s13 (
    .F(n287_21),
    .I0(w_g4567_vram_rdata[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n287_s13.INIT=16'h0008;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g4567_vram_address[15]),
    .D(n118_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g4567_vram_address[14]),
    .D(n119_11),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g4567_vram_address[13]),
    .D(n120_10),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g4567_vram_address[12]),
    .D(n121_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g4567_vram_address[11]),
    .D(n122_12),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g4567_vram_address[10]),
    .D(n123_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g4567_vram_address[9]),
    .D(n124_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g4567_vram_address[8]),
    .D(n125_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g4567_vram_address[7]),
    .D(n126_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g4567_vram_address[6]),
    .D(n127_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g4567_vram_address[5]),
    .D(n128_9),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g4567_vram_address[4]),
    .D(n129_9),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g4567_vram_address[3]),
    .D(n130_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g4567_vram_address[2]),
    .D(n131_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_g4567_vram_valid),
    .D(n134_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_31_s0 (
    .Q(ff_next_pattern0[31]),
    .D(n233_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_30_s0 (
    .Q(ff_next_pattern0[30]),
    .D(n235_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_29_s0 (
    .Q(ff_next_pattern0[29]),
    .D(n237_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_28_s0 (
    .Q(ff_next_pattern0[28]),
    .D(n239_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_27_s0 (
    .Q(ff_next_pattern0[27]),
    .D(n241_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_26_s0 (
    .Q(ff_next_pattern0[26]),
    .D(n243_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_25_s0 (
    .Q(ff_next_pattern0[25]),
    .D(n245_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_24_s0 (
    .Q(ff_next_pattern0[24]),
    .D(n247_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_23_s0 (
    .Q(ff_next_pattern0[23]),
    .D(n249_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_22_s0 (
    .Q(ff_next_pattern0[22]),
    .D(n251_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_21_s0 (
    .Q(ff_next_pattern0[21]),
    .D(n253_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_20_s0 (
    .Q(ff_next_pattern0[20]),
    .D(n255_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_19_s0 (
    .Q(ff_next_pattern0[19]),
    .D(n257_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_18_s0 (
    .Q(ff_next_pattern0[18]),
    .D(n259_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_17_s0 (
    .Q(ff_next_pattern0[17]),
    .D(n261_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_16_s0 (
    .Q(ff_next_pattern0[16]),
    .D(n263_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_15_s0 (
    .Q(ff_next_pattern0[15]),
    .D(n265_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_14_s0 (
    .Q(ff_next_pattern0[14]),
    .D(n267_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_13_s0 (
    .Q(ff_next_pattern0[13]),
    .D(n269_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_12_s0 (
    .Q(ff_next_pattern0[12]),
    .D(n271_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_11_s0 (
    .Q(ff_next_pattern0[11]),
    .D(n273_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_10_s0 (
    .Q(ff_next_pattern0[10]),
    .D(n275_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_9_s0 (
    .Q(ff_next_pattern0[9]),
    .D(n277_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_8_s0 (
    .Q(ff_next_pattern0[8]),
    .D(n279_11),
    .CLK(clk_d),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_7_s0 (
    .Q(ff_next_pattern0[7]),
    .D(n281_24),
    .CLK(clk_d),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_6_s0 (
    .Q(ff_next_pattern0[6]),
    .D(n283_21),
    .CLK(clk_d),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(n285_21),
    .CLK(clk_d),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(n287_21),
    .CLK(clk_d),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(w_g4567_vram_rdata[3]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(w_g4567_vram_rdata[2]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(w_g4567_vram_rdata[1]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(w_g4567_vram_rdata[0]),
    .CLK(clk_d),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_31_s0 (
    .Q(ff_next_pattern1[31]),
    .D(n297_22),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_30_s0 (
    .Q(ff_next_pattern1[30]),
    .D(n299_21),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_29_s0 (
    .Q(ff_next_pattern1[29]),
    .D(n301_21),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_28_s0 (
    .Q(ff_next_pattern1[28]),
    .D(n303_21),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_27_s0 (
    .Q(ff_next_pattern1[27]),
    .D(n305_19),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_26_s0 (
    .Q(ff_next_pattern1[26]),
    .D(n307_19),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_25_s0 (
    .Q(ff_next_pattern1[25]),
    .D(n309_19),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_24_s0 (
    .Q(ff_next_pattern1[24]),
    .D(n311_19),
    .CLK(clk_d),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_23_s0 (
    .Q(ff_next_pattern1[23]),
    .D(n313_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_22_s0 (
    .Q(ff_next_pattern1[22]),
    .D(n315_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_21_s0 (
    .Q(ff_next_pattern1[21]),
    .D(n317_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_20_s0 (
    .Q(ff_next_pattern1[20]),
    .D(n319_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_19_s0 (
    .Q(ff_next_pattern1[19]),
    .D(n321_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_18_s0 (
    .Q(ff_next_pattern1[18]),
    .D(n323_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_17_s0 (
    .Q(ff_next_pattern1[17]),
    .D(n325_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_16_s0 (
    .Q(ff_next_pattern1[16]),
    .D(n327_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_15_s0 (
    .Q(ff_next_pattern1[15]),
    .D(n329_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_14_s0 (
    .Q(ff_next_pattern1[14]),
    .D(n331_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_13_s0 (
    .Q(ff_next_pattern1[13]),
    .D(n333_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_12_s0 (
    .Q(ff_next_pattern1[12]),
    .D(n335_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_11_s0 (
    .Q(ff_next_pattern1[11]),
    .D(n337_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_10_s0 (
    .Q(ff_next_pattern1[10]),
    .D(n339_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_9_s0 (
    .Q(ff_next_pattern1[9]),
    .D(n341_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_8_s0 (
    .Q(ff_next_pattern1[8]),
    .D(n343_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_7_s0 (
    .Q(ff_next_pattern1[7]),
    .D(n345_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_6_s0 (
    .Q(ff_next_pattern1[6]),
    .D(n347_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_5_s0 (
    .Q(ff_next_pattern1[5]),
    .D(n349_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_4_s0 (
    .Q(ff_next_pattern1[4]),
    .D(n351_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_3_s0 (
    .Q(ff_next_pattern1[3]),
    .D(n353_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_2_s0 (
    .Q(ff_next_pattern1[2]),
    .D(n355_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_1_s0 (
    .Q(ff_next_pattern1[1]),
    .D(n357_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_0_s0 (
    .Q(ff_next_pattern1[0]),
    .D(n359_11),
    .CLK(clk_d),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_7_s0  (
    .Q(\ff_pattern[0] [7]),
    .D(n563_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_6_s0  (
    .Q(\ff_pattern[0] [6]),
    .D(n564_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_5_s0  (
    .Q(\ff_pattern[0] [5]),
    .D(n565_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_4_s0  (
    .Q(\ff_pattern[0] [4]),
    .D(n566_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_3_s0  (
    .Q(\ff_pattern[0] [3]),
    .D(n567_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_2_s0  (
    .Q(\ff_pattern[0] [2]),
    .D(n568_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_1_s0  (
    .Q(\ff_pattern[0] [1]),
    .D(n569_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_0_s0  (
    .Q(\ff_pattern[0] [0]),
    .D(n570_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_7_s0  (
    .Q(\ff_pattern[1] [7]),
    .D(n571_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_6_s0  (
    .Q(\ff_pattern[1] [6]),
    .D(n572_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_5_s0  (
    .Q(\ff_pattern[1] [5]),
    .D(n573_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_4_s0  (
    .Q(\ff_pattern[1] [4]),
    .D(n574_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_3_s0  (
    .Q(\ff_pattern[1] [3]),
    .D(n575_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_2_s0  (
    .Q(\ff_pattern[1] [2]),
    .D(n576_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_1_s0  (
    .Q(\ff_pattern[1] [1]),
    .D(n577_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_0_s0  (
    .Q(\ff_pattern[1] [0]),
    .D(n578_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_7_s0  (
    .Q(\ff_pattern[2] [7]),
    .D(n579_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_6_s0  (
    .Q(\ff_pattern[2] [6]),
    .D(n580_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_5_s0  (
    .Q(\ff_pattern[2] [5]),
    .D(n581_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_4_s0  (
    .Q(\ff_pattern[2] [4]),
    .D(n582_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_3_s0  (
    .Q(\ff_pattern[2] [3]),
    .D(n583_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_2_s0  (
    .Q(\ff_pattern[2] [2]),
    .D(n584_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_1_s0  (
    .Q(\ff_pattern[2] [1]),
    .D(n585_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_0_s0  (
    .Q(\ff_pattern[2] [0]),
    .D(n586_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_7_s0  (
    .Q(\ff_pattern[3] [7]),
    .D(n587_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_6_s0  (
    .Q(\ff_pattern[3] [6]),
    .D(n588_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_5_s0  (
    .Q(\ff_pattern[3] [5]),
    .D(n589_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_4_s0  (
    .Q(\ff_pattern[3] [4]),
    .D(n590_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_3_s0  (
    .Q(\ff_pattern[3] [3]),
    .D(n591_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_2_s0  (
    .Q(\ff_pattern[3] [2]),
    .D(n592_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_1_s0  (
    .Q(\ff_pattern[3] [1]),
    .D(n593_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_0_s0  (
    .Q(\ff_pattern[3] [0]),
    .D(n594_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_7_s0  (
    .Q(\ff_pattern[4] [7]),
    .D(n595_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_6_s0  (
    .Q(\ff_pattern[4] [6]),
    .D(n596_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_5_s0  (
    .Q(\ff_pattern[4] [5]),
    .D(n597_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_4_s0  (
    .Q(\ff_pattern[4] [4]),
    .D(n598_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_3_s0  (
    .Q(\ff_pattern[4] [3]),
    .D(n599_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_2_s0  (
    .Q(\ff_pattern[4] [2]),
    .D(n600_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_1_s0  (
    .Q(\ff_pattern[4] [1]),
    .D(n601_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_0_s0  (
    .Q(\ff_pattern[4] [0]),
    .D(n602_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_7_s0  (
    .Q(\ff_pattern[5] [7]),
    .D(n603_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_6_s0  (
    .Q(\ff_pattern[5] [6]),
    .D(n604_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_5_s0  (
    .Q(\ff_pattern[5] [5]),
    .D(n605_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_4_s0  (
    .Q(\ff_pattern[5] [4]),
    .D(n606_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_3_s0  (
    .Q(\ff_pattern[5] [3]),
    .D(n607_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_2_s0  (
    .Q(\ff_pattern[5] [2]),
    .D(n608_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_1_s0  (
    .Q(\ff_pattern[5] [1]),
    .D(n609_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_0_s0  (
    .Q(\ff_pattern[5] [0]),
    .D(n610_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_7_s0  (
    .Q(\ff_pattern[6] [7]),
    .D(n611_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_6_s0  (
    .Q(\ff_pattern[6] [6]),
    .D(n612_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_5_s0  (
    .Q(\ff_pattern[6] [5]),
    .D(n613_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_4_s0  (
    .Q(\ff_pattern[6] [4]),
    .D(n614_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_3_s0  (
    .Q(\ff_pattern[6] [3]),
    .D(n615_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_2_s0  (
    .Q(\ff_pattern[6] [2]),
    .D(n616_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_1_s0  (
    .Q(\ff_pattern[6] [1]),
    .D(n617_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_0_s0  (
    .Q(\ff_pattern[6] [0]),
    .D(n618_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_7_s0  (
    .Q(\ff_pattern[7] [7]),
    .D(n619_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_6_s0  (
    .Q(\ff_pattern[7] [6]),
    .D(n620_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_5_s0  (
    .Q(\ff_pattern[7] [5]),
    .D(n621_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_4_s0  (
    .Q(\ff_pattern[7] [4]),
    .D(n622_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_3_s0  (
    .Q(\ff_pattern[7] [3]),
    .D(n623_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_2_s0  (
    .Q(\ff_pattern[7] [2]),
    .D(n624_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_1_s0  (
    .Q(\ff_pattern[7] [1]),
    .D(n625_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_0_s0  (
    .Q(\ff_pattern[7] [0]),
    .D(n626_3),
    .CLK(clk_d),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s0 (
    .Q(w_g4567_display_color[7]),
    .D(\ff_pattern[0] [7]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_6_s0 (
    .Q(w_g4567_display_color[6]),
    .D(\ff_pattern[0] [6]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_5_s0 (
    .Q(w_g4567_display_color[5]),
    .D(\ff_pattern[0] [5]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_4_s0 (
    .Q(w_g4567_display_color[4]),
    .D(\ff_pattern[0] [4]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g4567_display_color[3]),
    .D(\ff_pattern[0] [3]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g4567_display_color[2]),
    .D(\ff_pattern[0] [2]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g4567_display_color[1]),
    .D(\ff_pattern[0] [1]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g4567_display_color[0]),
    .D(\ff_pattern[0] [0]),
    .CLK(clk_d),
    .CE(ff_pos_x_4_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g4567_vram_address[16]),
    .D(n117_6),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g4567 */
module vdp_timing_control (
  clk_d,
  n36_6,
  w_vs_end_7,
  w_vs_end_8,
  reg_interlace_mode,
  reg_50hz_mode,
  n120_6,
  n120_5,
  reg_vertical_offset,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_pattern_generator_table_base,
  w_g123m_vram_rdata,
  reg_backdrop_color,
  w_g4567_vram_rdata,
  w_h_count_end,
  w_h_count_end_11,
  w_h_count_end_12,
  w_h_count_end_13,
  n111_8,
  w_screen_pos_y_Z_3_11,
  n195_8,
  w_t12_vram_valid,
  w_g123m_vram_valid,
  w_g4567_vram_valid,
  w_h_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_g123m_display_color,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk_d;
input n36_6;
input w_vs_end_7;
input w_vs_end_8;
input reg_interlace_mode;
input reg_50hz_mode;
input n120_6;
input n120_5;
input [7:0] reg_vertical_offset;
input [7:0] w_t12_vram_rdata;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_g123m_vram_rdata;
input [7:0] reg_backdrop_color;
input [31:0] w_g4567_vram_rdata;
output w_h_count_end;
output w_h_count_end_11;
output w_h_count_end_12;
output w_h_count_end_13;
output n111_8;
output w_screen_pos_y_Z_3_11;
output n195_8;
output w_t12_vram_valid;
output w_g123m_vram_valid;
output w_g4567_vram_valid;
output [10:0] w_h_count;
output [2:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [16:0] w_t12_vram_address;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire ff_v_active;
wire ff_h_active;
wire ff_h_active_8;
wire n195_7;
wire ff_h_active_10;
wire ff_h_active_11;
wire ff_h_active_13;
wire n79_12;
wire n493_4;
wire ff_pos_x_4_7;
wire n555_4;
wire n555_5;
wire n399_5;
wire n430_4;
wire n395_10;
wire n297_20;
wire n127_7;
wire n127_8;
wire n940_4;
wire [11:6] ff_half_count;
wire [5:3] w_screen_pos_x_Z_0;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .n79_12(n79_12),
    .ff_pos_x_4_7(ff_pos_x_4_7),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .n399_5(n399_5),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .ff_v_active(ff_v_active),
    .ff_h_active(ff_h_active),
    .w_h_count_end(w_h_count_end),
    .ff_h_active_8(ff_h_active_8),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n195_7(n195_7),
    .ff_h_active_10(ff_h_active_10),
    .n111_8(n111_8),
    .w_screen_pos_y_Z_3_11(w_screen_pos_y_Z_3_11),
    .n195_8(n195_8),
    .ff_h_active_11(ff_h_active_11),
    .ff_h_active_13(ff_h_active_13),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_0[5:3],w_screen_pos_x_Z[2:0]}),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_t12 u_t12 (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .ff_pos_x_4_7(ff_pos_x_4_7),
    .n555_4(n555_4),
    .n195_7(n195_7),
    .ff_h_active_13(ff_h_active_13),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .ff_h_active_8(ff_h_active_8),
    .ff_h_active_10(ff_h_active_10),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:9]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[2:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n79_12(n79_12),
    .w_t12_vram_address(w_t12_vram_address[16:0])
);
  vdp_timing_control_g123m u_g123m (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .n940_4(n940_4),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .ff_h_active_11(ff_h_active_11),
    .n297_20(n297_20),
    .n127_8(n127_8),
    .n120_6(n120_6),
    .n127_7(n127_7),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_0[5:3],w_screen_pos_x_Z[2:0]}),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[8]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .n493_4(n493_4),
    .ff_pos_x_4_7(ff_pos_x_4_7),
    .n555_4(n555_4),
    .n555_5(n555_5),
    .n399_5(n399_5),
    .n430_4(n430_4),
    .n395_10(n395_10),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0])
);
  vdp_timing_control_g4567 u_g4567 (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .n493_4(n493_4),
    .ff_pos_x_4_7(ff_pos_x_4_7),
    .n395_10(n395_10),
    .n399_5(n399_5),
    .n555_4(n555_4),
    .n555_5(n555_5),
    .n120_5(n120_5),
    .n430_4(n430_4),
    .n120_6(n120_6),
    .ff_h_active_11(ff_h_active_11),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_0[5:3],w_screen_pos_x_Z[2:0]}),
    .ff_half_count(ff_half_count[10:6]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n297_20(n297_20),
    .n127_7(n127_7),
    .n127_8(n127_8),
    .n940_4(n940_4),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_vram_interface (
  clk_d,
  n36_6,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_g123m_vram_valid,
  ff_vram_address_inc_14,
  ff_vram_address_inc_10,
  w_cpu_vram_write,
  w_sdram_rdata,
  w_g4567_vram_address,
  w_cpu_vram_address,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_cpu_vram_wdata,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_t12_vram_rdata,
  w_g123m_vram_rdata,
  w_g4567_vram_rdata
)
;
input clk_d;
input n36_6;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input w_sdram_rdata_en;
input ff_sdr_ready;
input w_g123m_vram_valid;
input ff_vram_address_inc_14;
input ff_vram_address_inc_10;
input w_cpu_vram_write;
input [31:0] w_sdram_rdata;
input [16:2] w_g4567_vram_address;
input [16:0] w_cpu_vram_address;
input [16:0] w_t12_vram_address;
input [16:0] w_g123m_vram_address;
input [7:0] w_cpu_vram_wdata;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_sdram_valid;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_t12_vram_rdata;
output [7:0] w_g123m_vram_rdata;
output [31:0] w_g4567_vram_rdata;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n164_4;
wire n165_4;
wire n501_4;
wire n534_4;
wire n566_4;
wire n574_4;
wire ff_vram_write_6;
wire ff_vram_valid_6;
wire ff_vram_rdata_sel_0_7;
wire ff_wait_2_8;
wire n211_8;
wire n246_6;
wire n177_8;
wire n110_10;
wire n245_7;
wire n149_8;
wire n163_9;
wire n150_9;
wire n151_8;
wire n152_8;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n159_8;
wire n160_8;
wire n161_8;
wire n162_8;
wire n163_8;
wire n164_5;
wire n165_5;
wire ff_vram_rdata_sel_2_9;
wire n211_9;
wire n199_9;
wire n247_8;
wire ff_vram_address_15_10;
wire n68_9;
wire n69_9;
wire n70_9;
wire n71_9;
wire n72_9;
wire n73_9;
wire n74_9;
wire n75_9;
wire n76_9;
wire n149_6;
wire n150_7;
wire n151_6;
wire n152_6;
wire n153_6;
wire n154_6;
wire n155_6;
wire n156_6;
wire n157_6;
wire n158_6;
wire n159_6;
wire n160_6;
wire n161_6;
wire n162_6;
wire n163_6;
wire [2:0] ff_vram_rdata_sel;
wire [2:0] ff_wait;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n149_s8 (
    .F(n50_4),
    .I0(w_g4567_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_g4567_vram_valid) 
);
defparam n149_s8.INIT=8'hAC;
  LUT3 n150_s8 (
    .F(n51_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_g4567_vram_address[15]),
    .I2(w_g4567_vram_valid) 
);
defparam n150_s8.INIT=8'hCA;
  LUT3 n151_s7 (
    .F(n52_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_g4567_vram_address[14]),
    .I2(w_g4567_vram_valid) 
);
defparam n151_s7.INIT=8'hCA;
  LUT3 n152_s7 (
    .F(n53_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_g4567_vram_address[13]),
    .I2(w_g4567_vram_valid) 
);
defparam n152_s7.INIT=8'hCA;
  LUT3 n153_s7 (
    .F(n54_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_g4567_vram_address[12]),
    .I2(w_g4567_vram_valid) 
);
defparam n153_s7.INIT=8'hCA;
  LUT3 n154_s7 (
    .F(n55_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_g4567_vram_address[11]),
    .I2(w_g4567_vram_valid) 
);
defparam n154_s7.INIT=8'hCA;
  LUT3 n155_s7 (
    .F(n56_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_g4567_vram_address[10]),
    .I2(w_g4567_vram_valid) 
);
defparam n155_s7.INIT=8'hCA;
  LUT3 n156_s7 (
    .F(n57_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_g4567_vram_address[9]),
    .I2(w_g4567_vram_valid) 
);
defparam n156_s7.INIT=8'hCA;
  LUT3 n157_s7 (
    .F(n58_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_g4567_vram_address[8]),
    .I2(w_g4567_vram_valid) 
);
defparam n157_s7.INIT=8'hCA;
  LUT3 n158_s7 (
    .F(n59_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_g4567_vram_address[7]),
    .I2(w_g4567_vram_valid) 
);
defparam n158_s7.INIT=8'hCA;
  LUT3 n159_s7 (
    .F(n60_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_g4567_vram_address[6]),
    .I2(w_g4567_vram_valid) 
);
defparam n159_s7.INIT=8'hCA;
  LUT3 n160_s7 (
    .F(n61_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_g4567_vram_address[5]),
    .I2(w_g4567_vram_valid) 
);
defparam n160_s7.INIT=8'hCA;
  LUT3 n161_s7 (
    .F(n62_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_g4567_vram_address[4]),
    .I2(w_g4567_vram_valid) 
);
defparam n161_s7.INIT=8'hCA;
  LUT3 n162_s7 (
    .F(n63_4),
    .I0(w_cpu_vram_address[3]),
    .I1(w_g4567_vram_address[3]),
    .I2(w_g4567_vram_valid) 
);
defparam n162_s7.INIT=8'hCA;
  LUT3 n163_s7 (
    .F(n64_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_g4567_vram_address[2]),
    .I2(w_g4567_vram_valid) 
);
defparam n163_s7.INIT=8'hCA;
  LUT3 n164_s1 (
    .F(n164_4),
    .I0(n164_5),
    .I1(w_t12_vram_address[1]),
    .I2(w_t12_vram_valid) 
);
defparam n164_s1.INIT=8'hC5;
  LUT3 n165_s1 (
    .F(n165_4),
    .I0(n165_5),
    .I1(w_t12_vram_address[0]),
    .I2(w_t12_vram_valid) 
);
defparam n165_s1.INIT=8'hC5;
  LUT4 n501_s1 (
    .F(n501_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[2]) 
);
defparam n501_s1.INIT=16'h4000;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_vram_rdata_sel[2]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n534_s1.INIT=16'h4000;
  LUT4 n566_s1 (
    .F(n566_4),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n566_s1.INIT=16'h1000;
  LUT4 n574_s1 (
    .F(n574_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n574_s1.INIT=16'h1000;
  LUT2 ff_vram_address_15_s4 (
    .F(ff_vram_write_6),
    .I0(ff_vram_address_15_10),
    .I1(n199_9) 
);
defparam ff_vram_address_15_s4.INIT=4'h4;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_15_10),
    .I1(n199_9) 
);
defparam ff_vram_valid_s3.INIT=4'h7;
  LUT4 ff_vram_rdata_sel_2_s4 (
    .F(ff_vram_rdata_sel_0_7),
    .I0(w_sdram_rdata_en),
    .I1(ff_sdr_ready),
    .I2(ff_vram_address_15_10),
    .I3(ff_vram_rdata_sel_2_9) 
);
defparam ff_vram_rdata_sel_2_s4.INIT=16'hBF00;
  LUT3 ff_wait_2_s3 (
    .F(ff_wait_2_8),
    .I0(ff_vram_address_15_10),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam ff_wait_2_s3.INIT=8'h4F;
  LUT2 n211_s3 (
    .F(n211_8),
    .I0(n211_9),
    .I1(ff_sdr_ready) 
);
defparam n211_s3.INIT=4'h4;
  LUT3 n246_s1 (
    .F(n246_6),
    .I0(ff_wait[2]),
    .I1(ff_wait[1]),
    .I2(ff_wait[0]) 
);
defparam n246_s1.INIT=8'hC2;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(w_g123m_vram_valid),
    .I1(w_g4567_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n177_s3.INIT=16'h0E00;
  LUT2 n110_s5 (
    .F(n110_10),
    .I0(ff_sdr_ready),
    .I1(ff_vram_address_inc_14) 
);
defparam n110_s5.INIT=4'h8;
  LUT3 n245_s2 (
    .F(n245_7),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam n245_s2.INIT=8'hE1;
  LUT3 n149_s7 (
    .F(n149_8),
    .I0(w_g123m_vram_address[16]),
    .I1(w_t12_vram_address[16]),
    .I2(w_t12_vram_valid) 
);
defparam n149_s7.INIT=8'hCA;
  LUT2 n149_s6 (
    .F(n163_9),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid) 
);
defparam n149_s6.INIT=4'h1;
  LUT3 n150_s7 (
    .F(n150_9),
    .I0(w_g123m_vram_address[15]),
    .I1(w_t12_vram_address[15]),
    .I2(w_t12_vram_valid) 
);
defparam n150_s7.INIT=8'hCA;
  LUT3 n151_s6 (
    .F(n151_8),
    .I0(w_g123m_vram_address[14]),
    .I1(w_t12_vram_address[14]),
    .I2(w_t12_vram_valid) 
);
defparam n151_s6.INIT=8'hCA;
  LUT3 n152_s6 (
    .F(n152_8),
    .I0(w_g123m_vram_address[13]),
    .I1(w_t12_vram_address[13]),
    .I2(w_t12_vram_valid) 
);
defparam n152_s6.INIT=8'hCA;
  LUT3 n153_s6 (
    .F(n153_8),
    .I0(w_g123m_vram_address[12]),
    .I1(w_t12_vram_address[12]),
    .I2(w_t12_vram_valid) 
);
defparam n153_s6.INIT=8'hCA;
  LUT3 n154_s6 (
    .F(n154_8),
    .I0(w_g123m_vram_address[11]),
    .I1(w_t12_vram_address[11]),
    .I2(w_t12_vram_valid) 
);
defparam n154_s6.INIT=8'hCA;
  LUT3 n155_s6 (
    .F(n155_8),
    .I0(w_g123m_vram_address[10]),
    .I1(w_t12_vram_address[10]),
    .I2(w_t12_vram_valid) 
);
defparam n155_s6.INIT=8'hCA;
  LUT3 n156_s6 (
    .F(n156_8),
    .I0(w_g123m_vram_address[9]),
    .I1(w_t12_vram_address[9]),
    .I2(w_t12_vram_valid) 
);
defparam n156_s6.INIT=8'hCA;
  LUT3 n157_s6 (
    .F(n157_8),
    .I0(w_g123m_vram_address[8]),
    .I1(w_t12_vram_address[8]),
    .I2(w_t12_vram_valid) 
);
defparam n157_s6.INIT=8'hCA;
  LUT3 n158_s6 (
    .F(n158_8),
    .I0(w_g123m_vram_address[7]),
    .I1(w_t12_vram_address[7]),
    .I2(w_t12_vram_valid) 
);
defparam n158_s6.INIT=8'hCA;
  LUT3 n159_s6 (
    .F(n159_8),
    .I0(w_g123m_vram_address[6]),
    .I1(w_t12_vram_address[6]),
    .I2(w_t12_vram_valid) 
);
defparam n159_s6.INIT=8'hCA;
  LUT3 n160_s6 (
    .F(n160_8),
    .I0(w_g123m_vram_address[5]),
    .I1(w_t12_vram_address[5]),
    .I2(w_t12_vram_valid) 
);
defparam n160_s6.INIT=8'hCA;
  LUT3 n161_s6 (
    .F(n161_8),
    .I0(w_g123m_vram_address[4]),
    .I1(w_t12_vram_address[4]),
    .I2(w_t12_vram_valid) 
);
defparam n161_s6.INIT=8'hCA;
  LUT3 n162_s6 (
    .F(n162_8),
    .I0(w_g123m_vram_address[3]),
    .I1(w_t12_vram_address[3]),
    .I2(w_t12_vram_valid) 
);
defparam n162_s6.INIT=8'hCA;
  LUT3 n163_s6 (
    .F(n163_8),
    .I0(w_g123m_vram_address[2]),
    .I1(w_t12_vram_address[2]),
    .I2(w_t12_vram_valid) 
);
defparam n163_s6.INIT=8'hCA;
  LUT4 n164_s2 (
    .F(n164_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[1]),
    .I2(w_g123m_vram_address[1]),
    .I3(w_g123m_vram_valid) 
);
defparam n164_s2.INIT=16'h0FBB;
  LUT4 n165_s2 (
    .F(n165_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[0]),
    .I2(w_g123m_vram_address[0]),
    .I3(w_g123m_vram_valid) 
);
defparam n165_s2.INIT=16'h0FBB;
  LUT3 ff_vram_rdata_sel_2_s5 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam ff_vram_rdata_sel_2_s5.INIT=8'h01;
  LUT4 n211_s4 (
    .F(n211_9),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_address_inc_10),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n211_s4.INIT=16'h00F1;
  LUT4 n199_s3 (
    .F(n199_9),
    .I0(ff_sdr_ready),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n199_s3.INIT=16'h0002;
  LUT4 n247_s2 (
    .F(n247_8),
    .I0(ff_wait[0]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n247_s2.INIT=16'h5554;
  LUT4 ff_vram_address_15_s6 (
    .F(ff_vram_address_15_10),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_address_inc_10),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam ff_vram_address_15_s6.INIT=16'h0001;
  LUT4 n68_s3 (
    .F(n68_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_write),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n68_s3.INIT=16'h0004;
  LUT4 n69_s3 (
    .F(n69_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[7]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n69_s3.INIT=16'h0004;
  LUT4 n70_s3 (
    .F(n70_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[6]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n70_s3.INIT=16'h0004;
  LUT4 n71_s3 (
    .F(n71_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[5]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n71_s3.INIT=16'h0004;
  LUT4 n72_s3 (
    .F(n72_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[4]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n72_s3.INIT=16'h0004;
  LUT4 n73_s3 (
    .F(n73_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[3]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n73_s3.INIT=16'h0004;
  LUT4 n74_s3 (
    .F(n74_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[2]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n74_s3.INIT=16'h0004;
  LUT4 n75_s3 (
    .F(n75_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[1]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n75_s3.INIT=16'h0004;
  LUT4 n76_s3 (
    .F(n76_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[0]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n76_s3.INIT=16'h0004;
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n150_7),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n151_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n152_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n153_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n154_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n155_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n156_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n157_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n158_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n159_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n160_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n161_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n162_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n163_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n164_4),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n165_4),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n68_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n69_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n70_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n71_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n72_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n73_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n74_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n75_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n76_9),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n110_10),
    .CLK(clk_d),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n177_8),
    .CLK(clk_d),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n211_8),
    .CLK(clk_d),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_7_s0 (
    .Q(w_t12_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_6_s0 (
    .Q(w_t12_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_5_s0 (
    .Q(w_t12_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_4_s0 (
    .Q(w_t12_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_3_s0 (
    .Q(w_t12_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_2_s0 (
    .Q(w_t12_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_1_s0 (
    .Q(w_t12_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_0_s0 (
    .Q(w_t12_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk_d),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_7_s0 (
    .Q(w_g123m_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_6_s0 (
    .Q(w_g123m_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_5_s0 (
    .Q(w_g123m_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_4_s0 (
    .Q(w_g123m_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_3_s0 (
    .Q(w_g123m_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_2_s0 (
    .Q(w_g123m_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_1_s0 (
    .Q(w_g123m_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_0_s0 (
    .Q(w_g123m_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk_d),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_31_s0 (
    .Q(w_g4567_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_30_s0 (
    .Q(w_g4567_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_29_s0 (
    .Q(w_g4567_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_28_s0 (
    .Q(w_g4567_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_27_s0 (
    .Q(w_g4567_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_26_s0 (
    .Q(w_g4567_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_25_s0 (
    .Q(w_g4567_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_24_s0 (
    .Q(w_g4567_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_23_s0 (
    .Q(w_g4567_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_22_s0 (
    .Q(w_g4567_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_21_s0 (
    .Q(w_g4567_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_20_s0 (
    .Q(w_g4567_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_19_s0 (
    .Q(w_g4567_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_18_s0 (
    .Q(w_g4567_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_17_s0 (
    .Q(w_g4567_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_16_s0 (
    .Q(w_g4567_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_15_s0 (
    .Q(w_g4567_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_14_s0 (
    .Q(w_g4567_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_13_s0 (
    .Q(w_g4567_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_12_s0 (
    .Q(w_g4567_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_11_s0 (
    .Q(w_g4567_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_10_s0 (
    .Q(w_g4567_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_9_s0 (
    .Q(w_g4567_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_8_s0 (
    .Q(w_g4567_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_7_s0 (
    .Q(w_g4567_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_6_s0 (
    .Q(w_g4567_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_5_s0 (
    .Q(w_g4567_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_4_s0 (
    .Q(w_g4567_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_3_s0 (
    .Q(w_g4567_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_2_s0 (
    .Q(w_g4567_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_1_s0 (
    .Q(w_g4567_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_0_s0 (
    .Q(w_g4567_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk_d),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_en_s0 (
    .Q(w_cpu_vram_rdata_en),
    .D(VCC),
    .CLK(clk_d),
    .CE(n501_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n149_6),
    .CLK(clk_d),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n199_9),
    .CLK(clk_d),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_wait_2_s1 (
    .Q(ff_wait[2]),
    .D(n245_7),
    .CLK(clk_d),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_2_s1.INIT=1'b0;
  DFFCE ff_wait_1_s1 (
    .Q(ff_wait[1]),
    .D(n246_6),
    .CLK(clk_d),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_1_s1.INIT=1'b0;
  DFFCE ff_wait_0_s1 (
    .Q(ff_wait[0]),
    .D(n247_8),
    .CLK(clk_d),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_0_s1.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 n149_s4 (
    .O(n149_6),
    .I0(n149_8),
    .I1(n50_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n150_s5 (
    .O(n150_7),
    .I0(n150_9),
    .I1(n51_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n151_s4 (
    .O(n151_6),
    .I0(n151_8),
    .I1(n52_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n152_s4 (
    .O(n152_6),
    .I0(n152_8),
    .I1(n53_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n153_s4 (
    .O(n153_6),
    .I0(n153_8),
    .I1(n54_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n154_s4 (
    .O(n154_6),
    .I0(n154_8),
    .I1(n55_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n155_s4 (
    .O(n155_6),
    .I0(n155_8),
    .I1(n56_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n156_s4 (
    .O(n156_6),
    .I0(n156_8),
    .I1(n57_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n157_s4 (
    .O(n157_6),
    .I0(n157_8),
    .I1(n58_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n158_s4 (
    .O(n158_6),
    .I0(n158_8),
    .I1(n59_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n159_s4 (
    .O(n159_6),
    .I0(n159_8),
    .I1(n60_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n160_s4 (
    .O(n160_6),
    .I0(n160_8),
    .I1(n61_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n161_s4 (
    .O(n161_6),
    .I0(n161_8),
    .I1(n62_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n162_s4 (
    .O(n162_6),
    .I0(n162_8),
    .I1(n63_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n163_s4 (
    .O(n163_6),
    .I0(n163_8),
    .I1(n64_4),
    .S0(n163_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk_d,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk_d;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk_d),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk_d) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk_d) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk_d,
  n36_6,
  w_palette_valid,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_g4567_display_color,
  w_g123m_display_color,
  w_screen_pos_x_Z,
  reg_screen_mode,
  n120_5,
  n120_6,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk_d;
input n36_6;
input w_palette_valid;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] w_g4567_display_color;
input [3:0] w_g123m_display_color;
input [2:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
output n120_5;
output n120_6;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n270_13;
wire n271_13;
wire n278_13;
wire n279_13;
wire n120_4;
wire n121_4;
wire n122_4;
wire n123_4;
wire n157_3;
wire n263_4;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n339_3;
wire n340_3;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n13_10;
wire w_palette_valid_0;
wire n157_4;
wire n340_4;
wire ff_display_color_7_10;
wire n133_9;
wire ff_display_color_7_12;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [1:0] w_display_b;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'hEF40;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'hAFA8;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'hD35C;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'hE0B0;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h8AB8;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'hDC8C;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'hAEAC;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'hC378;
  LUT3 n270_s8 (
    .F(n270_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n270_s8.INIT=8'hF8;
  LUT3 n271_s8 (
    .F(n271_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n271_s8.INIT=8'hE6;
  LUT3 n278_s8 (
    .F(n278_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n278_s8.INIT=8'hF8;
  LUT3 n279_s8 (
    .F(n279_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n279_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n120_s1 (
    .F(n120_4),
    .I0(w_g4567_display_color[3]),
    .I1(w_g123m_display_color[3]),
    .I2(n120_5) 
);
defparam n120_s1.INIT=8'hAC;
  LUT3 n121_s1 (
    .F(n121_4),
    .I0(w_g4567_display_color[2]),
    .I1(w_g123m_display_color[2]),
    .I2(n120_5) 
);
defparam n121_s1.INIT=8'hAC;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_g4567_display_color[1]),
    .I1(w_g123m_display_color[1]),
    .I2(n120_5) 
);
defparam n122_s1.INIT=8'hAC;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(w_g4567_display_color[0]),
    .I1(w_g123m_display_color[0]),
    .I2(n120_5) 
);
defparam n123_s1.INIT=8'hAC;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n157_4) 
);
defparam n157_s0.INIT=16'h1000;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n157_4) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n157_4) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n157_4) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n157_4) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n157_4) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n157_4) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 w_display_b_1_s0 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(n157_4) 
);
defparam w_display_b_1_s0.INIT=8'hAC;
  LUT3 w_display_b_0_s0 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(n157_4) 
);
defparam w_display_b_0_s0.INIT=8'hAC;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n263_s1.INIT=8'h10;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(n157_4) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n157_4) 
);
defparam n334_s0.INIT=8'hAC;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n157_4) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(n157_4) 
);
defparam n336_s0.INIT=8'hCA;
  LUT4 n339_s0 (
    .F(n339_3),
    .I0(n157_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n333_3) 
);
defparam n339_s0.INIT=16'hFF40;
  LUT3 n340_s0 (
    .F(n340_3),
    .I0(n340_4),
    .I1(ff_display_color256[0]),
    .I2(n157_4) 
);
defparam n340_s0.INIT=8'hCA;
  LUT2 n119_s1 (
    .F(n119_6),
    .I0(w_g4567_display_color[4]),
    .I1(n157_4) 
);
defparam n119_s1.INIT=4'h8;
  LUT2 n118_s1 (
    .F(n118_6),
    .I0(w_g4567_display_color[5]),
    .I1(n157_4) 
);
defparam n118_s1.INIT=4'h8;
  LUT2 n117_s1 (
    .F(n117_6),
    .I0(w_g4567_display_color[6]),
    .I1(n157_4) 
);
defparam n117_s1.INIT=4'h8;
  LUT2 n116_s1 (
    .F(n116_6),
    .I0(w_g4567_display_color[7]),
    .I1(n157_4) 
);
defparam n116_s1.INIT=4'h8;
  LUT3 n13_s4 (
    .F(n13_10),
    .I0(ff_palette_num[3]),
    .I1(ff_palette_num[2]),
    .I2(ff_palette_num[1]) 
);
defparam n13_s4.INIT=8'hFE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_0),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n120_s2 (
    .F(n120_5),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam n120_s2.INIT=16'hCA00;
  LUT4 n157_s1 (
    .F(n157_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n120_6) 
);
defparam n157_s1.INIT=16'h8000;
  LUT3 n340_s1 (
    .F(n340_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n340_s1.INIT=8'hBC;
  LUT2 n120_s3 (
    .F(n120_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n120_6),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s5.INIT=16'hBF00;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 ff_display_color_7_s6 (
    .F(ff_display_color_7_12),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam ff_display_color_7_s6.INIT=16'hAAAB;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_10),
    .CLK(clk_d),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n133_9),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(ff_display_color[7]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(ff_display_color[6]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(ff_display_color[5]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(ff_display_color[4]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(ff_display_color[3]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(ff_display_color[2]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(ff_display_color[1]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(ff_display_color[0]),
    .CLK(clk_d),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n270_13),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n271_13),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n278_13),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n279_13),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n333_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n334_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n335_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n336_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n339_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n340_3),
    .CLK(clk_d),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n116_6),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n117_6),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n118_6),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n119_6),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n120_4),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n121_4),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n122_4),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n123_4),
    .CLK(clk_d),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk_d),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk_d),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk_d(clk_d),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_0),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_video_ram_line_buffer (
  clk_d,
  n90,
  n89,
  n88,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  ff_we_even,
  ff_re,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_13,
  ff_d_14,
  ff_d_15,
  ff_d_16,
  ff_d_17,
  ff_d_21,
  ff_d_22,
  ff_d_23,
  ff_address_even,
  out_e
)
;
input clk_d;
input n90;
input n89;
input n88;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input ff_we_even;
input ff_re;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_13;
input ff_d_14;
input ff_d_15;
input ff_d_16;
input ff_d_17;
input ff_d_21;
input ff_d_22;
input ff_d_23;
input [9:0] ff_address_even;
output [23:0] out_e;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk_d) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk_d) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk_d) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk_d) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk_d) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk_d) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk_d) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk_d) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk_d) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk_d) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk_d) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk_d) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk_d) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk_d) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk_d) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk_d) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk_d) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk_d) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk_d) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk_d) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk_d) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk_d) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk_d) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk_d) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_15,ff_d_14,ff_d_13,ff_d_15,ff_d_14,ff_d_13,ff_d_9,ff_d_8,ff_d_7,ff_d_6,ff_d_5,ff_d_4,ff_d_3,ff_d_2,ff_d_1,ff_d_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n81,n82,n83,n84,n85,n86,n87,n88,n89,n90,GND,GND,GND,GND}),
    .CLKA(clk_d),
    .CLKB(clk_d),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_23,ff_d_22,ff_d_21,ff_d_23,ff_d_22,ff_d_21,ff_d_17,ff_d_16}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n81,n82,n83,n84,n85,n86,n87,n88,n89,n90,GND,GND,GND,GND}),
    .CLKA(clk_d),
    .CLKB(clk_d),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk_d,
  n103,
  n102,
  n101,
  n100,
  n99,
  n98,
  n97,
  n96,
  n95,
  n94,
  ff_we_odd,
  ff_re,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_13,
  ff_d_14,
  ff_d_15,
  ff_d_16,
  ff_d_17,
  ff_d_21,
  ff_d_22,
  ff_d_23,
  ff_address_odd,
  out_o
)
;
input clk_d;
input n103;
input n102;
input n101;
input n100;
input n99;
input n98;
input n97;
input n96;
input n95;
input n94;
input ff_we_odd;
input ff_re;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_13;
input ff_d_14;
input ff_d_15;
input ff_d_16;
input ff_d_17;
input ff_d_21;
input ff_d_22;
input ff_d_23;
input [9:0] ff_address_odd;
output [23:0] out_o;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk_d) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk_d) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk_d) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk_d) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk_d) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk_d) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk_d) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk_d) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk_d) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk_d) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk_d) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk_d) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk_d) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk_d) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk_d) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk_d) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk_d) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk_d) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk_d) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk_d) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk_d) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk_d) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk_d) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk_d) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk_d),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_15,ff_d_14,ff_d_13,ff_d_15,ff_d_14,ff_d_13,ff_d_9,ff_d_8,ff_d_7,ff_d_6,ff_d_5,ff_d_4,ff_d_3,ff_d_2,ff_d_1,ff_d_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n94,n95,n96,n97,n98,n99,n100,n101,n102,n103,GND,GND,GND,GND}),
    .CLKA(clk_d),
    .CLKB(clk_d),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_23,ff_d_22,ff_d_21,ff_d_23,ff_d_22,ff_d_21,ff_d_17,ff_d_16}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n94,n95,n96,n97,n98,n99,n100,n101,n102,n103,GND,GND,GND,GND}),
    .CLKA(clk_d),
    .CLKB(clk_d),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk_d,
  w_gain_7_5,
  ff_active,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b,
  w_v_count,
  ff_x_position_r,
  w_h_count,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk_d;
input w_gain_7_5;
input ff_active;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [7:0] w_vdp_b;
input [0:0] w_v_count;
input [9:0] ff_x_position_r;
input [10:0] w_h_count;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n81;
wire n82;
wire n83;
wire n85;
wire n86;
wire n87;
wire n88;
wire n89;
wire n90;
wire n94;
wire n95;
wire n96;
wire n98;
wire n99;
wire n100;
wire n101;
wire n102;
wire n103;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n80_5;
wire n83_5;
wire n85_5;
wire n86_5;
wire n80_6;
wire n83_6;
wire n81_7;
wire n97;
wire n84;
wire n82_7;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n81_s1 (
    .F(n81),
    .I0(n81_7),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(n82_7),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT4 n83_s1 (
    .F(n83),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[7]),
    .I2(n83_5),
    .I3(w_v_count[0]) 
);
defparam n83_s1.INIT=16'hAAC3;
  LUT3 n85_s1 (
    .F(n85),
    .I0(n85_5),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hC5;
  LUT3 n86_s1 (
    .F(n86),
    .I0(n86_5),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT4 n87_s1 (
    .F(n87),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[3]),
    .I3(w_v_count[0]) 
);
defparam n87_s1.INIT=16'hAAC3;
  LUT3 n88_s2 (
    .F(n88),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n88_s2.INIT=8'hC5;
  LUT3 n89_s1 (
    .F(n89),
    .I0(w_h_count[1]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(w_h_count[0]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[9]),
    .I1(n81_7),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[8]),
    .I1(n82_7),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT4 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[7]),
    .I2(n83_5),
    .I3(w_v_count[0]) 
);
defparam n96_s1.INIT=16'hC3AA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[5]),
    .I1(n85_5),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'h3A;
  LUT3 n99_s1 (
    .F(n99),
    .I0(ff_x_position_r[4]),
    .I1(n86_5),
    .I2(w_v_count[0]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT4 n100_s1 (
    .F(n100),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[3]),
    .I3(w_v_count[0]) 
);
defparam n100_s1.INIT=16'hC3AA;
  LUT3 n101_s2 (
    .F(n101),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n101_s2.INIT=8'h3A;
  LUT3 n102_s1 (
    .F(n102),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]) 
);
defparam n102_s1.INIT=8'hCA;
  LUT3 n103_s1 (
    .F(n103),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[0]),
    .I2(w_v_count[0]) 
);
defparam n103_s1.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n171_s0.INIT=8'hCA;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n172_s0.INIT=8'hCA;
  LUT3 n173_s0 (
    .F(n173_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n173_s0.INIT=8'hCA;
  LUT3 n174_s0 (
    .F(n174_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n174_s0.INIT=8'hCA;
  LUT3 n175_s0 (
    .F(n175_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n175_s0.INIT=8'hCA;
  LUT4 n80_s2 (
    .F(n80_5),
    .I0(w_h_count[9]),
    .I1(n83_5),
    .I2(n80_6),
    .I3(w_h_count[10]) 
);
defparam n80_s2.INIT=16'h10EF;
  LUT2 n83_s2 (
    .F(n83_5),
    .I0(w_h_count[6]),
    .I1(n83_6) 
);
defparam n83_s2.INIT=4'h8;
  LUT4 n85_s2 (
    .F(n85_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n85_s2.INIT=16'hFE01;
  LUT3 n86_s2 (
    .F(n86_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]) 
);
defparam n86_s2.INIT=8'hE1;
  LUT2 n80_s3 (
    .F(n80_6),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]) 
);
defparam n80_s3.INIT=4'h1;
  LUT4 n83_s3 (
    .F(n83_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[2]),
    .I3(w_h_count[5]) 
);
defparam n83_s3.INIT=16'hFE00;
  LUT4 n81_s3 (
    .F(n81_7),
    .I0(n83_5),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]),
    .I3(w_h_count[9]) 
);
defparam n81_s3.INIT=16'hFE01;
  LUT4 n97_s2 (
    .F(n97),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[6]),
    .I2(n83_6),
    .I3(w_v_count[0]) 
);
defparam n97_s2.INIT=16'h3CAA;
  LUT4 n84_s3 (
    .F(n84),
    .I0(w_h_count[6]),
    .I1(n83_6),
    .I2(ff_x_position_r[6]),
    .I3(w_v_count[0]) 
);
defparam n84_s3.INIT=16'hF066;
  LUT4 n82_s3 (
    .F(n82_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[6]),
    .I2(n83_6),
    .I3(w_h_count[8]) 
);
defparam n82_s3.INIT=16'hEA15;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_vdp_r_7),
    .CLK(clk_d) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_vdp_r_6),
    .CLK(clk_d) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_vdp_r_5),
    .CLK(clk_d) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_vdp_r_1),
    .CLK(clk_d) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_vdp_r_0),
    .CLK(clk_d) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_vdp_g_7),
    .CLK(clk_d) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_vdp_g_6),
    .CLK(clk_d) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_vdp_g_5),
    .CLK(clk_d) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_vdp_g_1),
    .CLK(clk_d) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_vdp_g_0),
    .CLK(clk_d) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_vdp_b[7]),
    .CLK(clk_d) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_vdp_b[6]),
    .CLK(clk_d) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_vdp_b[5]),
    .CLK(clk_d) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_vdp_b[4]),
    .CLK(clk_d) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_vdp_b[3]),
    .CLK(clk_d) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_vdp_b[2]),
    .CLK(clk_d) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_vdp_b[1]),
    .CLK(clk_d) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_vdp_b[0]),
    .CLK(clk_d) 
);
  DFFR ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n80_5),
    .CLK(clk_d),
    .RESET(w_v_count[0]) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n81),
    .CLK(clk_d) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n82),
    .CLK(clk_d) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n83),
    .CLK(clk_d) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n84),
    .CLK(clk_d) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n85),
    .CLK(clk_d) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n86),
    .CLK(clk_d) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n87),
    .CLK(clk_d) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n88),
    .CLK(clk_d) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n89),
    .CLK(clk_d) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n90),
    .CLK(clk_d) 
);
  DFFR ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(n80_5),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n94),
    .CLK(clk_d) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n95),
    .CLK(clk_d) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n96),
    .CLK(clk_d) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n97),
    .CLK(clk_d) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n98),
    .CLK(clk_d) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n99),
    .CLK(clk_d) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n100),
    .CLK(clk_d) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n101),
    .CLK(clk_d) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n102),
    .CLK(clk_d) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n103),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n152_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n153_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n154_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n155_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n156_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n157_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n158_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n159_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n160_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n161_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n162_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n163_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n164_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n165_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n166_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n167_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n168_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n169_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n170_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n171_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n172_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n173_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n174_3),
    .CLK(clk_d) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n175_3),
    .CLK(clk_d) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk_d) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk_d(clk_d),
    .n90(n90),
    .n89(n89),
    .n88(n88),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d_0(ff_d[0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_4(ff_d[4]),
    .ff_d_5(ff_d[5]),
    .ff_d_6(ff_d[6]),
    .ff_d_7(ff_d[7]),
    .ff_d_8(ff_d[8]),
    .ff_d_9(ff_d[9]),
    .ff_d_13(ff_d[13]),
    .ff_d_14(ff_d[14]),
    .ff_d_15(ff_d[15]),
    .ff_d_16(ff_d[16]),
    .ff_d_17(ff_d[17]),
    .ff_d_21(ff_d[21]),
    .ff_d_22(ff_d[22]),
    .ff_d_23(ff_d[23]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk_d(clk_d),
    .n103(n103),
    .n102(n102),
    .n101(n101),
    .n100(n100),
    .n99(n99),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d_0(ff_d[0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_4(ff_d[4]),
    .ff_d_5(ff_d[5]),
    .ff_d_6(ff_d[6]),
    .ff_d_7(ff_d[7]),
    .ff_d_8(ff_d[8]),
    .ff_d_9(ff_d[9]),
    .ff_d_13(ff_d[13]),
    .ff_d_14(ff_d[14]),
    .ff_d_15(ff_d[15]),
    .ff_d_16(ff_d[16]),
    .ff_d_17(ff_d[17]),
    .ff_d_21(ff_d[21]),
    .ff_d_22(ff_d[22]),
    .ff_d_23(ff_d[23]),
    .ff_address_odd(ff_address_odd[9:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk_d,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_bilinear_r
)
;
input clk_d;
input [7:0] ff_tap1_r;
input [7:0] ff_coeff3;
input [7:0] ff_tap0_r;
output [7:0] w_bilinear_r;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_r[6]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(clk_d) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n76_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n77_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n78_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n79_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n80_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n81_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n82_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n83_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_r[7]),
    .CLK(clk_d) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff3[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_r[7:0]}),
    .B({GND,ff_tap1_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk_d,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_bilinear_g
)
;
input clk_d;
input [7:0] ff_tap1_g;
input [7:0] ff_coeff3;
input [7:0] ff_tap0_g;
output [7:0] w_bilinear_g;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_g[6]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(clk_d) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n76_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n77_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n78_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n79_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n80_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n81_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n82_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n83_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_g[7]),
    .CLK(clk_d) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff3[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_g[7:0]}),
    .B({GND,ff_tap1_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk_d,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_bilinear_b
)
;
input clk_d;
input [7:0] ff_tap1_b;
input [7:0] ff_coeff3;
input [7:0] ff_tap0_b;
output [7:0] w_bilinear_b;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_b[6]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(clk_d) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(clk_d) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n76_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n77_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n78_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n79_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n80_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n81_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n82_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n83_7),
    .CLK(clk_d),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_b[7]),
    .CLK(clk_d) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff3[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_b[7:0]}),
    .B({GND,ff_tap1_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk_d,
  n36_6,
  w_h_count_end_11,
  slot_reset_n_d,
  w_h_count_end,
  n111_8,
  n195_8,
  w_screen_pos_y_Z_3_11,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_7,
  w_vs_end_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk_d;
input n36_6;
input w_h_count_end_11;
input slot_reset_n_d;
input w_h_count_end;
input n111_8;
input n195_8;
input w_screen_pos_y_Z_3_11;
input w_h_count_end_12;
input w_h_count_end_13;
input [10:0] w_h_count;
input [9:0] w_v_count;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [7:0] w_vdp_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_7;
output w_vs_end_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_4;
wire n852_4;
wire ff_v_en_6;
wire ff_vs_5;
wire n41_7;
wire n53_7;
wire ff_coeff1_0_23;
wire w_active_start_7;
wire w_active_start_8;
wire w_active_start_9;
wire w_hs_end_8;
wire w_hs_end_9;
wire w_hs_end_10;
wire n174_4;
wire n852_5;
wire n852_6;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire n53_8;
wire ff_h_en_11;
wire ff_coeff1_addr_tmp_20;
wire ff_h_en_13;
wire n173_6;
wire n826_6;
wire w_vs_end;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire ff_v_en;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_h_en;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_gain_7_5;
wire ff_hold0_7;
wire ff_tap0_r_7_7;
wire w_sub_numerator_3_13;
wire ff_coeff1_0_24;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_tap1_r;
wire [7:0] ff_tap1_g;
wire [7:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff3;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT3 w_active_start_s3 (
    .F(w_active_start),
    .I0(w_active_start_7),
    .I1(w_active_start_8),
    .I2(w_active_start_9) 
);
defparam w_active_start_s3.INIT=8'h80;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 w_hs_end_s4 (
    .F(w_hs_end),
    .I0(w_h_count_end_11),
    .I1(w_hs_end_8),
    .I2(w_hs_end_9),
    .I3(w_hs_end_10) 
);
defparam w_hs_end_s4.INIT=16'h8000;
  LUT3 n173_s0 (
    .F(n173_3),
    .I0(ff_numerator[6]),
    .I1(n173_6),
    .I2(ff_numerator[7]) 
);
defparam n173_s0.INIT=8'hE1;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n174_4) 
);
defparam n174_s0.INIT=16'hC30A;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n175_s0.INIT=16'h1FE0;
  LUT3 n176_s1 (
    .F(n176_4),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n176_s1.INIT=8'h1E;
  LUT4 n852_s1 (
    .F(n852_4),
    .I0(w_active_start_7),
    .I1(n852_5),
    .I2(n852_6),
    .I3(slot_reset_n_d) 
);
defparam n852_s1.INIT=16'h80FF;
  LUT3 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7),
    .I2(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=8'h80;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_vs_end_8),
    .I2(w_h_count_end),
    .I3(w_vs_end_7) 
);
defparam ff_vs_s2.INIT=16'hE000;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(w_h_count[7]),
    .I1(w_hs_end_9),
    .I2(n852_5),
    .I3(ff_h_en_9) 
);
defparam n41_s2.INIT=16'h7FFF;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n53_8),
    .I3(ff_v_en_7) 
);
defparam n53_s2.INIT=16'hBFFF;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n173_6) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_0_s12 (
    .F(ff_coeff1_0_23),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s12.INIT=4'h6;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[4]),
    .I3(w_h_count[7]) 
);
defparam w_active_start_s4.INIT=16'h0001;
  LUT3 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[5]) 
);
defparam w_active_start_s5.INIT=8'h10;
  LUT4 w_active_start_s6 (
    .F(w_active_start_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[8]),
    .I2(w_h_count[6]),
    .I3(w_h_count[2]) 
);
defparam w_active_start_s6.INIT=16'h1000;
  LUT2 w_hs_end_s5 (
    .F(w_hs_end_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]) 
);
defparam w_hs_end_s5.INIT=4'h4;
  LUT2 w_hs_end_s6 (
    .F(w_hs_end_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]) 
);
defparam w_hs_end_s6.INIT=4'h1;
  LUT3 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam w_hs_end_s7.INIT=8'h01;
  LUT3 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n53_8) 
);
defparam w_vs_end_s4.INIT=8'h10;
  LUT4 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n111_8) 
);
defparam w_vs_end_s5.INIT=16'h1000;
  LUT2 n174_s1 (
    .F(n174_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n174_s1.INIT=4'h8;
  LUT3 n852_s2 (
    .F(n852_5),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n852_s2.INIT=8'h10;
  LUT4 n852_s3 (
    .F(n852_6),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[6]),
    .I3(w_h_count[5]) 
);
defparam n852_s3.INIT=16'h0100;
  LUT2 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[0]),
    .I1(ff_h_en_11) 
);
defparam ff_h_en_s4.INIT=4'h4;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[7]),
    .I1(w_h_count[6]),
    .I2(w_h_count[8]),
    .I3(w_active_start_8) 
);
defparam ff_h_en_s5.INIT=16'h4000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n195_8) 
);
defparam ff_v_en_s3.INIT=16'h0100;
  LUT3 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n53_8) 
);
defparam ff_v_en_s4.INIT=8'h60;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[0]),
    .I3(w_screen_pos_y_Z_3_11) 
);
defparam ff_vs_s3.INIT=16'h1000;
  LUT3 n53_s3 (
    .F(n53_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n53_s3.INIT=8'h01;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[1]),
    .I3(w_h_count[4]) 
);
defparam ff_h_en_s6.INIT=16'h4000;
  LUT2 ff_coeff1_addr_tmp_s10 (
    .F(ff_coeff1_addr_tmp_20),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s10.INIT=4'h9;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_13),
    .I0(w_h_count[0]),
    .I1(ff_h_en_11),
    .I2(ff_h_en_10),
    .I3(n41_7) 
);
defparam ff_h_en_s7.INIT=16'h40FF;
  LUT3 n173_s2 (
    .F(n173_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n173_s2.INIT=8'h80;
  LUT4 n826_s2 (
    .F(n826_6),
    .I0(w_active_start_7),
    .I1(w_active_start_8),
    .I2(w_active_start_9),
    .I3(slot_reset_n_d) 
);
defparam n826_s2.INIT=16'h80FF;
  LUT4 w_vs_end_s6 (
    .F(w_vs_end),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n53_8),
    .I3(w_vs_end_8) 
);
defparam w_vs_end_s6.INIT=16'h1000;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n173_6),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hFE00;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n53_7),
    .CLK(clk_d),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk_d),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n111_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n112_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n113_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n114_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n115_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n116_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n117_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n118_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n119_1),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk_d),
    .CE(ff_x_position_r_9_7),
    .RESET(n826_6) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n173_3),
    .CLK(clk_d),
    .CE(ff_active),
    .RESET(n826_6) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n174_3),
    .CLK(clk_d),
    .CE(ff_active),
    .RESET(n826_6) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n175_3),
    .CLK(clk_d),
    .CE(ff_active),
    .RESET(n826_6) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n176_4),
    .CLK(clk_d),
    .CE(ff_active),
    .RESET(n826_6) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(clk_d),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(clk_d) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(clk_d) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(clk_d) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(clk_d) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_7_s0 (
    .Q(ff_tap1_r[7]),
    .D(ff_tap0_r[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_6_s0 (
    .Q(ff_tap1_r[6]),
    .D(ff_tap0_r[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_7_s0 (
    .Q(ff_tap1_g[7]),
    .D(ff_tap0_g[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_6_s0 (
    .Q(ff_tap1_g[6]),
    .D(ff_tap0_g[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_7_s0 (
    .Q(ff_tap1_b[7]),
    .D(ff_tap0_b[7]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_6_s0 (
    .Q(ff_tap1_b[6]),
    .D(ff_tap0_b[6]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(clk_d),
    .CE(ff_tap0_r_7_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_5),
    .CLK(clk_d) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk_d),
    .RESET(w_gain_7_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk_d),
    .CE(w_active_start),
    .RESET(n852_4) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_7),
    .CLK(clk_d),
    .CE(ff_h_en_13),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk_d),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_24),
    .CLK(clk_d) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_23),
    .CLK(clk_d) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_20,ff_coeff1_0_24}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(clk_d) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO(ff_coeff3[7:4]),
    .DI(ff_coeff[7:4]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_20,ff_coeff1_0_24}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(clk_d) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],w_video_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_video_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_video_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_d),
    .CE(VCC),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_gain_7_s2 (
    .O(w_gain_7_5),
    .I(w_v_count[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_7_s3 (
    .O(ff_tap0_r_7_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_coeff1_0_s13 (
    .O(ff_coeff1_0_24),
    .I(ff_coeff1_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk_d(clk_d),
    .w_gain_7_5(w_gain_7_5),
    .ff_active(ff_active),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_v_count(w_v_count[0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_h_count(w_h_count[10:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk_d(clk_d),
    .ff_tap1_r(ff_tap1_r[7:0]),
    .ff_coeff3(ff_coeff3[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk_d(clk_d),
    .ff_tap1_g(ff_tap1_g[7:0]),
    .ff_coeff3(ff_coeff3[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk_d(clk_d),
    .ff_tap1_b(ff_tap1_b[7:0]),
    .ff_coeff3(ff_coeff3[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk_d,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n817_3,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_address,
  w_sdram_wdata,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk_d;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n817_3;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_50hz_mode;
wire reg_interlace_mode;
wire w_palette_valid;
wire ff_vram_address_inc_10;
wire ff_vram_address_inc_14;
wire w_h_count_end;
wire w_h_count_end_11;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire n111_8;
wire w_screen_pos_y_Z_3_11;
wire n195_8;
wire w_t12_vram_valid;
wire w_g123m_vram_valid;
wire w_g4567_vram_valid;
wire w_cpu_vram_rdata_en;
wire n120_5;
wire n120_6;
wire w_vs_end_7;
wire w_vs_end_8;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_vertical_offset;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [10:0] w_h_count;
wire [2:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [16:0] w_t12_vram_address;
wire [16:0] w_g123m_vram_address;
wire [3:0] w_g123m_display_color;
wire [16:2] w_g4567_vram_address;
wire [7:0] w_g4567_display_color;
wire [7:0] w_t12_vram_rdata;
wire [7:0] w_g123m_vram_rdata;
wire [31:0] w_g4567_vram_rdata;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_h_count(w_h_count[2:0]),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n817_3(n817_3),
    .ff_vram_address_inc_10(ff_vram_address_inc_10),
    .ff_vram_address_inc_14(ff_vram_address_inc_14),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n120_6(n120_6),
    .n120_5(n120_5),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n111_8(n111_8),
    .w_screen_pos_y_Z_3_11(w_screen_pos_y_Z_3_11),
    .n195_8(n195_8),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_h_count(w_h_count[10:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .w_v_count(w_v_count[9:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  vdp_vram_interface u_vram_interface (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .ff_vram_address_inc_14(ff_vram_address_inc_14),
    .ff_vram_address_inc_10(ff_vram_address_inc_10),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0])
);
  vdp_color_palette u_color_palette (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_palette_valid(w_palette_valid),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_g4567_display_color(w_g4567_display_color[7:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .n120_5(n120_5),
    .n120_6(n120_6),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_video_out u_video_out (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_h_count_end_11(w_h_count_end_11),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .n111_8(n111_8),
    .n195_8(n195_8),
    .w_screen_pos_y_Z_3_11(w_screen_pos_y_Z_3_11),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[9:0]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
uXjiCAZ499Hxl1pOjmt4dyuZNpNrW1UksjA5y3wBXYJJKyUwgXyOnjE0taNWwbTM44ZryMkdHjGM
Vzl4HcsT2mATqwmKWfHcSJgjZBcOSlzljWQAZYPfljls5GOnLs1vTVufnHbAQQ4a5pbvHgTFx85E
aDI2zp9ROZVLgk8m54PPi0iGPTG6b/IPlQPe2baei3+LkhG1Ok11gO7irGcUCmZAdQX8avCSMRBB
VahpDTGnIFD6KYrc4EGOkDzl9gy5IHhvE1+pqLxyFqACI6Vvsp4C4hmCtxMPeAdXwoRdiyRmAry/
AKHdIcR8JHL/GjYzqSU6B1CxGcD+tXqK/KMEAg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
Xk0su/VAZw08+dFOPuZwetgMwjnZMXdSkVAQLVDQb7kJ080QdLYt1YGLP3gNtAuU1bJZDoqPNeox
3F5RZszTybMuxAAu2wv82aaMojQvYcgGZzOO+A4JjZ/apjCWz5V4Z6eYv9fvG4gJUw5aNBjncKn/
NVme3CTJLBacgo+lPRlxN2PY4pA7AJMeDbGQSQDC7dSt2SQEJTRuEb4uDtPok4ZIVg7Y4qDNim+n
MCfzC4O4OL4iIeOtuAXtiAfyh3TjNoftZ3aq04VAkqrM84A5sztFwYDyCVUPsOpo6HPqGCg+uj9F
/274/W5bFzkvsNxdRB/kfKIYD22za9j+0IFCXpffe7UA9RHpkv8G81T26sjN3rWii/YmY+GBV96r
Yyh4oCUipo7ivsb8o29Rs9eKNuWrhukQqDetOo3zztHeZNODB5LjRmCLmGRDelDGhfXtugjMvY8h
d6nYQs+I2BtUPanCNXbf12GgXkJEGX/Xw/t7nBpU8a+7bvWnj3zccKRpcyoz50mCF4NhXOEo9iST
s82d9uAxy8DlUWk0lKpc/mcXNO2q1PzlBvUbXspRKnQYxKUFZ5h8MM38sRgOfFb49S5ljyhnyVRs
SgQvgJiV6TJ4yT30/sOyDZEkE5QeqhUbwywRgDRxo7DOjJY9Kl0G7XvwlVVj/C1vF2N7SkD/a89P
MBRVbCgOG7BcgOrq7Uu9Rb5lhqpS7/8s+CJPfeBcWDb59KiKnJnmNM7bdLNoPvSbtbsWCeFbFjm3
1lxI8P9yDcbn0H8A2FAWcKItjDomnLTpa3BxHqBdhMCCyv7CLGYlX/nh8vBSzcXyln7wX6QGtNIl
1glhy7+mXW6xL2Xi0Wes4JjpUA128Bm/BNhwaiNEWwaTMoDyXKKYJ3gSY3OpFzLEncAAC5ABEPBG
JqoDP4ZKnrnYxOS5pDyiUiCWqjEx2+juJst4nlfvpufajECM5FTWsxd4pPvF5VNnU3hNPuJA/PEv
Z0rzNTsjMhTSauGVPSl3SasAA59fmb0DRrhLSX3tadYw3IZQ/tHp02UKhnxcwuZH69/yL0DlgyOX
MwkG9R8HHqtvSc5tXrcrVOO6M28S9nGmSNZ5BYLySqwtdHatPPax1/eb/0Wbcw5jtMHTseV4hJqM
cCFGxg+7FNl3wxvOCnZRzbmvMrwnelgO8gSyo6/3qzH530grmW1oya+tcTcSI6sXa8fU/U9cFYsj
r3JuRjphwtGL/IiJF+fhmVeL93aC3ZS8SNZeMlat9DrmPnPRmLXgP+swnYujTr67BTPp6dZPuMhf
Lo+SM2AJec+y3ZRYBLWVNJDgFm2yqdFv3NarmsgK6fs9a36Iti+Wxpr4pztMrA9Q/NHpWvd97hiN
5iMSORAnj2+KU6tsARIAnQ787VZYS/b0y+0FLGsDaBLJSu7lHjiQAeK57nQgIFbM8ow3s/0/F3wK
5SPyoR+sEaSUYuM9mHie7sniqXL6zPMRNFlJUeUCvgi+98n1aqOX2LNuhSZmJdVqkcfb0XAC+wvD
aYvTOEgZJvUU4qsM0wnodvJnECS7P3Tb1kxTC9vndNb1s74hNOSopSbspdeBmCysQi5YMg7Z5pZt
XpDJfBiaS8KTMmBVJazfYyAKHlP2mAKZF0xia1SBenxdItGUwHq4futqQMASuFNxE9vmWFZxFXEt
o6tVoItrDoqeGaGrZhsQdWX6B5l3JuDYB+ElmwVLpaXd/BjKymqfIqEmEli68phBqmv5V88XTm7T
966uj42x+cMqH1F8Ot4K7EDAcx5ywNiBBVgmZmtwiwTqUcGWiLtBTk1QQALBpYB9CEJLtwPwT2MU
CCLZD34GAg+gC0pbwNzNC4UAcMwvK3y+dWjMzKwHasK19D5rhgoMHra1VPhqPx/nLTUK3l8coFyI
YFaxaS9ONSkz5gjPTbmXtmXqapk0l114y3VgZ2O1M/2HC/U84bb8YJhLaoEgD5z8xPoSRv09eQ7m
DhC5FEAQpefSNnmbSmNE7/g70P5OI7jexUXaMCYdahBmG8/w7RLV9O23fCYlSm7l3z+FpM+pLEXO
vuMwm3pXYPu1oAOKdg4bQ8fnpcno89SG+ODprPVYZtRemQoNnbFS+KZaPXnaWlizRXPCIMyZsegT
59GYgpEHPWOGGN4PV9J3XwXIn3dnVUR0WmqmHRETqqABwY1rWD8M/Bqbb5N/T1Hg2oGphUxql7du
HRv7QejUUB+i1xOEQBkIM/kE2iMlG7p5yDjejThenEQsbUFpNv8CmrR+zV7O7irhD2OeDi/4qled
ojtcCmH8+TgN5oKrTJDiHx/xmft1hurZka7SaM80vzaJyXPgsMv+tlVjH7oAo96QJ8yQZmUoPjSX
RcFa4R2cVt/XY5phR9JkIFeQS61im+DT/Xn6UV86PlqCI6fYzBvaQ4He29VtHjehAM1oMuvTJYrz
Py9Ny7wafrGprPPDtMBiB2W2o2fkBcMDcM30hlnG4S2W50tBEtpb+YkAHY3BhGMAEO6uFEjT8itf
s1y8jOqBRfFA9Qol1X1rdUi4MryrYb4/3OYVksoVk7ezsFggKwR/32Xaug30KzjCx9qpLtsCk2JY
FvjRt7H41DnMXphXQsQTBU7uvD5AYquXdXzSm/HU/Gs26mn04r57zP6TlU8mAmPClsurz/ndk7h0
OtS3ul8mgxCOSXsw+AjbIiqfERLab/lrer2MhZvYW89b1/vqDKs1hY64lydflfc99X3aQRK1BumU
Kfa9TlleneB+L0oOI7+fcnKl9LxVmWM3+qbebVj1SMoAV2vKzs6wNxeeWol904MyQTy3A+XRbEC8
bED6gGWG60pZo0yqAHOwUYvsPH5FIUV8Db0OgJoBDfG+YgIw9oHajtrDz4K67URZ/FVL8aK5Ncxg
IVznioQ+E8uEZRRUci9UX/H2JbtOR1r3BVfN71hPCrj1eHj7dgfb2P06Dmv+ITRSXWQD7PjGLi6x
8TxDQy5sJ+tRHmuMUC/2wK8H8rqCG2G76K5jujgZiQPM3oFC6G8GGF2piBd6RweX2PWV4LuSiSuy
GjexroMIB0VAZM5fj/SL/9ix5JbiHk3N/84nlxwIMN5Iv3SZ9EwNskherYH53GSty/PbofkfNObM
paUbsWDzBpwe7C2Lg5BUhYv9ORevLuKNOeMSAeG+sPTeCciDVWtxJDNzys8IoY++erMqIC3y4MA0
DwnIdPKVIlCMRB6UgiVhLSWNpuVEQULxP3ozVdmXBGJaGfyUkFJqigEFPnCiCIzDz0MRZ8InPMU1
VAjmfN0R81vgA5aF+i6GjUEGDYBj5eSRlVEjaqzocgNrESnqsUoVIqEI083rtJuyrXSkYHdCmZtA
V1SRIj0QtcjAI2UXnloZ2dV/jXJ3pqBHi7Til288AYS70GpUIlVdZxyILYppy09mXzGqEOkrxRLK
Mg/P1v2891Cj+lUVOMkLgzuIM/7ItVDE4+WAlopOwuSK3u8+UU9oAvNQ72JII2D2lrQWS8DzkIzj
SI8bQAZd2PWsZI3f3sgYaDH+9zlmGYfAuuoa0ZHJdS7D0XKpPIEdzm4GZ1sT+E1tqnGr/52JyolZ
bYZRVfUa5ltuwcHNqY6wWSLyjRF77k2RMtbmpoHPmtlkwqEioT1WkuSDmwHCAx+W6U1Rvc9qqr27
ETQHI18N4gPpYBPRY1tVAdso1eskNzCdfhntDmDaT9RBl2TlejQLoj7N2+vuO8zG54Zspb71WAu5
2Ld6VyuMXOADKEsP1ac5XP9WPPP5p9MyGVc9H/BY/wt9j7xv54RQ5MwMcHlVkfQStjlpr/6Ijsx0
sKNfH7M2K76tm8Uk/oYnaOJWJDFI6TuMJncD3Zzy6/hVSMuOerKwoYy6gIgnEGVN9VseUUSYbush
XqekN/a2+HQyNdBvSVOH17QNSAo7Ohsrnfxo3cV23wcvtMsFqrPmReNGZeJMQmKL7c6TIVVi5T/5
Q6f67INswfBqTADzz2DR+xxaZSgibfGu0xVkNTmRsDXLyMBdkRufKVA0jCzDWCZHIvinojI+yAWt
3GkDhiwSs5qtNX+mMr4NEotQuAygKZWASHhiXIKy3veJ+1QAhN9+xpyX1gnv/ngy3AaxOMOPIkqW
96c3D4g4D3IjCXU1x2OMK5lVk5M+YoABKQkNcTm3/fAWxSeqOu1kPOzdT2nDge3RfUFozVdAX2Xk
U8yH1OhbXKm01/qTJrzybBx2F+Edj5Qh5EIhGCmzUi/X1F1GMcBqHbl2vWPP+KiwXQFVo/zuDaWu
BkqwV7ca2CG42kHwpSFW2THy4Sp7l9hXRjGAHIQxDwPLPf5jhCcpPjmih4NUYZaGtFu+FdbNrZoD
sV03dVxKsiC4l7vAS2YjyrT7Lzvsv41pY37FqhLtO83BA4cTWSfoHEMl/58fsTwEjMKh31YVPX62
ZVbPIILHL2chiWHpq/cWo1ms4u86h7RKLA7TSJ7FPu0elVNy8o7Owa/uNMY8W8cblsg4kdJvxZ7A
3xGwp2ZV8l0YACEhfWF7zoejMMIbOKCAPfSTo3t0Myj0uJbsE7ypyyOyB9EYYxG4v7Cqk8RPnJ4T
WaNByrRrWGJsYz4HTdcYu59MILphBm9xfV/trDG7IeY+C83G4xiO5iK8b57Qxu5FAqPvgexIgrDa
RrYUuMY+N6PYAc7A4K2r8lo2YbRvfn7cUK7dZRikk8srn+vz7kF9zKxKB44weeI4E1X+TvZE/eWz
87CcOcsfi4jnEsTyZ+FgRK514ZYZxcaR0OG4ygMtKFuBNE4SUgtGZRBYxv8xojf/4Y5QJq8oc12n
wVbAwb2Zzc2RmHj0TDdJ3d3pb+9P1H3DLgMuJ4rnnFz91nMbIrjGRbiIihc4pqOracXn29g/t2FW
0qkA9P34xqf7tudWTrJjMIUR+CNRI96pvIZ/Jl4yIVFlCKui+/jc2Dr7JLRNNldyjRpe9c5uMEU1
9oJr+xwMskqnsiET+zCTVcEcJZZKlqs95vnMjUQFbtwJZRQxUEmRAwl5Ubhs/dd02sDmS9wXV81A
AoVdjdO9/QN0ytjMKttLsJ7Dxxiu4CroRE6r2y4tE3/26tuDVlz3PpJVKnCiCx/isUO4GlKoUnpO
WHssahtngWaA1gsBJRlEGiEhj1fnMNdMYEnW2BP/R/xV6uULGDyFYLV+8jna8bp6QkmjbKTKcZS8
xv30DLeyRkSAo93amB1eIfTzSxszuIQ6E+V2I2nEfNH+BOmXk6GvnEznvyf/vJXS7IIQiGsNlt96
Q8QagQRvy7802a+Lb+wyzyjqkyKc/gdwGvNGSLAmRvSSyB/4O5H1wEaJvnetZq5xYYnwTD5e+xOz
RaT2dQeK5LqcGF4uhOgUaMLi0tB3XrdaFerPjNqK9TJD/O/iP4h6XqOGIN7aEO1M+kMgTI5e8ZA7
9VNf8EzcW+3HevPsniv0/hM3zGke89tgYhejhzI/qrrr+pPbxIsUcPU45ekbt1wXVEejdprGIa61
1P4tH39qlbjtKOMXNCopk0iE9DNI0hOIW3K7DdEh6Ysf90fN1bRdJQDTp8+xpNc+opFgvr/Dg53g
cREyT8RyohDxVYZwhzwtr38rcfv9//92U98ruM+rtxPMhA4ONzEBIOMhouvKYkcnecAQPJL3Ty7b
/f3AasMeRy5lUGsfeqQe0PAVSeTEWZRQKZIw1PNIq2LCNJ55/OiM7Kujb24F11ZSL5fSpMi0tepP
mZD5s3HaodtPTiME4hyy3IJ2fkvWpcsuvDNpNF4Y8BsYuDyUglWrwNo6cmJvendFKfbbAizBZ6ft
JTmupuU4yzQyfYconkB9czRsPp70CKyDwUrX/U58LddAr/JHM2CiTUPDwyQ/SBIg9oyNyH+wfFu/
ymZgPF4IraVQCZLXDvzn0kcf34Di45SDmB23gU5IjRep6Cp7okERsSB8RJhtLNgEx28HUdqbpu2x
khFs48CLgqimoHRzzgCBr2YP/q84W0HLduNv/N3maTNhD4lwvGagN8ncZWX0oJK+048czTE/NVS6
HwEI4gxflwOS3O49rds6oyn9dDLohVRKYjbAcf+lXimnynrqnIIwKHbyEaps01pRon5gM8rHpI+1
6onGNIjLzDQHkCDfyFc92Pw2+AT8Xvj0L6s+ycEtNbmQUjh61i3O46Q2IgvgFnWdOtiEX/8+CJuY
38H4Gq4965B8E32ON3hBWwqdFLZPaczdHrnsJUS+FmorMiSLpKS2sR3u0hruVhEeljiM6JEXNMna
AE00tnP3gJzrtJ9rFRyaqdEg2Fu5qU7Uw//8+f+Uu2JwfdQs8wirrzliuzFiy2rYX//63plkLNW8
FAl4O7krOIBdirm2mu0A7AK6JPa2P/oZZBvoQobgr/eGr33vagnGIIkWNXxXcx43DzHQQR8eW+XG
NrT1UgKXS0RbscKgE6oJZ5DfBTypS2SwYKD90Kjq2nL8CbfN5I5/bM3tuD1sfotXNlBQKdzIIFtn
KwbLp6uepiNtiM9BWe8c6LwgamKAo40Gx+LLl3oVeK1nLBvlWdUG/n8VunvOYKbCYkr95h/SfqQ1
zrqlaeiJIEWlHrVIG8GqfM8C/ztO447HJ20KO4zvTUtSC3+a65vw0fmfD/CWrkL9pO3QFVkLR9Rb
0xO8B6OkWnSSGatePpQWVu7RQEdtlvFYCM1ocec4yJT1dQoJsI+52Jt7jN4XYGOOZIqdgkQDwMNB
XtXf++DEs2CGmbGSCEO2a5kH7Wz/SvcQ76hO3TKXBnzt4Y2hNl6hobYxOFJ2WcLndYpD5waOhBAG
nVQCF3JXdcf9SIwh/H3QC/O+ZhMEnIPXFYxa3sBAiv86iZTA37PwJ/hakipYWSe6l00/7leA2oX1
vHFCMCKGZFEz1s39UBGfuV3tHyQr0gBxftjjPc2jW27/k0MJF22Mn9iG0JEFF0gJBnDFYMbNVAeB
ei7eWPhiTBoQt0upV0iwa9duep9CWdsY/keKYElcba2xL51lRwafKItKDTZsMsbm7zrElr+4WNu3
ZhCnvsRHRaIbpuq56y9k/czkWw/zsXZLuYJYmdVCUQzeIUk0oKHqHqkxlzi093J+GAueBqs0Km/g
x2kvoapKuwDoQrp5T4wqxEJ6uCPExIk0payiD1jF/RFd/RRwgz2LsIZFIn/zDL/kzrr1Cz80LmiA
4bWEWYMPrc/gdv2tik/6op6Ke+baDcVXa82T9joyXiodJ6Z79aAzvZuN5jRn01zQBZKm5E3XVuem
0Le1c7pgSYrtNDaDanNS16eO5KLNmjCNUCNQ19zFFMcRJrFIYv5H1+X7QjdTZsOgQQrJjP1H8/ko
5NKQcR19+CQ42m/tlXAjvIN+oXPeI/v6Itw1gYbIWoZrVXulsTfTLMBNLB28viNcr/r5GSheAF/W
8u7lx41BSzjSZe1nIQBZVKQAWB8F3hLEYqrE6AER6EVqwIbX3Cp6ZdZAqL2KlJm394wuz7TXmYa3
ozvcJRdkSGryzRMSKncaQ5m7R/F5Wh4i5D8AgVC0ODGIIKutJSEGoarYSlimnSUGzsFBRA2HhFKi
zVXf8RiPLstNPyGCsrrSs2m8+BdT44RN6hBTvsM9u59t8UbvR6teTK1U3sFOUuN0ar8AzSM96sRR
foSCeBstQDdfmYBmgIil/YpjwRze697Jn7ZzsERBv8QRSSuYD2aOV8o6ToZQGgKMTSePPP5a5ovQ
Huo2CkJ6IMnL10Krs80yuWEzSZoOa9QiVjcXItoCkUo2c3Mc96JpYRXJzeF53pl9hxp5RSw1BYxc
saqE7x60vNwvNH2pUxgGXRuUUBFS710IWUtrMwLbdhg5Q2nKVepqgpNfpjnO26WiSFNizBhC5S6C
dtUrS2IhUaDGwaGY7HvuwrJZPQYtp8UcBJA8tUohPgE6jlKzG2h2Zrk8iu3WtdGIHvkCjjhVeAgT
c3ID6rH2kIuBYsWjZmu4MmtCCke0GIirtvoA9dYQF8BmYUhUBPfnDOEiRAIG/5gSh3ZLZE85anuA
r3VNUVSCYQuiOo07c1nfgb/y/TthD+YSDlZrQecB2qZqDmMFiirGdEmG/DVm7oYEjruKPpgCYmy/
PCYGhqpLDXZ2GUJDAC9T9hQrRPoNVNFnQdoSQ7bry35cFuim19Lk3dQFZBkJGnH1d7yapQZfpyD4
JMAl3Hhc7cAo5NV6fn74BGdu4f8Cu3s6pEnL+1hdm9Z8+oIgIRpwoYQgpwwuO0R2qNi+9NTAeF0k
FeauZN12dGMbHBu0ECyrVlqMDk9NjqL/Ih9FPLFJV4HEyOw0h4/W+h1mYVtTDG+ZxFegZI1tnPYH
0/5KgQlhhEDwo6z5nibwXF1Jkc8DWgrABilrK27bCdncpwi7YdDCKp+h+FyZ1pvCVCUOVl+3x3bD
uIRzqqkGEiOVqHEJ+jvX9GYY4Kxikj73ISJrkIM6zUNk+2+DfNNE5S/O4NRemIJHzRRV0fqCAQf1
3uhnaIEGkJpCcZjqC+ofR4iLwUhQAIEfRNoJRTv+M87qBIb6xxKoYLueBBSEbq100fqUw+jNqOGw
pQDEHaVTeQylqUcoYhoTUfs0Map66FxdJKe6QueHwdXDKusfyN8yHaS+EeUi0FBWTvohjLuWfDrC
xys+dP7BC/2hyZymjd4gzHx6AiiH52L8lWHiRx8YvcuV0f19Ymnw/C0mpPtsR0bqSw17owEKVkgs
p835vc4BFaMW0xLHGk5lvV5mwD7mZWT/uEoibCW332CE1aQt5fIIn87noOPhwjtmCSOxYBEMHvnS
LBlRdnRWCed1oVvKbbSoBmnjwEz5t0ozNCcZzd/IXK9oKMh20YF4Ns+AmSvuISrqC5EGBcXCOZgm
NSQ87yTGnBrInJRMfaGoWTW4wAfHAIoSdrOQEMD1WJYtXYykoNWclPuLWAH703f7glbeHoaPRPJd
zsba7G8kX50anYxQzO4zYyGWVZgIyE3GZuhBWianPVBD/GiSbOOPKHFYQ5x4Ei4O4a1xg/3MhAQs
16Cmpddwa/Oe7BuLsGcEsgFdkW4bHb1YKDqH7b+httnuH8TX61f/nvWE0qw2t+Ye0sdopAcr4wkW
aMi5KoBDB+9Zc9IcayzwFFE87ki647ElIVgFx/WM1fMKAtESonH+/SPvdZOSY1PZjGYV/3WJ/CAE
0NQgRTJSMWS5jyp8Dym1Pj9Aho0waqjjiCzOYaV8jZISGlUbKfs9D2lSI5q0szBdv215ug8hjluR
UvOSaPRwymIfZjQCoGjGbu4Dow/XM2m6Q9FzdC4MqvebrIso0dWm/o5Vq5iLyMo36lPpIIYn+Nw7
AHio/VsnYQTKuPe4mU7yS9IO57ePeDj4qWqahZv58vdau80uNMmAHj7hUnBQvXH+yNR4TcBKXc9C
cwP4v7iSDUlLKqvzw+v2Qor0cN28XlmC2DJUpb4qjLNQujQkuYMxK0Xf42LidaC5JsJy539my8xL
rQvLC5J3qtDuV8sAUs1zs5AXbpouKLmsVAH6d6aXotgU5mA1ZOnS3uNFh8+raRgz25RM+9xIWgY7
iEbwkFdDSBrOoAP1mjFUq63xvTf2IPrfGztYXfc0ChEAnHLVi89/4vh+ucLQYn9+8+9/TkLWfDSe
aBEfhZQ5wvK3uee/XsNTjNF6HinKcJ+c1G/47WVDV6yWQDKgSWG1vhvLL3qjlVpdfCnmkrvQq/M2
ogc+EdSu8MGkNGZ8JcO8mCMyxutyanF54fRM1HJgNG/JMlNdzQjCY1QORcupdSyRR5M4F2jsQPRd
vXaXzyZHsX40FeSZDk8jUhXBdUKuyvAzKNllpudjlAKloI8HhY9rxLsh0O3uBdNIpbXlwsUAQtr/
YyaOwqcdZ6wIVYYejKCd7H+M1neGNri2z0eg8HLGpsLilUTgc/1PNOnOuW0UIPiojickNkOaeYvA
9XPvdW4UAx6TC+JqeSc7KZV2QEk/TJLmpO+onK1RkLV9uFjYm39FVRp5dfCr0hDyP9BU7C1Go5bR
m5/Eq7StxBa7+WPcz2JAEcrZXEesaS6YIm6VL/yZ3rGpRzLZDEMXTRoCFafdMhrwGBC/tVaLfsno
sA8Wrgatw0D+ctnM9t+6Dx1CIcZ4B6PRSU8psBYefyt0GLW1hja4Xj8b4lzHcQLkRw+nCpf458vV
62ssi65CqTTqufQpRnqOFOP7mUMQMSqjmzjyc/SGsOBwRQP1/IZ71QR8Ch2/n97wZDc120h0kDWJ
8pxfBLQzbBMeOfx5aFLBkPNCJl3MtczDt02AB4Hzjka94xhQZX9TpvCKEPGiboCyXEv/x52NDEHk
JjmNvdy1ABn3U5XKqDZuysNHh10dPGGHj/ulF4BlZNE3lHb8fmK4Vr2GHVK9yrl7dHRA9wP0Y6eo
Fp96E7+9dsIBH84k8YLKDXVjHbFPtYDB/3fZA8Rzk25L1IGwCU3a7vGUu1vuDUz8dXlZuZ6PbG9a
t3AeXwOl/0J9PZZQtyIMYKcdR3QVvo7SRqOuGs3wU0DmLY4ULEu8dj8vLgODqnzJFg1rNhPFiAZS
SnBI5SRALLdKr1Eiv3yWHxKc3bh9OStv6YlyIhP6bUFJnt4p0BHLntBPnK+GSDuJLja+XsGPuLYP
pwmK3VqcU1aSgyAbjka7oUZ4cSK9LhfSA3ujxNQTOHYXL44OaD47DA0sr/knyY/gU2V30mGKIxXw
/OpZJFBncuNlbYuemxLOiCr5yt1BlT1i+tsvhxORslGVhwpFxGKFD+P0zb52rtCW7dbloWNu5H7I
bgzgBI4tr7o+bFdRsLiX8c6w6SqdUUTH6tBMHlLAJ4QCPeWeg4Rh5JeVYPwLhkgUKfM7+2do5mqA
yQ+ly8F/wrCvjnsrD58/i2f2E5q7ChXVifAext6v0hdk9Dg7WMLgGfMpo7y3yYu3WGaAHXotncwG
SsjW+AvQ2F7fA418nsYU0wG5cFoGCiKe5jMu+c2HGE2yV29RXhf619Cl8N6HsEMzKUcRfI6RyYu2
P3n+wi5lNg5bz2OjEipwNhSfEcRXx3QMwXi3P6UeJKfvmuz7VVYUv2BPhims5/xOrNQvpoVQxEmD
TZ3PUUTePy8T5SsHcg5lwTPCkxBijuVPZgYLKIwDBQwDdrYER12C9hjgg6nODMjiUWrADlUlJK6D
1eOUi43HdMeYV3MeKajqAdtJrWt5LBq1Oco0WLTnEqvLoXJz/L5YkAiBRgMoR5xTaJbTMDttOHvi
spzShotMxzGiBinmPWs0WYuvbJG8YOcHC1hbZfkq6sY+Qh423ITLfvOYJ+qr9AAqzQU6mnjbG5/4
eHrV3T4rk7QTTEZOF5H7HXq97z0EaU49Hr0VYmxQvWZ+9GV3lRr+KLVit0PGVCcY41gmiMKrE1hf
k/ef0Bq3fnuzEDxjlhJUr7Lxzfqq2RAkdJmP1ucn0JwvXjasvVIAMkgaY7I11Oo+HWS5/cnRUJTl
thYflBbTNps79oVIxyON6YQ0IvJmXYtLsyomBtyTytnnys/QSkAiLVOWqezMz7ukA0IRXMp4F7iL
pHD+LKkvremF8nJPI9ro/EC6IxzvAgBR+tcQMlTWl7vqXzCuKKynhcam5X76g2J10yaQVWH2+jSs
zBL0xSGfOMSkwIAvn9tKFWtzKF/TPiVw04QKJ7y+v8VGt7CXGs6LArkFZVUrGLlE+HK0XufoU/d4
q9MUrKrnbjWOY77+A9JbYw15i9gNEHqmEMGQWTw6qnYwtmoflkRZ/2k82oEjIjpevBDJx7T5Xg5i
cW/ueZHpBDMn9z3a/tmlSKIKwk4T4kCBN8hU1Dn4cUviQldOmyhFdkTaoH+fw4PG+Rh21xGtx8u1
cPh0pL2d6oiiKzir4+H1y8hwmhZu08wkqo2v+hFkK70nQDM03hmZslJ0e2wNYVgVjJ09zIQ0UwGS
CzqLrL67sPBXAC0FlMFg5gVm+bUpNmCmkq0TPE4oxyM+0FxIZm3djM2Xw5Ph5WGIwrPSHX8iMKeE
WXnnqyCaZn+y/VhXyml7Gcuf7Iksinr80usx9F2gPtSdny5ifGSg92JVVkSFKmAOrm98qc2+y5na
xyI0FoXZNWDmFyAtVZWDVIdS1WjT1hZenZsqnM6X29SIRTpgJiZDztZJR2k0TWScA1N5aNunMf0C
WRR2Hp+31+uQa70NwjczmjetwMOYbzccKo4cQpl57R2RUsm6zchVxNqJNOdxv+4EsTLfLDPkS+2g
i9vv0NSaz09JNmDZylywMGdKWxQQAfezjASag8yLp00nQimc9Xvh05A+Hzkc5VOuS4NMuMJ76b2j
00DnZYFgvovs4mu9N+WHcJG3mafIa+4HAcUdzyF63EgOl+O5bd9kns8rwUvX7JqtAGEHfkDMsGRE
ptQBMXXw5LbBpwTuw0kNrdFT7SOmSL1mYO6Rexjdtb0pEoB3iwGTswIY9irfHgbU6qAijiJT7v+A
ZbphkL2bNSw/YPw9GbESUTjmgEfP3uvBOXu+hfvmNShRLK+873nKc9U42fPJzO+gQRk2cSELqhuM
ILFFjCMuw/r67+Mw5lDNJK3/JyGXOhVdzVwdyP3/PsSBnllbL/fxsuV6or2VdtGCqHQhuUg0nTJX
VXr1afy7kIdpYO6WeFxUMr9AxuPM+Hq97MHHM++O+f0lPlDLYbOC0f5rtZAQrAQsUrmeZ3YmcFV+
LXg6jDjr0mMxJiIkB+TOJtu26psoXDXOrsxIRv0FS2Pr6CBS4pfvn3laIWmR0Q0fWczi8t+239sf
1bQyYnLEZbh+e00bwWK0lvZC5G+P1Px3qF4vcqdA9F9NqZc0r4ldmAUeS/xbyiQ/1Fg1tjkKSwq/
GsTBn9BLH9Syxf2gfuLtHe+8Kvpt6V1DhhZnZF+LDQtVjYrWr8nJ+zbBd41Kbi7PaSopvKV2aG5i
vv/hNizFAEF5gWXI96Tbp2JuFtbUPmJH8Ny4q3ADflp8Pp0RSIfjDImdbBf3xvTgq7Q/PvgPPCI5
Me+4CjAyTsFcsqymDakMaYE9gE1AOAYlUc08vpQln2qabHN8n6TDzcp8S4vNSQiJu/4XActJZjbR
+/kibGqG1dAMoIzfsaQ2waJrFf5KGlDipDNYOK1klsJJ0Be8kp0zw8KzH1NiShYdNT/casvpPmFH
LAMwbqidhuipjNYnl7F9SpsjRcvrqP3GqZig+gnh6Dqrp2mhi3P3JyATurde+aFD20c184f8n6M5
Xk2aolmwm94GQUkWLo1MbqBh1QjAZwd11oyRELXYJ+z81B0mXgoeRuhAJZOu3hvmORmgsaUd0bRx
/oIBlmSjEUkS0QAVO3/Pgu926R8QMEVadN9vcAn3Z7WLijZPQeSiMda+2k6B7Ufu8gXwMOWq8XNV
ojfuaDiG4WCXS3fcUW9rW4e4r0HgP0qukD1T+XQv3UMwGs6fdaiNhh3+E1VkKD/SdqcNN7ZtERDZ
De02Wmy5e2Btmz4rk/oG+5sY1YRyWS1ISIKfc0HkMCKiPO8mjl/ig1sgqbNoGv3HCxrnWJejWjQo
vJgtklq6Vk1glSeAH8LkyriVG4zpGSz0fiJJfGMd3obLXg0TUCxB5cljWeVZuFA4Fc+ZcIHZqRy1
YCIUYBtZMCEe2QTNvb4lCrWBx4ClrHMxKE8HN6/4lHg80P00b0lmeeShVM5odDfKG1HgbxnBoZWC
m03FoYlhZfu14BVdz+amAPLnWgRSymqOhziZ0OOIRlhx58CluAsW0bgvpRPKdUFZhbhUPbJFHSW4
E/0cw7Dj4glELmLHAZZBB8UgGcTBJZAiK7qTFLPpLNgIkF9lrfTdViQrF7/7cEwIMlw+utsC1Stj
3Clt4HhmfXe+bk41W4H1FVDtMI3w7EIGkXTN5iuUNv336e0d518StpCnFPGNPBJmyAwarbEdAlDd
k5ONnoOP8bZiSaFdhHZxgYpNH4PQEVctP2DDpuEmRc9sbfRwbqu9F5Bq0Z/ybNjZWUJ8UerGIzuH
Wb5g6/BvKzHUV9V+td43IahhNferAJ98vr0z1wJLsfgrJK2O4ix87AxY6IMEiz3MYggiRynhPhOL
2HdAr4R7AGPf5xtq0fcZ52nzyfKN4YB1Hdm9Cz/fu75L3Z15D6xLaJVZWyh/pMFV4W5QcVWAIKZ4
DyEUbIDBc4lLLmrUTpdbL+KL1EMuvcYfc/D7VeR5PvLVJ24+vU2EocgRdcze+t4XJR7P84ddth0m
bT0bRzDxnfG0hWxr9EIkJBQ6heIrh1uAGtk/4TW//CylRkvfwQTA+kr4jW+XLWdle5NUGDs7kNCt
/CP5y3j1ES6rd12chRzpMvYCm6xPnZKKBTiU5wGw7sN1tTZIfxGJnl5KjI/SJ+pO0O9niPjt9cjA
2IWHCm6Q3mxsPI0LQuBUTwnyhEze/2fnY9xMTeZXTSJZiXJUnCQfHeWbBSqNQ2XQLhy8TbqFN5jn
ZkbOsj6B63wyHG0ohhe9+b3oLs8ZWIPo1dpqT1tsgbkisI3/6YuQYfDghuFAyJdpjYukP7FLc9D1
jUVv6ubcZ4SteUElFe/hdLE/vR6vjLqgEPlw2pLoWk7Gc4ot5taZrg3LBJUoZRrFA2WiNC7KapXm
8Yztp7+aPyTbJFKevKo5q1bRbiERytk90iVmi3oX8IHR214/XZ7Qwn1TIETMx1N19On4utEGs6+X
kAKRFySp0wSO/+dc0FJwOnzII8jAlLC3DYah5OxYPezaCy6VEbq5UKxPcXba959Yng1oN1XC0MfO
3foOk5OuPxhw6QOSxaEowSWbg938Gu5AM0EG5D3+ZqM0MYou8OvoQQLlXUMlL6NJQJ6kbpo18YxI
P3TCW6u/mpuNC/OD7o6pf4jF1DzrOFft3b9FkBCMFvmMjjQHtekZan7h3TH0d9e1+aTjAORvlWms
jWEW8Vn73jueu0EceX6VAPPGRuD9mRKzH6IqEHyfSQFcY23obVZiBUBkqxjy5x08bk6paGMsBeQp
CT6qll80DFTXGFTbr6Rt6ljM9eEcB6g6Hz9Dl++A2dAcCxWwPaV+qTQd9iFsy/5WZxr822kQn+tS
AwnvdIWWeJeka3lfGQxOvjesIRQGFBn42G2KbsJ61Uhbs1p9pjhPlh87llN87W9NN5nHeSwKIR4i
EGRDelP1GxqsadbNvK4nu9T1AqmQJCpGUCFV885SHjfVL1aOEc4+I+b0MwyI9LFghulFrnPiiJ3L
lgRvhRd9JKZ+dfXu371ha5rtwqKhEF3offsupDNUfZkTT5ltHpraWTs104N2/W/VdEHITJw9mhDe
skaB6wqZdfQTcyhuNMk2G+cBOdgbRj6CedS0lgO7pEJ+0kC9ZK4guigQg9Zah1hIHOfY3txXBAfQ
BafTzd1y9ZTr450OxdHbSCWkq/SiI+wOPjO8n+chEP+9fxDR+RTkCb7GuXGW1n9qTEniTftLdDWU
SJbgIBo3AaK+tBZ80GvEBdSQVn1xQjTyJHUUyZRtOHhwnU7+o0xGayAarInD9/u703owiLBwXIms
qJkFg03D1C8MypSWAvyCncJx7I+WK4Z6jrTBq3CNA62ej/bBCTwD8/uZZrKGEP/680UWRac8XJEN
qpilTg2602ZI12jMby9OQC0PzhZZx0qxDJQuACiepXCKDSgh+pqsBiFVDPx3wlhSeVbAx2A3p7/+
8aW2/Ac3IGy5KpSBdAn2GVHTNkFPQWfmmvZ2o9OoyKOMYIs5V3ZidLXKFhk3AOaefw8om0K0Y28E
4gkCiOfM+Z63bN125HRQzRsWKe/PkSCyjL5VTRdH71tTw4kmpsqilwIHszBpr04VGUPcReq4WEf9
Fz3oMvuUqa3vDwQHooBCKGt7BBmUt6ep38e9rDEeVudnH5qo3ind+Jiv62HkeJOaF0QzT0SKwjas
Qyv/2cOz8ub/INyvALSOYHe4LTNRtquYstLzDq1DGm5Ij5QFurh7VQnc9HpmUyMRfxOGJa+mGWUB
/l/DHN04l4sXVRQbIOEaVkEbzQ/h0kRwc/j2QxWW3GSmZt8CNyHQWfWgDOVHW4zqERS6rjvzbl5n
jsEGwuj5f3KXaRoJrEKCnmmr7unu10c9rORlfUmd17LBkx2Lzv1EvcZR1jw62ba4fn7Esmg630RE
oaMNCUeb3W+WOm67uVZeBsKtAdXAZCfkM9gMfZ+6JqKYZWJRYaAPKz1wNRE2sbahLvFQRwWcNqCw
aOG2JdWcQEAB090X1ZOYYXIW4Tf+VSoifeI7xLae7YKUg6MUyUMUPp+y1IBE6HSlxIMlLzfL6FGa
+HaiQ2E3RZQ0SEvWM7v65eWdcMPCpqvLgAh5uxwSD8RrohQA5KHnCHzWnKlQKp8jXOeWovHMq5dv
pJhcrlDGEA8g3l8NzhUjK/VllSyM82Tb6+G5/hyClojIP91LQw40BijVH2fCo+QbI+hZKFFr5wDZ
Gdngwm73qUsmcLftkQ4hhBl84ygBeGDWWlyFc2gtYlWPrIwK3wzVVwCsJGiH0jYIE/IzNtAjxzdB
i2h/EC5a4shOqLNbbIDHtnBAN/JcmGOeLOqhbR2ow45hAKSTw/91Q3aLD7vWDLwTRJCIZqDlq4ZZ
OeiroUd3pj3JPy5V+0oOX6C209nEo16vJrmnYRfGknuC+Dh6NivuEa41LUl6KJm9nMYTnzQzEplY
191G3ULkgXJwd/0FOKcIll+EFptjm+T+4YP6pMVIVaDads10IUeJVTH95nerq05Iqkk2764PVbcL
HOUzQ2AEvE++EjUsVAmR1wP2m5uburCaZIvIO9EJRwZ5knsRRo0BstJCLW/uJ28yHCs5KlAwkGli
0A3BWLwaOcLmZDyzcjx/UDBs+ecUfxBjx1n9ATH1+bHVJYoWHoGk8GahmXPTFvTGvjbKH9Gp+Hyg
QW/PyMfG9LoK2cdWLUMpLWaQuNj7MN4+kntJCNpbMDgIiegsgszFtkUKbvyjzP8t+CFOHzTOhihg
997aePpHuEpbwwHTru7vjRH4rT6SccxfPTGbVb6q++iMmn6nTb0ourjCAIcPSioj5lb88+3fxcKe
37c1fo66TSPc/P9ASoZAl7MTGHT8IAdQ3XRxDet4nZI/ln0mRLppc2xERjdvSFzxXIvdzTQhj+Xu
O1+2zm6vvEg6zRlR4ZFS2g0aGBItwwCLlpQbHWkhL110XrGGbkyT0Ae6uhTWzCeP7ne0IGsOofbj
vfLcI4w/Sqt331HzNhOyaUzhQ/BCcSYII9K2hH4JUj0bnCuKJ/Y9z3DoM7OG+JLQatQoiutr1dH9
nVZzdXpW1rRg1TbegnGtHRiFZ0GoIwn8tn9zqVGkm1QlVHLvC9lar/XlyyNDGLqrdlwLurfLVaCs
QKMIZSH2livtieq5t9+/7pvpESQBY27JVWikXrgaP+/k1Fxj2yDBIofzro23SXGmh4nqWhGlybU9
rOuD3V0u5FgTaxNsHteKBWqxz9P3AdDaDz4L+NGYC6YnPSqH6T1fOUnLG6VMffjhVWMVRWFZP6ie
lpTeqOBxpUKm30S5Tl+sdRG7sDPy/F679cIzHN/t6eBmxS5Jm+xQ0kB2mNKpiYyuTLy0WxGVBx+E
oGlMoLdxdEdbYczbavKDDA4UArALmEdm2rXn1dlX/yHNIufrTUhPBbcRPst95deC1hu+K7pxYEMl
rIfoFXLAFJZNTmg44U1z3cN9X+V1Mw81blQOXW7UMLfI2hVBhNAnsoN/UKKFnSfyHRqKLZmUsFfw
VA+5NxCM3kghtwH090j/MpLDg0LEUdLamX5VVrQGG9k48sF3Fc2ISXe9KYDif3060VY+Fi1XftbG
BGiADnsWQNEHCzxYlPSPhrms6V88NS8YVYEccNrilen3uhAral/lEZ2Bi6eKG2n54rTBVKJlhjgx
s98tNLgiTQP0Eeq2BlPBPvHZK309yoAqLqQUc57sKJ4KHoXjAezjtq0CY9WRxMua1frSMFMOJQN9
+sIrZXXKlgmFxLVOGP8LkdN5FrGY6E/HhXW+yLkFFqdkxbWK9tilj330/7/w+toW2YrtNu5NCSVl
QV+9d9uPUNXVjyf6GAHJba+fX2gE3Ky8s5vul+SIhbIPOs3EnYumJbRkWDCT8Zrvl8w8bX9oZA0W
6RHcOoLdOIT6S2bFJo/F27AbX1z3kTEEDi6gh4FKcEPyuM52HSkR40RNIllx8qyfMy4RSpw28nY8
ZBG5dHiNFIzFfHikL6QoxH89Ug/YxLuVXWZac/AhXaTbcPPy3er1xOb8Wl5sOsHQq8ZAXmBJwRfz
JAC3cFWJkg3WeLMPlh518k7/ewQfzJgCS5bUMRbpt+rb32Y0T+y7BU/P52l3qi30RYjIvRm2CbFi
LbxgNiLYANt4N25MkivCyJz3ffGL1S4qXYSFoujXPZReYM/APfLLyyr9tD9RGLRWG3tUX10a3NsA
u1WTcev4WUIMtuSPmqN9E7g38ZHQ1QswL2ckkxGhVHba0XprG/pyS3ziisJEGzl0EZeR9TG7OBc7
/PgTtGqi/O2GrudfU5JvujzxiW9IMTpVt4r4MTw5tTQV7Pl0G4pdzq9BritNfzcZWkC7CeDt8dx2
NVYPI38DEW6XqcICyCPZiqNirl74IBACJesHvmNGz6CSkGvexh2bxFlfd2UGdFtx4Py2TaBSC13+
dYerFSYtX4mzBuXfZ0zQsGkkqM7t9jAXcH9blzp6614jALcyqycctuZoaUwaB9M+jjLfk3JYXpcj
v5TcHaxLCfZU7xcYJ8Yf5f7pn/rSJ9nnipCaTIlMTg7SYJ2P60oXpDGAof1f0rdyCNKSTZ6hgLLI
ROI7a3WkNwO0vCeB7bKWSONJXK17Ss1MxQ5bNml0gMh9ASGDEsGuB4XOGELk9Co9DDBi31sUy+32
aNobwdMdEAkFH9YAttTUMY0PLEe1IEdGGP1lVKr2/vDxevp65NU/C3IY3rKJQITvs8b/K43YHOib
xw5YmpQqvd5zzWLlimVJSS1HQfhAHPpeE5cqgYLzCk6z0RuQmTZkPFBqLJSAJJ8jo5yho5L7Gq6Z
I8ClFdJDUX9i1KSN9ViAbuHroC4y6mNLXN6OxHcLAeS9dz87+3edAAGIU8iVOWtaZYQQEKC3yKXs
g54w/GzX/SbAqMR/MKgZihgq03mhn6GxBjMcUUm0+Cj+HQ3jn525DyE6IBwg+L1hnjHhiyozDkhR
i8owPJgrXfb2CRXnE3mhn59W1xoKeR8tluAj0+vIQVbuw6VLkYyRntlungwEibos7qJACkxzVYNy
ztQ9V4rxhi84w8tkicBaJnsEdQYrnSX7SS4CRVNT54rMuBUvcX3S37a3FhxFSE14k07XN3aE5BIX
Is6k5TocckUKYP2UQ8nwmCtK//9aEvst7usKCu6AbR6AnroqcUDU9awGH7JMaTIm9n+M2Atf84kv
K90pGraLwyj0p4mO2/DRNKRHf4wWBz1xbZatZBpn7YPHuIo7uwKhLs7YktWHzGRjQNmjhH3+Xstu
a1qGrZGeev+dn5k9u7OBEhB/TAFNaQwMhqHikgf0+UrdTWbPe8AqIpObZYXPKr0eOCNDgoA/ku31
VoonxSa7i3FSARGGTTiW7WhxgnKrK/7biCUojdIcmJlxEgYnfAXTQAh+u8L37a1ymW5VMu7jsqZy
t/HCj/e1Tg14EFzXwEAH3DKmrmNuD+CH5gRruXsZI/hlOd2UI0c2fXeN8iO4UqWSU8v3ZVJetVMW
lp11arxLVzAcZqeF/FIJ7qHvxDi/CfCXuunOJlqsuGDOyIgrOiZBWBX5LQ1LLefiBf11F/Zx+Rzq
6r+VOgIXvPRi0W0N/hB6NQVP0oPYjBXnGT4ST+oPhtLRzz2dt/SPJEGXRFJDTHThlu+WmYSUQwPK
43gm7FsPVPR7jQjcPRLWdg0mZdHkec6B9Esfw8/EGPyBiX1/EQ0KZGRjaYWIzVKmV3kz8MeAGhGY
FIwC8GY1I3kgmLStrOnjHbS5ts7ItGAAnBV3V+sdXA+7EL5xT5i1p+EZNonPuTQ9COQ/ZUbybWnp
iAYe9FlOj66hKkBVol8OmtmQOynsJEw2lCWz0tBqaKvXSUZMO/qvNaD6HfjkCwyuTzE69GxYkww8
in/Y7nrS6jE6XGqf533kdIcrd3PPTpyb9DeHc0gn/aX/nLkYZk2tH7pEip2I8AlLkRR3AayBxe8w
MpzYmH9QOcNwJBhjQUvUPiR0jTm3AkIus2F/tFOFmH2Xi5xEGn4tv1K54JF5SEC0duy97GueG7gO
fEmimbLlZXh/McEPCx5YjG7NWhf6mojmIkEbXwxvIX9wAfNDBx7E1z6VnOfmBtplp/0k3jtODZXx
9NnwdSCUqn1lGMXtoBXXkWCvReqw6g3J2kMYZEJvYodI//3T7HJ6sp8pok/MgWo9rxHYsoPvwAI9
9l/JmMI1oSYWP2cbAmg5z5F3g0SLWbYcR8j0rlta2cTlW2jjKr0NPBFeUJ8Aq+6R3DDB4Q6dqPOO
FRVHhxACOdBePNLEB6pEIUXsQw6na11yKbe5cKt7yrd8IycLsTrrlFqaiaGiR2kPOP6ANmS84y0o
U2Wec7Lnm6HusCR8ieJ0Y6IAC0Qdln82mMhXNS8geMvfunNoL9zCUc6EVB3ka/4UtY29BjgqQIfS
tnB4CPkYi8hyFRjEpijDgqaVaoWuqmmA/mTahehxg//R40VgaWvEAr+1yAAPTWlCWo+Iw5U0neAV
3UaR2b9Ig0YnlB3G8R+mCPei/0r8/P7YgFe9Lt/lHJfsMYAa4hpAMxrFYZUB5kcVIAEr0aowzM9/
NQ3epkaUY3u737Vr77ud+O5bcFGpCcZ2qsKhT1guUvUCyOpeWqA5O8yXDylI6eXrG4/pT29HJaQX
5nQal64d27sPZjwOhi4fqPuxjmSUEgzwyDBG9+wD5GFwq3sSdinz6chWzk6pjidbS++VPOwYcqcT
FcR88Sl1Im1n3AdvgmhvqoZUyQdVc66l/o05lcytfWQaOAbXRyFuMSGqL6GuZtIUFsAUWOxKUbG/
JHM2jaEhi7k0V2FPa02T/wGRPbOO7dSbo3t6LZi+pNOBPGqIzmO80jp8aRF4LAaTNA7YgFexSaA9
CXLq+6JYGE1axMcrIbiD1KMmUvm/mkvf1ar1g74FbZQ1wkQfRPxDtGZ4HWq7ekDvaZ+Gw6VH500/
L0hoklZPr/PxB6qRr+9r7gtdjGZV0axYuqTcU5g9vBu8FIlY1urN5eiDCxTpx0XquhzVATY3f2Is
RZDEkeRDIdr/oA+108OTNPaEoPiEOYEPHXqT8eQXu3dh1KweLgZOdsDPet434rx55XZbJ6nFzjTg
r0gcaZ72kAkw+tGFYiPSxHjv86+VDtnqvEzVfoR8zEp/u+j82oF6a2Bg9HsPtoJoMUfS/6QxULu3
NhZ77choeoNbd7Ii+KxAS85vUZIqkrTzUMIxqCTTk8TXdQcKR598pUsLbSGoqrKmFbm7n1WX1uOV
i+CAVtM3oy55Z5ch4yqPDr3EZnMbLjPh/NS6qkRaeYVbk2qkaVj9RqgB+oPqpOtk7aV7LDGAFB/5
6oncVDwzretZblxLu6fYplIHxAlyq4l5inxq02wC5YTIInQkd0z78k57qvZ0P/3kO1AExWC0l591
R/M/ztGcguw6KpIXMF7b4FD5nVz4FDqh0P8o6JVp4jE3RHrAg1r8iPSFAo4+HcpSzM/6oZEX6AJy
dKvhRwUqTsSoLheqb7A+er1OOaAewgJmITwdkvFwk/0Exkf+AhwnUafYdyQtG68PgcQaUveGHpbh
Q815sODn2ViFRnEaUMRd1NCQPfIWCZ5Tu1LebQANhGkx48uSbHW1YHqHX5P5z6eYeYdpySOiBbea
cjmdQ9HyHgEMu/uczKvmx/+l/Bmcg4sjMRNpqH3S0Qm/1avX6QGuDLsO4MuI5gz297zPEyk9pL6Z
znWFn9C2i7eqGDU9dL7zyrzu9oWr8HMtyPSxd4DSs0VCICuGvZh+EGFHrHc/L2oxOS/ZdfCPBpoD
gsLfTR8myZ/fo0ujohmti1sjVPNS3VKVgfirkoc6R4xr61dx24Ub68S8LETuGsfWH9MglZPr7drA
vz7I73B3GUqGbYO3Mwi8r7O8fxXotvEIg6PLXpHpfPyI/BcMKyK2d/y5DuNryTOYN3LplnXkhb7B
7cq3UOapxdLWRPEopufm8AYUUHGH37zVHDbEBlbI2kwKrB0+s1t/MfSh6GZtZ5iSxE9UsDWKWRPV
g3TfwO9xjPLupDpZRkiZip1rve7NTNJl7bvTgYm+m95n8dASNPXmxCWLreODmUUKE92cBn91j86h
W3nwPhqGKAA76inBCGJ5gx5ya9kugVieIiDvnV5LHQHe0XHH9jWhl9aEfBfWt1mh7JfMFAnNRzN/
d10aWKhiNDX4SHgiEMAHnaBbB8ItmLz9zL7mPIaBVkYiA0FNzR8xGYNPCtj6B3VmvyW5/es99CUu
ix6zSRscS7eB7X0sGcnlK6u/CQoXOJav7erKw4T+WFZsxraW3abMp25tcIeSw07ysChW/88FWdTS
mYl7YvxfJo509RnGWo53HHm8+AXhQsjeRAcQz9s0RXkQnsMf7rfiLMv2yF0oYMginZQukzOXR0Ct
XeQB4sVkJXqfc3fFnWBiKy5+YIRNKnF5HjVPcMHoVBXI/dHrXfJMoLppni7/4EE/YqZTrOnBPlvz
Z7fzH6lcb6LR0KX0EYmBicv65eS5pWX3bLDtr0lE3IdEsNxGuiUPTtPFQnybRhrHaNM4/gHDXnAC
sSmWFb9TRId88V8vc3HOCNBGunvUQIUFqXEgAl2443wBotdv1X+eBSK2c/yW+OOxxZ8+iMytBaqh
dI3yMAeLbNzaRPEP/JMrewTerjpJwoO1X7wf6CayFTVMiWSkFoNVpbull557r2BaM/BCG5UG/NVo
RxwzQfxKngozIHvQjBKVpifM6lFrPzrLNdLJ+WuW/d1Dd7yBf83Sb/35lCdIltkFVsppSNRf7JP9
B9jOGztUwuizCsv61Do73Ka2tjam8Q8UdH6S9Qbi8lXBNH1CAUSXV1YUSWfUIP19MrBmkl5/Tr4t
RczSHw2BPJAyTTpd6mvFCzQBVufM4A0/79LZ51DZFqB0Tqk56N6AtjPx1EqzTyHQ32wY6RUaDK9D
xeFleaYWFLaPOjdgcZ6gb4cb/xlAEAhus0U9zyRYYNjcleSKovrON9ckvFph1xKYzAZnaUPctdVb
9/05PMGSTu+ZePjuOFFugXrHOzngWZzVgKEXe+o+Pcg7Czug2wnQUqF+j9c/HBSSTrFItuxYOehc
4voE+h3Voiw/F9x23AuMxVs3qp7GYhXx+L1vD+AR3xAirt+JTGNtC700J7UAxPHY21KdeTti48Vz
s7FVrHoJHKsNTP7PlbVxOzYFDAD65RWHS+dVQwpKebbLjCxL1uzai/AyQ8De9RLuFnTya0BLn7m0
6xW6MKz1CoYI16A8Tg01jdZbvK8uk1DZ32mOqZ5vrYT0aKd2Dc7ramSK6P3ujFh3rBw4XNVGBv4E
Ip0OS1w4kQwXstU627hVLMO7aazZZMWf+LSePdbaBxJXhdWukY9nq/5DeSMXu/Z7UOfKDwOlb/4J
+jNhM96FvYIF+Sv907jNHluDS8k7tN3YttMOdfzi5nHol3LNSIC6JmXGKE6ajgrz5SPtHeywnSKi
LPJvqvM0rGt1xgJImIBsjxoeo+fn9FhxCt0SXrX4yWip4MjzUE2fKJc4kWQTSnGQ5ytnY0u0U7Hu
YANunkGKt/UoCLQVZeep5KmXq6uh+7IlTjBlTKLQFpwKp96dt0JPqObPL6gPxiG5UCjV26v/NhqE
0QQRKITttt9nEYuIj4ERQS3eFUUqn1AXYVSj6jDxkD11+qtKdy807AZX+1upAPvKduTxToBEvC39
noC6mquhZafHnugKNOPVPg7CI95+Sk/iF+ab22WKaa3iUKuz9TWCAZzKVYHeGzc30cNSTcrigR3p
eBTHOnMg24D2Y8BaguS3uL0TQ6EdWezDGL9APlsyFizcMnz6YN+XeIurh6DzEkPRo8QSxkbWlAu+
t4abZpZmKd8OotiLXl5tfyW1YLKO9RF8S9YryHtFjyoOaz5Gj0S23tEK1ME8adC86tkzLEdLT9wa
yDmvyZOXt3/aEsGoAjUhN+cNoBxGBxA81747ujyB05k5Ik1mYuqbe30Ru5y4jScm1M8JI185OeVg
6BUC/cQTcvK44llZhuyYxdq9tmVU8vIWAm+C4jwGtt+SF7fV1f72m2JBLFhAqm7QAJvpOTCg9s/T
hQ3ylWQKkrbu3+CCSQVBzeAsCp8P05MSqoR6hiXaIvdiKmLlZZ5SpCLbba38hCbXgKwb0AAVYPGd
/KCrzEeWAgrFZVUITYXfKONaYsgsHE5Ucf0rlZH8qSDzhqw4U5HDVZDgiO0HWeX1onJz5+CO3WDC
1vUfvXaLxeuf+m9VXqR6s0KdbXI8PAGhiB2yRp5ITXdcXVUvlg9eR8av7sl1o0/duE50aHz/NjqE
al5a7MNL+eqHeQtK/VjKo0jDO2XWoRQ2n9MVFkvDgVbBLs58jBdSo7BNNxUAaCoDL1zVsTMbRMfg
8tbJOIJbc2yDvRwbDdJEqCQKRzvhz3jtQkq7e1AJbj2vr/jdZpgUpgH1beEAi537qSZZ5bd6SvSK
Zk+F19h90MO9N5rCpkNk0VGI4v6x2g55uBYNVn6JGZQbmDkpoEWuQ7DDI3mkbQ5zCb0GPRLDJ8LD
6FpJ0ef42mhxwoqdclPUbI6/DerXJqAvSVb9LzpbndbDCodGQc543FmU0nqp+W2zu17d65nliIdE
dlZgZ2hdiEYlKDg4oP+gAMw64AtKCRGXqm3lj6Y3xS+tNNsN6lTbz9STbsqBfNMn/DDxHMpPo9H9
Q78omkWha8bxE+UfcxN/3BFSlrQnW+UWO4wcLv3d9UM5RMT8QRGMSnc5EbVeikswHMhp7cf5Tzec
iBKF1+UvBl3X3O7YW83yLW0qfdZPJmmVwRz2MS2s5iHuMDJBf0pA4Y9xl/gqmLFEgZs7jdDILUXe
qaQ4gtCfWBEfpAJcBQSx/n+5qhEe4PVXc5l51/8axpK10wFw1VA1LzUIp5ZNu5VJRiVx40K0To1l
g9tQDD9cMzA47CypUS55D0YBEeAQ5GEQXtXJpZA5bBNRXzof8TvnXquuLJ4F1cQwGgYzokCsOhuB
g8o6P8o6TWbwuUVygkxbk2OViueCg3NbTp+slLJ+ajVPmQVSjmA4DmWowjMVJ3JiUoXBBvoED9w7
q7LKVueq67B2OfUt+VYMfJrBFXs/xOh3W1GOpK2qP4vkS5UZE34i5oC6Hkf40Vg1pejR67BtcIZx
mZkgxGZoIbYiQEUBPHVIIOe7lHLCsBBNKE9xXj35rwC1MboHxJ8fPgpZebyY+vzDI6Y7lSUlgunE
OqBUC42+gkU59baY4TPAzIW1jJZpSsvQvELgs9mfZqMHMWk25VJIMpIXJatmLl7uGQF5XFbMjLw5
aMx9iCJ8H7sag2dbvPm8nlCCrRX9HBBZ8JsekM/+T4Gom/l8vTuPZTvOx0tIqvD8kcwJbw1LbGhv
HfEDefTGQtPnXvaXJIFbuns5ffL20PIPSO2rYxce/5lAROuKl525rV4XabIQvzaTFn4beCh+GdQo
Knhq5gBUZDxA6ZflvGXDTM1mndpbd2ooOU/jmsNZNLbtuJcFj9rcyIGAFmIMxtyGEe6+P4L/pYFY
zoidVe3ugkkJA4nmu+Xv95zbhgoBKqQIa6uyKjhsQX79DNafsze9c9xFW19akdTzjSE6RPaj6g60
HxSbUoZyAzbSNJvd4pd8vWH2SPBOWT4OuWVUMWkhwSgfM7W1pAW07M/Io9LOWHaen5b/EHD0Ih0C
8/ldAuPas7N7zXBqEYflkAUv4fB+775jdWvDiJ+uIERtIAaZViGOcTnJDyNE9Ncc3G+59y4vzPlh
9v/R1xImiKYF9PdeOc3kQFRDKgQkrP45mleODOfqt2LB2VBN3MaUBEqSh/RhgMsb/dGZd1f5lWhk
Lv3cJGargnZYQryTUcn876H+0I/EF+MDu6Q/FB+WXc29E3dA873ulTYStfMMuF0txoeYj54MXsFV
TOIFx98gLGW0LAAAG0/2P/vpf04F8trYtnNEIFWyBBJKVjdmutrvWijrFG75rWDjsuNP6lbbp+Dy
qmefun3whd7OmNvQNrAhaMrgtAJI5zDEcPthJOyRYIYtYEwcDQmV+Y3F3Nb4E+wHGONHXy0gvALx
sKl38Aff+HufIv6DLiYYlmHl3LyOAFCzfsmtNNJPbqpmv+Zu9D6mMWA+DZzX7ylpL7kj5dZZAiVz
sADJ/ZeDwnbMb/1qwBM3byhNM6RAkV8O+jl7lCStvFpcC9sE1QrRVtmy61schnxkMTpqgTEPs6B7
cz0oMCiSBCWJwjwvd6PVE1zLsJsxjeNyCROrR3MAhEsXHMkY72aPE/QfqkzyJrIrMLpsNa8f8V2g
SOPSPpGRiB9QGrb9lumm3AZR1SXFDEL7RVxqVoYQblNxzlgViLJEt3McvIIbwsAhjha88E8wclh5
f1ALFyy2jB10BmzqY34z/Yb0qVH67eP4J8Vt7XmLMiSXV920HVcN3ptDvf3OSws0JAQgIevJpOcK
OzCYPEulzSUKCnCtg2mi3nUZxmtU5UH8BNrPOA0cETOUttl6lIzyPVyHE2Bxv7CHiu+adkHxknw2
RPsTEeJsqCrDg5HSXehrsa7bltOz7UXa5ep231SABGodzWmG4nxkuWYV7w/pepbMGoWwf4KHHMHH
QT0timqRFU/g2LhBRsw0kuEsCLybiISCRIiwxM6N0pDDKn/Ql+e8GQHsoJBFTiWOPG5q86sMqOns
ocb8Q0vZe00hb+xZWADHhHyJcfZzrikQfCLWlu+Od2RyQj73YBHjZhSxdfXFjN2rQqhKIukSIMaz
n7oxWj2Y9nidbu2J0IveALE0u7B2l/uFK3XHrw4elH57+RIw3sAkqvf48GFxVtbKYn5qPd+xDOG5
8/rgfrTWA2hzlyB1xrQgVIhHDhfQmFk1np8qYL8/eJGUNCh36+tcBT4ohdqXAt3rPl4feDx9ziRn
aQEyB+qsWSZs42LgNmdc3klkCplWS9YsSKzKNo6fpRLwYWNRxgZsWghtzzA1y7zQYXd+4eUuL5YN
KlTF0VTSeHDS7zVzqkXuvBzTPFs2fjgaF85OYyEcGT/tS/0i9DcZHKmBficIt3Mvxc8jPixQdXU4
jV3wG88f0p/yKqO2ZsS1R22Li/O/jCyKg9wwiIqnuhs5BtGW7OdIvcPN36eFVRqkL58tLoY+Oxmp
153xx/T8LI3DplAh3UvlL5CWUM44bleFJEDT8hbWa+OvEljI2ftur5Tz12mz0C+qyYTB7wLI4CYZ
0zd3QjQ7uQqVugW7h8XqN8suAv39Np7jWfI4K6sDgq80OdiZbyb4mk7akxhNzpNA0A9BIj6XWnc8
k+N5WD6kdYom2FiSh5xVo5gDCmXQJ3nKdz3Q8jXW/uWGUnJeSnj7s5C+ygrCz2BdVbFQwAbQnlMW
sTQNTtvWLC6AlB7T73YCDe28w6RU6wmxPCnc75c7v1ixcLBccI+eV4jOQQPzduPK0yqf+SXKE8aa
99oHETVDq5EeD4TdVgbCy3L6hshvZBpMdkWgfcAInSLPLvY2fWc1v/KB3gQyMXmDEl8F/2gDHp3p
3rXzrx4FYrlFHnr0WPUpRP0ykn+8d7FdfAbTC44RWHrMH8juxzkNo8Q9nu4oEdg26o4tCb3TFf/f
qMR233drlMvmjPajML5DZHW4A+NDI3Dg/cUGXKBY8Z3JqAs62JcXCbUoazDYnm/3viRaihUe4f12
HdHQno6nd3KeGFf6hONKpO9399JOq19IJOzv2buwSCPmu+jRGUfjZAWOiQZttba9GypYLPV8bj8y
DooMdo9uJGyJnJE7ARoMKp7fprvcMQBDibjUsR1oC7PJRPnwWxV5575D+KG+ZYMMAye2TnIOKMXg
ElsRdTAd9BjEHtOZyHEaYHe0QwWxDiYkHVeOJbxhIaQKnr40jIhYacap1A/huUjZfiYJ8BxJ5aR1
68pKS4nm98jF8Ql1lC2lM6tZxXa3MoQrlRR+zDmucfbNkC91OEgTtbw7mDgCU+HtxJDMgwT5CvBW
RPT1VK61K5kZtVQMEQoldNX/H/gZxorfPVgnjr9y5RJAUzvdRQb61g8Ugs4DvH0ffos7DlEnLJT0
nTqJz8PptoLzuGsIKPK4OtlgXU4S870nfhbJWm2ZRMJlPaz1oVaZbyCqZovPjfj8jLoJb2x4ZhoI
j1f5Go5tWF7il45bawFXFSPAD2vNSPzF0Mf01mvxcDyhA9HS+6g7ENpBiE5U8ipPmsSgcyhpdU+R
XbRTrBaLLYJpblwZTThMiBsLyRjKfjRw/0pqSEeikKRNLSog+vyvQQFgvHG1W+nSZ9vP1CyIHZwj
Lbgdv8EmjmqUUbp8i85iWyQmxPKDO7B6LcI5HbceJvlvrQwMEcVQ2MsmkIAAo1DE6eUbrenwHoVu
gpAx2CIvnuDAGz9KKtEggu2pKpL7dTd8gFY2ZCRjsXtVrWBQBCCBHDXm+lUW6RXTcAsIfBVXEo6+
O9K3lWgIoIuV66ZQCpfZsfcnJdmLfqekec9Dl5MPYWsUOljQrMCL9D19K1trOS/L61jAOuqIczmL
377fLRMZ1/ozT8C73GMSvEHPmgZDmMEUDDRidlm3Ame8tYI/uTIsHJ8o8o6KHmylH/dBpj2LP6W+
kKwY4+lwt5Vk1DovGgJaoCsO7IFT6O1SdEii+qB2Tj1QcPBszfOn8iva6J2zS+J8L837JUpGsenH
RMV3pjFbLCbK8rIWhAvFFZ3hw+l44xamuNxX/WB3KMrqZ1hz1p1QEvDGzaeEou+x77lHupocnGXB
6PZx+X29NrVDL9Kg0YlhwPxw6zkCdQQJOLQwCxDBuOptK5YC8rkuP5B0l5xXsv28++w66myBfd3l
+7knMgtkBZL4DfmZWc8pJ4VZw16GaQWEiostl8wuZe/e8oBBfX/D0r0/tQmdfrY+DqlroEzbeM3w
YvSeccfi8nxUc7f/hUHW+J32b0k4RwNOuZkl+mHtLkbDFN2b4hqP0vO9d4S0HaSdPIqkCOtUhy6E
fCO3J00vIroKSNWC0X9rHbG9Y434d/lI9J/y4h4cH2a78bzTyntDARxcs1i27UvdTeuI10vwWEN9
Cqb8WiOg3W+DJ2kAH15Mf1mXjIgBXYFO9ziqHRzl2L9d61O3zTzeNjRv1nzFhNgPLYuJU1IP48mK
cRm6fFMDQ3T6thYAjx28zHBNwP5BBPLUj5CmvUI03Uh6xPEpPC//w/aRm0c/q/+afd7IOne2hVAl
P09hxpVBlu2zAhxAoXsEz9IpRROISlIpWrkT0/FfGSZi0sAecTJciCszsn1AsncrY5JsVp2JZ/8/
DWu92Fc0j+eRhKgSuMYwZ4dSwFbnhEpLYIfsuA9NNApYfH4Edqhg98D86eLGwmcOWPyM6K5kYTpq
NZ8tPvoTGTwa7zHKSHg/LMvFk0YVkAQ2yZ5GuefizXche1Nfht4781U4qVG9lj9Yg5AsRQ2o/p5d
XzHYh659NTR2DZe8tptjdrBOKMmxDPCvbkcbvl4pOEO7g0Ae9Ouhx+3rnQnUQxwGPzPMyfRUpLhI
OYkFrUEZZERxSY+prp5+kLNphA2E4Qc/wq7Y1Lw2srUPPCm7T88wKYgEYiZzzWfTzy6voRYYliNR
p661AjeDP+qrHyBRv1bR5kD5LC1Z3ui+Y2zKecd4kma0kZjdPbmPD9MChrm/MMdrYG5cMayhwElO
3tfOSSeE5lhk6r8N1aUYYhqZOgX8NkNqKWAlLVQ6Vcl0kZnXsy/RGQcMnHQsll+nq84oK/5Twrn3
pAy5navYs+YNowL1zVGMcvubJi7Ezubpuo2ZcA0qUS5I81n9g1mScOCOtxjEtsWEt4fRS6gJfn19
net8tkr1N4BtOJ+AuDwTtW8vhKlXctRtyJumjVyGVTahXBhpQtknEM2Ax7Ml1LIV1UjqftsR7GLH
H49/1aVMCudUmYxBEs5Q9jVNOPdBnt1Q433XCHHL0ZtmWgD07qiTpABH49sTe1KR2pn49yp8E6fF
W4XvEr4XRPSyEk0G+KmJamr43TC7uidWj1i9nu2MjQhPn/GGlxt0xaNrALM155yZNeRfnhNOU0eF
Xz2QgwEVV9bXX+3rl4O54yGzBL5ITn3n7k/8/YwSEzwenCR0CSlfcj6NxvR+wWRKaIPjTcJ2SavA
ShzXTFMRUAVu4AhOkhDFUA4IYkoLkoijB8OMsuBZYY6rCCbGU55+3dama7JDKS4dCKnIcJb6c6nX
Ox5iNTanKjU5B34/dSdvEHMY0VeCUOYExQJTPFF7jX2UjO42QqFGDjFC8RxTqP6c3DBL9JzxSGCp
X6tEsIGr5R/Y4iJ2tu+t1SXzWHLNKvBhBdFR4Exqso76WEo9XgAwjYSXprcCviohyP/7S318xEqE
WZ2EC8U8DSEot/mZct46AcK+aTOl+bSxvB/lvkiI8K1Alqdz13qYYEaooQsEBe/r4e3rG+kLW30X
EfK+q1hs8TnTcw3js3CMD+bVkkgzC3FOGOJRr1baBeH56yX8JYR8ZzhTFG+rpfV/k25GHdJ0zg5A
rt9JS82ZDdqbfibfJNn4zJCH8IhajD45yPM0zRHog0BYt1/l9ca/ZjxKy6qpVS3641z4XZhVYqo7
ojZ4Kh1PBSyfyAh5eC/BK3S8cnNhwL+/+1tfIsTkIAthkZOUUnHSrzi4wb0bLiCYq4Sc1p0/aPn5
K/KcNLwK+PJ2yjn2cxZCvB6I7eHn1UeQVKrAe4Vs8Kdy060lqc9c36Ya9PcmRaqGgnieNqS5SM0H
6hWwDf0MpDAnq2RoiwuaLaDDxX2alHXu3ojkMRiFpF8Fd2acd7sTCFYq0kqGvoJLbdUEoEGXTlkf
J21Dftdqest0lYOKqFbvyzYfVvplCW2yd5MOnuW7KoElZ5n07RnWk/raqFw/6VcvRM2/WM4cAVqt
gmEvXJK47iIa0IS4Jkc7zoEK9cErcjeU0AwpBybCiSu91l38YVqkIhYHSrrTz7bC8z4HkTRLRVNx
27fOH7KPGrip+ovHbCL/zhpNBo2T9V3Nm8Z4noka3fBYyGse+Rh1N7rmgSU/XV91bl7XszlUBSnd
pYEx7Dd4KevMvGpUld4mPYZ2VQoosKvMCIQjzqTb4vevSddmNSGST+xcr6CbhRwHzzcDoMoqm8AG
ItVTdfXXoLNJwUUZYBkLolxbHW2JgdH/E/UIWAVDH6T/TLrsafhWOwrNvREB6R/KADNvMC0uHETv
dT4p/t31to9XFNFvL4Jx+QiqAMlFXXKsZPXo4690Cgz7FKyU2HcI9oigkzW/nLxuW7AY/LSxeA1t
Q1BC7jNoM/NodlDMYKDTbzsH+R5QANavudzezBS743tsviqrIcRERJU92iDxl3kiOkyl+DcjGyS5
6jHX15GdMnr9j1m8nH7ev3meLOug8dtowY6Lda2Yr/MWr78bUi9UOvEJZKclpgZv/Iqt98CbU3zA
WMZpfLosQamSsW81v9PlP81f76RHMrdyyQ8giFQcDpMuYU7tb6P7U0u3x3kyVS8RGgs+pwP7xfPJ
6noFQrtL/GXSMIxC1F5lpopEHES972qRoka2nbC7HV2g00Nrf+IKVI4E3wPsTQlUNM+GCVEX4yGA
uxPjHfUChv85keYwhSVMON4ZB2LWbJ1GdT9vxHYdTcpozoKOLY/NxCbS79AuhWHUO+WubItUaaT5
IzzSO629Dbun6VJeZ1QFvEIzG67OH00G3BXv73tEHB4tKDe6dKReM1OBVd4Tr+1gt1ki6jXUo/yT
XptoMI8js+2mGlRwE1CXIbfXURjA5ScNyunvNiTjtMQi62gx9Lqh/2oln84+8aqGwDCBwzJ7Wzmd
9efZzvZqEH9RV8iXQux/2h7o84e19ZstYVeeQGmb/rZ+DH8+P4rt2EeRzQVPanokjtTHMnUIOGFK
Cu2rPtPB0zNzVaPHKRF9L+q9L+YeGx1/6yAofDnYwYTX6kv1AuYIRtsAPGjgm1MTqQ5NkOMTk8rS
Yfs9/PB8lGodb+MrrGlBzQ25Du3LHYyLaiYX91OL9pX3yOb12ptOJ7NiS+5VHzngoD9X6V4kng9f
S1knj8oz7vghkEr1RKkHdjx9ReutfUgY7f+s2qhc1MwXehn6PpwKRLPHXrpsxvwDhekqQgDvlG36
sCTLYzYhAuxRETvKpmQW6+XzilZKaJ4qr1zXC9asmrhwmp4toSKx7Ra2dByevGWX5SW3T74H7tnp
C8fadEekJNOMxdVa56EtMGtCI+wRu+bXVT8adWU0+EgPIqvrCQh/l/RK7tViy+fqRAknOG34EZRh
PQxaqye2cepP+RNARSSmvvzCLDegvLQeqlOG6TjTqw2+SFIxZCqQ7QHARrOq3S2ns5DQvmZoLG7Q
2aOWMiasoD1kNVLtfN7h0xunMnWAJbcFKWFocZ1a5MuGhbzWzVD7Z0iDxa4saxzwoqwly9AiNelt
u64vKS8QFQxA2KquErOaRGmofMcvRNYi1Ht5L0oZSK15X7yYCWbCeyVFPOvUGUz8ZxWsBKGZ1cnj
CePmI4/2Zsw8m5kFztTLF9f5SPel7snbP+npYDwIZfFfvne0vA8DO9kbJ6eiIkZ88cKkcrImwlfl
9fR6wwSaZA9ErbZpzJfnIeK7gakZgn2S8Xem6y9AObb3rT5f4Jah3POoLLt8Ho2HBVggssZrsVC4
nDcjZwF72gyiccbohSuvdH19+qCzvfTUDe5L1KX5ELWk1Q6l0P0iXUZ0D2vohchARzAdxqsmYOd7
bZimAKhW1g7fDWuuwcUQkwrg+1T17BBQmAA4ImUnAb3gpqsAWbjCazEYwrPvSuog+43c0hT07RfC
AXEY6pfW0Q8+DkipXH+Kv0FdK0kgbpWH3dBy0ekFkLBTYdDDHgWkvtwuQ87KiQBPICfIZyV3gRJa
IIb+vHjyDMeplNwxNN/LXZH/wJt9DYumZoeasonvNYZT89mSL6qhpZ8LLZbDp9neERLNbvDbwefD
c+F4zJPswk+XIysfZ/5IKjwujAn7qUgGh0UKhzxc+i01eR5P+5hch2LnNe8jWn24MYliRa39rC6A
XL2J6i8CX40KV/EIFIIwgHbd+igGvDRXmQiV88osWLCeKSxsQsDeNR0Jj/sfja738ZyKjR2yraAI
+28YNR8I9imk3Sc8N4wOIEGoyHfaSn527kLjoCcV7oCDk8fk073qCp71nSMgL5Z8Jjc62fv6dxuD
XOUPAHtHMTFk/xgMH8et2lOogm+xif85/Xe7VWJpZ9AJRai0kPequRV2Med68M8fY7iyw8FXqcRd
E+EVbT2MJs5co+ScuIqhNXRpac3r/CUPJR7YVRjebAy1zvnflBW3FdKWgXwl0TW5JDbS0SznGvtU
Re0qP9BglOS+eQ2dzBNbVlE0hWaB+ZR3CPbMphE6UGUzk3fvJ1IhPY2CAD36qtQndDutu1n806ft
BhTCgMUQaXwZqk/DsFc+Drv1KbniQyGG6OdazGEx1EIXwWOPgkcPLobfsyM+SDKOIFv2EcBtdvXu
XAFd0FBHsxATeUpQCGr+jttF3i5+TdVT47biDp9uR/fKBmqZhoSgKbOq9iR1jRygGbQWS9IzFdQV
y4/3uPpauWqcIQhwX9qDZfFI3hXStRtehN9R57khZc+diszQTz9UQcP68GWlh61+Q5/DYO+8me+K
TuYXnQ2mZBLO+9KqW+ODWQblST4/ej/bNuhUh+f55H3TzBgiIu2PLaQcWMYB6cGBzGTEf8wlnxYi
su7JuPvjZxyIXUIweqJ6aR4TDf+nuSJlAUEjO3t4N77gXbpXLFWrYHXD6IgZEwAkfOgeyf6ibGB+
i9NYyB8/HmRoMGM8FQJtpI3Dj25GM8aMJIUWxycWVYMnJbMwm5h9AWwD+mPeo8odQb8+or588qrP
XIlDD0HDPmX6y0zy9XVGCprrS4kdlPxINhsf9rAxpV3Q9/abEnhAL2k1pUoPbOFcezI5mR2apZRJ
wz6CnTOSiYuqf+bHFtj+hhIhwcZK7bVSS+SWf5DVzVpxT+aXcYMVgv8HWo5E+Dg7yPxi7S3EUuYu
cDy5PfHm0BJrNZwC39sBCStQ6eXnQSTXgue8hD6SLIXzMRLAqhQdobkXT6nyhFJwM4oaj+XDbZKW
GPfhACOarefGg8Zi5RTJUaOdZfPYVEENmqb0Hjd9xDHj/0/Nujk5teTG5qQcOeuRFLKu93xRhja+
nNUvtX3MxX0BurIb202KRM+Qi+CEb3aO3VigN1dLeFg809TcGuBPT7FJt65ayLy8KVfSimT2BG34
iHy49GyXbZs12FQW7hyNjN16H+F67uE/8osxAMbJvXRUSOMPWeAp/l7uksVrg9z4p4T5i6mRthKk
1TZXs/ivuRl6U4ytENb3QXGQzBW+2CQrxtMIY1YW+aOqUlhPb89KKXMOmX3iTe1TAxj2awFYoEKU
Vok5Bn+GShIj+ZG1W6tSySUBF17vfRkAboyri2E3jkEDcHkxwn0ukE/3x3D9Ok7/6pXpb5lBLFw7
d43ShSD2DFLUKQZvPmf/RyQ4wZQnYc/kflux5JvOQlKU4g52P1JIEZm4MyFOA0/9faiKDj8dIKYQ
QrU/lehrRhmDyxJUfodFf8TDqDiZUKkkDsvWmtqT1gt2o69XfdsHKXxw48lyvLLfItz5wFTp2Pdf
t/mnkEBLvnTlDMS0Uk+wWWyv7nAwD7k0k+ySvX6pT0v3HOtrcWI1TaNO0HPElXlZzESwAWmfq6cZ
9q36y6YaeGzRgMyaoVi34lQtTWKiVN234s/HhEmHB/P82+DveptPZ7+UdjoOZVThktFqtHA3xlCK
h9Njj7a//DIgHiO6MhyxdelZxBjA5lg7C/GmeILaQGnX4pH/EFHq5RpFrUvI8N5vPjwi+IJEVJs6
Vwb5mL0CvW1D+24B+vaypn8X0T5y13OgAypa0xU2eYV//0ev7f/6IQtNrsPAjFMsZ+bTsaepKc4N
YWeJXoB/c58uCd7G9uKZVpAYIXsUPuJ68UJr8BLhs4IMHP678lJtL8QJANqXYnRBxogVvpLlv9DC
T/2IKGaz6O6AcmHjf6I/Net5t/ncUUvVtZmB0K7AtHl182GSyunihkd2zwHGVUwNMLWWAxQyccFs
GrwSB7wfkyQZr5V0o8SF95qlczTWdRfSEb+o5OrWskkMXgxpBGUSL0wW5oAcI3bxtoM0btYECcO8
znJg30Q9lihJyyPpBt4ERHm5ENYH8AHZr4zIn5IB0OlIS0ITE8ZL42dl8Fx1SrNhq3tzz0E9vT9Q
nrWCnEFwR5iYHJYp7vJhkZBa6osSlNaz3mpTW5KPhL2S3sdNSeSnLHRmgArqRas0dSg9ZoHezd6Q
4MCbDFGc0RMhk+SciGtrIjyTuZSlrRe2MdW85Cy1ti4Q524kMCWnfdax7v/7EUlGBgunK+0K6+cr
X9aOG6IwCp/yPANSClbIobZZCRY1MelCNz9RJXNO+7ekrzHwQiE1laCXMDpaRiZqkVh3apLcmMXC
H6yIQp8hyFUN8UOrcOFKuZ6N1G52CAJvHAHpVFh+lv5WLpQFMLNrAvu/1VRKCmsHwil+3xau8MQN
TTfUAE2NfZLydlAOdb3NVUDA2kS+CfFntH0u784Xxg8cHszTvu60QZzcxaZb7N0rLk8d8r1LKjOT
Yhnu6aEK/uMElYFo+hl+jLSajCouOtmrFedQfM6rZiQnsQs3mJoB1WtS+SXLaDDqo2cFD8vUh+mN
K1hUjrZYTBX+RMbQ27H3T1hZl9ThdK+zIQ2LVhuZyAFyu59GcvH5PrssP2ZF6K/74WGrBi+b2IfF
7SP+fDhghQ+1OxXX/0Ba23M2x7l5e4yPAQltn4h2tNl5YIfLSegBPhSIZV/uGSEbW0ZcWANWWhYK
MK1NL2+pbfWiISAjNokBZYmX1Hzi9plh2PwRV2/FFjOGgtP1BLtolhRtCiYpyRFnku6uXQPwe3vY
largFjVbuGoUQPvce/83DY+1W3CBcnjR2lHPGcwp8rrbrXuRg/nSWJuGQpmd2y3b9wV0rVSfr6qO
foeTP0N0zd7b0W42EZjJ7x8TQ90/ZYqLdR4ygIL4PzxfF3tgGyvpp7Dz7xDyK/70tY++lMRmmeKr
6qD7S1HlDuErevtRc9lh/erj8NUfNih3F0OOSKSEcbVQtMbHGv202OWfqMyIRqxPlGL2Brm97nSi
Irp3O+FZSEM5RGzG79xm+SbymK4+mO6CeZPCzs20ohJVMFRK0TxGWbn0b/wg69XptK4kAHssuQCv
Lz2j2jc9q4osEoyn3qji+Wznk/+LIasUYuC4x6WxWChlGbIPM4SvgKg36jh7gyvqwjnvkOVvoMqC
I10P8JBe/Q4/oD5BErmV2JghEvl8H7Wy8O3vkriekILrWW84vTW1XgL7kTaM3mw29t5DMbPNQary
qO5i0L7RBs23Lh4QPOt1eethibAmbGJOBIuKEBfeaatBzwgsNaAjeewtcjxB6ddC3NhH2UcZT9kF
cYJauYajUqQMkkQoFQt2N8OopUJiL0QjtOTn9JqgaYVf2dJLjlkKF5JnOOgv9BEZ7mRgcxz0v8S8
ZELMfnrQJAXYIkCDidgcEgAvUgnqgKwmO5mgw6HWDjw+0rIk1LLemsgmC9eP+2tMOqEsZgIqpmql
9mdRZ2V2ZVA4YEcEx04Ow5DWiXRw05dNswuDNWLtgaBKmkoG7liX/t8/yGGnX3FCoQ0IgoTJdg8J
3TnOyRIrynYXug0Xk/FaBzpRw874HIchpviiD1IUhL+0cQWs5uQPReQPmIcPa9yicVWVSkHsJGE2
w4sfZ+BylzZz2GSOnSN6iL0nagrup6rQcNr2nx/k+KSbATDrmKfKpIn3KVSjh4jgtq81QGMfo6Ek
d07bCbunvKISxHM4jauMvNs1Yl6b3tN6VzF3bMsWY4kd0c8Q7BXjlDA8zyZorH91Gnlncf/5rX4B
FZuW4illpaStox+OouY3d8LyebQZNJhJtrJP6nb6rTi1C2fChTVGfOrrCpbecRMPWlP6tIFTn8NE
QK5ZpGKhF2Q3Cmc8SZ3qkTwM4csuLcz6IHn+zcvasRfYJGFpeWvFrDxDpML4mT+2lvDsHXd/Pnuc
6CpcccxbhK8PjeQwXIdXT+03+XkZiOSth9JaDEMJaCEnkOqzwJx4TeXWdsS0bPlVMDFHLhR1tE6O
kQccHH3zVwNA53C4IB2InrR/8XlNn8xwa1KElYtJF3T+hBGy3xNMCe19tPbsfv1HWVI7tey/4SJ2
fB4jr6KiyVC8nJwA/wVFPGV5kVbZCxmSlT8kw9F+J/gLiddLuPoMN5f1dSUsfqWXTz2KnxNbCpO2
lTKtOuMY+3om8T1q+eYqduR7fClCyDncxyZVpM53YUGdWUdsLx9Sy6xrxgXO/KOosWi5O4t0yMMt
FOO+wzlet/rzp05jvUKu6fsbo9YDtU/X2g/lGrJUsZ9wrB/IQRzXOeyqTOHRDUeSi2+taOkUTmlM
SQ9HxC/kVkKynUL7JJMADMo9fTNVwMeHpShnM19JjN5zY1B62VVIbArlrpmbwgG2/VBs2uIVFLqI
6M3zVcZZtejFkAfXBPYeLq1PKuvTsi/xiIGZjsMbiL9ddfWDQAUGGBigqCGeozA37w0kTbYjfKd1
8KII7ziaR1LSsrj9wGIGY7f6JZL+pjVMlFDKj2bf+G7SUGqcoLX3x5J30tMYGraneY3PvlchUQB4
yf2gmnQCNPa204TmAW+j1GlhjOqUAphBK32S7wR1sWKVXDquGf4PullHQE039FGNbjIzh0y6AN5S
Kui72a8RyafQ2av85NtN42VT4ytT67+OlxW8X5VLk17vIuqpqz8lin12uORhSR8m/Il8vk6/3L3a
aNwd6x6J8JnttwWiQifsC01M9xgOsFgR4s/Wysb7FcK/yqm+hT/56AfeSOo1sqI2wWB7kQQbZ5zp
Gw5VH7WDcync4WpRUBXR3t/QOJgnF7Gtvss+YzIyaxYO9i1HwgR9+Kmi2TaeIxcBgNflqyvX+roN
aMbJcQpdfw5X5wVfmlO1RA/TAMeSo2E/k91dUAvM5QqiHE2D7aSbzkCDCfozDo/bMxhXE0tNCgP1
4mCnPeX/UIuCBS9v+39MqF9R5EQhWIiiSmWygZmV2USUAk6uNdqdEhbtYCK4vx/gO56ZvKqIPFo5
6FGRosAxkzPKg1QfKy2q895mqqVeB4DgKDGcoiJJoqaPAhzlsOf8TdEh7MHbFzTBHZ9vMHeZ/Ma2
nxPV31xw2fzPqvIXhUOzZj669PEdFpNb5FmjaW7WnyX+gJXkhYKt17ftWbpp3E2vxue+5+14LMc5
3A068dnMsdYRT8j9szMDK4slWtLHV704pD4ICOYF8k82SbWY9FQkT2peupGBqfQ9jlVmgFyzRz+2
Sqj4flHbX8rLRzEgoksLVz/zah8Pb6/uUaFQFcaPhprmms2XCKvLG9m4/V5s5bJsZ3WlZbef9VAR
jKPo9hX5JXLLCHaHacsmUfa0vRoxQk0Tb8vduKP1ozIqw9nDk2R4PZ8Qge/2E/Sa93QlBPLgo8q6
u0jqCmpBx9SkHBQ3XJU0fqLsd+/93rpAO+3kyT3L4wc/Si/ccz5CKa1lOBh7mHIHO3XfzEbxigyY
/mns40kxHD6J+x7HH7OJwtoCWy4tWO6PnkpLbxFi2/kKYny8mJlGKVHK1BoYJCXSVTfmr7pCM+Ay
8ZCUfHyUCoWPAa1ccuYxuvffOs2tbLiHkeRdLHsbFacPGYT3DFc7EjOP+d6YI1pz7i/ovgCFGHbW
K8OOpjZEXgK4tlQLWtydotq6mv9ovt9Mz3ZhbRYokaIjfBVQhmTXqpiLEm0XrKkq6V5UwPi8LIR9
vgZ/gFId/qIE9N6ovU2Uz0KvCpoLFNlFJ2slpgZcQYHw7Tm3rQALa+3nC52nFxIB7jx17ou125iC
6Kjx2blf2xQun1t9grG8NLxwSDcDaN64hXXzvCtVehIgCmRW+pg6Vsxyxt78JgTwrlYxVPHeC0SE
e3AHVNJ/BmTeHh5hd+ifwnWXE+QJ8lbuCbcZ6NNhNNqvEaMdFB1Q9XWHtsnApex6KnrZMnjy7gPp
peFGQAxUMp96XQzLJA2sDx2cyeK8JhLyjFexz+yn3NQdqUVfJzti+wF53F89EmjXskRbqUQ4dSCk
PLG04pafkieENDRbtgsQBNeTjGFDzltWIou63JoDzjbTbnv8b2X7fzYFi8H23piD+yqnHhxSR5YI
tdXj3iod/dMT/XpWFODbs5yzPQipOx7jT3NSYM/8+E8xZHlBXfSEzylhrC2WDX0tprUc/vzDrWym
sCC7hYem+6RYvNY9szYaz+Sgp4dPLsvx4SrdlBAqe1WhVVsSc9MC0rn7KoEfPswdmy8u4ivw3YsR
YHxXuv31d+wjxuHIXleiC/WX4G67IqoLw0IprHMzOfF9tyj+Xp6TOQk8S5HdGLSv1I/RVhsz0ZmG
q5vF7yVpJyoPr7NumWY53wA1mSxUsivgzvDgZyNxiXGSAfcE1lu+JyaS2Vq2jMBuSrxv7Yyauk47
q1Q8vJ9xGqdzBpgnQzTOsD0cblY0EbqSzZlHzOQJ/x8PaS8eVojvryaj/u/Gs8l8hW1lYjAfMKUo
qkk90G3af6ukIe2S08mS9RQcTSCxvREMbm8ZccrrG1EsU3HfJnByxWf5nz2YKBIbsAp31GIIQwhc
GC1Ck0YXlKaBLA3uJhZAw4PPOpW7V8ZSbtYm6YAkOIXFPFLvPd157z4l22TdHEVQvbXK7XvR9z+H
55knaMOsEUqLZZdXxJDAokfapNRaWBG59h8/pTfxjiM4wmhqENcCOVUu+AM8uaEAiJhR1+8lYImT
lctfUXb5qAbp6d15kzv7P83MPXxwxi5EZPg7moEDOHZardWLZs/iA50Ppdfng455W90uLRKZW4x1
P1G1J+VOuUeg6S0dE6un5wbg8IFMLtDsKE3JjkP/oOM2sQbS51YjDXK29Qgfz/iX0FFMFnOy6U0+
/o0T1hW19VKqe+zqeJxm2XIc5tvYrFuuZRFMibJJ4bAz59Mf+Dyu0QntedGGGsgP1agCj9YN3NWt
v/X07ZGAHy2zQy85jety8dz+yUFgpNoYjLxjRBB/VVqRm0Gu0QSV5ORd4TnRSuHW8uJHpdk3tOo1
DRSC4deyd80H8WpFHcFyX81fs1GdSOFTQg4YWlu1fNwPtmf0xVV54wzGfBnYfiYI/u46otbTGJls
+YE4rZkcO3kQ/Q73lQVvCCovOQRRV9MqEjUUZw9C4tylMWo9T4mGGtixc2R0QiQLlTOFr2sEba54
Y6Xbcbzz9ORqSddP8AHFu7/dgYWCe5QUFqNQkztFJiNmy9LAvR6t+0iaI/2zRDvZFW4nEIj++2rV
LHiZJu5FezSbXidFwRt5VbK/5FJQiRzTWOc++FCatN8KyNRDsFFVerRB/Gdwv5FSLKYVGKa3ogU4
d3dX5Su7t0092WSb9mD0UzZ+jqSqcMu6SCnc6dbqjbkkjTiJtNk9Emc4iIjXTwarnd46CffiJNka
MCZFQY0LU6RBb/OduewNuRiy0ZeROBF6DVrJOQ96CVfT8Cqu9+LfdOYbarqQL9GU7P637OdDtbRM
SwUj/n+eSVpSOIjymECUB9d9n3StpwUgtiF3Rg/qeNjk3AA3GB/iZJwfkfC6JeB60jti+mv9SS0Q
KcxFwCiTTxKTR5OLH+H6c4IxbcoPbyBrb9FTCpRwZN63rAnenpLzRnlil2mzqVT67sYYdPYMSS/N
dMz4mh9tGOfJYbVqwTjaEsOIqD3/W0zk3XfPJTPKmoYNMcY3usiWC3lSKiijymIZgD3gm2P8Tsi1
ctqLbBl0CN+pV2NYhVRzfWU5FkXJqjPPgoDH2E1dpBY0urhdoINT7BHRdx5J84pcMvMMEA5Kh5Su
EnN2RQ3wXEpLKP8UEtNZPc/AaTcvIiHT3Q1lTIo3EEuc4tEHrt/JKGbhG3F6KtH0dDZk8gPYyHOx
Ei2f9k39eIgFI9boOWvqC+4BKZ9hCNGyUbCZqRxP0bV9XE1fmymD8S5qZKUiFJSXSHmQUk3+KiY7
raH16qM2fj5ikpGTvU5Mo+9RJLtWiQsd7Ep4/h4azawSxayMxu+emc72MU0vVL0ebvdhAFOoclLO
/I45s1+H3I1YGte+za4Cvrkj8/cY7V3Dt51WdyAUTCP5w+dwtkAdu3L+R20AgsV2DoQc9yQ6jUg9
puqnN1E9x9+QQGkBZs2ElUNXkk8WKMWvGkQEVpGoddMg1IGoH66dj23+6rUYcy0qo4YA2Q0UPICE
1AvQUbIMPmasfbrCa92/MSv0unDUZLuFJn6iNmTY/64qazv1nRBNOfeKHa5E9XFUB/Br+ORO9KW8
hUC6Cq8pvdxicruhrtUPg30WEev4H0hhhC0yfgFDAr9AjhkUIu000E9wwjoDHC9x0XISLH4C2m5S
tdltZd9BunmULghrRMu3rg1DcimPeyD9U2kSoFpT6eJ5nK4t1PIs0fV/arJKc2DInWeBGL0EFz0k
pBAli+isStEyWzNWK2NNbRSmFfjIxgSh6j55h/3MD5R8kb0x+nRD/ZceaUmk/J6mB3JOQq6FJOrD
fK0P2gkPfXRyXfzWGjHTqWuD5ZauscrV3AwLnT3Gei6OzXKNKHN1p2U4fOC+FzlcZAFSC9SPy2ec
PnFbFoLZ8I+iVwDQUlqSSqkXlkQOK8EPLOxadUGs3+misz7A7lRlYc2aLcYcSXZr34kD42EUJrl+
pTuTIljkITNke/2lfgm1C2yyFRaeZ2K8O6KuchPXe1TCdyN9pPqqXza/VEdnHwZabHgMFRH8mVfv
asKaYRDUHxuFydfE4mBEc5ZyQTID0LmZKLZlLXNqjq2muYwM6B6mt0iiAAvIH5pzRMsygSo1V0Bz
H1iHdr/h+G42TbLXF+3qqXew/ySe8JvhbuGAR1Ctxhz8tuHr2UINq2c4OTb0Ghq13J95U76pTCOC
C4fvy6hbycdJc88ZsiwHoImonVvWC8QxXWYiQoO0cOLSa8kNgg7hjcRZFxrVTDDNFJn1iqJM/fE3
osasiJfuT4FOWJI/j/95Wnkz32MyiTSvz0NZ4M5K+XCONhUy7VhdqcZWSeH3YB1RJFCWk2QO3hU1
gVBwf3idxmDrQ9QQBOYPvC/JxOdXx9rNyE/7jDPaxpSKM8wUdcemA2GRiVHmd9cVudIV7i6Fov0E
ddbPxvIS4Vrb0la0LJYc0o8xMW4vBupKKgfGP8WYHZwmBmWaeXpbpGkjctW6Tx2/WwkftAqsie0J
T5Qg5BPnTj2m15ZRrWjwjBuhft81oUkK/9dyO+QCMzhoEzymmfwjmPvIx5uLo5dKE8I1f5SPZ5lp
pJXrHXsWCJGLI3w4RuXyzgPUFfHupXAtUIYR3B5nmT/Lts3aHD38cdy0L/J8fPn1f7PDm78RG5fH
2BtT55h+6hSVmwvUixfr4bB1dpRe3PoOMVSr4VccezeUyMO842V76knx+NygfbuZthkaJc5/W7qq
nM0/ZF+nqIaTXkwXykv/3XEKJgrBp2tF3b6B86/R8w2sC5inI0PKvw0FcJFeWGmG1YOFW4eOZYs+
9H7OGtkeKeyaZ4SLKBo1aZmlexsVgBS5ufA8uzdd0EG5OAdw0h18AWu4VGJ+pvpNQhh7j1sZol0P
QIgGON1jX6E/aioTA7M6hQLTFu1u3SpfcL9Dzx6vI7P4BHbBFQCR1Kh+4GzUW2DGgxJahXAetNeK
8KQ3OkbsWfB9Fs1b6DkFx4jnBlWz30utOrE/Qhsh0XB87h1PYHYJOMHpGvZpd++ABXN4oQxzuVGF
uc+ZVVx10N5fquSrH9FimJ+yR0/C+Oaxn4CXayHGJDPfYvireafZFRc7HoFRtbbyiOV0+Fu1eWoB
8ppCNyAuMt9L9whlT+MpFCTMP58lVqSSC1e3M065CxqDMVllvGn37mSNqBIZcEHg/1XnuhiSgS+u
vIr7EOvN8qlKka0/GjLfmv6RTmwIlaAa+bid+4A2LP51zHUzStwom0LBePYeEafvdLZDvm6I6ydO
DvnfXZ9xr5aqIJlzU+bO3lMfCD4Aa9KHc9SmR4GEK9UiBbcH7w+hO+M7s2KJ18i1dTvRF59NiIp0
WqwtOeHGS+PIttG2fBixMz1/bBGtcCP/ZdTrmCfg4Gp+hmJxkSFPMlrnjlTLRzCYwlkZb5ICz92l
TkP/zDYYZx6lp+mLL/PswMgEW/ZfTLOeuTykJq8joT5+Q3jiJcv17BT1DgxtYBxVXo00Z1j+x4++
nEXaK0KKMBE3glSp+9H6JC7pkHcm8AmhuS473sMpIDSIBnWDC03CkKPVrUWOeCk5ZgToZ+SfLlml
qQxoxMwrVmfH12DEUe24C6Ok8g3dkh2ddAtmR6wL7tuqJzYxo6o2pmwCMtzqVtngLZj4KdNrjWOg
tc71LWWi3Qsb/2D2hLlGek3d1CwzZTBQfJJiN6BbfBdw7l6vrhDg2MUfJKrSVfsYKv+Xbn2OWpdu
p4R982+2/L7qx9MA0/62ZgZy5ocHQZo888ItxbRiQEJLNw3bDR4/cYSiXbTySuHN648EIsADb+ZH
yUmnxqUrqofO7U9YFlQfkiUwVVbxv+NqFXo4/qq+RS+dFgc04Pcseo7Aavf5wu3RVEVe04tCea9P
SqBIZEfjLT3ZdGMuSJAc8UzunKOtGz1aqlf5HRjnMrHOvFH/Yhz6qI5ptvzcdT/qcx/wWVWoH//V
JYJ+RaSr2K5M3K93/yz/GQvna0FT/7kzvfdkK1EO8RUhEl54uU+jepirNhqtJhHizaVRAg7AjTaZ
/664AfxpN1znl4hOJfFy6fHGLgngIFXBPP+VUtARLuOggt3qGJ9gMfxFtnMvDS8U+ZQICQUF9Ue7
/F5abHxXE4wx7MPENiNEG8zbLtzbsw8Jly9lEhU5Dvyu7ov6Q+hl0oZrQXNglEDePHe3fIUk3FcF
iyt4JnMmQU51RPXe6REKcNZ0LKdaEbNkOb5HvEmlGfXuoF/3L1Y7wZx+eC71cVnElCbWMEbVCFkx
hKFZNe6fwbTzw3jorFwOAMDQqgcve7aYXr5x/f89zrVxN6tw7HnMIPVGY751MZglonHkRmwKYY9Z
Iq1e3v7B8dH+EL/OtuwWmBobVyRPFeLAPrQY4aVAgyEyQWyB8JPE3FNR/g7+dXVHxetwJ+8Xnh4x
RXSghawEUI9J/iNfjPytxBssA5d0Lx0A1uMqDvQUg22TyEXcbwoZAUv/QbhWOF56mBwj1IVUd8cX
KCRHyqZuMHmZrCInR/2nasUqbEJih7T1LJKKFmLFuj1b4EUCprR5O4LONZdwVsXwdIYfCKB9lG5S
pVMHKFA1bf+eet5YvFZjBWEEajuQaEJpLp17m0YybvzPDVu8uLCV8O4zvVqEE8BMsMIE34ERvMmF
dYLzI5opUGoK0MnSR5F3EVteyzPnCubUPqBdpBuKfcKesYHZ2sIJ5odoB6nTl569cVmSFkawQw2M
wYsKJQMW3diV8N3jLimObBjgSyfrdnHoq/AsHDryzMyh+DU4Dr7N3LvAYqEq2ndX+29fZAbQGGD3
dCfBs9EWrYRPPor7IWEK00m+LMSkJFyD/4iBGxVvnbr85CUjGutP8eJ1RESpQx934k2PxVtmtFpX
vid3/M1yrloZuJwmCh6uyvkj46WVRZssFXKoQyJnp8wtQi/xrIVBTfpeZkv8vyodaiTqcvzE8hUw
7jhw2t72sDUb21qtPdX/OmZR8M6sFuBNiX76Zorb+kS2QXortWrE934uj1wUnD3b5vfblhOgYN5o
61hBM6IfjX27ZoapEawIAdPmLfo4o2F/MLqvMr20rwhRHke4ojrYmuMn9Loh4+X+SWDAIrFTWwLm
fDhf3mi4aBP2DPE+3s95DfLRPtV3L8yyCtk3/h+QDLfw/SD9qmvjjkkbooHA8r2RHXKSsBiTJzzN
KeOl4Yh/PJVMeWJJ80lSzpHDq2PUDA1qx5G75YKRcZXYQZQrEpLUC+QNRl8+KRhkOSgu5o6KWOhA
BfR4M735w7N2YMViLaOqJtT7dQN+0rqC/fc4wA86M9rw4WnqsJVmYj7Mf4sfPGDHLQgJZi3IqjfJ
/rHjpWRXxIrYXgupyCAr3reZOz0/E039hONsYLhlEYgMs995YQJsaru2CFJs4n52mvGqR9PKLKNP
n7Jngmi8uekWD5n5uICtimdu2s82YC/sjuFhw2qlBaduIpI7AsRo0K30DXivFrL08K1kHsHQyf9Q
w4W/gra6Zw69ubAPjXJ6rAVTLJZ7YSAeNO8UJuTj0vUNhzWz9F1t8+WL6mKeMjfgInkPh83plcfi
6lUEsZCst6D4rv9VFQ5Wjb5CsnyuPFWO6v/hh98vtMTqVRotuLYWcyiW4HDzUeQeSjjnUs3c+EvJ
Zaa7Vap9fSvfktZ1k0EL+VveeOdWmti5OGoSRUH0UddnifOh52UOQTj1rbZRJgt85dAefvA0ukiy
AlfstxFktAjwVvhXKXiRo1jbrXSdkZULjATwJjv8X1UmJ20s2DnS4COrOsu/8WFXyTCC/TJU32EK
s9eUaSfqDwhx8X72AZzKo9mIpHiSEcAYTkspVoMlFGV38kTMMXjz+wK08/ig0dS5ESnpXjgZfBaZ
fsgWNdPzpCVFo0NGt1V3ocTtbqsZ34UlLVizXxgGUMA9vkEaLrEvtGwrd7fIbjJgtCFzQWigNh8x
VJOGVaI21NR7i3l9NHRQ44bur843kHMIjm7urT71eo0QQ1xRCzs89+Hsc2KW1tZGoVt6/QsyjP7v
YsV6INFmW8hcPCWPeydmH4rsFv6cYJxnI7gRRFYYmtdabBemT0zbwyh2u8oD7MgvGLwJ0icVeeTX
Ihen04JprYS6iYAaD4NyL4rQ4tcGUbuxrFuLdjlawlWvuR/ntibLsBFLzEHmNYyNbV1FCr/eppw0
S3L6VpH3UrqqYDg5n6ysC6/weFpUtiNQAR3czXHFR6B5J+O4L5QdGE70xOQsB/7oWeN/L0OJy3hq
nit/t7/srQl1Xt6D4gDYdn/95Wf2IXRimjd8aErlF/6XNlzn64PgWjmC+mxmdOh8oaEMaDMro0wQ
/N5CCJYpZJ2igBcFWrXNToNh2W9DZu/FspYWb3vRKBJiYtmbEWYKeLWlvAinGzHNGOfLLhf/2bdc
SjDJLa0U+jBHFGr0zJsqjmJJaCtaDNcW8iwTPOoh6yRzGZviy9SuLcfSQzoRluWallVQpqMKxe1O
BZEh+lBuVSlq5RVbjPwQYiqNOzkdEu2dKkXsm8mPfIhNioerhvAypRY65r4DcApdx5EW/4J7/4Vm
yC5PN6vRr4XRLw1qswsDVnA02LlgWjhK7Z8/+wb1yE8tdyEgeThIA/YL4bCr3mooJmvxpdkps8G9
jyzy9htvIZJ09jyf5xlEA1vBCGF/IGYIJrhQ3MBO+IphJ8/U17EEnIjDz9Yy16/kpRK3BwP4wCRS
gLt83/2qqpUIL+hIbwjeeb4fjG3HIMJq46Hswzct2opqTP0KDzmpivR/z679Y9HHN37YKU2o8d4I
ztYUGxXdxXJNQXiHTRqRwIx4Pcr8P5ag5YTu3uWZvurfpIOIQ+WpVrL7pNH4ypaabbkOHxT3lmZL
+NTwxuhTun0KeeoYwq8AKRiDolLtQ3uBJ/RcQ47XUzDQH8uQIfH1D3IeaZ7jkH9Ux2tuQxeOF0OQ
qaS+QkCtF+FKsByQau6pEt3VEyjVjvfYaSq1Minm0TgcJCixxRCAoYCIMY25WfY5ZaIqwh+/k5Qf
e+MqltDesz5JY8vC6/ifREerxkSwkgRp01rfuvqbEs/P6FII36ysS7IbJwwrcHk1LFScXl7BduDq
fk4VmSVoLaX3UAi4mLJ7nwmlQXjPdLewGdmbm06v4m49SuIW5tYFk2AipwxPcGcA5dhIMR0ch/OU
ccVzl+4ja2SU53DTAcpR0+52maIsnF6g8zbuKMaMysloi3JRMqgcr0Op7zq+OA19B0dNiu9fylXX
w0OSlpQ8I6S4a9z1ZeN5Q39gkwlj70C1X1Zao65+NUfGNkhm2MORXiYHCJyo9ltmirJu5dC5hNUH
nOUN6pKIP+2NnViMoJ7EPKMI1jdT+FO5T7wM2ZY/+yvJunLxiaWLm6b4o6QCbbHIbGH0ivnt37Mi
Vxly1Ajt99sIOUwvmvpbZr3RxZ06BO5iDivVa7eXSZ+cQi3jqC71A2AZ94z66qPrb3fUaaFMNq+Z
TzSInQa/Y8hnl/rqRrirQCwi8w/HFtSIp57lYGoR65FUJ/0iewBoUamwe1UgJpRoQgxX1e+9vwzL
cPF0LaAKW2HNimw/YOuzqRtqXX86X2WIfnJ4aIQTJ039Rg5+Dr6DjyuknbwHMEPRcJVgCX8LgnWK
W+sRAo3zF4DOt/VWoHg/lyay/0xsXvZQ3oPL7GBAnCnk64ZqYviH55YJNrKNUVnt0Lsgj9ln4vIJ
L68UqD7B8/04nFjvctRSpcChB5IeZ75B09x2HSlXxS97RzQnZoAkB3tza2reRSMrMUbvQZhV48+U
Brqua0LJ3ate5XCSw3svAWsuQZdVJ3IzyD/tBCRxkZV3gGXT8XqPk+v3JL0Li1uNfju7Q0N7k7jK
lLwYhXnZaxoMFMXvT8FN4Y36J+OG4ADaQEz8vNJ8MoTE2iCaL86w4u6qA/8jKqJlMl2zkRAAKDu9
Q4ENErSmS9J9zgHTAXDK7QY5oif5K7TJ9N/GYzKrvakoaNlHXcCxdLq7Up7J3uIK+itnhlxBOjzD
XP5IYUJvtbs5ba3CKosZg76YkajQIBAg5ie2V3AEI/89mnjH4pvaQiVQbv3vG7AJmiPShXJHgcjd
/j1hqa39CyIcJDeykLrEQmxn7JbYWvQ5ocEys9DBYjKyOxDozRZ+MYdqk6BuF66e+cnTPgFCdbgG
v2wX0BtMAVDWZun35xP9rwu1T63iEKQPerdrQTJBLutOX2nHZVlDY85fB9wijtsJTCzjnK80s8aO
XXEbV5tYSrxjfKW5D/2RP78J8BE/C1vaVcqgJSKgg+TAgBgx9RJfr79WcjGoGPfOqUiEwk4JWPAX
hWdZ+kElrQX8lKn4sP+LAMW8rOcU1+wHEu5PDeTfEJ2jtwAr63N9RFzECTJnMuzxGhXVbHEdN6x8
pTEQeAJv8dLA0oQOP+onaAYtxbRUnTgC7Z0/z5P4mCWTNIZcW0l61y1SGLAd4gZXonrUNABn4e+v
I1xPpQMEHjudFkYG5JJeriCeJ8BAMO9tup42XjnDGmx3W3QOt7lYPKF2/lw5ZEOxEiXQOmo1hw96
JrL6Fsp3tfcZyDGJtrscaiA3RYsns7M/BG66gsgC1qBy24B5/rAOyv5T0NRrXsgrJ6NZ+KUScXBw
W8pZseaAa7rRtGT1Hj3xPuw/4KR2W7S9GQG3LQy1xBUi6i0RqC9in4HYHLHkE8nrnFD3O02FRWg8
geiHpkiXFWrICikqj80hrxu8tBXB6Be6dwTicxnS10FqxwwzPqwhbcnKsLxPv6+PqkFLTnyvTDRH
+pnrEJGWveRUxMDZ5sUJK/zE4tJ8Hn8EUVgNISsVjvjBQEyjrFaTRAqX6odkJBeorTgRivgqObYg
lJYwqQ3boaOW7QDr9KuIKaNCovCqUbzfOXhF+VkEoQGjszrpSvIduzhBwerqSIcQcRKGDfKb3ekP
8Iz44D2qn6TEvz/tneST59H0CcF/wVIFhCNrVarYT+hS4Czm929jo8PWsUw21QcciCf6tVkkY7ME
WssZhtUleuuaLoU14qvBSBT2bcf1OHpl/o7tdyQtJ8bxLpJ5IyY5fH860ADUO7VDjEillb55OWH8
lbMMGMAbXMiUBg8kU/eQ/mctUco7AFG4mOo6lugKm5n0B8SZskYjwa5npGWZ1Lkq8zb92w37aDcR
gaX8squhtSv66R55W20p4us02dMikx76ThIX/cQVKT1q7MFh8iEA8HQHJ+r312f25G49yIQxXbPF
7LMeYF5fBuh6VsbsweoIUhLRMw+DeQSFyGNIQGM4FeEqXi5gJqnNj4obBVSyGkEn6pstBfNC7WEz
Tc2Yk+sqcN6CwAD2KOrC+hmuPtoB7ppwDGVlvg62BRe8fCoIwt9ka0b1oLZRqkTYggZ8ghkaWJH3
gWUbGj0GfpiS7IzeZoF/vQ8Jyg4+NMH/NM9EzsBLVqGOtVvMK/8FPbvQ8dJEZDLrojgaKagf0wsR
fHf1EThP76PHblWKt5xQi3k9/Ph0ZiqXIXvEVWjjHldyAJ4keaC6ttMiumCRse9GOXK9dF3QllkG
qznhunF1Vj3U2PWf8WKe2UfxrVfGr1QhTTBwu8LN+DtFCAEP4X7iVYf0Su5bnId9VBXT/Xj52XMW
qyqYBLqM+UZlG8JnyTIhrlro3+CWvHIzyVQ0yAvPuXkcoLOnmkKegFxettdgVS/QAYip1vG/i0xp
gdRY23wVRQqP5H+2OGWmtrICYiVGAvclJyqvlj8gZ3XWUTOGo0sBKtvIe2aTNMppjIGyQ1LK6KG2
qLuxLbmOFkl0p3BwLNyCt26H3TAK/31t8EyWe2nMBb17o/ou9iROCl4Cu0uim7UtWLUSZiZSXMJQ
DCzAvLlyFirgpgJMZSeTrjyJ/IXzPEGBKMUSpQjHXpEQwYSf0bvuKSe4ei/RTE3CPwgAjNVmyiNB
I95hxPmfUWLKA13wL5Kqa83/xK0AErN8MHHsfSlSZrDwSp3qdwoyOAtijap2soIVs00orjeIgxe1
vwP20IP6t45e7qLU8Ipzo0VU7AZgbcSI5aVUJCjL7nNDTMeq0qhj82+OhEO+RSWiw1yLQoPx+s0t
R5ocrwZzkiRCGIlQhuFmSbF34NeHQDuDC4iy6RC0+Ld49O00TZa59tBEbyDkFhltVEO9Mv7zYyOp
2zZtGbsu2b0qKWKRu+6C7KXvpnJEN4hNNzfNQoc3X8weXscKuWKyNKdi9Fc6AbIqNgPXqOucqpCL
1eTmot/Up3hRaQifwkMUN/byGw0MpwENwLOk6Rr/KthU4kI2vYjD5oeCRWYuSM9iqpinStsMyAGf
ZD5dIBjQxuemMnRvUEjeesQOBy7hqfgxfOx4eYa0OVrQ4ztYSoiAn7j3KlWMA5yOcVXbD9ooNAL4
0msjHS5nY8RegKGvq6RbFRd9AzVVyorXMTZsdiXD9mVmeJBfDfQ/Y44Gui0z61ZUz2D0J21p1WMm
b4BHP0uKFAnnFEIz1EmS/rHDcHS0GeIICs2bAeO8H2LTo69C3tm4Y8SzQ6CCjixee3mq2X7Trwr0
Dz+27hF9MXwvdEHVGfqJnYkuYGTuXp27glgmBpKYYEQt5mFZIyatzK2zDBZ8Cjd6TXkSwWnmcft2
MnyuPXNM86HL3v9bX777T3kiKhQJbJOQG+xRfru19IS5OOCZfoOHpNnichjkEh9X1GePu8WZEU+8
Uscaxq9Se5/FHiuukSK+PZn97qyF+XvxPnrE03mJuMEykyS1R/FJ0FaTMLCbvYvZ9XycYhPlv6ra
A8Gy9C7WMLyHOdYQW2joYlC9h3/zME4w7YGziDAaqcWIeCLyASjw2V0VhqN84kbdf+BftpgP/ag0
9/a2sImDt7S6ets70QH18cs/MLhTrAfSmfTOhu5y+dAXPxV7EpFod1iQZEgLUjbILUjqBY3zSSrY
BbGbmdhQYvAkOCJfOf/B/bnwjoAs6ibAeW9EJROtEmz5umEwWZKoJGsAwC1Flt/6ottFd5FPLVJS
zrkCYZ8KI9ZhdCM8UVRyuEh/1Jx8qEs4svJWsUbnjVX7/bZz9y+v7bpLWutnvA/PU1IT4I6RQcD5
s/0kGmORmWlFQDphNLqU7QdxwbDcAozcjAzlMVFDTrShvglyur0CfecGVtVyO2uUpKzAgLm6LmSg
cCuMEk3beMZTQkKr5fIc1tD3LSqRRa2WkiPO35yyXMStyKi9nbxiKobpcnwj7xBM7q4eWo9rbDSq
Xq7cXzms9ols8JiAoON7lhDhoPs5b5fThRbMi6V2sWd+uWdhqcadESUQcyLdVOuzhFi+7YuVO9W/
kI8HH8qjj/CpXkbthhy/Dr3N7tRmyp9O0FLLQa2kGqXD3xbQCdd+VyTvMvgQ7tPtjdXmeHn/4FW8
+wH6YYYxaL6QOadD71pO8cVAB4yrI5AyZKFNorKWY5rNG363HrbgesebuF9kqchKk+vM5pAaHSRw
MpZ3SyiysraXkLAdMYlvSs7/Zc7x71rbQSDH91F8dimMHo7EMv55QfKuKOHv/u3vZ3Wn0hbcmCtb
480keyqm/hm0HnNhAN/+2GXM9JRGRr7SA818vGJO+zdR2EktESqAoQh0rDWHJ9kwSYGluhme3Y8D
DRzugPE5huKdrz0Sjzc2FcsWqpgqFjMLNuZySK3+QvDEyNAbGBWUFC3IySH/LtHK0X2EypFTm+DR
8i1Xvcy/CryAt7P23Rsi7d681uGQ4Y0jpUq03bwieJkfxnYagtnyC17jhsbaXGHzr1EFuSGN1PZ+
6USMkb+RpELlRPCSmDbEJhsKbbk+YFicyp2fJOAWjdQyghLGVc4sONqoAlMBlGVMIv+nOoc03IXA
GRuJV3F6Zq3LwjL8YLEahRAtRHVEucRFGSRVwckK4cKWxXV8GyiqE+GReQnlxc+/1Awmnjfcjo11
KdtqdHd/3HnkSMr70hpiZyxrILfnx7Buz8QQDwnImiwlISYl7YmPItL8bAyOI2M2KjpAW+PRwZ3p
BmJlvT8gm1/jqYmE7PhYeGXoNQqrpFW7QNwHTOBKFMoziR2ruAeqxrrN7O9Yw91IUExFnuPRTuaE
R8at3n2Xl/9YU4fSrhimCl5rKa5IoccimfBsxotG0sxLaWMyTYd51n0rY9IfGmv88yvZHYIufjHl
MYPnc4VfcNcseByU4WbQl2b3Xnu7xyV7ZOCJ4xENJ+0KHe2R8uBdxaMSLvfwLbCjIyQJ9e1iTK+S
tVdUUyOSL9ssiKHDOBTNYaR/BlJM8M43mdr9nWmcqdNW0rJUex7OrsYXb9ZJ0+26Ur3Aae/sO1uV
fNPZUCvegWqyjcPkqq+1qK4lCcIWkJtcO+adUpCSqZtdNQNiVoc3qTAtiLymxoL6n0XmKZOklpvF
1WDh4JpCtrY87697Hip4oFqzG0Gd2K0WzWqWZhlMydaPWl5ha3PEPxrljQ5JYh0cFgM881ZvbCPa
+k7kxTszpWzz0izR01DBc6ghRb2nob6Habwpi7i79LTxv4f0UvdCX2DfhQ2SNu7WSjn5oLW8v5Fq
OblSD/V9JlQjbGynz0kk6cqLIBRBuFAkTzXhPA3f9qvWJHwcnFLcME6Sh4uzADwsc3x5zBj/xgrK
BzppLUSaP+NuZmYJcsbadU1GPNp/UXjMYfkDSRH5tOr7Z+R7Mln5QUu/zO4JYO7f9ADZ68GD5QnU
qhiVTuukftCsDhs5z18bO57q9feZnsF/QzuF6ktjnAOZTgTga6RpEwEdw6cphbr0vAcs5fLx0Z2R
s5z1CzdnHDaph+oI/kgQV84FYhfm5irHyck8wgkYP3I20b/zUoAGyK3vlUOKMujLrNKIXQscY4Zn
x3F+wIgG5457z3EJsEc7swasDDP6TjMRPyZnLzSNbOlah2acW1vevL5n0Jirwjaw/1GDVvLhtiPr
77hSq1kJ+MJ2N52oeKKj4u8SLbhEApcms1M1Xal12Xbwk9CbA/D2p65QqqajvwguwnXF1N+E2+ij
4XXJMfBL54SxkMlo8/CZBZ8ObWFlMRIMA2Kw/RDPDv6Vnr1hKS4P8fYqek9pnTLCcHmku3lUVs7y
3X3JLjec7PjU0E9dfaec/SiS3j1rXQCU9F2y5w3glRJB1xqeq0YbvI43ZZp5hKvHKDzJgPU5Nd7p
1srOrgU/HgDbmAiSozBKDmAY3PK8EDde4qFI/5aRDCB6VCbiq5qTfGw3NIUfG2PY/35sF2n6yWV8
XJxq8hEmqXr0nqud3oN9vk0EaSoEgZr00jRMMZnmigKELdCB4JaI2sgjrwWifD2r193iPfWpRIUe
Sownt8CEH2c7oST+bqmmuNsVd5OsWXli+hRJgbSOg0laTt2ARJ+ZvfLWeKfCsC4Bd2/f88QGDy7P
NWeo3TyzgOTMOrGtYkj7AnZTuJS4RjD/8/Qn+9KsM9+Xmm9n1GQxjKvVZdbiheVEk3MgM/FCeO1A
1zW877iziPRJgDgZOu6o21oPRpANqdbvLcojxE7icg7EOuZjgyhK25AteEMNZ31zf5iisqqFxLbB
g1NpdTM3b5Bos0YONin8JOrdwT7H2II9crsuSVGKjHyTDyqULYyiItS0/30w8Vs8iGuX2wQajtfR
SzDJ+k2Wr8jIS6Pt/DShkXZgw4ZTCLEUnhFOuYz+26LE2mlHrIKh5Pg+XMt4TsYVcY4wf4aT64Tk
TbvuN2AO+rxHMEOTnOe8Z10EIiN+CSoFIDoPQXWC1O+RsdPjoeGIiTnEJEigTCm938hWlAwuRT1y
pl4DCgtKB0bKg4PS3rZE3h9WL1lPatmpu1OueinB/LvN4tQiRIx6qeURzMDZOg7zQJDARjTr4nTh
BMC0TGpsemtYBcQf9Dpm5Rayt+Xdhxeu84MCTjIHeAX9ramZ5IZNaW05ahM4GIPtO41UkPKZsviq
y1uxlPPL5o1OqrQi4ZMBbK6/1h1qdHSORLdQK+vBwDlTnwAgLJyJHFJAeA4M8EFJ/NW5r46H6o9m
tB7tXIt0JlLA95Rmpx+8bD7dv7Db89GKX8gB8DaJPBLwpc6tPnvy0JcaKM7k2n5XIuFo0sHOaFLV
9R6YOLTcwaPs9MM35yWxds+ocD6DxqwW0QiQWT8HnoDyjSThjqvHtrV21WBBKt7dFfVxvWtSeMS/
FEqFgM5rcuzRz/8dWJ+lUBINX9c0K7XY2XbePDXckuBELn+zH+MhE33C/CIam10wNGVNexlI9izk
fuhX2o5ZZ1/gW1EtGQ23fnv3bxzqb/CKPfdChJBb/+iwyjFjw/pU1qaEIjpYvA4s5y5v9SAP4Oou
0uA4aRiN0yJ7+zRt2zSLCQLx4XI0O61MyM3wURl4g1fiBkAWW6RbD7nnnTyczBBkjUsGkcdQTNBB
cTHxY7TaDA1iAsFGFdp1D32t+4AlH7OXVpIddGrU+gbOjLWmvu+MJkQQePDy3efjEmWK1ysAjRuN
XnmgMWPq9/K0++nZJjsb02/h2eJplgHnibgttAOd2LI/WVRoZQ884q6bjAk/Y+rat+okcNBx1dIW
EFCeWmPVn/JAeoIQg655g7CUjEShIZy3roh32EmLVa7HhB6Hs23K8fNqRjpT+JnVARwJST84OVfH
74nTZvsPjlNK9pwWi+8n0zE3YDUf2PWgvxsOhVy7Wt49M6ItccAUk+Yejbdt/3kpfgmV53EA+jJo
COVClrxgbmO0KXKJGEiBzNMDAcoeQm2Igdxorn3pjg4zcFnqZlZdoTkeMxMGlM1+4dPB24yxVLxY
aAaYQTj8nNQcqNKo1sfHVg4+SIyk8S0AqbiZvckma9t2gteFjCF06f+4gOlouqnh6Y1CyfRRU7GC
SUJdzUWX1dS0ts4DiPM2hJCzwtZmx7oIM76Tb+gEV3Nxui4/X6vvtgjdi+wi6QZzqkcQhca3peR4
VEUs07HpNzT7HM+Ek2KAYWNPKhje07AcMBuaSiBeJJEAiAlpJXHt6cPNck3nyFFEf8eS+17gh9rX
N4vAjdb0SBAXkJcX2tt9jnh2HJxbBqOFlN2WV6gdpPv7tMxwJltzbEiviee5gYzVWoRl2+n3n0Rt
Sd0Q+GQqo9+gGxeRBMsnHYvHyR2DB6kjITYZTxTZDjHPv1RIPdWFHd+ZvQqqRyGV0CWqhQFU1z0i
xFfugX5n7pjfuKtd9Q6nuH9wqFTS0LTXbOJA2UkQyam+xxUWd1zvvRvg+5sX+2lM71chgbPeULJQ
Q3UyMvpS3I9WrF3tRbMByIFwVXP08V/3ZYP3u4dB0/UHVgvb8XR5o0A/T5rF2wwfW8+Da/i3PV+S
JrPf1qIgzh0OoasSfPgvHYOWSM7sIFilZMnDlDf6pAui5lAtK7GoGkGLEyzGlygqIDm6/1Pulxc3
fB1LxnWzsjA2qx1uz3w9bPRf/KhAGmGvutUoj3j9T5naC1GGXTdubCUMdbqkdxm/Wsivletga4hU
H4LPiZEV6DOu4hbvV7JAapC46Vx9NbpZlv28iMsuU+E/K4wqqI0hDxQSGsqsItX1Flhq/++elYPI
vfmbQYxgQbRMxAIbJBd+V7V7ZtdFBRhysc0aJTMqYhJ/gkWMgcVdSGbtwlRvBVBe1SZM/fyszBOQ
m1H07qArmuMYXGMoy0PZ75dNQnwH7YEhuRY5Ia1f4tFiSFxkADuCGHPSRg9udK5ELh28JEJ+VQhi
VZvIT7UPNXPWMCFdkHNgnMICEIJGGHqMFV4B9z96cQ0e6IPVivAFAEqsexRUBmAIp3/3JGI8R5mO
l9S3CPjDphfx4L16a4264x6U1GeHKBNdUsx561PebaZLJqYj5gE81aJ0FBW+uhD0VmIJ4D/3IzKN
zODJ7hAAlJODbgRBcKPMj8CfTyhP608XDbzC+QrwktdJ8ESdBPva3upTy37nbhZpKiobYrI6nIgE
gw19toMlmcJT07EntSPqexET950sU/DI//6aAJiBDlSAvDHXYs1Q6yMNmmvZEJPjk5ig9vCp5Scf
XfnUiS+yBfNXN9vZ9aPRlbMRm7mQaS4Hx3J6h/+goi8h3h1TY9M+sEa6rgPiC8uq2XA6f4rqovUq
65tCJZnOIqBQLMPeEsKBTOD3C/GsC91NflLjV4wFQm7cerIrRY4SUjMSwKaDFfSUhiTgse4NWBRZ
nvRB/4EfV89s2VlK6fgJ/s4rRckR8dkidnRZ1hfAFaLwso2w/jqyrdRFI40GzMofDjsy+GvuA81W
CsVBS0b6Kp4s19j3aj9BZXuuIZ8g2p1wmAXqG68tExJjHA9W9dg9rbca1ADloCJi58vLY2PVxvTN
5zYIvsqqY/C7K4mWNjKRJBuubQYy0boCx3lUWaZogrVl18nSG35uPGbA/xrfsNVQ7SVKhEGXgvlP
yVjUOxkMlEZ+nnpXwZUoLRED0g+ZZWowT2Zeyxi0ZyQq9MlbTmti9Y7iPkbghWRwEtOjzss7Rifu
ex1dzbNCh8DnUbjyVoRHzmgXla1Sp6oulWAboflPNv7qOC7sgH2xSld1A7NXQGTVF7KmIL4GflYq
iDjRBQtmzQWISKEjdbvHSJ+Kha8R9rUGIHup/Q5E65kPzU+7nD0/5UPcGfvCZoyfR7DDq5AjrVla
U0W5uZD2X0xZJoI0vlwTV81JIRcKzhYLsvfHpqj+aPKpryfUMfJaBYcvCXRCPWrJUt0peVnMZ5Pg
7kLUvYZ7dKwnG45VLACtoGoDN4Whu1HOKhsowHJs2P1fL1xu8ZNRbE5lol8d1EHpQToYHCfy6frS
7TnlHutX8J/880Znklo2aPbBJmtXfPmmF+p4I6HqPnmX1xJ6XEoQyGcV5/yYKWzlVyBDWVJc7G1Q
98sVHkCqEFA4dFaxDOXKD40FAWBjiGq820M1vQSr1rytlrFjYqNCKQvAu1o//r/TosbZc4titmOH
gSkHtVSoi9kdkLreRqddTvvsVQ99svX2rm/TjNJaAXTiV/v87yVvUL7kaUGCraRvSl9fNNA8+OJC
SASzN0OgYk2SiNverkFREuOr3L0kUq/oPZH6+iHc/HDjVX7/tFvc3b5adN0mtyJ/gYNstGCKxH+9
aaeEwBrQfzwu+8PZclh9l4ZTlFlUDXMXE0EtxcHmhWiHH7jI+VA4EQqxBCpRbjZUcOw7EhBm7X5o
HAG4dGCK32qidBPeW3o4gnQsZ3eooawXl3rYE6HslkIJNXUNd4Ccb66k6GuAFGPeD3IXFjwzVejL
YWeLZBY2dv32v48jWKN3fxlJ8E/31wC/jdA4htR2Lz/mYdyxa5ZKb0ihVRxwrXEZj9q4Vq3MbXJT
HogK4RK/QnZHcpuYIiCOfpYdzv++MdrrGeONnFQQEiPyAWfVdNElkCMNnnbC+wkqwO0qEqiaxWyN
hy67W+zp31bNVHavJR/2UGAobSuVTPkhBS/CL6ZSLqYvf1nHKCbQ2peS5c0eeXbeN+0gzaOLPgVi
JVuCszUoHF5v3uKcdk2s4Okcwqhrmcwl95o7O//YXAUylZO3jhPYHlSVCc92L0ksCPTWCsvlZhlG
u3HXRxuEnoMhx0GkWtgXaByxEQub5QTeZl7+2N8OOaTwvzCUGoQSUqxkXWg8fPSnJ/dA8JhTH9Xv
xrDdVHNDd/rNPkdi+se24Ff3KpVsK3lbGFsYh20cDuDoEOegrnSqSKLrmyCQ9CzjGTt09R7rgsns
4GNQLrN5phalsJ7LDS6KYRxb+6i+YiX181sQz92Uq2RF16xwVOWdnDwHvbxZDJ6ILjqfx3gVXWiU
h/6tD5UluNmSNgHb0ItrL9WSl5LOxq1U88jap0OgI2cQ8IDvdHfuKL8/iUdFhyTqHA7ilUCq/Jtq
utih8pGysamC61Itir31EVZvEwz7kF08kGUWcMjctc2k8zZuplD/I+zQKWwAVL6IJI0DY+emTa3D
E3v+DMAG8/z6gmMclXxDu7+ZMN58F6pdZ1d/zSnklHZ/w8g2Vgz1zFXZGcNHtL3sYcT/9pLhFtZx
dXSNqkHOSjxHbJod1rLz06alCBbt6zZPCv1FTYQ2QBHNS3ZacMgGzCNk95LbplHyMd/wPtpuw71y
cnmQgh7tm/16kTf1h77ZPe5OiNeP4jxjwQs8GGIqiENCRGQqiswvRNdFQys/udAO3HBxVmJCm3og
/Pe67NLBxVnPHYrjbYFDZDB9QmsPeefkTKBuQIkFJSrSXoR172T6b5czqW+m5DLB0u6wBgxuXHfQ
aXgP68hwX35ieMmWlog0XWUVT9Yz8OkJYdWIKQVdVIVyhLz2WN4O0sylpvRtSyQA4CTeFEue5Nsg
8+0VJPoWxJdvzYfWLDFS87MxsEM68m2NiYB4F3PetlkwcvkBdVYQuGjs4EcpiWE8wkqYj6iFvDpx
gDRGz7bIibtuCxmCVs/8/PHY5/n7xXCMsIZ8UdrtC3ltIlYrI49UY0I4Eu0ZgfI0wQ+Yha7xOxeQ
tCOxk50OSVQEPGbBNazuPKpcYihlD3FvgDSqCw9m5uPJeg6rOwJ7xHBGvBQPOstNo6CUVdK6kIrI
GlzqIcqMw9DpQ2ROAM6kRIqGLACexMBVXpNNJ8Fb1K7a8HzyA/zn/65zpSOhGRdsNm0tXNJFbz2E
btlRV9YTii1HME1uIWTU4WO6Z5uiRoLNl6pW0u9pAFcWt1yCB9BwyDAInd0zJCoQWpNUPsq3CgEQ
BOoqCgh2Hkq/U7pZQQBdzpAzhRBXKhUH8nTH+PYc4Gn5uZvjFDM0Nz9DbaU83N1J0qBZQo082Vu3
FzWurKu8g+UgelTQkow3v2v//bqvlCN29m2Ajf4OkVX9w5KcCvRONsQ7KHv1AvJp+mBfVfqvjl5+
uKLYOV+ix2g2MP2HCj6djU39qJvyXtI1e6YFFk3x9dtMeWiOf+ENJ8vCy2IauhRqxk3LYLzYRebL
+rl6Ezekl2Ib9QFhvMTaLROkWk4lBYNItFOweaGxBSZyg7+z7vnz6ls3y1MOkL+JEEhNhWXjZ+Tk
D8r9EUO98eChyWXte9mqbQKmFW30iYZ3JNsk63WQGL988p+rwrCWTjAJJGv+WAwpxwZSYHnh5l/6
MKH1OO+Q0kYeuHVX+llXUt6tnTHido2MHXSjBurr98L9zp2CRTxjvKPL8Jy/YRC7K4MeqnJL/Hyg
X2yjX267u4gKLmha1V/coXGU+Zsa/D4fnSNSzA4OTXO2/6sLxpPBVMIMarUPy08DPGbTb+EHe358
kjt258Po0DjOQa/aSmRHc37e4ynBuZllLz8L5SXuX29u3P+O/nvwOok7UIyHj9VZDXTkAhiuTRPb
7AKC1MWtih5GtydA4lCJaU7DUr51MuohNC5FUw+uuLNcJ15Argne7Z+iTT++j2nlns2pcEZOIDpS
ZVYRFr86S2JpGzgxBrpB8fSj2bOI0tq7tkmI0NfXXBL7417tGxmgqdMxXHiUOS1VIp2CbkIxyWLc
0mdVFuSTLwzymzrhai+RMWxLQg32p0pVU8YFZi3QZ6LySxDARMXz69c6q9XOTteqT8BhP5wwPOMj
I8MvfsmO9u+PVuyaAYut8R7HJj9kDyImrpmxIuLFuup3oINJtWCojGtLGhAqMUu9oZEg1bI55QAm
p/mzO9xlP5+VfqjZZ6anFuuVia0uMS1QAaulF9wdnQfqJS89UREiRS2u34D98Rn1p2auOeM3Zuwk
p234pH/Jphygcd6hCPvM0noLl8a74pYppdIySTDTYu6gHL0o4Jtox1bJNBo6Wkq7lPXQ4mfMUobE
gbky6V4xuaz7PTsSWQo0BXD5HSPgB8/QNgO4sfROjjzYb6Ki7T2saNrnbIsp4l7BPkgQudlgxsYX
x3wb5xYOa8WO8locuuuBSklrkU627LVR6SrV/Sx8UFWJUwd1wBQkwzMAOrCguHVmeP7E7+KPac53
LX1hkgWTm6b5qhazyoyRczJYLfpQzVWv4X5SMBr0Lpx1ZDo7X4SYh2ZucWBs+mkExRia1CRqajsM
bM7Qpw7V4yWcQw36pVdEO6l4HWabTvssCxEV+HcPztbYFnVFD0fsInVQ9odM/ZmdNtZfD7CJ8osk
mPnmBvJZJ/wX9myLqHpDurDdAH+Y6s5+v1GhRxyVmWWfB4Yj3YDf+f1UYTJJ0MRi7KT1wV2356U0
d2PyIqjvdfxmF/BrKAWMSzA7J9qmmNxIBWHnaHJ0xIIaH7GqQcQlCXnkooFY3Tjjd59b5Pz+OLdH
tvg7HT9ZHXJqTTPGDkWlN3eXWXR/lKGcUeC+TGA+ypQXDpu2Y5UBc3czQ6UJw6GY+JGA///gJKcz
h9SnjqLKKEtjBo6gqNhYkPD2PegUrrYEcwm1fq1O0JRKuVFVwQDn3+Vl1J6t1zZnb+EOBO0EKvSw
jHcizZx8IiraVwHCT1jjrB0mlGBL5EYVRSY5LuEC2h3kgJkwzzYKBL5SXNlazj4gHiRs+wA3CisR
Tkvzx+bPGEry95ql8+1Fy6D1PXT3CZ+xSWNxLe4IPDwkkgzXQyV4E4sZQ2A4CfZTYKqwVEn5FqUe
d5Wi+QDe5lufMA5+sKHuZgl34yW6vYi/isgHBH+XxdajY8LVtnadbPLwnYVNAtD3HIyFssXPO6Ux
0iw7JveMfafsj6Qw/KTWLQtnmygkwQPIM8eA4wIVrX+ogWKn0e0fR+m2kMPNhwN8h5HW8UghKC2B
Kw0mwZmapV8yv3kJ/5vhlsMfyrvOvKwOigb4MCIvtv8dY0/cfZWvSUjX6v5iqHcUUYlfOA6o1i2b
2MHtLPyyIh1Rdc+a4aSd5UHrUr1gzvlaWwPlq+QN8k73JM1PtFYTOJCuCb1lgOXaBzJ+ug2HFiYh
pVh1edE2K+DE8ePtmn7IsR3WkQnqwGvGkJF3gBTW3w35n0f7FNmVm5Q3SCm/qvGna82Nx4YOvykO
iwVQV+uNLY2CYpdbneuYlU8N/jt2+HaXppJc3laTaTOxmg/K1hfGnn5yCh2aneTdGyMQt0LbIrA3
mWxn0jg601d7ENaUT1jcrcATTm8hVZFL0elsK36vGK6a1Sn20Q+CopumO4o+9W3+a0itwxEHIxTg
Fj8p1rwVCc3SFjhdzqClw3BeAZd/8WHgpKXD8Yx6pg8NEI6ZEmaH4joLzB19a6y1k/FEmdi8m4v1
cM4JjI8A7/513yw1HM5n5k89jtr2kNRk4PNRqIj7ieAUq5NF53CeNy0C9CdVk8ScqrVAON7U9J1/
Gd9LioUvadtNUKICG1EMfdG00tZg9wUse8ivtmwnEoEmuCEOgrwdYFQBaNQRpZ6p0a8s653tNbsp
dX2xC/ECcdWhD7FBwH+xwA1j37eaSF5pLB7/t/ffajOomVUZYFT85DE8ggVXR7nMIrSTRsam9Ma1
61qlA0h90LSOrrTtJ/hQSFLyVo1GI0XqLxrP6A6sWHN7hfdjF7qDKFZ5J0sDXF4K6nbCMFgoH5yW
xe/Bt7l83YeizK5tMnTMofZrqaDaIygvwndQ4EIJ9oR2OYC79qCIOJogBSSr1JTfv7eJd4QEkE6E
4rXl2yeMpTCICUn1Ni3BJGveLRKejXwNn/iHi2iW7fAa5OpK6/Ok9KL/4odcHSgScGxtebRbj5sW
vHPI2NeSjY6dmnOseb/NHvq6ePkJYX2JH+JNiRM7txzQ93lolm6b0MBnP4Cp3boRp8xDcCNbr6mP
6AWZfteQG3pDMa959El/tzJ8Gh7hWe9Dze4sh49yforSZGZHyEPFjO/IZLAHuS/adIXm8v0HgHyc
Qu48jSQ0trbd0GDNBemolMP6fr1UHmgspJlQ/b5g7vUq6rX/F6QLZ9gWN/Lu2bcYXnAd3D+Wxnh2
ovX2PDWZZmHC84Wq1lHGjlJWh9L6GVzaYl0bZK1lvLxFNfr9Kt4+qBjk6eh8FPSUFCYO6NqokXdX
uTkQkpxdukhV0maNtuIWpaN5Dea5kmJ+hxp6DdgYiFYi8L+iU2h/ycwtHX+kg1NC+W6vCXLo/gsz
oIGltSx7DBHvTU/t0hSlKdfDIvPHXHR9SbHRiI9wDbarCtzAOKMJq/1QL7AMYxvhEU2emYIC+fK9
YSr31yInNRlgk2l/rtUbyJmgPxV9yslDvinEIIvduh5F0O57oBP/mepsjXYHZRswPN4Cidigebxb
pQbRgltDoFQyZfRkekvuV3hC7xG2L9ygXMTIt3DRj7RcodsPEhPzyIEHgYWAwKQBW0wwCXEFSfd2
JwN6GDgy+HbOdQhsIW3LMGEpGsoBtD9YMEnCX2arKL8umFGiLQMZ17hN9mNis5ICA2uIbVUBu97j
eY4NNT2w/B8DuQTEfbSfLYN1e/afmMvxKGgmTT7d8SP1ypgUc0X+1682HYLbXuQke8KE+/OpHq/i
0K//fdU6y93Uv8tMvjdsvgK3X774G8PJ62lZ8Ya+Ff8Qc50vQ1VWHUM9JWvQUMJH7z3ZicmQu//3
tytlFquNvyY+YVx7D7rCIB72B/PJv1mdPXySliTr+Fsv1y+czK5HW838EA3n4sSRdFI6dYDnWrga
zXwfDt+pZCX3cBy2GrMC48uMfpqv7vLwHayREkEtaZii6XcLdAmeMo7z6YYEcnvO9E3nuiGqSHli
iFCXOFMrEE2XMkmkbQK08mAt6xruxUYR5VCFKPR8P4nOm3ddeGLpzcFXyDEWkMTi4Zrv1vnH2vLO
w0UUQgDVNshGdmUIApCNBLOo48VipksTtWwjXGi+IMPuAOh86Q0YMWrSJYCxXndm3NQSW8oG8c+C
21xXiPStkhL5a6acO3oknkNfkmB1qSLZQwF197ON5ynjhHfiDw5b7xwkeobKCF0ySqjN8F7SehXM
J/pH0b9Pt2czh+PnMsNNeqg1MNcBqheRlHF9F+kttX57rhIVYDUneXmpkEP69JdAAlibDjVbS0Os
fDPqrTCNvzNPjI1gI1GzJB1cYRsuL/On6WTp84SqQsTQFsnUXULdLLHHTxGRiKnaiAhJjEyEs00p
9sF/VuxS/mswB7ed8VMWytfHd1PR2hS785TY041V6Zac3nPDJVSmQfevBcoxq/Ds3KBKqBOWUwDt
xlVDz4QMnjK6xtdYl/+b49rh7HFrnKTtA64c5XwHCa48DK5/WFny1aKnJnFKFRM/A6UvFXt7p/Oi
QPD2diScFawfDxTP/OygD8zLuRsbay4DVClPvSdGGfYN1EdF3+ABU0yzuzT2mrh9r68JoXZs5ffR
M+yscNj1qcFpQyjx8/OEqyBrfEZ0U8Dj3ldOmGFbSvcoWdd39GC0iRga1Aw4HSRQelZ2yvbANBwL
l/Jr0gUBWCbXNd82vpQUvkC7sPXGX/Xoxiah0mqL/FTj6bQLVaVaJigmL4QEnSXG3j3waGVz9HAq
gGjLPXZHDJJXa50dCDPjurvmxRv3u+/toM8xG7b1ynCqQCTpU5lp1++IHHbwWsrVCNPhFsDdiSQt
FhdSmqhWxYWi4gy8UgDglcXRL8wZZVaqseF40eFXlQbGiM3OhSJ1uV88UAR1L+JTi1IZrfV6EOyF
EEEGlxQnx1k9oKlz6ZEkRiZ4CyQqHnRq565PmSSkH+l4YplFGmILzv0y98mYS8vyoyrz816xz7oU
wRzsYyvKF/vpKtnI+Stq+mttgXYO/LSN2tMQqsF9LfzdK58aLIeF67qB3QxheZ4yD547S0L4QvIS
a33CKH2UiBd63h81gBcgWUDER7h/R2/4USwa0lnnOKHRkmh9B+hDDsBlV9lDEwbasoP41zofrS+Z
JzpSB0YeJJahaA+0cwnM9UyzjJuVc/fjXSbsVUpu9TAphwgU9Y9QGg1R1R9yzTGFqNBJEd7nxpyq
0XGZVbxie0OBCdmmH+WbuB8Tu6Cv2a06ijBXhVw33B1NUvJOP4hwHPweFEtPfUtrLhRikCKckttZ
gj1w7ZF+g4aWLW71CFE+7PSwxSprNrIfHbpuV4Ik/QNF5NRB39x72/XCfuIOnes64eM43LEHLr+5
cVAU9GYyS5VR70Qo99sp/ZPjcPUiziiBg3WkgfbJRSgCGzcwMndjpj1Z3yPcP8qOkvakunI6Ka0O
+ZN73cY4Z5tqJpaa9EAgF/ilq7EaakKJxCZd4tBX5XTl41d5UaWbPq9PLevOHy380b23XFQS9RWk
+d3Vm2s2FLA0OoFWhvtR0BeF19xhvolawKsU1mQg17CKhoZ5PoQ769d9mIrytoh0PolmQnoh5WA+
hRbz2JfQAPUEBhvkZX20d6D6m0AaZew3hl5iEVY0NBUvtsQu4L+Tb77PUYlXW3ZYKYZR6y8E9QPs
t77ZQJUmD78oeYoNY5/vsUOUkZ4OIPvEGHX9hBuM6eNHsz1vlvCpujKtJxkiP9gsKdSAoSptgkxy
ZKiimlRwNsh+yn0pkQ34otN0Wpe1uQF84Db+Yf+YvPcxGSUCR4rSUVQ3/vYcBpqgzG2ppyhmV220
UQr3JMeswI6/Jf1wS7vkBJDAsBKPLasF3Va+PAp73EbVb3tvziBohRc64gHCqTe/DQe9+4gi7FfN
yyUNDskCBIBVUokB4By0LUjOD7P/suGb4YmChDjAoRWsuNR5+ukI+uwtd/eQaQBYhuEAdw5Lc3x+
AbyLUTikJ4mEjwkFJQmh6skCKxyikmDKAt5ghxUzygbPpIrpxaXBbzZ56ne8UD7xkbaltkUp+AB5
tqrUwS0ggu1AWPCeC8VamKNJcTjtZvZXWm3IfbESEb3KG/6izuzxqH9WduPK547w1nwkoBKJCoCB
s+lCSSGB+NqnDGfI+G12g4NaYxj/11h8OjxvD09/zGGynHE5R7SFcqBmgsr4/3OpYLLnQ2OiqFsP
6nq2R+JTDSG/djfKv4kJWNEyof6sm6CJz0zB+Kpi4ifnnY9drenkCvIIMoQ+SG3HmUaeaXxVry/R
+QjblwL+1CMrl2yuq1p+FPyt4vRKSUsS2JIihWPttcAhz6lmUHP7Cxe1qlNVhf40KIRAAtqn929F
LzY0TZ19OlbNBwJlZgi/9CxnJoTJpo9bvLDgW1DizokXuA6p2zlUxuyak1UBUaQq+4I9VlCOhcsB
Zosx2cGy5Xy93mj/RrC9Q2XZtCEeZ5K3Q4+gg4EIrH8fMhcGTBcNRxtuL0swHj3wiSlNreAAC4qB
CPSSk71qb+ds/EjPkoE0GjOb9o9rTriMtvC24avNE/SVtxXrt85xBBhWJooz+ud4T0WbIdt7g2ER
uTTWO+BUKQ3RQdIeOoCXelCxzjUiBaWiIeRtqslFjCK4rdu1BoI4thVIYgU3+ca18Cxw+v5peqHn
IsErTwK1Xmgt/pYVAiMm+VcixA3ySmZMD8U65r/Q96BC49yGapLvdCteOEfrsqrjPi92Hg6shq2f
BnH+xlPZP3oz7cy3M/WDDfPWz4Q3WeU1ziJVRXIME1IGq6FngxlupJKRhDVOlXILoUurg+DiVVv9
HtWTx9LU372yU3Hwsjtt9HCGI4C94xXyFBa6LEMRwM7xw3QvWO/jB5P7xNK+pmGCoHQWnVA5k9aS
rOOUJoXvLW2H56kGDqotkw4ulEIyMPHVGVke3L/t5L3OZ+h+8+EuNLXCB6/6y8TO3UnQsY7Hh+En
JKQ3bBQEWudapZDznxcC13anYLB5JoX5yUaUzazbgi1BXnum7h1EfkQbswI1e84ynISIh+hD+Ua+
7GsQCBR7wg7qb+ypdTOifzpSvJcfv27S748RYnvYG0WEY8MdNR3UbnwOFmVtEDntWeDOzVxrOKhH
89AupGA2WCF+vPnKE6ZuS6I/qM8QHnGBYUwr6lc0MgLqu+rEFxeW3Fq2MevffTIE7sbQcYY3YJFY
La/+QRHHU6A02X+bdZZFLqkYN+WgmvlE2ZqIm1lqxxftX9NFP2T91YGaOFPV0PEaIyojSpTilJu4
hTVivcnu0AvVPGsBE8U0uy4zy/UuZgXvI4t7jn8GUCfqeP68/BXDmICzwR5LDCzusLIMu0FdUUQH
E3VUMbRMJkC6nHmWfkeL66Z147hzoapGBbzQdSxz6Nm+xoXzbk6tmmr9vd9deY9WetDIBMMaU12q
Wooygp5Czel1pdctmWJCUzgypE/F3HuWsq5gswB7LquFOmqYC553aTrf3th8vQvcVK3PMwYhHl6N
hX0h/ukXmttp9XpAgHWY5IRddNFLYRLTk+rVDC5xNb1yrYbsAD8Jb6YNf18b+to6CogtC4ZKqvKi
X3bOUGAG89YSz8HV6/XlJX08kwWORt2tvcbfDc4yjf91ol8D5yIp1jblENJgLbWBl95sy1vOKh8O
Euy8nPik02JVtZgTCiu4fXoVEHlE+8iNeTB8msPgB08/s34U2no9B/9aV2eRNmia8b/suwgk6Ujz
xj7g+MVipPlFnf5DygkbWQTu0IjWtBqU8Avx9VgjKqeUsA76z3BdaySCmaN4oDngLmXLuGchjYlq
3uTHd0VDmM1YG3ZE330JEjaLOQgGh2ri4qoVRGjpkGnhceCWgzXxM4KXmSbPQHZaFTPWVL+9a1Nd
ZzDHG+GIYVrfcNGZd8lsR7be4Zb6cA354z3jaBjGQD2+C9W/X9nYhny+1j/c1PAXPZSnGMxB87lV
O0GqcE1RL8mqVDkEjpX1gId9KjCM+GqeQB1w7nJ/KJUnITqrMraHL1IobkxgRHXLwag58/fJgfPW
KE2W1k2eONKBJe9YZA5WL4X5sX20CmyvCXlx2Ld3uHDDJ/gfiT785vvA1h5FGgNTIuHo5/AztoQ0
cHAfPhTds/Rs64dWIkl0RHI5gpPXynOEc7vSecmpBcsR+299y0bbWSyKcOwO/kTTjQPd1L6KUHAj
4gIqmVNFZmcQaFLPn+fIxhizoS+xEHqV0e49UsHIB+SFMS8gz/vL1sZohh5RXBMPSRUwplHbUPdt
WnagXcmqgk4FPs1eeUg1abLYaZquYzl9eDj/Pr98SIEks6FW5EHFc+n7Op+2lIhLVREhu3isCYd4
arZBrl5SuVauBrLbDVUfxUgVTQHkgdf/n0EbMRw46CawdgEKXXyvLZM3P9fCh7GGe9o7Z+yHmqZw
+TrhmjnCOHmetDmaLkNm2hJtekIJiruPXV+Sgy2/F7PVc1vUDuRzvRiHucHAgfnncwnjLXLPlovn
F61yuo6OTeVSa7ai5rijhQSePlj4NUzXzXK7gN+zCCYwRZxihvI4Qx8h7cfJBADLKsU9BSxJEtDE
EwltufXwOgBdNG+qDX3/hjKqWDlqZLuGKWzglHytoNxeNryGdLVRt4857KtX67cIkwqixBvCwqlE
JR42BHSslwpWv7Ceb7cFoloyh/AJzxkHj23m7o44mnNyCJOBHrWvFrEqSTBJ5Ycg94fGje1X3ZSk
/6dZl+BobpqBeagWyQE6eGYhyvyue/VEKkGjP2sBf4gAAAUw/Inhll73VgvnMuyxUGvNSw2Qr+7z
anzTemQnUKI2N77awt4dQXLCSBQIdwTmgUSMYwOWnMVCklT7qFM98KPt3lM6Ws9s1kV3L74u3vSl
oue8cc9Okt6YevlVDauiCWpVLIoNfACgKOjLB1bXlrlHPBtP0cy9JnlXbxmO5HDeI8jZjjJhFhEK
k3CivGoZ7NMhGBTSnVxOh+7FTEFFCpFxw7Sz9CYXU6tAq+M82Al29y0tTX9VZp1+bjBex3NRXHFO
OzuXq8olFphEjNEYst1RQ7CvWZeVPsl6UPgZtSzF4ybuMf1U2l9vXGt8D2WW7e94iw/sZ8NKCar/
F8+AyTTSs1FR/hY3P7G9pL69IDU0/a5O1hMSJHbM5q2ko9zgXXl7Z+sGngqIZB+FuVoSLTjP+rQ+
/0TC45pr81jwaMg66HeJwnbXVYcu2kgPKTH0lAdaimD5jyYXbAFjT3P2VudWgqXG+AUJlso2hOGi
1s3H7MVv8VZnLre5R8Qqh6tP5J6aj0kTHnBRi7VUtWnvU3iQV58w5y1rGuRpOCmJtf4RebabGlRv
Gm0GI33jpVDSKuXOvOJoxo719DwBMs09sIqzofJ5nTkxL00dzRWoZY1odQkBKjMGR5Ju3n3wAkm1
1g+aM2RTTKblPJFvYRrogf0X+dCxr/ZUY7ZDJ18mkOqQeRG+CIG1yoMWVANnz48UOcHW6P16ZP2w
HpAX3pvGCEUBivN8gBCUB+0XPGb7fn+X1d1EwcHG4VC7YSnRJamqIYbUvRoU5uYlxSQfMc9e+pRr
sejtOYfbYmNv5wElVBX2hQ1WbU9Zt8Km+5Pe2Jjn3CX2B/mUIo5s76KQ+VudVPgBfx+W4hxxoliI
g9jxwAjolv438ynhiwnSEAZwMTyKURCgRcd0yMgbSikiL1q7kf/lzGRzvBZt3G7ddj92SflBHjoj
tDZ5h9YR5ZJPgENPkAQSRTYi0G9YRMlNzxLjNdgkB4HjuKmSrJZNJbjakpOuqUpLTbv+5OTM4rZa
OdCTGePCyUyQB+SmDuI1RSgeYnvFvosmCILeX6ES0sWx4hBxMSuRmPfqEbT6vcK9dDHR5QhIvMDg
4CdxqKDcsRI3Ny7O9FaMz14t0fNsWUi97dCOMkU5V4DhDlpg4TFIM50q/CsHSwcAxHl2KCRoHJIn
nHu3+qq1a/4ttB5sOwyVi/TS02/kq9mnbO/CsDSdOBqPq2N76OpOEB9OOKnjnGOMi01mP+ooGkw6
N96pHu8wKtN71CuGjUXs5wpiJPz6CctMxATawqF5uQe8zOkQX9lXQ9r94IJHb7vK0k4Yruqybyxz
Whgaa1NzfAIHeq9uiobfTxzvChGv/sh1M8qV/XRWYoTS8Y2xJDZg/e56nW/P35rbyGKTw4tN7W75
/Nhb+i4XELvpzFF/+438x/VlEnuN14lE5k3HV24IfJ31s51Uc0weZ/q0oALwauvtNYRuceF2tFLC
MS1MV3tT9UpQqLb7AWOHAYHMzYV7lWMJwfe5XZi2IsJffE4XE+nGqrwMur+MQQUecU3jqX5B1N7u
uBBPvfCjakxmG7f9+kMA3acq0dK5bpqm4zatvi+aDOik7w+euHSuHahDtxrGssG59Q9jcHd0albU
vFQMXJBSJKOMlnd1g0XkRkDdbCQLRFFe8jKi7URWDKWyLsBdt7+QlAoIqw3AkqL7b/K2gnlojMGD
sW7jILA44Xg04NAYAoPXDIP1q13UkIdva910davTBUifdI4BbOGA12DkzNMjgEYiRQnvaL6l/5Yo
JfiemDkT7+Y/hpQJDV6CVYmAmhpXYp2CPcLZTUg7qrfjUggdi2aNTS5/O/aW7pBJtAGSD251hs06
zu6z0+X57qS36glQXNbXAgvt2LnShoG3iNJqNaE33JcyNM4MVDMwih6bI7HdhQ9gZ6lSCcDxoFxx
HIiC4YlHo2YvZGis171cDKm0N8b0oBpH4zfuT9IUy8DR+9BPxF24SkD7o3FibgknSmyawr0jONgQ
sozXAhhd5hYsAEatVVSaxcherabmGlAMEpx2XS/hZm40ZuGbHTQazyLgMj6vWqTZdl0fVgXuJbt+
UOGhb3VAE0+YJnzRoIIN0UaH+2PSx1JuMfNQVH7CHxd/uL2QeUYWrFUxRPaAzDAXMH9P3OmD39O2
5pXG9HU5rvrRlUdwB2isyBYoz9u8TXh7ziFSJjdaV53r6aj9rJeFpWz0j7f7VChNAgn5zFIJ28un
2RGz6wPQzI7ca5rYwUyKM4whmCr7J+niTYS2fmDEYxsP7f1dkh+2AkaAFeLB3PvHc3PTmesX17Jm
DYsQP3b+FSD6oxJS0T01pierMt6OBLWVxT45BUWzm2bQSU/Tvza17IYzswDZ3pXhsG7mnjJ0Btcj
Htv8ph8Fq6YdSnIUUCti2VhEL21ifvu7cfhzHKxeksC9Mg7TKkYW+O7dspWuBqxzxx6viGgnWbkB
O69cc2BpW+ar9eKQvXrHQ5hKC2Fn39+tfvHUxAvzoLsjMRA66FkdV4PLPlQazdRXesiNAap+wtSr
stVIAUnb0NII+Hn3D2ZHGTTUAZPQ4z7G7ZFy7laoHSAnoDnLMdJU+kC8veh+3nUjNyoS5RxP906r
7FMaEqdVOQdIroxp4kTPFLfspkhXAk5qJidlb13db2Fd2HPIwgvhGRtOuoYIHx6twpHa8xITi+Dy
HSaDBLFnq6rC8uqTKBvqJ0B7wLOf0nJfZrThq8RYCrV/K6op1PJcUENViQk/fEuI/jqMj1QoCVKw
HVDSnEl6GKAGTarnxzRciClQrJDVvD/Ff0sO7h4Znhz92QEGI2Ztm19SvzzyMxMhUDnb8gQLLaNX
+oVZgbkvSO66uM7GXxUjF4kUj46ZNx/mz9FGSRgntSkJfwQwvGjUNX9HnoMMR8H0geVA9rm+0N/K
L7pI22fNhhC4KZoE3DVCLDTcwFCvzZhmhos5+YzblMuYhlAsqmwThQhJHvwHR/AK7gOWyGI66gxa
hqHb0U4pfFaT0kO4VxbjA5DhhZPbUIRl4E9TJuuz8eGTeIwd4xeP6TLFIx9PbcmU0k36w/HxTBNG
BXhZ2LnMaguohokQT4QFNrRFWordE8YB92EdJ0nzkFxg2uftoRa9aZMWO+yle3GOcww3CLvagJDC
DbMX7f2773+sLE02v+w5g63/qu/0PDZ/MTsHTDpW6cxaZfLAbSMB+6XwwFU1XwNi8OBgN3MzJ76P
bXyRtbpR3Cv7AE0xKutNpztDWBi95o7HjQALM+r51vhRI0cIpwn6FhuMKljbULS9fxDEGnfzpcui
3vloBbt5k73V/JvTQzK2QDwAOb4qI200S0nUnY0GHbJ7QJV1IMidKYWlPqSex+iUUg9D+qmJDDQW
M3FNowFWta1kaI3j3dJvATzwMOHc9WSUVpDmOrkcuUZdJATTLSPaV+N4clgERnVusP19B+RmlHwo
wglf/jbinkf+Sq3A9y8kWWl9BzSf99JkBMMYNAaNIajLUFA+vd+1VEu23qJRD7MNJM4kEts7kI81
cWmKQPTwzDEMJLXaUCs2+hQvWNlhp6TgKI9baYFaMBrdzMzo6CtOn17aFCEdsU88dYE11R8JBllr
ipTbT35J6Ee+NyXl9JK70VkZfkG5/TKXwwVedoGCBMQLxjdqPrS8820kVhBT3MbTTTTwEDsoODbS
PHykTb+5klABT2i1FJLxZ6CWRX5gh3QvFQigL8Bxww7fUAlUshnWX/LHN5qlxtOORfgQwz8iDIul
2a4RNPKzvO+f3lXIHGkQo7rBZz60RXdtxgW5shlOwJ+bF2IXCh890CX7HgNLxcjfvXTPJ62YXTzS
4oymviWXPvn7pXYbdTYidvbF4CQt+mfqXmP6KuZY8Js8rxEN/vNsdOS3+6S+C0wblIDBPbluiCM+
GOVbx5AN1/CWBGpEX46lS4uwYDZUe7tamKRj5DCTjjyT0E5QG42cZtdmf4UWZWmdYJMdbd8cVf4S
OjiChQvqNIWy3CBzpNRSEu/tLftkDDAAYZVppLC5e4xYe8SJ6tdphXHuu9sHHeGlL47g1yLJYWw0
nmc9lZ5U3tQaF7ThXOuafUJzXPoJK2l2ZpThngWqgrvAACdly3MSoRyDy1wpFXvwssRWrqHzMvd9
e2rXM1U+++HS6SuYSRG/ivlpDCo3wen3U+eq7DrF7hrNrnlDCjWIgaaJV50Qtltg0wBY1B+q6o4+
//gjkWlZdUGUjXys8cVfK5KgGvoE77I8PrgJrRvuVPE87sw1vO4DloBebMRj8akA9LFQv5jqjkhl
rKAQ/0lBPTVim5vkrTQXAeXlVEK3hIpt3jPfLPWjDI6htkV1ABkS2TFHgsJPZIDhVw6wTTnGlp3E
oEos8LbZ0iQhkDA3hlujRI+c3JJTUA8qNFMLFnI0DLiRAagRwD5B9eVIXliuCChyY9tbOk3Db+3n
t1l6q+T9oFbR6DM6GfRYHZNTqbxct/lfN+q3JLz9BbNM+bG0S9xF4/FiwS6L1Jpy7AY5OYde0U78
0UugefU9h8dZy48/OVtJNvDJ2012+AQ57M53rI1NtJy5RI2RA1K8oP/boPVqGbQ+UqmxC/kD+MmV
hhNYh0FW2rUox0FJOCkW03FJrcT2O06ohG0+952XUWUJTsfNEdKxVSuTCyebvyQIaP0YlBDs33ab
yTD+k3Try5plNPsJcSY1o60Qeio20lniJUZNe2o0q2g2+9hnKwXm8+EaTSk8xkiaPU0T7Uvr5jqs
O3Gir0/A6aHk1gYO454UegHzp+F1nkS29iT/vs14ozBQGY3mYqgUceukRU05rfBzFusdIiAsNJIp
tTiTDZz+b3ocCsJh73DZpxl41xFuIKpgo/N4WhCi+/u9kehBa6HLBLLnuHR8Zaxn/5sy04oEYVCZ
URWOigobr/BikpbcP7fLYsTrK7ojSQYbgHUQa1BdVq85OBfN1iD0tTBm5tq3F2gPSLglIxGZqlAu
F1Hi1mg7Fzz3SwriGlKrSDnS8R6ulyEoyC6kXIEMY3K5epuP5XpZ7jo622idwUO0pvDt5iO6aFtE
i4HyPucgkydzydTGNGMvGu//zq+WGVBpzwkYa4Zg9QClSAAx1iN1iPSqIrh8NTLAOzTzgkOz+7KB
HcDIQQDYDD+x0PjGxn4nKrJ+bsfMMwzIovSWDT1ePZIQVOXpDcyAlxpTTpwnct7d2ezLICNZUPoB
1gq9wjlvgfanw++YjOJ3TIOqpaLE6rPV/9C4dWl1KN3i/txrcGIFWttKvomsIcyyX3al4PrNkuOe
srB+YJAT+YxNhERn8KjhHJmmWfxiuCyCDhRhWh5/mDI6NeHagZSHUGxrgheadH+qlbKx2M6HKGCc
o9StMDfLO8UiqU+/xwLrGhk3+RdWbijLae/jY1pcMqps9xNxJMbZBD6nlwMKMuexuSefDPjr37X2
mOCeLpKpoE/niOuQcpdHtJ1xD+pw//ZYj5Hdic8MjVr91iRRpv8x/puhp9c5nCKkNbhv+JAsFyVP
JLy+gm/gpAmLViPNfqKyF4LL6Oco2TUyo08/dpIF4AIX74OwS4BwFVXauOBtXTLmXoTMS4MSN+Is
7pj5K4vu8hJrNGqQSASNVBJx5ou995jLrdT4HBTf5idq0WrFApn3/sTaDM/RYmsvuVKFUgsjLdk1
fHLMrDpmkfjbm6TiOzu32ulGoe53Juk2RG+FH4W3lqYyKlT9hpWqQ6gEkVx3/z3cauPUK66dwMWm
sIT7Vs0tU0gC9oWVIIDJ8hmU03MHIjt+t9MaEwSyaDCSrgsIwWFFV/Qsk6uHTqgAClg9t8v1NjYz
+pCMlh0CY7VKMDJZNkiWNsq3125Vk66XaIenoF7dRcQ3Q60fKGNit34f5XNkg7thL9p+JaiOu1Zq
eWCWj7BeLsZoaLoTvm78B3yBXmJOjGnXeKbRPXA1zq3z7TdNDw2Bdf0tp3xa9RWXkbDwWaqMnX7U
a00TASznDQXpyA2EgiuathqwCpassmgE4kCOXCMYs0Rf3Rc61eMdkV5xcyZO9LDTf0HzeEYgj7HH
L9J07l05o/qdr3YnppGtRmbtRJzYD8tF0VGVXmJ68Pj1diGvw+4rWcOvPEtxjxEZ8jtTh1QQDK9Z
iuoXgXo/MlQVRPdBynfoXHFmSWwRFjZ0T5L7YghA9en1jK4MhnpVUwKuAAT0gYKNWYZsOo+HNvEN
yKB1C6fFDPYqr+JQK6iV6LRLFq0jPc3R+TfYXXcXS0N6ARSiZZW7XtCB5e9Gnu42wlbWE99p2KVx
cE4Tm74SYXtsmxIAD2FWy9RXP2w2JzjLeGpRayLaVZ/+0FjvUmRkIIsqGtBOlEbgl8DB2uApjLD+
lXak0/57zSex4xSBJVn+dOSr3h7V+2ZiBZxecZnu1nCCTJ7FWHkfgZcD8vTohh4x6pW2f0wQpFhn
OiQ1h7B2Y6miEXk4tml6/jaKiqZhwTxoT4wA38S6iUzsbb1Bmag7sSoTVvtUbHhZyoJEcmMNwKOH
0rIGktLxDHtUl1jRlCsUNhDYLgcSHELG+4dR0FEzzqu8vU4e3IfjZMZxP/+3yaQFS959PMS0gKW3
ehRYI+irOa/TFS9phWPg5wi5OTIp+UzkUqarOt9KPo5VSndXUfC3EW1fKDJwxFbFu9Wr5RQ5dLUc
5x8b9mFzoGFZFv+/wmY2ASYJMHrhR3hMFiyZ022gGlc/6kMtNDOjsL2QJlM0cM6/TJWzFHd898wk
eqpTRP9ja9Kdw0tZIy4ActxbX+IWazsHhQhM4i17YG4ecxCqL0JTX99nfQQA8cMciWV1s48dMlby
fYK0o+qFslQM63dF5QSZdYHWEYK9iwKxzulQBRr/PYOtuLIpS32SAI8lHHxh+lNdxZScTDDvcVa5
UcoS34zqWsyGu+xfnlhRw1fox6b9NJbnrDAyoAbQYJWRka8Bb0RaksaVMbrxIfEVU7wJRK5GX5qG
Yjv3D7xby17IacMRouH/Pl780+Ig9tbZkCdzMqXTQpHozaD5aKcVdz7+FkVrcHEb3lgCMYWxUvXI
wh7MQIea0hI3lk0IPwm6DrFaaK2dQb9vlUGlXsaW8Ha0sdRyEEcR1rQV4eREZxJPOk703E9vde36
5ZeK5376FIJg/+GcFmj/qUVqmCQvdJdcrusdcjcXUQ9ifJfLjeC7JkyivVSb0+IfUsNnVZB9/4Ex
ZRvsZMS6z9wUHPNJN6d1I/5ZtLJ6/XGTVG1qEkiesE1X14CxmrrUkXCDzYKLqNZYZBL5vbN0O0pd
FYGPQ4/hw+AlfsnYeXXJldY/dGQUNRdRZvpY6k8ucUJJymZvpEQyPy6gqfprIx8pH3EfRZ7P5khL
arVbcsP53WlfQhcaU4VnQtvfJzlwKhQhVWpMUnFRFU+O8CkYaCda+qZv4AiAnRXqc/A4Eyicnz0R
iuyaE+ql6opkEdKTMjX9pzctlO+k5knok/ksiN47QgUwRGX4wtiio88BWJlCfu4OfyMY5mBAa/uS
JjZy6opiFXPc33WcrGsSgBt1sv5p22g8fQlyIfmB1x85II05ZXgUwgl0W8miKZS817etKTSFYTuJ
zXlmp2tl9cAqKuvE7t+AKmlQBrf2vFENqggswcPDAClw0lny9gCUBf6dbVZnWZJGc1ddenZWrLZV
2R0sNzyh/Q4mcmeL+u9mf7V2orJs9Bdt/K4ekg8t0r69RA2WNhQhiNRC1ylGPYY9C12YLeOesEUC
ZUvrFnccHLdf/RcJpz2zswXDU4t73d4Kmlg0EJpZPYoA7EmMEhartbU75Sj+aCmf1cQzY8UgitzC
BR3M6IqvF6S4lbbKc6RU4zlMKsCU6rpTyQXv1Fj8ugOw06JQXkFiNI+2d1Uicmb54RZesrbZ32QJ
i22qT5UwqdbJf6JRfPqN6+sIdfiRx0NJBlzVcfwOeceiIDLMLsdE1siYJX6EqltDKUj6ivEhn3z6
bTERl5Og0vOIkMWNjkSuGr8H6wHj8wJmNj8aBeGYTZtBW43R9lzlF0RoSp6bi9bBrT+HcyOcxFI9
43NgZGnhpIklmv8ty5P7DN/W7EdhZ6udwuJxoQseCOLDpOl06GkHRd+iyShLv/CDwV/OqbRrn/nG
WAC/8j0uHEL96gmLy8bgZVmFu9q82SmcG8kT/wefSJmPG2lQDHuCvfyTp0gGloZZZyfrCiCHT+So
X/GKvJ9gjcBal9vtplov6+GVUNwLZ5+XCHZvc0TeSvYMA/gRhjPY/5NHbA62cAK/kn3/RRXMqMfn
2mYEQaxy2n1GrFJ/HVZDDP2wkcBlgj/m1IF4I2qUuTfyPWinL+FxedZTsgGVvtfg8RDtzwzHao0i
J+e+tfxrNyyOQKD7ok8b0EdffYKxRoatj17Y07VlGbWIFibi4eajLhZaAAkAt3XjOoEci9Kyt7FR
4C6LlBrjyxJisWyXWsWOXkxnr594p41n7lIWlFnxZeRbxJxrTvg8uPbx0GHkDRoCJQioMzO5Rya8
biDxgQxPNQErGpN9UNvPTK//guP+xn8d8TcF2KIO8USvy5H37A0I/QU4mdf/FFOY7uFvQyju4gBW
hQe9/TaunMSvst5p8zibwBpUCru4s5PvtjjGk3+dF1pwOEEbyMNwcuVUHfdoEBZUwuj65FSbAfGO
czJCgxej20Ek+CEz+6U6QZbPdogUbIXEVwSaRwA9TXrI0S6qOTdRJgYoXk5mXnqYYO7NO1RPefS2
xfpgiDv8thO2vZ3IoJki6QPlRnW2WSV/ENm/HKGOt4l29P8xYYCEucR7Cw/FIzDHU10ysks5K6BO
gCEdgJzxI7D62NllQZyoY1o2YaABemDoeznFJI0DnZHnSNMG3w9ZzECDk9Cz+IDugAb2HV6g8Upe
3eB+DeSuseQepHghzO5VkPrN3aRmTrsFmaKMSwARI8cbo2xcodFtt9dXYu2ro5QuEGs3CohDIvXZ
5DqEys/uSWWbI83yrqcMXYrmTO86CXMOBoR/KvGQ6AlBsOU62kWWVtgSwBPD3oEDwPHBkWCpBIKv
dyRF+YrENdwS3Hi6OsRLFu4UX8q8kVbz1p7GG0XFiAWLEO9HoSOQQYss0TO+Qfbg8UIcZ/EpwM7i
oq21buwEYMXiVIQT98qu3LDQ6hXAR9XHJYgtDrR4191bLXPeR6f95t/nSNv5zewTBcpRmwQ+LaF5
eSXqjCoH67WP/2IybuRELt4t3FCSXxH4DvDgIghdMC3fic+u0VnahshuQfhH47yXbtWWJjyAcL7I
Ja5ymraaPotuHhTtYNe5U5Z/FlfF2c1jMcYPGdzbc7gCf/LPE5trkLhbWqJDYXC0kdShrRxZaU/K
YtC5dSC+j8CELGMn7SqkA83SXSfUndB0xEGc6YjzqXwerwzCx/mYuFHywTmhHYohyRqi3gYuDHMx
UeOzeD/V0J8CpufxKZAiaAgdCOLgzziErqlDwr48xJDlHbNhejbuJvAM5GrZwkqSadcrGwfb89Ll
kSoT0RNv5Wkmf+N8Y09XE6dXg8Pho0l8DrjYVqwyyH4Th7sUx7qyz7JjRTR4gVNwYX+wAhrPw8ai
H2EM4zfQoN38+OQz6KkmbAA2m9BIONQjL6IQEVbSyC/lRyEPuCxWqhwaCUJlzpzxgcLe6JwFoVD7
bP1lWPDkV5vhd7DZRJsXpwKdNjFc7evfR3DsXTExHv80rR35EWUpjN77kl9f5d9V2VR87rwrmKmq
f6pNa3+NOXFoqZyJfbTjSF4c4pn0YYOGcj+P1mThfGwOOdHEMVwkqsTjnbcpjJIjFo9raMwjATxg
IvxQO0ZVQZu4e32XDQycCVJGy93zZ5MIqOz/CrQxulzfz4njyzoUpedbKQnK8Fklz2Tdo+bnZMJ3
lag/PEMjN1HCP1HLu2H/8SvmeUWFfgUAXC4JS2RQkWV+BLW8Elyy88RBaQQQ7rr4RKUPz2d5qQSj
MypOTjYUnpMNSuG0JUhpGCrM+P2ud2gNeLMaaKMypQEOKaJ8PKN7w8OkEra5Q8LxjRKrqz9Tfs+S
rl4mOl1w1qc0rccCe212nFjdHt8CmVwrPuaSwcGcSTCSG2cb9Rvrbpza52U4jxdThFLtHyYU8VZt
lOd47Lk3FiUFsSAJtJngm79jLOKFQoi6zvR+wpKWf7zgbm0mMs0mkkEhN0PtsGcuDMLK6x7FhKSA
QEyuGoN2TzR4fqpnuhWMYpdG11tqCzR2SH5XUTGH4ITuzC/pk4kOezctWcnPay0kBSdTx/AVeUl9
rMQkUpCQWrmgjWAqYAveBXegPuj47y8thkDzYLsSEv3ey1qVp8mEpJlWogRZKZXAlt0d2WN9UFIp
BuiEvFFwHvW6e3qZ5NFXVbMHuGEJIqeJ+ktt6IHhs5PT0IJptcqURHoaHXOdugkXl5YGIRh9r2Nn
DdCrHv4Al8s9hzKH5cK5jrb/uWNh2L7LfXBwePYtSR3GvPOCLby+J8lW9wRrTKBm3RjbbOKJ+DOm
I4O6HcHmaRHjADOSAeZ9bJYg6im/R1pObVC+dpCNGTfaqpD5CrwZLygtLKl3AJIdzPDwJM03Fm2L
Ss88armTxKe3bBsZeDbvghZaReRIwHMg0f5ZNBOrMk0Grpox986kbw0RpH3GdIAFleLWUSOzIMWa
upbWnZm6Bnzttp5TU1DaKxUEXil2BwIjLTdW2RzlgelUm7R1tx383OUbkKh/3ypIt/b+RaIFgwWd
BfuOLonwB15lwvuI/zURY8jCyNun5zPKGBbeu5VuQknxbkEuVoBEqYGQS9OgrpTri+RpGpdev5jS
Us7utv+XQsYTwMbV3Ex7rjtf2KqtfjvbXbEjF3Np5smWehLUU5zq6TdCEIM9fBn4ggv6lOzKkOjl
QIk1kbIgtRd2RHmh6ZtAkwddtrJRvv5Bq7+XA+KL/52wFof4MWIizNhmakJtpxHqHq07TvI0BP77
Tno9bLnGtd62hsVKq0Ip8mQxu1GBb5c6pYrOeh/NeMdOKpm4/qfiNkGtvyawzARLp76CaIbqNwPf
9wBYYrWfrjjn6ibRYZox7srqcSQV58HQOgHvmBzF3C1REVgpWaL1HeYa7c9L2wNDB7unbIHp1GlV
LhjEoSS5qxtWoI+JsOpUhFpXaFTr2jRA24zbu+TprP4ePnWBLzY/URMBHZCd/GcCXzdfg13bcTld
4JT3Z4ORil5oFAT36SFZMo4R6FjknnVFFVrn2ybtkhrj8D7EBtPze5U9kjbsyAyo3R+marwU2T55
gQorKQzWvcZE+my1tqb/zYjupZUK/I4yRAnpudvzjAw7rH0a72G0bUlaxHiGpZn5awILWYdljm/g
r7CJIlP7iMzmL6KWB0zaDRj1Fsjj/LyzfTZOONc65imkx59pXqE30+gPkxMHJ/6jpJw1qRCSGsPX
t2MmxmCPPzXcGFOgkf02MUkyTkOiAsgFtKX/ZjdxEQbFMRP7J+3oCDG1gRk8DZO/RRztSSraNxUD
rFHhlpcZTDQTsVJIe7uKwQxFs3FcLeWKBRG08DS7QYxFzGdnaf8Av4FLF72CQ1slRFIsYHMseI3H
nHXUoaKn7DFWkJt+qmHMzUtljHMH8KtwromDoP8sy7YYFXCliu0WWAVh31t2r8rDO/84lWLiRstn
IBuQC420Z3G/TdewD0htKBnm1u43sDq5ZTH9jQi585uLWcie3Nvt0OFmmUkWUxht5CyLnS++95qE
xRJmGWEuCywFHRTHVk4TFmFYkUTd8ZmX/U63/SXgGaArdsxgX3+dNJSAoqb67K7y3VaT4fI0P9ke
2p1GXUwsQVE8QzV9Jvjm/HCvCZPLwfvF5Ic8x3isW84ET5Qymkr1kLK2JlhMQW9KRXd/H93vbdBA
93NrZDz5FZzFz6S8OqUTYEg76yzFtDXqkANdIV9N+W9XB5FmdOV8FWEM2liqHNhE2NCzl+Otdotd
RLo3mpKMoiqHxivheDlfbPGE3myYvkB+w87n/UVAzTLjixpy5eUz0CdbXGcWEQ6waL2BfD2EIu3H
tipsung2x+0ZV71YbaSKsYh0
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n328_3;
wire n334_3;
wire n1283_5;
wire n514_4;
wire n552_3;
wire n315_4;
wire ff_main_timer_12_6;
wire ff_wait_8;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n265_10;
wire n264_10;
wire n260_10;
wire n258_10;
wire n496_17;
wire ff_sdr_address_9_5;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n813_6;
wire n813_7;
wire n200_7;
wire n249_4;
wire n334_4;
wire n514_5;
wire n514_6;
wire n514_7;
wire n552_4;
wire n493_25;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_write_9;
wire n217_13;
wire n220_13;
wire n223_12;
wire n226_13;
wire n226_14;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n500_12;
wire n262_11;
wire n299_7;
wire n294_7;
wire n299_9;
wire n493_27;
wire n813_9;
wire n214_16;
wire n217_16;
wire ff_main_timer_13_14;
wire n260_13;
wire n262_13;
wire n10_6;
wire n302_5;
wire n497_15;
wire n334_7;
wire n409_8;
wire n54_8;
wire ff_write_11;
wire n820_10;
wire n288_9;
wire ff_main_timer_1_12;
wire n411_12;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_6) 
);
defparam n10_s0.INIT=8'h40;
  LUT4 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n200_7) 
);
defparam n200_s3.INIT=16'h1000;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(n249_4) 
);
defparam n249_s0.INIT=8'h10;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n328_s0.INIT=8'hB0;
  LUT2 n334_s0 (
    .F(n334_3),
    .I0(n334_4),
    .I1(n334_7) 
);
defparam n334_s0.INIT=4'hE;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(ff_sdr_ready),
    .I1(slot_reset_n_d) 
);
defparam n1283_s2.INIT=4'h7;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_5),
    .I1(n514_6),
    .I2(n514_7),
    .I3(ff_sdr_ready) 
);
defparam n514_s1.INIT=16'hBB0F;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_main_state[0]),
    .I1(ff_sdr_ready),
    .I2(ff_main_state[2]),
    .I3(n552_4) 
);
defparam n552_s0.INIT=16'h4000;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(n813_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n315_s1.INIT=16'h000B;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_9) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT2 n229_s5 (
    .F(n229_9),
    .I0(n200_6),
    .I1(ff_write_9) 
);
defparam n229_s5.INIT=4'hE;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_13),
    .I1(n217_16),
    .I2(ff_main_state[3]),
    .I3(ff_write_9) 
);
defparam n217_s8.INIT=16'hFF78;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n493_27),
    .I1(n220_13),
    .I2(ff_write_9),
    .I3(ff_main_state[2]) 
);
defparam n220_s8.INIT=16'hABEE;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n249_4),
    .I1(n813_9),
    .I2(n223_12),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'hCDFC;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_13),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h143F;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(ff_main_timer[0]),
    .I1(n315_4),
    .I2(ff_main_timer_12_6) 
);
defparam n337_s6.INIT=8'h10;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_3) 
);
defparam n499_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_13),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n226_13) 
);
defparam n214_s8.INIT=16'h0078;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n514_7),
    .I3(n334_4) 
);
defparam n414_s5.INIT=16'h0007;
  LUT3 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n417_s5.INIT=8'h0B;
  LUT3 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n420_s5.INIT=8'h0B;
  LUT3 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n423_s5.INIT=8'h0B;
  LUT3 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n426_s5.INIT=8'h0B;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_12),
    .I2(ff_address[8]),
    .I3(n552_3) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_12),
    .I2(ff_address[6]),
    .I3(n552_3) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_12),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_12),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_12),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_12),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n264_s4 (
    .F(n264_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer[6]) 
);
defparam n264_s4.INIT=16'hEF10;
  LUT2 n260_s4 (
    .F(n260_10),
    .I0(ff_main_timer[10]),
    .I1(n260_13) 
);
defparam n260_s4.INIT=4'h6;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n260_13),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n514_7),
    .I2(n552_3) 
);
defparam n496_s10.INIT=8'hF4;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n493_27),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_4),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer_12_7) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_4),
    .I1(ff_main_timer[7]),
    .I2(n294_7) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0B04;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(n260_13),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT2 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n813_s3.INIT=4'h1;
  LUT2 n813_s4 (
    .F(n813_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n813_s4.INIT=4'h4;
  LUT2 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n200_s4.INIT=4'h8;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n249_s1.INIT=16'h1000;
  LUT4 n334_s1 (
    .F(n334_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n813_6) 
);
defparam n334_s1.INIT=16'h1000;
  LUT2 n514_s2 (
    .F(n514_5),
    .I0(ff_address[15]),
    .I1(n200_6) 
);
defparam n514_s2.INIT=4'h8;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n200_6),
    .I1(O_sdram_addr_d_5),
    .I2(ff_address[7]),
    .I3(n493_25) 
);
defparam n514_s3.INIT=16'h0FBB;
  LUT3 n514_s4 (
    .F(n514_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n514_s4.INIT=8'h40;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n552_s1.INIT=8'h40;
  LUT3 n493_s21 (
    .F(n493_25),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4) 
);
defparam n493_s21.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer[7]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT2 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s6.INIT=4'h1;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n813_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT3 n217_s9 (
    .F(n217_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n217_s9.INIT=8'hC5;
  LUT4 n220_s9 (
    .F(n220_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n200_7) 
);
defparam n220_s9.INIT=16'hC500;
  LUT4 n223_s8 (
    .F(n223_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n223_s8.INIT=16'hC500;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(ff_main_state[2]),
    .I1(n552_4),
    .I2(ff_write_9) 
);
defparam n226_s9.INIT=8'h74;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(n10_6),
    .I3(n315_4) 
);
defparam n226_s10.INIT=16'h001F;
  LUT3 n417_s6 (
    .F(n417_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n417_s6.INIT=8'h70;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n420_s6.INIT=8'hB0;
  LUT3 n423_s6 (
    .F(n423_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n423_s6.INIT=8'hD0;
  LUT3 n426_s6 (
    .F(n426_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n426_s6.INIT=8'hE0;
  LUT2 n500_s7 (
    .F(n500_12),
    .I0(ff_sdr_ready),
    .I1(n200_6) 
);
defparam n500_s7.INIT=4'h8;
  LUT2 n262_s5 (
    .F(n262_11),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8) 
);
defparam n262_s5.INIT=4'h8;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT4 n294_s2 (
    .F(n294_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer_12_7) 
);
defparam n294_s2.INIT=16'h0100;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT4 n493_s22 (
    .F(n493_27),
    .I0(n200_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n552_4) 
);
defparam n493_s22.INIT=16'hBAAA;
  LUT4 n813_s5 (
    .F(n813_9),
    .I0(ff_main_state[0]),
    .I1(n813_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n813_s5.INIT=16'h0800;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n217_s11 (
    .F(n217_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s11.INIT=8'h80;
  LUT4 ff_main_timer_13_s7 (
    .F(ff_main_timer_13_14),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_13_s7.INIT=16'h4000;
  LUT4 n260_s6 (
    .F(n260_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam n260_s6.INIT=16'h1000;
  LUT3 n262_s6 (
    .F(n262_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_8) 
);
defparam n262_s6.INIT=8'h6A;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s2.INIT=16'h1000;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s1.INIT=8'h10;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n334_s3 (
    .F(n334_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n334_s3.INIT=16'h0002;
  LUT4 n409_s2 (
    .F(n409_8),
    .I0(n334_3),
    .I1(n514_7),
    .I2(ff_sdr_ready),
    .I3(n200_6) 
);
defparam n409_s2.INIT=16'h0111;
  LUT4 n54_s2 (
    .F(n54_8),
    .I0(w_sdram_write),
    .I1(ff_main_state[2]),
    .I2(w_sdram_valid),
    .I3(n10_6) 
);
defparam n54_s2.INIT=16'h2000;
  LUT4 ff_write_s5 (
    .F(ff_write_11),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_6),
    .I3(ff_write_9) 
);
defparam ff_write_s5.INIT=16'hFF40;
  LUT4 n820_s4 (
    .F(n820_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_wait),
    .I2(ff_write),
    .I3(n813_9) 
);
defparam n820_s4.INIT=16'h0F88;
  LUT3 n288_s3 (
    .F(n288_9),
    .I0(n315_4),
    .I1(ff_main_timer_13_14),
    .I2(ff_main_timer[13]) 
);
defparam n288_s3.INIT=8'h10;
  LUT3 ff_main_timer_1_s5 (
    .F(ff_main_timer_1_12),
    .I0(ff_main_timer[13]),
    .I1(n315_4),
    .I2(ff_main_timer_13_14) 
);
defparam ff_main_timer_1_s5.INIT=8'hEF;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n334_4),
    .I1(n334_7),
    .I2(n552_3) 
);
defparam n411_s6.INIT=8'h01;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n260_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_8),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_27),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_10),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s8 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_5) 
);
defparam ff_main_timer_13_s8.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk_d;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire clk42m;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire n232_4;
wire n232_5;
wire ws2812_led_d;
wire w_bus_vdp_rdata_en;
wire n817_3;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk_ibuf (
    .O(clk_d),
    .I(clk) 
);
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .n232_4(n232_4),
    .n232_5(n232_5),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .n817_3(n817_3),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .n232_4(n232_4),
    .n232_5(n232_5),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp u_v9958 (
    .clk_d(clk_d),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n817_3(n817_3),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
