============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 15 2019  06:15:50 pm
  Module:                 DPA1
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            Leakage  
 Gate  Instances   Area   Power (nW)     Library    
----------------------------------------------------
BUFX6        128  393.984     42.971    fast_vdd1v0 
----------------------------------------------------
total        128  393.984     42.971                


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
inverter             129   0.000    0.0      4.348     4.9 
buffer               128 393.984  100.0     42.971    48.8 
logic               1087   0.000    0.0     40.723    46.3 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total               1344 393.984  100.0     88.042   100.0 

