// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_matrix_multiply_alt2_HH_
#define _dut_matrix_multiply_alt2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_mac_muladd_4ns_8ns_7ns_11_1.h"
#include "dut_mac_muladd_10ns_8ns_7ns_17_1.h"
#include "dut_mac_muladd_4ns_11ns_10ns_14_1.h"
#include "dut_matrix_multiply_alt2_sum_mult.h"

namespace ap_rtl {

struct dut_matrix_multiply_alt2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<17> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<32> > B_q0;
    sc_out< sc_lv<10> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dut_matrix_multiply_alt2(sc_module_name name);
    SC_HAS_PROCESS(dut_matrix_multiply_alt2);

    ~dut_matrix_multiply_alt2();

    sc_trace_file* mVcdFile;

    dut_matrix_multiply_alt2_sum_mult* sum_mult_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U47;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U48;
    dut_mac_muladd_4ns_8ns_7ns_11_1<1,1,4,8,7,11>* dut_mac_muladd_4ns_8ns_7ns_11_1_U49;
    dut_mac_muladd_10ns_8ns_7ns_17_1<1,1,10,8,7,17>* dut_mac_muladd_10ns_8ns_7ns_17_1_U50;
    dut_mac_muladd_4ns_11ns_10ns_14_1<1,1,4,11,10,14>* dut_mac_muladd_4ns_11ns_10ns_14_1_U51;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_32;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_190_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_389;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_63;
    sc_signal< sc_lv<20> > indvar_flatten_next2_fu_196_p2;
    sc_signal< sc_lv<20> > indvar_flatten_next2_reg_393;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_202_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_398;
    sc_signal< sc_lv<7> > Col_assign_mid2_fu_246_p3;
    sc_signal< sc_lv<7> > Col_assign_mid2_reg_406;
    sc_signal< sc_lv<4> > tmp_40_mid2_fu_254_p3;
    sc_signal< sc_lv<4> > tmp_40_mid2_reg_413;
    sc_signal< sc_lv<1> > tmp_mid2_fu_280_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_420;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_83;
    sc_signal< sc_lv<1> > tmp_mid2_24_fu_299_p3;
    sc_signal< sc_lv<1> > tmp_mid2_24_reg_424;
    sc_signal< sc_lv<10> > tmp_i_i_mid2_v_fu_306_p3;
    sc_signal< sc_lv<10> > tmp_i_i_mid2_v_reg_428;
    sc_signal< sc_lv<14> > grp_fu_381_p3;
    sc_signal< sc_lv<14> > tmp_55_reg_434;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_98;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_108;
    sc_signal< sc_lv<10> > C_addr_reg_454;
    sc_signal< sc_lv<10> > sum_mult_addr_reg_459;
    sc_signal< sc_lv<32> > sum_mult_q0;
    sc_signal< sc_lv<32> > sum_mult_load_reg_469;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_122;
    sc_signal< sc_lv<32> > grp_fu_183_p2;
    sc_signal< sc_lv<32> > mult_reg_474;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_131;
    sc_signal< sc_lv<32> > grp_fu_179_p2;
    sc_signal< sc_lv<32> > tmp_42_reg_479;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_140;
    sc_signal< sc_lv<7> > c_fu_345_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_153;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_356_p3;
    sc_signal< sc_lv<10> > sum_mult_address0;
    sc_signal< sc_logic > sum_mult_ce0;
    sc_signal< sc_logic > sum_mult_we0;
    sc_signal< sc_lv<32> > sum_mult_d0;
    sc_signal< sc_lv<20> > indvar_flatten2_reg_122;
    sc_signal< sc_lv<10> > Col_assign_3_reg_133;
    sc_signal< sc_lv<11> > indvar_flatten_reg_145;
    sc_signal< sc_lv<4> > Row_assign_reg_157;
    sc_signal< sc_lv<7> > Col_assign_reg_168;
    sc_signal< sc_lv<64> > tmp_62_cast_fu_323_p1;
    sc_signal< sc_lv<64> > tmp_64_cast_fu_330_p1;
    sc_signal< sc_lv<64> > tmp_65_cast_fu_340_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_208;
    sc_signal< sc_lv<1> > exitcond_fu_222_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_216_p2;
    sc_signal< sc_lv<4> > Row_assign_mid_fu_208_p3;
    sc_signal< sc_lv<1> > exitcond_mid_fu_228_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_240_p2;
    sc_signal< sc_lv<4> > r_fu_234_p2;
    sc_signal< sc_lv<10> > k_fu_262_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_268_p2;
    sc_signal< sc_lv<1> > tmp2_fu_274_p2;
    sc_signal< sc_lv<1> > tmp_mid1_23_fu_287_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_293_p2;
    sc_signal< sc_lv<17> > grp_fu_372_p3;
    sc_signal< sc_lv<11> > grp_fu_363_p3;
    sc_signal< sc_lv<11> > indvar_flatten_op_fu_350_p2;
    sc_signal< sc_lv<4> > grp_fu_363_p0;
    sc_signal< sc_lv<8> > grp_fu_363_p1;
    sc_signal< sc_lv<7> > grp_fu_363_p2;
    sc_signal< sc_lv<10> > grp_fu_372_p0;
    sc_signal< sc_lv<8> > grp_fu_372_p1;
    sc_signal< sc_lv<7> > grp_fu_372_p2;
    sc_signal< sc_lv<4> > grp_fu_381_p0;
    sc_signal< sc_lv<11> > grp_fu_381_p1;
    sc_signal< sc_lv<10> > grp_fu_381_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_365;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< sc_lv<11> > grp_fu_363_p00;
    sc_signal< sc_lv<11> > grp_fu_363_p20;
    sc_signal< sc_lv<17> > grp_fu_372_p00;
    sc_signal< sc_lv<17> > grp_fu_372_p20;
    sc_signal< sc_lv<14> > grp_fu_381_p00;
    sc_signal< sc_lv<14> > grp_fu_381_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_st1_fsm_0;
    static const sc_lv<15> ap_ST_st2_fsm_1;
    static const sc_lv<15> ap_ST_st3_fsm_2;
    static const sc_lv<15> ap_ST_st4_fsm_3;
    static const sc_lv<15> ap_ST_st5_fsm_4;
    static const sc_lv<15> ap_ST_st6_fsm_5;
    static const sc_lv<15> ap_ST_st7_fsm_6;
    static const sc_lv<15> ap_ST_st8_fsm_7;
    static const sc_lv<15> ap_ST_st9_fsm_8;
    static const sc_lv<15> ap_ST_st10_fsm_9;
    static const sc_lv<15> ap_ST_st11_fsm_10;
    static const sc_lv<15> ap_ST_st12_fsm_11;
    static const sc_lv<15> ap_ST_st13_fsm_12;
    static const sc_lv<15> ap_ST_st14_fsm_13;
    static const sc_lv<15> ap_ST_st15_fsm_14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<20> ap_const_lv20_BF680;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<11> ap_const_lv11_3E8;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_64;
    static const sc_lv<17> ap_const_lv17_64;
    static const sc_lv<14> ap_const_lv14_310;
    static const sc_lv<32> ap_const_lv32_E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_Col_assign_mid2_fu_246_p3();
    void thread_Row_assign_mid_fu_208_p3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_108();
    void thread_ap_sig_122();
    void thread_ap_sig_131();
    void thread_ap_sig_140();
    void thread_ap_sig_153();
    void thread_ap_sig_208();
    void thread_ap_sig_32();
    void thread_ap_sig_365();
    void thread_ap_sig_63();
    void thread_ap_sig_83();
    void thread_ap_sig_98();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_c_fu_345_p2();
    void thread_exitcond_flatten2_fu_190_p2();
    void thread_exitcond_flatten_fu_202_p2();
    void thread_exitcond_fu_222_p2();
    void thread_exitcond_mid_fu_228_p2();
    void thread_grp_fu_363_p0();
    void thread_grp_fu_363_p00();
    void thread_grp_fu_363_p1();
    void thread_grp_fu_363_p2();
    void thread_grp_fu_363_p20();
    void thread_grp_fu_372_p0();
    void thread_grp_fu_372_p00();
    void thread_grp_fu_372_p1();
    void thread_grp_fu_372_p2();
    void thread_grp_fu_372_p20();
    void thread_grp_fu_381_p0();
    void thread_grp_fu_381_p00();
    void thread_grp_fu_381_p1();
    void thread_grp_fu_381_p2();
    void thread_grp_fu_381_p20();
    void thread_indvar_flatten_next2_fu_196_p2();
    void thread_indvar_flatten_next_fu_356_p3();
    void thread_indvar_flatten_op_fu_350_p2();
    void thread_k_fu_262_p2();
    void thread_not_exitcond_flatten_fu_216_p2();
    void thread_r_fu_234_p2();
    void thread_sum_mult_address0();
    void thread_sum_mult_ce0();
    void thread_sum_mult_d0();
    void thread_sum_mult_we0();
    void thread_tmp2_fu_274_p2();
    void thread_tmp_1_fu_293_p2();
    void thread_tmp_40_mid2_fu_254_p3();
    void thread_tmp_53_fu_240_p2();
    void thread_tmp_62_cast_fu_323_p1();
    void thread_tmp_64_cast_fu_330_p1();
    void thread_tmp_65_cast_fu_340_p1();
    void thread_tmp_i_i_mid2_v_fu_306_p3();
    void thread_tmp_mid1_23_fu_287_p2();
    void thread_tmp_mid1_fu_268_p2();
    void thread_tmp_mid2_24_fu_299_p3();
    void thread_tmp_mid2_fu_280_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
