============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     Frank
   Run Date =   Tue Nov 28 15:13:53 2023

   Run on =     DESKTOP-C83U48A
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../rx_top.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 32 trigger nets, 32 data nets.
KIT-1004 : Chipwatcher code = 1001100110111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 1701/38 useful/useless nets, 817/14 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 1366/14 useful/useless nets, 1226/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1350/16 useful/useless nets, 1214/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 421 better
SYN-1014 : Optimize round 2
SYN-1032 : 1035/45 useful/useless nets, 899/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1486/15 useful/useless nets, 1353/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 5254, tnet num: 1486, tinst num: 1352, tnode num: 6500, tedge num: 7439.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 215 (3.63), #lev = 7 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 205 (3.74), #lev = 7 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 584 instances into 205 LUTs, name keeping = 77%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 386 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 WARNING: The kept net U3/neg_sig will be merged to another kept net neg_sig
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (266 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 161 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 812 instances
RUN-0007 : 260 luts, 428 seqs, 64 mslices, 39 lslices, 12 pads, 4 brams, 0 dsps
RUN-1001 : There are total 958 nets
RUN-1001 : 516 nets have 2 pins
RUN-1001 : 377 nets have [3 - 5] pins
RUN-1001 : 37 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     156     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     270     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   5   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 810 instances, 260 luts, 428 seqs, 103 slices, 18 macros(103 instances: 64 mslices 39 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 4003, tnet num: 956, tinst num: 810, tnode num: 5589, tedge num: 6614.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 956 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.092128s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 255502
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 810.
PHY-3001 : End clustering;  0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 160954, overlap = 2.25
PHY-3002 : Step(2): len = 110307, overlap = 6.75
PHY-3002 : Step(3): len = 82928, overlap = 4.5
PHY-3002 : Step(4): len = 70307.2, overlap = 6.75
PHY-3002 : Step(5): len = 61872.5, overlap = 6.75
PHY-3002 : Step(6): len = 52669.2, overlap = 4.5
PHY-3002 : Step(7): len = 45785, overlap = 6.75
PHY-3002 : Step(8): len = 39564.4, overlap = 6.75
PHY-3002 : Step(9): len = 35794.4, overlap = 6.75
PHY-3002 : Step(10): len = 30214.2, overlap = 9
PHY-3002 : Step(11): len = 27782.7, overlap = 6.75
PHY-3002 : Step(12): len = 25423.1, overlap = 10.0625
PHY-3002 : Step(13): len = 24084, overlap = 10
PHY-3002 : Step(14): len = 23650.8, overlap = 9.65625
PHY-3002 : Step(15): len = 20752.1, overlap = 10
PHY-3002 : Step(16): len = 20804.5, overlap = 10.125
PHY-3002 : Step(17): len = 19975.7, overlap = 11.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37729e-05
PHY-3002 : Step(18): len = 20480.3, overlap = 9.5
PHY-3002 : Step(19): len = 20485.3, overlap = 7.25
PHY-3002 : Step(20): len = 20083.9, overlap = 7.375
PHY-3002 : Step(21): len = 19695.2, overlap = 5.5625
PHY-3002 : Step(22): len = 19271.4, overlap = 10.625
PHY-3002 : Step(23): len = 19059.8, overlap = 10.625
PHY-3002 : Step(24): len = 18967.5, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.75459e-05
PHY-3002 : Step(25): len = 19254.6, overlap = 6.1875
PHY-3002 : Step(26): len = 19256.8, overlap = 6.1875
PHY-3002 : Step(27): len = 19261.3, overlap = 6.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.50917e-05
PHY-3002 : Step(28): len = 19067.4, overlap = 6.1875
PHY-3002 : Step(29): len = 19017, overlap = 10.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003903s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 956 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017266s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (181.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 19506.5, overlap = 18.0625
PHY-3002 : Step(31): len = 19725, overlap = 17.5312
PHY-3002 : Step(32): len = 17754.7, overlap = 20.5312
PHY-3002 : Step(33): len = 18255.1, overlap = 21.6562
PHY-3002 : Step(34): len = 18762.9, overlap = 23.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000376273
PHY-3002 : Step(35): len = 17111.4, overlap = 22.1875
PHY-3002 : Step(36): len = 17285.8, overlap = 20.8125
PHY-3002 : Step(37): len = 17358.7, overlap = 20.6875
PHY-3002 : Step(38): len = 16721.9, overlap = 20.5625
PHY-3002 : Step(39): len = 16865.1, overlap = 21
PHY-3002 : Step(40): len = 17199.9, overlap = 19.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000752547
PHY-3002 : Step(41): len = 16357.3, overlap = 18.375
PHY-3002 : Step(42): len = 16388.7, overlap = 18.375
PHY-3002 : Step(43): len = 16621.1, overlap = 17.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 956 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12835e-05
PHY-3002 : Step(44): len = 16922.5, overlap = 39.4688
PHY-3002 : Step(45): len = 16922.5, overlap = 39.4688
PHY-3002 : Step(46): len = 16876.9, overlap = 38.625
PHY-3002 : Step(47): len = 16876.9, overlap = 38.625
PHY-3002 : Step(48): len = 16895.4, overlap = 36.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25671e-05
PHY-3002 : Step(49): len = 18005.7, overlap = 34.8438
PHY-3002 : Step(50): len = 18272.1, overlap = 33.8438
PHY-3002 : Step(51): len = 18308, overlap = 27.4688
PHY-3002 : Step(52): len = 18371, overlap = 26.6875
PHY-3002 : Step(53): len = 18489.1, overlap = 22.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51341e-05
PHY-3002 : Step(54): len = 18461.8, overlap = 21.4375
PHY-3002 : Step(55): len = 18461.8, overlap = 21.4375
PHY-3002 : Step(56): len = 18186.8, overlap = 21.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.02683e-05
PHY-3002 : Step(57): len = 18714, overlap = 19.6875
PHY-3002 : Step(58): len = 18796.8, overlap = 19.625
PHY-3002 : Step(59): len = 18924.5, overlap = 18.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000180537
PHY-3002 : Step(60): len = 18629.9, overlap = 18.4375
PHY-3002 : Step(61): len = 18629.9, overlap = 18.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000348572
PHY-3002 : Step(62): len = 18917.7, overlap = 17.625
PHY-3002 : Step(63): len = 18992.2, overlap = 17.75
PHY-3002 : Step(64): len = 19089.7, overlap = 17.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000697144
PHY-3002 : Step(65): len = 19012.4, overlap = 18.2188
PHY-3002 : Step(66): len = 19011.2, overlap = 18.2812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00133967
PHY-3002 : Step(67): len = 19175.2, overlap = 19.2188
PHY-3002 : Step(68): len = 19256.3, overlap = 19.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00254769
PHY-3002 : Step(69): len = 19288.8, overlap = 14.4062
PHY-3002 : Step(70): len = 19288.8, overlap = 14.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 4003, tnet num: 956, tinst num: 810, tnode num: 5589, tedge num: 6614.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 43.75 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/958.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21616, over cnt = 101(0%), over = 323, worst = 12
PHY-1001 : End global iterations;  0.047603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.00, top5 = 13.69, top10 = 7.55, top15 = 5.04.
PHY-1001 : End incremental global routing;  0.097956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 956 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (178.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.127166s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 161, reserve = 128, peak = 161.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 668/958.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21616, over cnt = 101(0%), over = 323, worst = 12
PHY-1002 : len = 24584, over cnt = 44(0%), over = 64, worst = 9
PHY-1002 : len = 25304, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 25384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 14.95, top10 = 8.46, top15 = 5.64.
OPT-1001 : End congestion update;  0.098305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 956 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.112605s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.6%)

OPT-1001 : Current memory(MB): used = 161, reserve = 129, peak = 161.
OPT-1001 : End physical optimization;  0.332320s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (61.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 260 LUT to BLE ...
SYN-4008 : Packed 260 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 332 remaining SEQ's ...
SYN-4005 : Packed 165 SEQ with LUT/SLICE
SYN-4006 : 23 single LUT's are left
SYN-4006 : 167 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 427/561 primitive instances ...
PHY-3001 : End packing;  0.022710s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.6%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 359 instances
RUN-1001 : 169 mslices, 169 lslices, 12 pads, 4 brams, 0 dsps
RUN-1001 : There are total 863 nets
RUN-1001 : 389 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 357 instances, 338 slices, 18 macros(103 instances: 64 mslices 39 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 20230.2, Over = 23.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3356, tnet num: 861, tinst num: 357, tnode num: 4438, tedge num: 5701.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095378s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45122e-05
PHY-3002 : Step(71): len = 19447.7, overlap = 25.75
PHY-3002 : Step(72): len = 19473.8, overlap = 25.5
PHY-3002 : Step(73): len = 19329.7, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.90244e-05
PHY-3002 : Step(74): len = 19288.6, overlap = 25.75
PHY-3002 : Step(75): len = 19412.4, overlap = 26.25
PHY-3002 : Step(76): len = 19602.7, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.80489e-05
PHY-3002 : Step(77): len = 20101.1, overlap = 23.75
PHY-3002 : Step(78): len = 20292.4, overlap = 23.5
PHY-3002 : Step(79): len = 20608.2, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 27200.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014394s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000290778
PHY-3002 : Step(80): len = 24128.2, overlap = 5
PHY-3002 : Step(81): len = 23475.1, overlap = 8
PHY-3002 : Step(82): len = 22752.4, overlap = 10
PHY-3002 : Step(83): len = 22479.3, overlap = 10.5
PHY-3002 : Step(84): len = 22163.9, overlap = 10.75
PHY-3002 : Step(85): len = 22116.6, overlap = 10.25
PHY-3002 : Step(86): len = 22052.2, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000581556
PHY-3002 : Step(87): len = 22248.9, overlap = 10.75
PHY-3002 : Step(88): len = 22284.6, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00116311
PHY-3002 : Step(89): len = 22379.8, overlap = 10.25
PHY-3002 : Step(90): len = 22458.2, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 25379.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 25697.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3356, tnet num: 861, tinst num: 357, tnode num: 4438, tedge num: 5701.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/863.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30120, over cnt = 94(0%), over = 144, worst = 6
PHY-1002 : len = 30872, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 31368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.083969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 17.85, top10 = 10.43, top15 = 6.99.
PHY-1001 : End incremental global routing;  0.135988s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018079s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (172.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.165873s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.7%)

OPT-1001 : Current memory(MB): used = 162, reserve = 129, peak = 163.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 752/863.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 17.85, top10 = 10.43, top15 = 6.99.
OPT-1001 : End congestion update;  0.058950s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.073681s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.0%)

OPT-1001 : Current memory(MB): used = 162, reserve = 130, peak = 163.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 752/863.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004337s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 17.85, top10 = 10.43, top15 = 6.99.
PHY-1001 : End incremental global routing;  0.055445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 752/863.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 17.85, top10 = 10.43, top15 = 6.99.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.506579s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (55.5%)

RUN-1003 : finish command "place" in  2.678123s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (42.6%)

RUN-1004 : used memory is 148 MB, reserved memory is 115 MB, peak memory is 163 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 359 instances
RUN-1001 : 169 mslices, 169 lslices, 12 pads, 4 brams, 0 dsps
RUN-1001 : There are total 863 nets
RUN-1001 : 389 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3356, tnet num: 861, tinst num: 357, tnode num: 4438, tedge num: 5701.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 169 mslices, 169 lslices, 12 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29664, over cnt = 92(0%), over = 145, worst = 5
PHY-1002 : len = 30488, over cnt = 36(0%), over = 42, worst = 3
PHY-1002 : len = 31056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090769s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.6%)

PHY-1001 : Congestion index: top1 = 26.57, top5 = 17.59, top10 = 10.29, top15 = 6.88.
PHY-1001 : End global routing;  0.142106s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (55.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 186, reserve = 154, peak = 197.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 448, reserve = 420, peak = 448.
PHY-1001 : End build detailed router design. 2.924036s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (92.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.694426s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (92.3%)

PHY-1001 : Current memory(MB): used = 479, reserve = 453, peak = 479.
PHY-1001 : End phase 1; 0.699721s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (93.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Patch 548 net; 0.469021s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.9%)

PHY-1022 : len = 83720, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 480, reserve = 453, peak = 480.
PHY-1001 : End initial routed; 0.714495s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (96.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.120413s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.8%)

PHY-1001 : Current memory(MB): used = 482, reserve = 455, peak = 482.
PHY-1001 : End phase 2; 0.835021s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (95.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 83720, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.004348s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (359.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 83952, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.061843s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 84072, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.020079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 84064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.013017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.135955s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (69.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 19 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.069653s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (157.0%)

PHY-1001 : Current memory(MB): used = 495, reserve = 467, peak = 495.
PHY-1001 : End phase 3; 0.407981s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (88.1%)

PHY-1003 : Routed, final wirelength = 84064
PHY-1001 : Current memory(MB): used = 495, reserve = 467, peak = 495.
PHY-1001 : End export database. 0.007130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.049402s wall, 4.640625s user + 0.062500s system = 4.703125s CPU (93.1%)

RUN-1003 : finish command "route" in  5.345695s wall, 4.843750s user + 0.062500s system = 4.906250s CPU (91.8%)

RUN-1004 : used memory is 434 MB, reserved memory is 405 MB, peak memory is 495 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    4
  #output                   8
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                      434   out of  19600    2.21%
#le                       643
  #lut only               209   out of    643   32.50%
  #reg only               165   out of    643   25.66%
  #lut&reg                269   out of    643   41.84%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of    188    6.38%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                 Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck       143
#2        CLK_500K             GCLK               lslice             cnt2_b[4]_syn_19.q0    96
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di           9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     CLK          INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
  RX_En_Sig       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
  RX_Pin_In       INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
  LED_Out[7]     OUTPUT        F16        LVCMOS33           8            NONE       NONE    
  LED_Out[6]     OUTPUT        E16        LVCMOS33           8            NONE       NONE    
  LED_Out[5]     OUTPUT        E13        LVCMOS33           8            NONE       NONE    
  LED_Out[4]     OUTPUT        C16        LVCMOS33           8            NONE       NONE    
  LED_Out[3]     OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  LED_Out[2]     OUTPUT        B16        LVCMOS33           8            NONE       NONE    
  LED_Out[1]     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
  LED_Out[0]     OUTPUT        B14        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------+
|Instance                            |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------+
|top                                 |rx_top             |643    |375     |103     |434     |4       |0       |
|  U1                                |detect_module      |2      |0       |0       |2       |0       |0       |
|  U2                                |rx_bps_module      |27     |23      |4       |14      |0       |0       |
|  U3                                |rx_control_module  |31     |31      |0       |14      |0       |0       |
|  U4                                |LED_display_module |8      |0       |0       |8       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER     |554    |306     |93      |385     |0       |0       |
|    wrapper_cwc_top                 |cwc_top            |554    |306     |93      |385     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int        |253    |109     |0       |253     |0       |0       |
|        reg_inst                    |register           |250    |106     |0       |250     |0       |0       |
|        tap_inst                    |tap                |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger            |301    |197     |93      |132     |0       |0       |
|        bus_inst                    |bus_top            |100    |68      |32      |48      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det            |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det            |12     |6       |6       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det            |49     |33      |16      |21      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det            |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det            |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det            |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det            |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det            |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det            |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det            |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl           |112    |83      |29      |55      |0       |0       |
+-------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       377   
    #2          2       283   
    #3          3       100   
    #4          4        23   
    #5        5-10       43   
    #6        11-50      16   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.64            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 176 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 533
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 863, pip num: 7007
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 958 valid insts, and 19362 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101011011001100110111010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.190708s wall, 5.093750s user + 0.031250s system = 5.125000s CPU (430.4%)

RUN-1004 : used memory is 442 MB, reserved memory is 416 MB, peak memory is 637 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231128_151353.log"
