# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"main_tb_func_impl.v" \
"../../../../../alu_example.srcs/sources_1/new/alu.v" \
"../../../../../alu_example.srcs/sources_1/new/clk_divider.v" \
"../../../../../alu_example.srcs/sources_1/new/main_for_test.v" \
"../../../../../alu_example.srcs/sim_1/new/main_tb.v" \

# Do not sort compile order
nosort
