{:input (genetic.crossover/dumb-crossover 2133646995 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif") (genetic.mutation/change-constant-value 506777681 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , \\wire3_:missing , wire5_53, wire6_55, \\wire7_:missing , \\wire32_:missing_41_61_56_8_45_37 , wire9_28, wire10_31, wire11_33, wire12_36, wire13_122, wire14_122, wire15_122, wire16_122, wire63_96, \\wire64_:missing , wire65_107, \\wire66_:missing , wire67_116\n, \\wire68_:missing , \\wire69_:missing , wire70_123, \\wire71_:missing_94_104_110_117_108_101 , wire72_97, wire74_109, wire76_118, wire77_122, wire78_121, wire79_122);\n  wire \\:missing_edge ;\n  wire wire105_106;\n  output wire10_31;\n  wire wire10_31;\n  wire \\wire111_:missing ;\n  wire \\wire119_:missing ;\n  output wire11_33;\n  wire wire11_33;\n  wire wire120_121;\n  output wire12_36;\n  wire wire12_36;\n  output wire13_122;\n  wire wire13_122;\n  output wire14_122;\n  wire wire14_122;\n  output wire15_122;\n  wire wire15_122;\n  output wire16_122;\n  wire wire16_122;\n  wire wire17;\n  wire wire18_122;\n  wire wire18_30;\n  wire wire18_32;\n  wire wire19_122;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_122;\n  wire wire20_57;\n  wire \\wire20_:missing ;\n  wire wire21_60;\n  wire wire21_61;\n  wire wire22_34;\n  wire wire23_35;\n  wire wire23_37;\n  wire wire24_39;\n  wire wire25_42;\n  wire wire25_45;\n  wire wire26_122;\n  wire wire26_46;\n  wire wire27_28;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  input \\wire32_:missing_41_61_56_8_45_37 ;\n  wire \\wire32_:missing_41_61_56_8_45_37 ;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire42_43;\n  wire wire47_48;\n  wire wire50_51;\n  wire \\wire54_:missing ;\n  input wire5_53;\n  wire wire5_53;\n  input wire63_96;\n  wire wire63_96;\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  input wire65_107;\n  wire wire65_107;\n  input \\wire66_:missing ;\n  wire \\wire66_:missing ;\n  input wire67_116;\n  wire wire67_116;\n  input \\wire68_:missing ;\n  wire \\wire68_:missing ;\n  input \\wire69_:missing ;\n  wire \\wire69_:missing ;\n  input wire6_55;\n  wire wire6_55;\n  input wire70_123;\n  wire wire70_123;\n  input \\wire71_:missing_94_104_110_117_108_101 ;\n  wire \\wire71_:missing_94_104_110_117_108_101 ;\n  output wire72_97;\n  wire wire72_97;\n  output wire74_109;\n  wire wire74_109;\n  output wire76_118;\n  wire wire76_118;\n  output wire77_122;\n  wire wire77_122;\n  output wire78_121;\n  wire wire78_121;\n  output wire79_122;\n  wire wire79_122;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  wire wire81;\n  wire wire82_94;\n  wire \\wire82_:missing ;\n  wire wire83_122;\n  wire wire83_96;\n  wire \\wire83_:missing ;\n  wire wire84_102;\n  wire wire84_103;\n  wire wire84_109;\n  wire wire84_111;\n  wire wire84_112;\n  wire wire84_118;\n  wire wire84_119;\n  wire wire84_122;\n  wire wire84_27;\n  wire wire84_33;\n  wire wire84_34;\n  wire wire84_44;\n  wire wire84_47;\n  wire wire84_49;\n  wire wire84_50;\n  wire wire84_54;\n  wire wire84_57;\n  wire wire84_60;\n  wire wire84_92;\n  wire wire84_93;\n  wire wire84_97;\n  wire wire84_98;\n  wire wire85_122;\n  wire wire86_98;\n  wire \\wire86_:missing ;\n  wire wire87_101;\n  wire wire87_122;\n  wire wire87_99;\n  wire wire88_105;\n  wire wire88_108;\n  wire wire89_110;\n  wire \\wire89_:missing ;\n  wire wire90_122;\n  wire \\wire90_:missing ;\n  wire wire91_114;\n  wire wire91_116;\n  wire wire91_117;\n  output wire9_28;\n  wire wire9_28;\n  wire \\wire:missing_100 ;\n  wire \\wire:missing_103 ;\n  wire \\wire:missing_104 ;\n  wire \\wire:missing_106 ;\n  wire \\wire:missing_112 ;\n  wire \\wire:missing_113 ;\n  wire \\wire:missing_122 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_59 ;\n  wire \\wire:missing_62 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_95 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire18_30 = 4'h8 >> { wire18_32, wire18_122 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_122, \\wire:missing_edge  };\n  assign \\wire20_:missing  = 4'h8 >> { wire20_122, wire20_57 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire21_61, wire21_60 };\n  assign \\wire82_:missing  = 4'h8 >> { wire82_94, \\wire:missing_edge  };\n  assign \\wire83_:missing  = 4'h8 >> { wire83_122, wire83_96 };\n  assign wire84_34 = 4'h8 >> { wire84_122, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire85_122, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire22_34 };\n  assign \\wire86_:missing  = 4'h8 >> { \\wire:missing_edge , wire86_98 };\n  assign wire87_99 = 4'h8 >> { wire87_101, wire87_122 };\n  assign wire88_105 = 4'h8 >> { wire88_108, \\wire:missing_edge  };\n  assign \\wire89_:missing  = 4'h8 >> { wire89_110, \\wire:missing_edge  };\n  assign \\wire90_:missing  = 4'h8 >> { wire90_122, \\wire:missing_edge  };\n  assign wire91_114 = 4'h8 >> { wire91_117, wire91_116 };\n  assign wire23_35 = 4'h8 >> { wire23_37, \\wire:missing_edge  };\n  assign wire24_39 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire25_42 = 4'h8 >> { wire25_45, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_122, wire26_46 };\n  assign wire17 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire81 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire70_123;\n  assign \\wire:missing_122  = \\wire:missing_edge ;\n  assign wire78_121 = wire120_121;\n  assign wire120_121 = \\wire:missing_edge ;\n  assign \\wire119_:missing  = wire84_119;\n  assign wire76_118 = wire84_118;\n  assign wire91_117 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire91_116 = wire67_116;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire91_114;\n  assign \\wire:missing_113  = \\wire:missing_edge ;\n  assign \\wire:missing_112  = wire84_112;\n  assign \\wire111_:missing  = wire84_111;\n  assign wire89_110 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire74_109 = wire84_109;\n  assign wire88_108 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign \\wire:missing_edge  = wire65_107;\n  assign \\wire:missing_106  = wire105_106;\n  assign wire105_106 = wire88_105;\n  assign \\wire:missing_104  = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign \\wire:missing_103  = wire84_103;\n  assign \\wire:missing_edge  = wire84_102;\n  assign wire87_101 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign \\wire:missing_100  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire87_99;\n  assign wire86_98 = wire84_98;\n  assign wire72_97 = wire84_97;\n  assign wire83_96 = wire63_96;\n  assign \\wire:missing_95  = \\wire:missing_edge ;\n  assign wire82_94 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign \\wire:missing_edge  = wire84_93;\n  assign \\wire:missing_92  = wire84_92;\n  assign \\wire:missing_62  = \\wire:missing_edge ;\n  assign wire21_61 = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign wire21_60 = wire84_60;\n  assign \\wire:missing_59  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire20_57 = wire84_57;\n  assign \\wire:missing_56  = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign \\wire:missing_55  = wire6_55;\n  assign \\wire54_:missing  = wire84_54;\n  assign \\wire:missing_edge  = wire5_53;\n  assign \\wire:missing_52  = \\wire:missing_edge ;\n  assign \\wire:missing_51  = wire50_51;\n  assign wire50_51 = wire84_50;\n  assign \\wire:missing_49  = wire84_49;\n  assign \\wire:missing_edge  = wire47_48;\n  assign wire47_48 = wire84_47;\n  assign wire26_46 = \\wire:missing_edge ;\n  assign wire25_45 = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign \\wire:missing_edge  = wire84_44;\n  assign \\wire:missing_43  = wire42_43;\n  assign wire42_43 = wire25_42;\n  assign \\wire:missing_edge  = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire24_39;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign wire23_37 = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign wire12_36 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_35;\n  assign wire22_34 = wire84_34;\n  assign wire11_33 = wire84_33;\n  assign wire18_32 = \\wire32_:missing_41_61_56_8_45_37 ;\n  assign wire10_31 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire18_30;\n  assign \\wire:missing_29  = \\wire:missing_edge ;\n  assign wire9_28 = wire27_28;\n  assign wire27_28 = wire84_27;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/14623A76.v:3.1-249.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , \\wire3_:missing , wire5_53, wire6_55, \\wire7_:missing , \\wire32_:missing_41_61_56_8_45_37 , wire9_28, wire10_31, wire11_33, wire12_36, wire13_122, wire14_122, wire15_122, wire16_122, wire63_96, \\wire64_:missing , wire65_107, \\wire66_:missing , wire67_116\n, \\wire68_:missing , \\wire69_:missing , wire70_123, \\wire71_:missing_94_104_110_117_108_101 , wire72_97, wire74_109, wire76_118, wire77_122, wire78_121, wire79_122);\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:7.10-7.19\" *)\n  output wire10_31;\n  wire wire10_31;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:11.10-11.19\" *)\n  output wire11_33;\n  wire wire11_33;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:13.8-13.19\" *)\n  wire wire120_121;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:14.10-14.19\" *)\n  output wire12_36;\n  wire wire12_36;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:16.10-16.20\" *)\n  output wire13_122;\n  wire wire13_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:18.10-18.20\" *)\n  output wire14_122;\n  wire wire14_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:20.10-20.20\" *)\n  output wire15_122;\n  wire wire15_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:22.10-22.20\" *)\n  output wire16_122;\n  wire wire16_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:24.8-24.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:26.8-26.17\" *)\n  wire wire18_30;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:27.8-27.17\" *)\n  wire wire18_32;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:29.9-29.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:35.8-35.17\" *)\n  wire wire21_61;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:37.8-37.17\" *)\n  wire wire23_35;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:38.8-38.17\" *)\n  wire wire23_37;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:39.8-39.17\" *)\n  wire wire24_39;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:40.8-40.17\" *)\n  wire wire25_42;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:41.8-41.17\" *)\n  wire wire25_45;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:43.8-43.17\" *)\n  wire wire26_46;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:44.8-44.17\" *)\n  wire wire27_28;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:45.9-45.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:47.9-47.42\" *)\n  input \\wire32_:missing_41_61_56_8_45_37 ;\n  wire \\wire32_:missing_41_61_56_8_45_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:49.9-49.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:51.8-51.17\" *)\n  wire wire42_43;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:52.8-52.17\" *)\n  wire wire47_48;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:55.9-55.17\" *)\n  input wire5_53;\n  wire wire5_53;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:57.9-57.18\" *)\n  input wire63_96;\n  wire wire63_96;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:59.9-59.25\" *)\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:61.9-61.19\" *)\n  input wire65_107;\n  wire wire65_107;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:63.9-63.25\" *)\n  input \\wire66_:missing ;\n  wire \\wire66_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:65.9-65.19\" *)\n  input wire67_116;\n  wire wire67_116;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:67.9-67.25\" *)\n  input \\wire68_:missing ;\n  wire \\wire68_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:69.9-69.25\" *)\n  input \\wire69_:missing ;\n  wire \\wire69_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:71.9-71.17\" *)\n  input wire6_55;\n  wire wire6_55;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:73.9-73.19\" *)\n  input wire70_123;\n  wire wire70_123;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:75.9-75.48\" *)\n  input \\wire71_:missing_94_104_110_117_108_101 ;\n  wire \\wire71_:missing_94_104_110_117_108_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:77.10-77.19\" *)\n  output wire72_97;\n  wire wire72_97;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:79.10-79.20\" *)\n  output wire74_109;\n  wire wire74_109;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:81.10-81.20\" *)\n  output wire76_118;\n  wire wire76_118;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:83.10-83.20\" *)\n  output wire77_122;\n  wire wire77_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:85.10-85.20\" *)\n  output wire78_121;\n  wire wire78_121;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:87.10-87.20\" *)\n  output wire79_122;\n  wire wire79_122;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:89.9-89.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:91.8-91.14\" *)\n  wire wire81;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:92.8-92.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire82_94;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:95.8-95.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire83_96;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:97.8-97.18\" *)\n  wire wire84_102;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:99.8-99.18\" *)\n  wire wire84_109;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:102.8-102.18\" *)\n  wire wire84_118;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:105.8-105.17\" *)\n  wire wire84_27;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:106.8-106.17\" *)\n  wire wire84_33;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:108.8-108.17\" *)\n  wire wire84_44;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:109.8-109.17\" *)\n  wire wire84_47;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:116.8-116.17\" *)\n  wire wire84_93;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:117.8-117.17\" *)\n  wire wire84_97;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:122.8-122.18\" *)\n  (* unused_bits = \"0\" *)\n  wire wire87_101;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:124.8-124.17\" *)\n  wire wire87_99;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:126.8-126.18\" *)\n  (* unused_bits = \"0\" *)\n  wire wire88_108;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:127.8-127.18\" *)\n  (* unused_bits = \"0\" *)\n  wire wire89_110;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:131.8-131.18\" *)\n  wire wire91_114;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:132.8-132.18\" *)\n  (* unused_bits = \"0\" *)\n  wire wire91_116;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:133.8-133.18\" *)\n  (* unused_bits = \"0\" *)\n  wire wire91_117;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:134.10-134.18\" *)\n  output wire9_28;\n  wire wire9_28;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:136.8-136.25\" *)\n  wire \\wire:missing_100 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:138.8-138.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_104 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:141.8-141.25\" *)\n  wire \\wire:missing_113 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:142.8-142.25\" *)\n  wire \\wire:missing_122 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:143.8-143.24\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:144.8-144.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:145.8-145.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:146.8-146.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:149.8-149.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:150.8-150.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:151.8-151.24\" *)\n  wire \\wire:missing_56 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:152.8-152.24\" *)\n  wire \\wire:missing_59 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:153.8-153.24\" *)\n  wire \\wire:missing_62 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:155.8-155.24\" *)\n  wire \\wire:missing_95 ;\n  (* src = \"/tmp/fuzzmount745B5940/14623A76.v:156.9-156.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_31 = 1'h0;\n  assign wire11_33 = 1'hx;\n  assign wire120_121 = 1'h0;\n  assign wire12_36 = 1'h0;\n  assign wire13_122 = 1'hx;\n  assign wire14_122 = 1'hx;\n  assign wire15_122 = 1'hx;\n  assign wire16_122 = 1'hx;\n  assign wire17 = 1'h0;\n  assign wire18_30 = 1'h0;\n  assign wire18_32 = 1'h0;\n  assign wire21_61 = 1'h0;\n  assign wire23_35 = 1'h0;\n  assign wire23_37 = 1'h0;\n  assign wire24_39 = 1'h0;\n  assign wire25_42 = 1'h0;\n  assign wire25_45 = 1'h0;\n  assign wire26_46 = 1'h0;\n  assign wire27_28 = 1'hx;\n  assign \\wire32_:missing_41_61_56_8_45_37  = 1'h0;\n  assign wire42_43 = 1'h0;\n  assign wire47_48 = 1'h0;\n  assign wire5_53 = 1'h0;\n  assign wire65_107 = 1'h0;\n  assign wire70_123 = 1'h0;\n  assign wire72_97 = 1'hx;\n  assign wire74_109 = 1'hx;\n  assign wire76_118 = 1'hx;\n  assign wire77_122 = 1'hx;\n  assign wire78_121 = 1'h0;\n  assign wire79_122 = 1'hx;\n  assign wire81 = 1'h1;\n  assign wire82_94 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire83_96 = wire63_96;\n  assign wire84_102 = 1'h0;\n  assign wire84_109 = 1'hx;\n  assign wire84_118 = 1'hx;\n  assign wire84_27 = 1'hx;\n  assign wire84_33 = 1'hx;\n  assign wire84_44 = 1'h0;\n  assign wire84_47 = 1'h0;\n  assign wire84_93 = 1'h0;\n  assign wire84_97 = 1'hx;\n  assign wire87_101 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire87_99 = 1'h0;\n  assign wire88_108 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire89_110 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire91_114 = 1'h0;\n  assign wire91_116 = wire67_116;\n  assign wire91_117 = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign wire9_28 = 1'hx;\n  assign \\wire:missing_100  = 1'h0;\n  assign \\wire:missing_104  = \\wire71_:missing_94_104_110_117_108_101 ;\n  assign \\wire:missing_113  = 1'h0;\n  assign \\wire:missing_122  = 1'h0;\n  assign \\wire:missing_29  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_52  = 1'h0;\n  assign \\wire:missing_55  = wire6_55;\n  assign \\wire:missing_56  = 1'h0;\n  assign \\wire:missing_59  = 1'h0;\n  assign \\wire:missing_62  = 1'h0;\n  assign \\wire:missing_95  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:42:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for/src/top.v'.\nSBY 23:42:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] Copy '/tmp/fuzzmount745B5940/14623A76.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for/src/14623A76.v'.\nSBY 23:42:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] Copy '/tmp/fuzzmount745B5940/14623A76.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for/src/14623A76.post.v'.\nSBY 23:42:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: abc pdr\nSBY 23:42:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: /tmp/fuzzmount745B5940/top.v:54: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:176$132_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:176$132.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:172$128_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:172$128.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:168$124_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:168$124.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:166$122_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:166$122.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:165$121_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:165$121.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:161$117_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:161$117.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:159$115_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:159$115.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/14623A76.v:158$114_Y [0] between cell $shr$/tmp/fuzzmount745B5940/14623A76.v:158$114.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire9_28 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire79_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire77_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire76_118 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire74_109 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire72_97 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire16_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire15_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire14_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire13_122 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire presynth.\\wire11_33 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:42:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:42:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] base: finished (returncode=0)\nSBY 23:42:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire9_28 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire79_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire77_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire76_118 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire74_109 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire72_97 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire16_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire15_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire14_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire13_122 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire presynth.\\wire11_33 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:42:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] aig: finished (returncode=0)\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: Warning: The network has no constraints.\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: finished (returncode=0)\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] engine_0: Status returned by engine: FAIL\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for'.\nSBY 23:42:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpifx36for] DONE (FAIL, rc=2)\n", :err ""}}}