<stg><name>unoptimized_conv_3_3</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i3.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %tlast_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i3.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i3.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i16* %hw_input_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i3.preheader:3  %hw_input_global_wrap = alloca [4096 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i3.preheader:4  br label %hw_input_global_wrapper_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit:0  %hw_input_global_wrap_1 = phi i7 [ 0, %arrayctor.loop.i.i.i.i3.preheader ], [ %c3, %hw_input_global_wrapper_stencil_cache.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit:1  %icmp_ln391 = icmp eq i7 %hw_input_global_wrap_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit:3  %c3 = add i7 %hw_input_global_wrap_1, 1

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit:4  br i1 %icmp_ln391, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader2.preheader:0  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %hw_input_global_wrap_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="13">
<![CDATA[
.preheader2.preheader:1  %zext_ln392 = zext i13 %tmp_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln392"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %hw_input_global_wrap_2 = phi i7 [ %c5, %"extract<0, 15>.exit" ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1  %icmp_ln392 = icmp eq i7 %hw_input_global_wrap_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3  %c5 = add i7 %hw_input_global_wrap_2, 1

]]></Node>
<StgValue><ssdm name="c5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln392, label %hw_input_global_wrapper_stencil_cache.exit.loopexit, label %"extract<0, 15>.exit"

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit:0  %tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %hw_input_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="7">
<![CDATA[
extract<0, 15>.exit:1  %zext_ln321 = zext i7 %hw_input_global_wrap_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
extract<0, 15>.exit:2  %add_ln321 = add i14 %zext_ln392, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="14">
<![CDATA[
extract<0, 15>.exit:3  %zext_ln321_1 = zext i14 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit:4  %hw_input_global_wrap_3 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
extract<0, 15>.exit:5  store i16 %tmp_val_V, i16* %hw_input_global_wrap_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit:6  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
hw_input_global_wrapper_stencil_cache.exit.loopexit:0  br label %hw_input_global_wrapper_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0  %hw_output_s0_y_v33_a = phi i6 [ %c3_1, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_y_v33_a"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:1  %icmp_ln394 = icmp eq i6 %hw_output_s0_y_v33_a, -2

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62, i64 62, i64 62)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3  %c3_1 = add i6 %hw_output_s0_y_v33_a, 1

]]></Node>
<StgValue><ssdm name="c3_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln394, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %add_ln142 = add i6 %hw_output_s0_y_v33_a, 2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln406"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %hw_output_s0_x_v32_a = phi i6 [ %c5_1, %.preheader20 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_x_v32_a"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln395 = icmp eq i6 %hw_output_s0_x_v32_a, -2

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62, i64 62, i64 62)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %c5_1 = add i6 %hw_output_s0_x_v32_a, 1

]]></Node>
<StgValue><ssdm name="c5_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln395, label %.preheader1.loopexit, label %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:0  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %hw_output_s0_y_v33_a, i6 %hw_output_s0_x_v32_a)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:1  %zext_ln201 = zext i12 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:2  %hw_input_global_wrap_4 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_4"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:9  %hw_input_global_wrap_7 = load i16* %hw_input_global_wrap_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_7"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:9  %hw_input_global_wrap_7 = load i16* %hw_input_global_wrap_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_7"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:10  %tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %hw_output_s0_y_v33_a, i6 %c5_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:11  %zext_ln201_3 = zext i12 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:12  %hw_input_global_wrap_8 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_3

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_8"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:19  %hw_input_global_wrap_11 = load i16* %hw_input_global_wrap_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_11"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader20:20  %add_ln187 = add i6 2, %hw_output_s0_x_v32_a

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:21  %tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %hw_output_s0_y_v33_a, i6 %add_ln187)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:22  %zext_ln201_6 = zext i12 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_6"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:23  %hw_input_global_wrap_12 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_6

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_12"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:30  %hw_input_global_wrap_15 = load i16* %hw_input_global_wrap_12, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:3  %tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %c3_1, i6 %hw_output_s0_x_v32_a)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:4  %zext_ln201_1 = zext i12 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:5  %hw_input_global_wrap_5 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_5"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:13  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %c3_1, i6 %c5_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:14  %zext_ln201_4 = zext i12 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_4"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:15  %hw_input_global_wrap_9 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_9"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:19  %hw_input_global_wrap_11 = load i16* %hw_input_global_wrap_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_11"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:30  %hw_input_global_wrap_15 = load i16* %hw_input_global_wrap_12, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_15"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:31  %hw_input_global_wrap_16 = load i16* %hw_input_global_wrap_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_16"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:32  %hw_input_global_wrap_17 = load i16* %hw_input_global_wrap_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_17"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16">
<![CDATA[
.preheader20:49  %empty_11 = trunc i16 %hw_input_global_wrap_11 to i14

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:6  %tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln142, i6 %hw_output_s0_x_v32_a)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:7  %zext_ln201_2 = zext i12 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_2"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:8  %hw_input_global_wrap_6 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_6"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:24  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %c3_1, i6 %add_ln187)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:25  %zext_ln201_7 = zext i12 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_7"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:26  %hw_input_global_wrap_13 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_7

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_13"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:31  %hw_input_global_wrap_16 = load i16* %hw_input_global_wrap_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_16"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:32  %hw_input_global_wrap_17 = load i16* %hw_input_global_wrap_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_17"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:33  %hw_input_global_wrap_18 = load i16* %hw_input_global_wrap_13, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_18"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:34  %hw_input_global_wrap_19 = load i16* %hw_input_global_wrap_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_19"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:41  %shl_ln40 = shl i16 %hw_input_global_wrap_16, 3

]]></Node>
<StgValue><ssdm name="shl_ln40"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:42  %p_267 = sub i16 %shl_ln40, %hw_input_global_wrap_16

]]></Node>
<StgValue><ssdm name="p_267"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:43  %p_269 = mul i16 19, %hw_input_global_wrap_17

]]></Node>
<StgValue><ssdm name="p_269"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:56  %add_ln58_4 = add i16 %p_267, %p_269

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:16  %tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln142, i6 %c5_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:17  %zext_ln201_5 = zext i12 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_5"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:18  %hw_input_global_wrap_10 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_5

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_10"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:27  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln142, i6 %add_ln187)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
.preheader20:28  %zext_ln201_8 = zext i12 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_8"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20:29  %hw_input_global_wrap_14 = getelementptr [4096 x i16]* %hw_input_global_wrap, i64 0, i64 %zext_ln201_8

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_14"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:33  %hw_input_global_wrap_18 = load i16* %hw_input_global_wrap_13, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_18"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:34  %hw_input_global_wrap_19 = load i16* %hw_input_global_wrap_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_19"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:35  %hw_input_global_wrap_20 = load i16* %hw_input_global_wrap_14, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_20"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:36  %hw_input_global_wrap_21 = load i16* %hw_input_global_wrap_10, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_21"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:37  %shl_ln34 = shl i16 %hw_input_global_wrap_7, 4

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:38  %shl_ln38 = shl i16 %hw_input_global_wrap_15, 3

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:39  %shl_ln38_1 = shl i16 %hw_input_global_wrap_15, 1

]]></Node>
<StgValue><ssdm name="shl_ln38_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:40  %p_265 = sub i16 %shl_ln38, %shl_ln38_1

]]></Node>
<StgValue><ssdm name="p_265"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:44  %shl_ln45 = shl i16 %hw_input_global_wrap_19, 2

]]></Node>
<StgValue><ssdm name="shl_ln45"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16">
<![CDATA[
.preheader20:48  %empty_10 = trunc i16 %hw_input_global_wrap_18 to i14

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader20:50  %tmp_i231 = add i14 %empty_10, %empty_11

]]></Node>
<StgValue><ssdm name="tmp_i231"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:52  %add_ln58 = add i16 %hw_input_global_wrap_19, %hw_input_global_wrap_7

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:53  %add_ln58_1 = add i16 %shl_ln34, %p_265

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:54  %add_ln58_2 = add i16 %add_ln58_1, %shl_ln45

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:35  %hw_input_global_wrap_20 = load i16* %hw_input_global_wrap_14, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_20"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="12">
<![CDATA[
.preheader20:36  %hw_input_global_wrap_21 = load i16* %hw_input_global_wrap_10, align 2

]]></Node>
<StgValue><ssdm name="hw_input_global_wrap_21"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:45  %shl_ln47 = shl i16 %hw_input_global_wrap_20, 4

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:46  %p_274 = sub i16 %shl_ln47, %hw_input_global_wrap_20

]]></Node>
<StgValue><ssdm name="p_274"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:47  %p_276 = mul i16 21, %hw_input_global_wrap_21

]]></Node>
<StgValue><ssdm name="p_276"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:57  %add_ln58_5 = add i16 %p_274, %p_276

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader20:51  %tmp1_i = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_i231, i2 0)

]]></Node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:55  %add_ln58_3 = add i16 %add_ln58_2, %add_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:58  %add_ln58_6 = add i16 %add_ln58_5, %tmp1_i

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:59  %add_ln58_7 = add i16 %add_ln58_6, %add_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:60  %p_285 = add i16 %add_ln58_7, %add_ln58_3

]]></Node>
<StgValue><ssdm name="p_285"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader20:61  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %p_285)

]]></Node>
<StgValue><ssdm name="write_ln377"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader20:62  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %tlast_values_V_val_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln377"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader20:63  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
