;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 12, #10
	JMP 12, #10
	JMP @12, #200
	SUB 12, @10
	MOV 215, 31
	MOV 215, 31
	JMP 12, #10
	JMP 12, #10
	SUB #12, @200
	JMP 12, #10
	SUB #0, -75
	JMP 12, #10
	JMP 12, #10
	JMN @12, #200
	JMP 12, #10
	SUB @121, 106
	JMP 12, #10
	MOV -0, 7
	MOV #12, @200
	ADD <300, 90
	JMN @12, #200
	JMP 12, #10
	SUB #12, @200
	SUB 12, @10
	JMP 12, #10
	SUB 12, @10
	DJN -1, @-20
	JMP 12, #10
	MOV -7, <-20
	SUB #12, @200
	SUB #12, @200
	JMN @312, #507
	JMP 0, -75
	SUB #512, @280
	SUB 12, @10
	JMP 12, #10
	SUB #512, @280
	JMP @300, 90
	JMN -1, @-20
	MOV -1, <-20
	CMP -207, <-126
	MOV -1, <-20
	CMP -207, <-126
	SPL 0, <753
	SUB @121, 106
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 213, 70
	ADD 30, 9
	CMP #72, @201
	ADD 213, 70
	ADD 213, 70
	CMP -207, <-120
	SPL 0, <2
	SPL 0, <2
	SUB 20, -190
	SUB #-600, <0
	SUB @-127, 100
	JMN @72, #200
	SUB @-127, 100
	SUB 20, 190
	ADD 30, 9
	SUB #-600, <0
	SUB 12, @19
	ADD 30, 9
	SLT 30, 9
	SUB #-300, <0
	SUB -200, 900
	SUB @121, 103
	SUB @-127, 100
	ADD <-30, 8
	ADD <-30, 8
	JMP -851
	CMP 1, <-1
	SUB -207, <-120
	SPL -200, <-332
	SUB -207, <-120
	ADD #270, <1
	SUB -207, <-120
	SLT 12, @10
	SLT 12, @10
	JMN @72, #200
	ADD #270, <1
	CMP -207, <-120
	ADD <-30, 9
	ADD #270, <1
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
	SUB #-300, <0
	CMP -207, <-120
