Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Nov 27 18:21:23 2018
| Host         : a14p4 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4800 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                 6196        0.047        0.000                      0                 6196        3.000        0.000                       0                  4808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.383        0.000                      0                   80        0.125        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          3.186        0.000                      0                 6096        0.131        0.000                      0                 6096        8.750        0.000                       0                  4749  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.383        0.000                      0                   80        0.125        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        3.188        0.000                      0                 6096        0.131        0.000                      0                 6096        8.750        0.000                       0                  4749  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.383        0.000                      0                   80        0.050        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.985        0.000                      0                   13        0.163        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.985        0.000                      0                   13        0.163        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          3.186        0.000                      0                 6096        0.047        0.000                      0                 6096  
clk_out1_timer    clk_out1_timer_1        5.383        0.000                      0                   80        0.050        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.987        0.000                      0                   13        0.165        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        3.186        0.000                      0                 6096        0.047        0.000                      0                 6096  
clk_out1_timer_1  clk_out2_timer_1        5.987        0.000                      0                   13        0.165        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           5.424        0.000                      0                   15        1.006        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           5.426        0.000                      0                   15        1.008        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         5.424        0.000                      0                   15        1.006        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         5.426        0.000                      0                   15        1.008        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.388    Inst_debounce4/delay2[3]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.078    -0.512    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.378    Inst_debounce4/delay2[2]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.076    -0.514    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.169%)  route 0.072ns (33.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.072    -0.377    Inst_debounce4/delay2[1]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.071    -0.519    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.888%)  route 0.080ns (36.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.080    -0.370    Inst_debounce4/delay2[0]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.075    -0.515    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.574%)  route 0.083ns (28.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.083    -0.369    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092    -0.511    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.048    -0.277 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.107    -0.496    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.100    -0.368    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.098    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.280 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.512    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.171    -0.286    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.059    -0.526    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y37     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y37     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y28     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y28     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 7.109ns (42.400%)  route 9.657ns (57.600%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.994    15.671    my_Master/HCU_Master/I2[31]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.821 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    15.821    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.341ns  (logic 6.959ns (42.586%)  route 9.382ns (57.414%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.641    15.395    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X38Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.721    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 6.959ns (42.658%)  route 9.354ns (57.342%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.691    15.368    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X46Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.724    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.287ns  (logic 6.959ns (42.728%)  route 9.328ns (57.272%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.665    15.341    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.725    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 6.789ns (40.941%)  route 9.793ns (59.059%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.327 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/O[2]
                         net (fo=1, routed)           0.708    11.035    my_Master/HCU_Master/plusOp[22]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.302    11.337 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_19/O
                         net (fo=1, routed)           0.452    11.789    my_Master/HCU_Master/ram_reg_0_15_22_22_i_19_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.913 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_10/O
                         net (fo=1, routed)           0.867    12.780    my_Master/HCU_Master/ram_reg_0_15_22_22_i_10_n_0
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.904 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_5/O
                         net (fo=1, routed)           0.585    13.489    my_Master/HCU_Master/ram_reg_0_15_22_22_i_5_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.613 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_2/O
                         net (fo=4, routed)           0.618    14.231    my_Master/HCU_Master/Tbusst[22]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_1__0/O
                         net (fo=2, routed)           1.130    15.485    my_Master/HCU_Master/I2[22]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.152    15.637 r  my_Master/HCU_Master/q[22]_i_1/O
                         net (fo=1, routed)           0.000    15.637    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][22]
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R2/q_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.531ns  (logic 7.077ns (42.810%)  route 9.454ns (57.190%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.791    15.468    my_Master/HCU_Master/Y[31]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.118    15.586 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.586    my_Master/Stack_Master/R0/D[31]
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 6.826ns (42.110%)  route 9.384ns (57.890%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.716    14.484    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.657    15.264    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X42Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.738    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 6.976ns (42.320%)  route 9.508ns (57.680%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.576    14.343    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__2/O
                         net (fo=2, routed)           0.921    15.389    my_Master/HCU_Master/Y[24]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.539 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    15.539    my_Master/Stack_Master/R0/D[24]
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.420ns  (logic 7.083ns (43.136%)  route 9.337ns (56.864%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.596    15.351    my_Master/HCU_Master/I3[31]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  my_Master/HCU_Master/q[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.475    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[31]
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/R3/clk_out2
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/C
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    18.958    my_Master/Stack_Master/R3/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 6.796ns (41.305%)  route 9.657ns (58.694%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.559 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[2]
                         net (fo=1, routed)           0.908    11.467    my_Master/HCU_Master/plusOp[26]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.302    11.769 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_19/O
                         net (fo=1, routed)           0.444    12.213    my_Master/HCU_Master/ram_reg_0_15_26_26_i_19_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_10/O
                         net (fo=1, routed)           0.684    13.021    my_Master/HCU_Master/ram_reg_0_15_26_26_i_10_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.145 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_5/O
                         net (fo=1, routed)           0.433    13.578    my_Master/HCU_Master/ram_reg_0_15_26_26_i_5_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.702 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_2/O
                         net (fo=4, routed)           0.697    14.399    my_Master/HCU_Master/Tbusst[26]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_1__2/O
                         net (fo=2, routed)           0.861    15.383    my_Master/HCU_Master/Y[26]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124    15.507 r  my_Master/HCU_Master/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    15.507    my_Master/Stack_Master/R0/D[26]
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/C
                         clock pessimism              0.603    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    19.000    my_Master/Stack_Master/R0/q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.554    -0.627    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.078    -0.408    My_arbitre/state[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120    -0.494    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.420    next_state_reg_inv_n_0
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.241    -0.626    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.591    -0.590    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.088    -0.362    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.075    -0.515    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.590    -0.591    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X61Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.103    -0.347    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.302 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.302    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.859    -0.831    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121    -0.457    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.562    -0.619    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X55Y35         FDSE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.308    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r[31]
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.857    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/CLK
                         clock pessimism              0.274    -0.582    
    SLICE_X56Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.465    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.551    -0.630    my_Master/HCU_Master/clk_out2
    SLICE_X40Y26         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  my_Master/HCU_Master/wr_data_reg[3]/Q
                         net (fo=64, routed)          0.341    -0.149    my_Master/HCU_Master/wr_dh[3]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  my_Master/HCU_Master/RAM64bit[7]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.104    my_Master/Inst_mem_Master/multi_bank[19].bank/W48_reg_rep__11_12
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    my_Master/Inst_mem_Master/multi_bank[19].bank/clk_out2
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.092    -0.272    my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.592    -0.589    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X63Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.322    my_Master/Mrdm.Inst_IP_Rdm/inst_random/random_num[16]
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.860    -0.830    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059    -0.496    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y9      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y9      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.437    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.437    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.437    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.437    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.437    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.959    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.435    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.554    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.554    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.388    Inst_debounce4/delay2[3]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.078    -0.512    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.378    Inst_debounce4/delay2[2]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.076    -0.514    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.169%)  route 0.072ns (33.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.072    -0.377    Inst_debounce4/delay2[1]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.071    -0.519    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.888%)  route 0.080ns (36.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.080    -0.370    Inst_debounce4/delay2[0]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.075    -0.515    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.574%)  route 0.083ns (28.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.083    -0.369    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092    -0.511    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.048    -0.277 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.107    -0.496    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.100    -0.368    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.098    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.280 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.512    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.171    -0.286    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.059    -0.526    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y37     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y37     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y28     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y28     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34     Inst_debounce4/delay3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     My_E190/cpt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 7.109ns (42.400%)  route 9.657ns (57.600%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.994    15.671    my_Master/HCU_Master/I2[31]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.821 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    15.821    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.075    19.009    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.341ns  (logic 6.959ns (42.586%)  route 9.382ns (57.414%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.641    15.395    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.082    18.931    
    SLICE_X38Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.723    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 6.959ns (42.658%)  route 9.354ns (57.342%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.691    15.368    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X46Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.726    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.287ns  (logic 6.959ns (42.728%)  route 9.328ns (57.272%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.665    15.341    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.082    18.935    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.727    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 6.789ns (40.941%)  route 9.793ns (59.059%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.327 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/O[2]
                         net (fo=1, routed)           0.708    11.035    my_Master/HCU_Master/plusOp[22]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.302    11.337 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_19/O
                         net (fo=1, routed)           0.452    11.789    my_Master/HCU_Master/ram_reg_0_15_22_22_i_19_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.913 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_10/O
                         net (fo=1, routed)           0.867    12.780    my_Master/HCU_Master/ram_reg_0_15_22_22_i_10_n_0
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.904 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_5/O
                         net (fo=1, routed)           0.585    13.489    my_Master/HCU_Master/ram_reg_0_15_22_22_i_5_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.613 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_2/O
                         net (fo=4, routed)           0.618    14.231    my_Master/HCU_Master/Tbusst[22]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_1__0/O
                         net (fo=2, routed)           1.130    15.485    my_Master/HCU_Master/I2[22]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.152    15.637 r  my_Master/HCU_Master/q[22]_i_1/O
                         net (fo=1, routed)           0.000    15.637    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][22]
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.082    18.948    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.075    19.023    my_Master/Stack_Master/R2/q_reg[22]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.531ns  (logic 7.077ns (42.810%)  route 9.454ns (57.190%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.791    15.468    my_Master/HCU_Master/Y[31]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.118    15.586 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.586    my_Master/Stack_Master/R0/D[31]
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.075    19.009    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 6.826ns (42.110%)  route 9.384ns (57.890%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.716    14.484    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.657    15.264    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.082    18.948    
    SLICE_X42Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.740    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 6.976ns (42.320%)  route 9.508ns (57.680%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.576    14.343    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__2/O
                         net (fo=2, routed)           0.921    15.389    my_Master/HCU_Master/Y[24]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.539 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    15.539    my_Master/Stack_Master/R0/D[24]
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.082    18.948    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.075    19.023    my_Master/Stack_Master/R0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.420ns  (logic 7.083ns (43.136%)  route 9.337ns (56.864%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.596    15.351    my_Master/HCU_Master/I3[31]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  my_Master/HCU_Master/q[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.475    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[31]
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/R3/clk_out2
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/C
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.082    18.931    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    18.960    my_Master/Stack_Master/R3/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 6.796ns (41.305%)  route 9.657ns (58.694%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.559 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[2]
                         net (fo=1, routed)           0.908    11.467    my_Master/HCU_Master/plusOp[26]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.302    11.769 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_19/O
                         net (fo=1, routed)           0.444    12.213    my_Master/HCU_Master/ram_reg_0_15_26_26_i_19_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_10/O
                         net (fo=1, routed)           0.684    13.021    my_Master/HCU_Master/ram_reg_0_15_26_26_i_10_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.145 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_5/O
                         net (fo=1, routed)           0.433    13.578    my_Master/HCU_Master/ram_reg_0_15_26_26_i_5_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.702 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_2/O
                         net (fo=4, routed)           0.697    14.399    my_Master/HCU_Master/Tbusst[26]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_1__2/O
                         net (fo=2, routed)           0.861    15.383    my_Master/HCU_Master/Y[26]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124    15.507 r  my_Master/HCU_Master/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    15.507    my_Master/Stack_Master/R0/D[26]
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/C
                         clock pessimism              0.603    19.054    
                         clock uncertainty           -0.082    18.973    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    19.002    my_Master/Stack_Master/R0/q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  3.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.554    -0.627    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.078    -0.408    My_arbitre/state[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120    -0.494    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.420    next_state_reg_inv_n_0
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.241    -0.626    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.401    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.591    -0.590    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.088    -0.362    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.075    -0.515    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.590    -0.591    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X61Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.103    -0.347    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.302 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.302    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.859    -0.831    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121    -0.457    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.562    -0.619    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X55Y35         FDSE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.308    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r[31]
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.857    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/CLK
                         clock pessimism              0.274    -0.582    
    SLICE_X56Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.465    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.551    -0.630    my_Master/HCU_Master/clk_out2
    SLICE_X40Y26         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  my_Master/HCU_Master/wr_data_reg[3]/Q
                         net (fo=64, routed)          0.341    -0.149    my_Master/HCU_Master/wr_dh[3]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  my_Master/HCU_Master/RAM64bit[7]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.104    my_Master/Inst_mem_Master/multi_bank[19].bank/W48_reg_rep__11_12
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    my_Master/Inst_mem_Master/multi_bank[19].bank/clk_out2
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.092    -0.272    my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.592    -0.589    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X63Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.322    my_Master/Mrdm.Inst_IP_Rdm/inst_random/random_num[16]
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.860    -0.830    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059    -0.496    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y9      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y9      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y10     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y8      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y49     my_Master/Stack_Master/ram3/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y48     my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y42     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     my_Master/Stack_Master/ram1/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y24     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.388    Inst_debounce4/delay2[3]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.078    -0.438    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.378    Inst_debounce4/delay2[2]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.076    -0.440    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.169%)  route 0.072ns (33.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.072    -0.377    Inst_debounce4/delay2[1]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.071    -0.445    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.888%)  route 0.080ns (36.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.080    -0.370    Inst_debounce4/delay2[0]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.075    -0.441    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.574%)  route 0.083ns (28.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.083    -0.369    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092    -0.437    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.048    -0.277 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.107    -0.422    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.100    -0.368    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.098    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.280 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.438    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.171    -0.286    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.059    -0.452    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.897ns (27.204%)  route 2.400ns (72.796%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.265    12.285    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.409 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.409    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032    18.669    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 9.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     9.119    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.456     9.575 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           2.772    12.348    Inst_debounce4/delay2[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.124    12.472 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    12.472    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.514    18.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.917    
                         clock uncertainty           -0.204    18.714    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    18.745    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.147ns  (logic 0.897ns (28.500%)  route 2.250ns (71.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.115    12.135    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.077    18.714    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.948ns  (logic 0.773ns (26.223%)  route 2.175ns (73.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.039    12.059    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.512    18.517    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.016    18.696    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.024%)  route 1.994ns (68.976%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.859    11.879    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.124    12.003 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.003    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.031    18.668    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.887ns  (logic 0.897ns (31.067%)  route 1.990ns (68.933%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.855    11.875    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.999 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.999    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.029    18.666    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  6.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.573     0.140    Inst_debounce4/delay1[0]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.185 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.185    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.072%)  route 0.593ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.593     0.159    Inst_debounce4/delay1[1]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.291ns (37.548%)  route 0.484ns (62.452%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.394     0.133    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.178 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.091    -0.018    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.500%)  route 0.485ns (62.500%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.395     0.134    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.179 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.179    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.486%)  route 0.596ns (72.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.596     0.134    Inst_debounce4/delay3[2]
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.098     0.232 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.232    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.091     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.622%)  route 0.640ns (75.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.640     0.206    Inst_debounce4/delay1[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.251 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.251    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.291ns (33.995%)  route 0.565ns (66.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.246ns (29.235%)  route 0.595ns (70.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.505     0.244    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.060    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.291ns (31.768%)  route 0.625ns (68.232%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.535     0.274    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.017    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.291ns (31.916%)  route 0.621ns (68.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.314    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_CE)       -0.039    -0.148    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.432    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.897ns (27.204%)  route 2.400ns (72.796%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.265    12.285    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.409 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.409    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032    18.669    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 9.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     9.119    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.456     9.575 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           2.772    12.348    Inst_debounce4/delay2[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.124    12.472 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    12.472    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.514    18.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.917    
                         clock uncertainty           -0.204    18.714    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    18.745    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.147ns  (logic 0.897ns (28.500%)  route 2.250ns (71.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.115    12.135    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.077    18.714    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.948ns  (logic 0.773ns (26.223%)  route 2.175ns (73.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.039    12.059    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.512    18.517    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.204    18.712    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.016    18.696    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.024%)  route 1.994ns (68.976%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.859    11.879    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.124    12.003 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.003    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.031    18.668    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.887ns  (logic 0.897ns (31.067%)  route 1.990ns (68.933%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.855    11.875    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.999 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.999    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.029    18.666    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  6.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.573     0.140    Inst_debounce4/delay1[0]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.185 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.185    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.072%)  route 0.593ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.593     0.159    Inst_debounce4/delay1[1]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.291ns (37.548%)  route 0.484ns (62.452%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.394     0.133    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.178 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.091    -0.018    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.500%)  route 0.485ns (62.500%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.395     0.134    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.179 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.179    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.486%)  route 0.596ns (72.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.596     0.134    Inst_debounce4/delay3[2]
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.098     0.232 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.232    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.091     0.018    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.622%)  route 0.640ns (75.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.640     0.206    Inst_debounce4/delay1[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.251 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.251    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.204    -0.070    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.291ns (33.995%)  route 0.565ns (66.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.011    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.246ns (29.235%)  route 0.595ns (70.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.505     0.244    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.204    -0.073    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.060    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.291ns (31.768%)  route 0.625ns (68.232%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.535     0.274    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.017    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.291ns (31.916%)  route 0.621ns (68.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.314    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.204    -0.109    
    SLICE_X55Y26         FDRE (Hold_fdre_C_CE)       -0.039    -0.148    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 7.109ns (42.400%)  route 9.657ns (57.600%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.994    15.671    my_Master/HCU_Master/I2[31]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.821 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    15.821    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.341ns  (logic 6.959ns (42.586%)  route 9.382ns (57.414%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.641    15.395    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X38Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.721    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 6.959ns (42.658%)  route 9.354ns (57.342%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.691    15.368    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X46Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.724    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.287ns  (logic 6.959ns (42.728%)  route 9.328ns (57.272%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.665    15.341    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.725    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 6.789ns (40.941%)  route 9.793ns (59.059%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.327 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/O[2]
                         net (fo=1, routed)           0.708    11.035    my_Master/HCU_Master/plusOp[22]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.302    11.337 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_19/O
                         net (fo=1, routed)           0.452    11.789    my_Master/HCU_Master/ram_reg_0_15_22_22_i_19_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.913 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_10/O
                         net (fo=1, routed)           0.867    12.780    my_Master/HCU_Master/ram_reg_0_15_22_22_i_10_n_0
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.904 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_5/O
                         net (fo=1, routed)           0.585    13.489    my_Master/HCU_Master/ram_reg_0_15_22_22_i_5_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.613 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_2/O
                         net (fo=4, routed)           0.618    14.231    my_Master/HCU_Master/Tbusst[22]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_1__0/O
                         net (fo=2, routed)           1.130    15.485    my_Master/HCU_Master/I2[22]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.152    15.637 r  my_Master/HCU_Master/q[22]_i_1/O
                         net (fo=1, routed)           0.000    15.637    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][22]
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R2/q_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.531ns  (logic 7.077ns (42.810%)  route 9.454ns (57.190%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.791    15.468    my_Master/HCU_Master/Y[31]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.118    15.586 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.586    my_Master/Stack_Master/R0/D[31]
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 6.826ns (42.110%)  route 9.384ns (57.890%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.716    14.484    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.657    15.264    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X42Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.738    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 6.976ns (42.320%)  route 9.508ns (57.680%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.576    14.343    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__2/O
                         net (fo=2, routed)           0.921    15.389    my_Master/HCU_Master/Y[24]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.539 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    15.539    my_Master/Stack_Master/R0/D[24]
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.420ns  (logic 7.083ns (43.136%)  route 9.337ns (56.864%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.596    15.351    my_Master/HCU_Master/I3[31]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  my_Master/HCU_Master/q[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.475    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[31]
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/R3/clk_out2
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/C
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    18.958    my_Master/Stack_Master/R3/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 6.796ns (41.305%)  route 9.657ns (58.694%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.559 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[2]
                         net (fo=1, routed)           0.908    11.467    my_Master/HCU_Master/plusOp[26]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.302    11.769 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_19/O
                         net (fo=1, routed)           0.444    12.213    my_Master/HCU_Master/ram_reg_0_15_26_26_i_19_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_10/O
                         net (fo=1, routed)           0.684    13.021    my_Master/HCU_Master/ram_reg_0_15_26_26_i_10_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.145 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_5/O
                         net (fo=1, routed)           0.433    13.578    my_Master/HCU_Master/ram_reg_0_15_26_26_i_5_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.702 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_2/O
                         net (fo=4, routed)           0.697    14.399    my_Master/HCU_Master/Tbusst[26]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_1__2/O
                         net (fo=2, routed)           0.861    15.383    my_Master/HCU_Master/Y[26]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124    15.507 r  my_Master/HCU_Master/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    15.507    my_Master/Stack_Master/R0/D[26]
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/C
                         clock pessimism              0.603    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    19.000    my_Master/Stack_Master/R0/q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.554    -0.627    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.078    -0.408    My_arbitre/state[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.084    -0.531    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120    -0.411    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.420    next_state_reg_inv_n_0
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.084    -0.543    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.075    -0.468    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.591    -0.590    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.088    -0.362    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.075    -0.432    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.590    -0.591    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X61Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.103    -0.347    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.302 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.302    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.859    -0.831    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121    -0.374    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.562    -0.619    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X55Y35         FDSE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.308    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r[31]
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.857    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/CLK
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X56Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.382    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.551    -0.630    my_Master/HCU_Master/clk_out2
    SLICE_X40Y26         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  my_Master/HCU_Master/wr_data_reg[3]/Q
                         net (fo=64, routed)          0.341    -0.149    my_Master/HCU_Master/wr_dh[3]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  my_Master/HCU_Master/RAM64bit[7]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.104    my_Master/Inst_mem_Master/multi_bank[19].bank/W48_reg_rep__11_12
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    my_Master/Inst_mem_Master/multi_bank[19].bank/clk_out2
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.084    -0.281    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.092    -0.189    my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.592    -0.589    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X63Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.322    my_Master/Mrdm.Inst_IP_Rdm/inst_random/random_num[16]
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.860    -0.830    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059    -0.413    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.581     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524     8.436    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.347ns (33.772%)  route 2.642ns (66.228%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.541     3.045    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.450     8.455    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524     8.434    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.347ns (33.700%)  route 2.650ns (66.300%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568    -0.944    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.883     0.358    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.325     0.683 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_6/O
                         net (fo=1, routed)           0.164     0.848    UART_Wrapper/uart_baudClock_inst/count[10]_i_6_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.355     1.203 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_5/O
                         net (fo=1, routed)           0.436     1.639    UART_Wrapper/uart_baudClock_inst/count[10]_i_5_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124     1.763 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.617     2.380    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     2.504 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.550     3.053    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.449     8.454    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.603     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429     8.553    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.388    Inst_debounce4/delay2[3]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.078    -0.438    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.378    Inst_debounce4/delay2[2]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.076    -0.440    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.169%)  route 0.072ns (33.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.072    -0.377    Inst_debounce4/delay2[1]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.071    -0.445    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.888%)  route 0.080ns (36.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.080    -0.370    Inst_debounce4/delay2[0]
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.075    -0.441    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.574%)  route 0.083ns (28.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          0.083    -0.369    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092    -0.437    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.048    -0.277 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.107    -0.422    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.566    -0.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.100    -0.368    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.098    -0.270 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.836    -0.854    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y43          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.127    -0.325    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.280 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.835    -0.855    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X9Y42          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.438    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.171    -0.286    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.059    -0.452    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.897ns (27.204%)  route 2.400ns (72.796%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.265    12.285    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.409 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.409    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 9.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     9.119    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.456     9.575 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           2.772    12.348    Inst_debounce4/delay2[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.124    12.472 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    12.472    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.514    18.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.917    
                         clock uncertainty           -0.202    18.716    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    18.747    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.747    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.147ns  (logic 0.897ns (28.500%)  route 2.250ns (71.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.115    12.135    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.077    18.716    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.948ns  (logic 0.773ns (26.223%)  route 2.175ns (73.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.039    12.059    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.512    18.517    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.016    18.698    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.024%)  route 1.994ns (68.976%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.859    11.879    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.124    12.003 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.003    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.031    18.670    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.887ns  (logic 0.897ns (31.067%)  route 1.990ns (68.933%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.855    11.875    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.999 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.999    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.029    18.668    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  6.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.573     0.140    Inst_debounce4/delay1[0]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.185 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.185    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.072%)  route 0.593ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.593     0.159    Inst_debounce4/delay1[1]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.291ns (37.548%)  route 0.484ns (62.452%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.394     0.133    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.178 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.091    -0.020    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.500%)  route 0.485ns (62.500%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.395     0.134    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.179 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.179    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.486%)  route 0.596ns (72.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.596     0.134    Inst_debounce4/delay3[2]
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.098     0.232 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.232    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.091     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.622%)  route 0.640ns (75.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.640     0.206    Inst_debounce4/delay1[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.251 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.251    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.291ns (33.995%)  route 0.565ns (66.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.009    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.246ns (29.235%)  route 0.595ns (70.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.505     0.244    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.060    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.291ns (31.768%)  route 0.625ns (68.232%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.535     0.274    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.019    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.291ns (31.916%)  route 0.621ns (68.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.314    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_CE)       -0.039    -0.150    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 7.109ns (42.400%)  route 9.657ns (57.600%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.994    15.671    my_Master/HCU_Master/I2[31]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.150    15.821 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    15.821    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X47Y42         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.341ns  (logic 6.959ns (42.586%)  route 9.382ns (57.414%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.641    15.395    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y42         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X38Y42         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.721    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 6.959ns (42.658%)  route 9.354ns (57.342%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.649    14.553    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.677 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.691    15.368    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y41         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X46Y41         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.724    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.287ns  (logic 6.959ns (42.728%)  route 9.328ns (57.272%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.665    15.341    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/D
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/WCLK
    SLICE_X46Y43         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.725    my_Master/Stack_Master/ram0/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 6.789ns (40.941%)  route 9.793ns (59.059%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.327 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/O[2]
                         net (fo=1, routed)           0.708    11.035    my_Master/HCU_Master/plusOp[22]
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.302    11.337 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_19/O
                         net (fo=1, routed)           0.452    11.789    my_Master/HCU_Master/ram_reg_0_15_22_22_i_19_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.913 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_10/O
                         net (fo=1, routed)           0.867    12.780    my_Master/HCU_Master/ram_reg_0_15_22_22_i_10_n_0
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.904 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_5/O
                         net (fo=1, routed)           0.585    13.489    my_Master/HCU_Master/ram_reg_0_15_22_22_i_5_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.613 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_2/O
                         net (fo=4, routed)           0.618    14.231    my_Master/HCU_Master/Tbusst[22]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.355 r  my_Master/HCU_Master/ram_reg_0_15_22_22_i_1__0/O
                         net (fo=2, routed)           1.130    15.485    my_Master/HCU_Master/I2[22]
    SLICE_X43Y46         LUT3 (Prop_lut3_I2_O)        0.152    15.637 r  my_Master/HCU_Master/q[22]_i_1/O
                         net (fo=1, routed)           0.000    15.637    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][22]
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R2/clk_out2
    SLICE_X43Y46         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[22]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R2/q_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.531ns  (logic 7.077ns (42.810%)  route 9.454ns (57.190%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.648    14.552    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.791    15.468    my_Master/HCU_Master/Y[31]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.118    15.586 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    15.586    my_Master/Stack_Master/R0/D[31]
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X44Y42         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 6.826ns (42.110%)  route 9.384ns (57.890%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.716    14.484    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.657    15.264    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X42Y45         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X42Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.738    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 6.976ns (42.320%)  route 9.508ns (57.680%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.643 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.564     4.206    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.303     4.509 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.509    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.910 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.911    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.245 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.800     6.045    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.303     6.348 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.348    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.724 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.724    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.047 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.545     7.592    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.306     7.898 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.898    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.448 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.448    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.444    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.747 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39/O
                         net (fo=1, routed)           0.000     9.747    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_39_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.297 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.297    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_27_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.519 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[0]
                         net (fo=1, routed)           0.662    11.182    my_Master/HCU_Master/plusOp[24]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.433    11.913    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.833    12.870    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    12.994 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.649    13.643    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.767 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           0.576    14.343    my_Master/HCU_Master/Tbusst[24]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__2/O
                         net (fo=2, routed)           0.921    15.389    my_Master/HCU_Master/Y[24]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150    15.539 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    15.539    my_Master/Stack_Master/R0/D[24]
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X43Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[24]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.075    19.021    my_Master/Stack_Master/R0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.420ns  (logic 7.083ns (43.136%)  route 9.337ns (56.864%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.529 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.529    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.842 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.700    11.542    my_Master/HCU_Master/plusOp[31]
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.306    11.848 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.280    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.836    13.240    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.364 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.416    13.780    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124    13.904 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.727    14.631    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.755 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.596    15.351    my_Master/HCU_Master/I3[31]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  my_Master/HCU_Master/q[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.475    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[31]
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    my_Master/Stack_Master/R3/clk_out2
    SLICE_X39Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[31]/C
                         clock pessimism              0.564    19.012    
                         clock uncertainty           -0.084    18.929    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    18.958    my_Master/Stack_Master/R3/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 6.796ns (41.305%)  route 9.657ns (58.694%))
  Logic Levels:           21  (CARRY4=9 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.566    -0.946    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_Master/Stack_Master/R0/q_reg[8]/Q
                         net (fo=8, routed)           1.409     0.883    my_Master/Stack_Master/update_counter/q_reg[31]_13[8]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.299     1.182 r  my_Master/Stack_Master/update_counter/mul_x_i_8/O
                         net (fo=52, routed)          1.453     2.635    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.759 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.759    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.309 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.548 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=2, routed)           0.761     4.309    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.302     4.611 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.611    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_25_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.143 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.143    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.477 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11/O[1]
                         net (fo=2, routed)           0.800     6.277    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_11_n_6
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.303     6.580 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.580    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_18_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.956 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.956    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.545     7.824    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0_i_4_n_6
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.306     8.130 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.130    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.680    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=2, routed)           0.662     9.676    my_Master/Mmul16.Inst_IP_mul16/multX[25]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.979 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000     9.979    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.559 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/O[2]
                         net (fo=1, routed)           0.908    11.467    my_Master/HCU_Master/plusOp[26]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.302    11.769 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_19/O
                         net (fo=1, routed)           0.444    12.213    my_Master/HCU_Master/ram_reg_0_15_26_26_i_19_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_10/O
                         net (fo=1, routed)           0.684    13.021    my_Master/HCU_Master/ram_reg_0_15_26_26_i_10_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.145 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_5/O
                         net (fo=1, routed)           0.433    13.578    my_Master/HCU_Master/ram_reg_0_15_26_26_i_5_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.702 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_2/O
                         net (fo=4, routed)           0.697    14.399    my_Master/HCU_Master/Tbusst[26]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.523 r  my_Master/HCU_Master/ram_reg_0_15_26_26_i_1__2/O
                         net (fo=2, routed)           0.861    15.383    my_Master/HCU_Master/Y[26]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124    15.507 r  my_Master/HCU_Master/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    15.507    my_Master/Stack_Master/R0/D[26]
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R0/clk_out2
    SLICE_X41Y43         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[26]/C
                         clock pessimism              0.603    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    19.000    my_Master/Stack_Master/R0/q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.554    -0.627    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.078    -0.408    My_arbitre/state[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.084    -0.531    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120    -0.411    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.420    next_state_reg_inv_n_0
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.084    -0.543    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.075    -0.468    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.883%)  route 0.239ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  reset_Homade_reg/Q
                         net (fo=114, routed)         0.239    -0.259    my_Master/Mrdm.Inst_IP_Rdm/inst_random/reset
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.830    -0.860    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X38Y38         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.084    -0.273    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.045    -0.318    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.591    -0.590    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.088    -0.362    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.075    -0.432    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.590    -0.591    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X61Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.103    -0.347    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.302 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.302    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.859    -0.831    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X60Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121    -0.374    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.562    -0.619    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X55Y35         FDSE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.308    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r[31]
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.857    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X56Y37         SRL16E                                       r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4/CLK
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X56Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.382    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[25]_srl6___my_Master_Mrdm.Inst_IP_Rdm_inst_random_r_reg_r_4
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.327%)  route 0.341ns (64.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.551    -0.630    my_Master/HCU_Master/clk_out2
    SLICE_X40Y26         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  my_Master/HCU_Master/wr_data_reg[3]/Q
                         net (fo=64, routed)          0.341    -0.149    my_Master/HCU_Master/wr_dh[3]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  my_Master/HCU_Master/RAM64bit[7]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.104    my_Master/Inst_mem_Master/multi_bank[19].bank/W48_reg_rep__11_12
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    my_Master/Inst_mem_Master/multi_bank[19].bank/clk_out2
    SLICE_X31Y30         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.084    -0.281    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.092    -0.189    my_Master/Inst_mem_Master/multi_bank[19].bank/RAM64bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.592    -0.589    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X63Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.322    my_Master/Mrdm.Inst_IP_Rdm/inst_random/random_num[16]
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.860    -0.830    my_Master/Mrdm.Inst_IP_Rdm/inst_random/clk_out2
    SLICE_X60Y37         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059    -0.413    my_Master/Mrdm.Inst_IP_Rdm/inst_random/r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 0.897ns (26.896%)  route 2.438ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    12.133    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.447    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_CE)      -0.205    18.434    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.897ns (27.204%)  route 2.400ns (72.796%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.265    12.285    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.409 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.409    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.032    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 9.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     9.119    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.456     9.575 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           2.772    12.348    Inst_debounce4/delay2[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.124    12.472 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    12.472    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.514    18.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.917    
                         clock uncertainty           -0.202    18.716    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    18.747    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.747    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.147ns  (logic 0.897ns (28.500%)  route 2.250ns (71.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.115    12.135    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.077    18.716    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.948ns  (logic 0.773ns (26.223%)  route 2.175ns (73.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.039    12.059    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.512    18.517    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.202    18.714    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.016    18.698    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.024%)  route 1.994ns (68.976%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.859    11.879    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.124    12.003 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.003    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.031    18.670    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.887ns  (logic 0.897ns (31.067%)  route 1.990ns (68.933%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.478     9.589 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.136    10.725    Inst_debounce4/delay1[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.295    11.020 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.855    11.875    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.999 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.999    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.029    18.668    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  6.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.573     0.140    Inst_debounce4/delay1[0]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.185 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.185    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.072%)  route 0.593ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.593     0.159    Inst_debounce4/delay1[1]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.291ns (37.548%)  route 0.484ns (62.452%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.394     0.133    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.178 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.091    -0.020    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.500%)  route 0.485ns (62.500%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.395     0.134    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.179 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.179    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.486%)  route 0.596ns (72.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.596     0.134    Inst_debounce4/delay3[2]
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.098     0.232 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.232    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X61Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.091     0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.209ns (24.622%)  route 0.640ns (75.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.640     0.206    Inst_debounce4/delay1[3]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.251 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.251    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.861    -0.829    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.202    -0.072    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.291ns (33.995%)  route 0.565ns (66.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    My_arbitre/it_homade_i[0]
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X54Y26         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     0.009    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.246ns (29.235%)  route 0.595ns (70.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.505     0.244    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.858    -0.832    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.202    -0.075    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.060    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.291ns (31.768%)  route 0.625ns (68.232%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.535     0.274    My_arbitre/Btn[0]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.092    -0.019    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.291ns (31.916%)  route 0.621ns (68.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.359    Inst_debounce4/delay3[4]
    SLICE_X60Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.261 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.475     0.214    My_arbitre/Btn[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.259 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.056     0.314    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.822    -0.868    My_arbitre/clk_out2
    SLICE_X55Y26         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.202    -0.111    
    SLICE_X55Y26         FDRE (Hold_fdre_C_CE)       -0.039    -0.150    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.200    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.200    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.202    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.202    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.204     8.706    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.204     8.713    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.133    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.204    -0.071    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.217    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.200    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.200    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.536     8.172    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.419ns (11.312%)  route 3.285ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.285     2.746    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     8.511    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.909    
                         clock uncertainty           -0.202     8.708    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.494     8.214    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.419ns (12.215%)  route 3.011ns (87.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.553    -0.959    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  reset_Homade_reg/Q
                         net (fo=114, routed)         3.011     2.472    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.513     8.518    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.916    
                         clock uncertainty           -0.202     8.715    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.135    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.128ns (9.045%)  route 1.287ns (90.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.287     0.789    Inst_debounce4/reset
    SLICE_X62Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.830    Inst_debounce4/clk_out1
    SLICE_X62Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.202    -0.073    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.219    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.202    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.128ns (8.040%)  route 1.464ns (91.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.555    -0.626    clk50
    SLICE_X32Y30         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  reset_Homade_reg/Q
                         net (fo=114, routed)         1.464     0.966    Inst_debounce4/reset
    SLICE_X60Y28         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X60Y28         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.121    -0.202    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.168    





