Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  6 18:03:19 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.958        0.000                      0                  872        0.226        0.000                      0                  872       27.653        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 28.903}     57.806          17.299          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.958        0.000                      0                  872        0.226        0.000                      0                  872       27.653        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.937ns  (logic 20.338ns (37.020%)  route 34.599ns (62.980%))
  Logic Levels:           73  (CARRY4=32 LUT2=5 LUT3=5 LUT4=2 LUT5=11 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 f  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 f  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 f  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 f  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 f  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 f  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.728    58.835    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    58.959 r  datapath_inst/Divider_Rs/output[19]_i_4/O
                         net (fo=34, routed)          0.861    59.819    datapath_inst/Divider_Rs/output[19]_i_4_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.150    59.969 r  datapath_inst/Divider_Rs/output[3]_i_1/O
                         net (fo=1, routed)           0.000    59.969    datapath_inst/reg_Previous_rsi/D[3]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[3]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.118    62.927    datapath_inst/reg_Previous_rsi/output_reg[3]
  -------------------------------------------------------------------
                         required time                         62.927    
                         arrival time                         -59.969    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.545ns  (logic 20.312ns (37.239%)  route 34.233ns (62.761%))
  Logic Levels:           73  (CARRY4=32 LUT2=5 LUT3=4 LUT4=2 LUT5=11 LUT6=15 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 62.388 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 r  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 r  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 r  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 r  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 r  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 r  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.728    58.835    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    58.959 f  datapath_inst/Divider_Rs/output[19]_i_4/O
                         net (fo=34, routed)          0.494    59.452    datapath_inst/Divider_Rs/output[19]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    59.576 r  datapath_inst/Divider_Rs/output[19]_i_2/O
                         net (fo=1, routed)           0.000    59.576    datapath_inst/reg_Previous_rsi/D[7]
    SLICE_X3Y30          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    62.388    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[19]/C
                         clock pessimism              0.458    62.846    
                         clock uncertainty           -0.035    62.810    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031    62.841    datapath_inst/reg_Previous_rsi/output_reg[19]
  -------------------------------------------------------------------
                         required time                         62.841    
                         arrival time                         -59.576    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.541ns  (logic 20.312ns (37.242%)  route 34.229ns (62.758%))
  Logic Levels:           73  (CARRY4=32 LUT2=5 LUT3=4 LUT4=2 LUT5=11 LUT6=15 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 62.388 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 f  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 f  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 f  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 f  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 f  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 f  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.728    58.835    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    58.959 r  datapath_inst/Divider_Rs/output[19]_i_4/O
                         net (fo=34, routed)          0.490    59.448    datapath_inst/Divider_Rs/output[19]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    59.572 r  datapath_inst/Divider_Rs/output[6]_i_1__1/O
                         net (fo=1, routed)           0.000    59.572    datapath_inst/reg_Previous_rsi/D[6]
    SLICE_X3Y30          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.645    62.388    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[6]/C
                         clock pessimism              0.458    62.846    
                         clock uncertainty           -0.035    62.810    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.029    62.839    datapath_inst/reg_Previous_rsi/output_reg[6]
  -------------------------------------------------------------------
                         required time                         62.839    
                         arrival time                         -59.572    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.552ns  (logic 20.312ns (37.234%)  route 34.240ns (62.766%))
  Logic Levels:           73  (CARRY4=32 LUT2=5 LUT3=4 LUT4=3 LUT5=11 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 f  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 f  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 f  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 f  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 f  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 f  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.728    58.835    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    58.959 r  datapath_inst/Divider_Rs/output[19]_i_4/O
                         net (fo=34, routed)          0.501    59.460    datapath_inst/Divider_Rs/output[19]_i_4_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124    59.584 r  datapath_inst/Divider_Rs/output[4]_i_1__1/O
                         net (fo=1, routed)           0.000    59.584    datapath_inst/reg_Previous_rsi/D[4]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[4]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    62.888    datapath_inst/reg_Previous_rsi/output_reg[4]
  -------------------------------------------------------------------
                         required time                         62.888    
                         arrival time                         -59.584    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.545ns  (logic 20.305ns (37.226%)  route 34.240ns (62.774%))
  Logic Levels:           73  (CARRY4=32 LUT2=5 LUT3=4 LUT4=2 LUT5=12 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 f  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 f  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 f  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 f  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 f  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 f  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.728    58.835    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    58.959 r  datapath_inst/Divider_Rs/output[19]_i_4/O
                         net (fo=34, routed)          0.501    59.460    datapath_inst/Divider_Rs/output[19]_i_4_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.117    59.577 r  datapath_inst/Divider_Rs/output[5]_i_1__2/O
                         net (fo=1, routed)           0.000    59.577    datapath_inst/reg_Previous_rsi/D[5]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[5]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.118    62.927    datapath_inst/reg_Previous_rsi/output_reg[5]
  -------------------------------------------------------------------
                         required time                         62.927    
                         arrival time                         -59.577    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        53.999ns  (logic 20.234ns (37.471%)  route 33.765ns (62.529%))
  Logic Levels:           72  (CARRY4=32 LUT2=5 LUT3=4 LUT4=2 LUT5=9 LUT6=15 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 r  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          0.939    55.216    datapath_inst/ROM_RSI/RS[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.313    55.529 r  datapath_inst/ROM_RSI/output[2]_i_61/O
                         net (fo=1, routed)           0.731    56.260    datapath_inst/ROM_RSI/output[2]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    56.384 r  datapath_inst/ROM_RSI/output[2]_i_35/O
                         net (fo=1, routed)           0.000    56.384    datapath_inst/ROM_RSI/output[2]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    56.593 r  datapath_inst/ROM_RSI/output_reg[2]_i_15/O
                         net (fo=1, routed)           0.851    57.444    datapath_inst/ROM_RSI/output_reg[2]_i_15_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.297    57.741 r  datapath_inst/ROM_RSI/output[2]_i_5/O
                         net (fo=1, routed)           0.000    57.741    datapath_inst/ROM_RSI/output[2]_i_5_n_0
    SLICE_X5Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    57.953 r  datapath_inst/ROM_RSI/output_reg[2]_i_2/O
                         net (fo=10, routed)          0.778    58.731    datapath_inst/Divider_Rs/output_reg[4]_40
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.299    59.030 r  datapath_inst/Divider_Rs/output[1]_i_1__1/O
                         net (fo=1, routed)           0.000    59.030    datapath_inst/reg_Previous_rsi/D[1]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[1]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.081    62.890    datapath_inst/reg_Previous_rsi/output_reg[1]
  -------------------------------------------------------------------
                         required time                         62.890    
                         arrival time                         -59.030    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        54.025ns  (logic 20.260ns (37.501%)  route 33.765ns (62.499%))
  Logic Levels:           72  (CARRY4=32 LUT2=5 LUT3=3 LUT4=3 LUT5=9 LUT6=15 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 r  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          0.939    55.216    datapath_inst/ROM_RSI/RS[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.313    55.529 r  datapath_inst/ROM_RSI/output[2]_i_61/O
                         net (fo=1, routed)           0.731    56.260    datapath_inst/ROM_RSI/output[2]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    56.384 r  datapath_inst/ROM_RSI/output[2]_i_35/O
                         net (fo=1, routed)           0.000    56.384    datapath_inst/ROM_RSI/output[2]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    56.593 r  datapath_inst/ROM_RSI/output_reg[2]_i_15/O
                         net (fo=1, routed)           0.851    57.444    datapath_inst/ROM_RSI/output_reg[2]_i_15_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.297    57.741 r  datapath_inst/ROM_RSI/output[2]_i_5/O
                         net (fo=1, routed)           0.000    57.741    datapath_inst/ROM_RSI/output[2]_i_5_n_0
    SLICE_X5Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    57.953 r  datapath_inst/ROM_RSI/output_reg[2]_i_2/O
                         net (fo=10, routed)          0.778    58.731    datapath_inst/Divider_Rs/output_reg[4]_40
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.325    59.056 r  datapath_inst/Divider_Rs/output[2]_i_1__1/O
                         net (fo=1, routed)           0.000    59.056    datapath_inst/reg_Previous_rsi/D[2]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[2]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.118    62.927    datapath_inst/reg_Previous_rsi/output_reg[2]
  -------------------------------------------------------------------
                         required time                         62.927    
                         arrival time                         -59.056    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ee/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        53.832ns  (logic 20.188ns (37.502%)  route 33.644ns (62.498%))
  Logic Levels:           72  (CARRY4=32 LUT2=6 LUT3=3 LUT4=2 LUT5=11 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 62.387 - 57.806 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.752     5.032    datapath_inst/reg_Ee/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  datapath_inst/reg_Ee/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.488 f  datapath_inst/reg_Ee/output_reg[2]/Q
                         net (fo=10, routed)          0.719     6.206    datapath_inst/reg_Ee/output_reg_n_0_[2]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.330 r  datapath_inst/reg_Ee/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.493     6.823    datapath_inst/reg_Ee_n_14
    SLICE_X11Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.208 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    datapath_inst/multOp__0_carry_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.086    datapath_inst/reg_Gain/multOp[5]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.303     8.389 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.389    datapath_inst/reg_Gain_n_12
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.765 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.984 r  datapath_inst/Divide_gain_carry__1/O[0]
                         net (fo=114, routed)         1.576    10.560    datapath_inst/ROM_Average_gain/Divide_gain[7]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.295    10.855 r  datapath_inst/ROM_Average_gain/output[0]_i_142/O
                         net (fo=1, routed)           0.788    11.643    datapath_inst/ROM_Average_gain/output[0]_i_142_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  datapath_inst/ROM_Average_gain/output[0]_i_108/O
                         net (fo=1, routed)           0.000    11.767    datapath_inst/ROM_Average_gain/output[0]_i_108_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.976 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_53/O
                         net (fo=2, routed)           0.808    12.785    datapath_inst/ROM_Average_gain/output_reg[0]_i_53_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.297    13.082 r  datapath_inst/ROM_Average_gain/output[0]_i_23/O
                         net (fo=1, routed)           0.000    13.082    datapath_inst/ROM_Average_gain/output[0]_i_23_n_0
    SLICE_X14Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.329 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.329    datapath_inst/ROM_Average_gain/output_reg[0]_i_9_n_0
    SLICE_X14Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.427 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=2, routed)           0.870    14.297    datapath_inst/couter_i/AverageGain2[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.319    14.616 r  datapath_inst/couter_i/output[0]_i_1/O
                         net (fo=19, routed)          1.087    15.703    datapath_inst/Divider_Rs/DI[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.253 r  datapath_inst/Divider_Rs/output_reg[19]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.253    datapath_inst/Divider_Rs/output_reg[19]_i_483_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.370 r  datapath_inst/Divider_Rs/output_reg[19]_i_430/CO[3]
                         net (fo=1, routed)           0.000    16.370    datapath_inst/Divider_Rs/output_reg[19]_i_430_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.624 r  datapath_inst/Divider_Rs/output_reg[19]_i_305/CO[0]
                         net (fo=3, routed)           0.713    17.338    datapath_inst/couter_i/output_reg[4]_10[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.367    17.705 r  datapath_inst/couter_i/output[19]_i_479/O
                         net (fo=1, routed)           0.000    17.705    datapath_inst/Divider_Rs/output_reg[4]_0[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.106 r  datapath_inst/Divider_Rs/output_reg[19]_i_425/CO[3]
                         net (fo=1, routed)           0.000    18.106    datapath_inst/Divider_Rs/output_reg[19]_i_425_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  datapath_inst/Divider_Rs/output_reg[19]_i_303/CO[3]
                         net (fo=1, routed)           0.000    18.220    datapath_inst/Divider_Rs/output_reg[19]_i_303_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.491 r  datapath_inst/Divider_Rs/output_reg[19]_i_193/CO[0]
                         net (fo=8, routed)           0.343    18.834    datapath_inst/couter_i/FSM_onehot_state_reg[1]_0[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.373    19.207 r  datapath_inst/couter_i/output[19]_i_194/O
                         net (fo=8, routed)           0.501    19.708    datapath_inst/couter_i/Divider_Rs/p_1_in[13]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.832 r  datapath_inst/couter_i/output[19]_i_97/O
                         net (fo=1, routed)           0.473    20.305    datapath_inst/Divider_Rs/output_reg[4]_1[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.701 r  datapath_inst/Divider_Rs/output_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.701    datapath_inst/Divider_Rs/output_reg[19]_i_38_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.818 r  datapath_inst/Divider_Rs/output_reg[19]_i_14/CO[3]
                         net (fo=36, routed)          1.090    21.908    datapath_inst/couter_i/RS[9]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.150    22.058 r  datapath_inst/couter_i/output[19]_i_192/O
                         net (fo=10, routed)          0.697    22.755    datapath_inst/couter_i/output_reg[2]_3
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.332    23.087 r  datapath_inst/couter_i/output[19]_i_108/O
                         net (fo=1, routed)           0.000    23.087    datapath_inst/Divider_Rs/output_reg[4]_6[2]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.467 r  datapath_inst/Divider_Rs/output_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.467    datapath_inst/Divider_Rs/output_reg[19]_i_43_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  datapath_inst/Divider_Rs/output_reg[19]_i_15/CO[3]
                         net (fo=44, routed)          0.996    24.580    datapath_inst/couter_i/RS[8]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124    24.704 r  datapath_inst/couter_i/output[19]_i_186/O
                         net (fo=12, routed)          0.473    25.177    datapath_inst/couter_i/output_reg[2]_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    25.301 r  datapath_inst/couter_i/output[19]_i_291/O
                         net (fo=1, routed)           0.536    25.837    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_4[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    26.284 r  datapath_inst/Divider_Rs/output_reg[19]_i_185/O[3]
                         net (fo=3, routed)           1.121    27.405    datapath_inst/Divider_Rs/output_reg[19]_i_185_n_4
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.335    27.740 r  datapath_inst/Divider_Rs/output[19]_i_182/O
                         net (fo=11, routed)          0.339    28.079    datapath_inst/Divider_Rs/output[19]_i_182_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.326    28.405 r  datapath_inst/Divider_Rs/output[19]_i_77/O
                         net (fo=1, routed)           0.466    28.870    datapath_inst/Divider_Rs/output[19]_i_77_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.255 r  datapath_inst/Divider_Rs/output_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.255    datapath_inst/Divider_Rs/output_reg[19]_i_27_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.483 r  datapath_inst/Divider_Rs/output_reg[19]_i_10/CO[2]
                         net (fo=36, routed)          0.585    30.069    datapath_inst/Divider_Rs/RS[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.313    30.382 r  datapath_inst/Divider_Rs/output[19]_i_199/O
                         net (fo=11, routed)          0.475    30.857    datapath_inst/Divider_Rs/output_reg[6]_7
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    30.981 r  datapath_inst/Divider_Rs/output[19]_i_115/O
                         net (fo=1, routed)           0.493    31.474    datapath_inst/Divider_Rs/output[19]_i_115_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.872 r  datapath_inst/Divider_Rs/output_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.872    datapath_inst/Divider_Rs/output_reg[19]_i_52_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.029 r  datapath_inst/Divider_Rs/output_reg[19]_i_18/CO[1]
                         net (fo=49, routed)          0.710    32.739    datapath_inst/Divider_Rs/RS[7]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.329    33.068 r  datapath_inst/Divider_Rs/output[19]_i_207/O
                         net (fo=11, routed)          0.606    33.674    datapath_inst/couter_i/output_reg[4]_6
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    33.798 r  datapath_inst/couter_i/output[19]_i_123/O
                         net (fo=1, routed)           0.554    34.353    datapath_inst/Divider_Rs/FSM_onehot_state_reg[1]_7[1]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.757 r  datapath_inst/Divider_Rs/output_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.757    datapath_inst/Divider_Rs/output_reg[19]_i_57_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.914 r  datapath_inst/Divider_Rs/output_reg[19]_i_20/CO[1]
                         net (fo=63, routed)          0.749    35.662    datapath_inst/Divider_Rs/RS[6]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.332    35.994 r  datapath_inst/Divider_Rs/output[19]_i_243/O
                         net (fo=11, routed)          0.881    36.875    datapath_inst/Divider_Rs/output_reg[3]_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.149    37.024 r  datapath_inst/Divider_Rs/output[19]_i_359/O
                         net (fo=1, routed)           0.766    37.791    datapath_inst/Divider_Rs/output[19]_i_359_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    38.384 r  datapath_inst/Divider_Rs/output_reg[19]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.384    datapath_inst/Divider_Rs/output_reg[19]_i_242_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.623 r  datapath_inst/Divider_Rs/output_reg[19]_i_158/O[2]
                         net (fo=3, routed)           0.598    39.221    datapath_inst/Divider_Rs/output_reg[19]_i_158_n_5
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.302    39.523 r  datapath_inst/Divider_Rs/output[19]_i_146/O
                         net (fo=11, routed)          0.615    40.138    datapath_inst/Divider_Rs/output[19]_i_146_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124    40.262 r  datapath_inst/Divider_Rs/output[19]_i_147/O
                         net (fo=1, routed)           0.520    40.782    datapath_inst/Divider_Rs/output[19]_i_147_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.178 r  datapath_inst/Divider_Rs/output_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.178    datapath_inst/Divider_Rs/output_reg[19]_i_67_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.335 r  datapath_inst/Divider_Rs/output_reg[19]_i_23/CO[1]
                         net (fo=96, routed)          1.085    42.421    datapath_inst/couter_i/RS[2]
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.332    42.753 f  datapath_inst/couter_i/output[19]_i_228/O
                         net (fo=10, routed)          0.848    43.601    datapath_inst/couter_i/output_reg[6]_15
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.149    43.750 r  datapath_inst/couter_i/output[19]_i_442/O
                         net (fo=1, routed)           0.382    44.132    datapath_inst/Divider_Rs/output_reg[4]_30[1]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    44.761 r  datapath_inst/Divider_Rs/output_reg[19]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.761    datapath_inst/Divider_Rs/output_reg[19]_i_332_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.074 r  datapath_inst/Divider_Rs/output_reg[19]_i_330/O[3]
                         net (fo=5, routed)           0.831    45.905    datapath_inst/Divider_Rs/output_reg[19]_i_330_n_4
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.306    46.211 r  datapath_inst/Divider_Rs/output[19]_i_221/O
                         net (fo=7, routed)           0.609    46.820    datapath_inst/Divider_Rs/output[19]_i_221_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    46.944 r  datapath_inst/Divider_Rs/output[19]_i_132/O
                         net (fo=1, routed)           0.330    47.274    datapath_inst/Divider_Rs/output[19]_i_132_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    47.739 r  datapath_inst/Divider_Rs/output_reg[19]_i_61/CO[1]
                         net (fo=96, routed)          0.912    48.651    datapath_inst/Divider_Rs/RS[2]
    SLICE_X14Y21         LUT4 (Prop_lut4_I0_O)        0.329    48.980 r  datapath_inst/Divider_Rs/output[19]_i_406/O
                         net (fo=3, routed)           0.747    49.728    datapath_inst/Divider_Rs/output[19]_i_406_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    49.852 r  datapath_inst/Divider_Rs/output[19]_i_276/O
                         net (fo=1, routed)           0.478    50.330    datapath_inst/Divider_Rs/output[19]_i_276_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.715 r  datapath_inst/Divider_Rs/output_reg[19]_i_175/CO[3]
                         net (fo=1, routed)           0.000    50.715    datapath_inst/Divider_Rs/output_reg[19]_i_175_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.943 r  datapath_inst/Divider_Rs/output_reg[19]_i_76/CO[2]
                         net (fo=71, routed)          1.148    52.091    datapath_inst/Divider_Rs/RS[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.341    52.432 r  datapath_inst/Divider_Rs/output[19]_i_377/O
                         net (fo=2, routed)           0.557    52.989    datapath_inst/Divider_Rs/output[19]_i_377_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.326    53.315 r  datapath_inst/Divider_Rs/output[19]_i_257/O
                         net (fo=1, routed)           0.348    53.663    datapath_inst/Divider_Rs/output[19]_i_257_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.048 r  datapath_inst/Divider_Rs/output_reg[19]_i_168/CO[3]
                         net (fo=1, routed)           0.000    54.048    datapath_inst/Divider_Rs/output_reg[19]_i_168_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.276 r  datapath_inst/Divider_Rs/output_reg[19]_i_75/CO[2]
                         net (fo=38, routed)          1.146    55.423    datapath_inst/ROM_RSI/RS[0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.306    55.729 r  datapath_inst/ROM_RSI/output[2]_i_37/O
                         net (fo=2, routed)           0.459    56.188    datapath_inst/ROM_RSI/output[2]_i_37_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.348    56.536 r  datapath_inst/ROM_RSI/output[2]_i_41/O
                         net (fo=1, routed)           0.000    56.536    datapath_inst/ROM_RSI/output[2]_i_41_n_0
    SLICE_X4Y25          MUXF7 (Prop_muxf7_I0_O)      0.209    56.745 r  datapath_inst/ROM_RSI/output_reg[2]_i_21/O
                         net (fo=1, routed)           0.433    57.178    datapath_inst/ROM_RSI/output_reg[2]_i_21_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.297    57.475 r  datapath_inst/ROM_RSI/output[2]_i_7/O
                         net (fo=1, routed)           0.507    57.982    datapath_inst/ROM_RSI/output[2]_i_7_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    58.106 r  datapath_inst/ROM_RSI/output[2]_i_3/O
                         net (fo=11, routed)          0.634    58.740    datapath_inst/Divider_Rs/output_reg[4]_41
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124    58.864 r  datapath_inst/Divider_Rs/output[0]_i_1__3/O
                         net (fo=1, routed)           0.000    58.864    datapath_inst/reg_Previous_rsi/D[0]
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.644    62.387    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[0]/C
                         clock pessimism              0.458    62.845    
                         clock uncertainty           -0.035    62.809    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.077    62.886    datapath_inst/reg_Previous_rsi/output_reg[0]
  -------------------------------------------------------------------
                         required time                         62.886    
                         arrival time                         -58.864    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             45.874ns  (required time - arrival time)
  Source:                 controller_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 5.407ns (45.432%)  route 6.495ns (54.568%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 62.393 - 57.806 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.822     5.102    controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.620 r  controller_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=63, routed)          1.207     6.827    controller_inst/out[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.951 r  controller_inst/ram_memory_reg_0_255_0_0_i_7/O
                         net (fo=80, routed)          2.002     8.953    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/A1
    SLICE_X4Y8           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.998     9.951 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.951    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/OA
    SLICE_X4Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    10.165 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    10.165    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/O1
    SLICE_X4Y8           MUXF8 (Prop_muxf8_I1_O)      0.088    10.253 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/F8/O
                         net (fo=3, routed)           0.981    11.234    datapath_inst/RAM_A/D[7]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.319    11.553 r  datapath_inst/RAM_A/Diff0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.553    datapath_inst/RAM_A_n_32
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.954 r  datapath_inst/Diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.954    datapath_inst/Diff0_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  datapath_inst/Diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    datapath_inst/Diff0_carry__1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  datapath_inst/Diff0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.182    datapath_inst/Diff0_carry__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.516 f  datapath_inst/Diff0_carry__3/O[1]
                         net (fo=2, routed)           0.972    13.488    datapath_inst/couter_i/O[1]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.303    13.791 r  datapath_inst/couter_i/Gain1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.791    datapath_inst/couter_i_n_105
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    14.248 r  datapath_inst/Gain1_carry__1/CO[1]
                         net (fo=28, routed)          1.333    15.580    datapath_inst/couter_i/CO[0]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.329    15.909 r  datapath_inst/couter_i/output[0]_i_5/O
                         net (fo=1, routed)           0.000    15.909    datapath_inst/reg_EC/output_reg[3]_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.441 r  datapath_inst/reg_EC/output_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.441    datapath_inst/reg_EC/output_reg[0]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  datapath_inst/reg_EC/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.555    datapath_inst/reg_EC/output_reg[4]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  datapath_inst/reg_EC/output_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.669    datapath_inst/reg_EC/output_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.003 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.003    datapath_inst/reg_EC/output_reg[12]_i_1_n_6
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.650    62.393    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/C
                         clock pessimism              0.458    62.851    
                         clock uncertainty           -0.035    62.815    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.062    62.877    datapath_inst/reg_EC/output_reg[13]
  -------------------------------------------------------------------
                         required time                         62.877    
                         arrival time                         -17.003    
  -------------------------------------------------------------------
                         slack                                 45.874    

Slack (MET) :             45.985ns  (required time - arrival time)
  Source:                 controller_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.806ns  (clk rise@57.806ns - clk rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 5.296ns (44.918%)  route 6.495ns (55.082%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 62.393 - 57.806 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.822     5.102    controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.620 r  controller_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=63, routed)          1.207     6.827    controller_inst/out[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.951 r  controller_inst/ram_memory_reg_0_255_0_0_i_7/O
                         net (fo=80, routed)          2.002     8.953    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/A1
    SLICE_X4Y8           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.998     9.951 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.951    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/OA
    SLICE_X4Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    10.165 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    10.165    datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/O1
    SLICE_X4Y8           MUXF8 (Prop_muxf8_I1_O)      0.088    10.253 r  datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/F8/O
                         net (fo=3, routed)           0.981    11.234    datapath_inst/RAM_A/D[7]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.319    11.553 r  datapath_inst/RAM_A/Diff0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.553    datapath_inst/RAM_A_n_32
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.954 r  datapath_inst/Diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.954    datapath_inst/Diff0_carry__0_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  datapath_inst/Diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.068    datapath_inst/Diff0_carry__1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  datapath_inst/Diff0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.182    datapath_inst/Diff0_carry__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.516 f  datapath_inst/Diff0_carry__3/O[1]
                         net (fo=2, routed)           0.972    13.488    datapath_inst/couter_i/O[1]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.303    13.791 r  datapath_inst/couter_i/Gain1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.791    datapath_inst/couter_i_n_105
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    14.248 r  datapath_inst/Gain1_carry__1/CO[1]
                         net (fo=28, routed)          1.333    15.580    datapath_inst/couter_i/CO[0]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.329    15.909 r  datapath_inst/couter_i/output[0]_i_5/O
                         net (fo=1, routed)           0.000    15.909    datapath_inst/reg_EC/output_reg[3]_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.441 r  datapath_inst/reg_EC/output_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.441    datapath_inst/reg_EC/output_reg[0]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.555 r  datapath_inst/reg_EC/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.555    datapath_inst/reg_EC/output_reg[4]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  datapath_inst/reg_EC/output_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.669    datapath_inst/reg_EC/output_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.892 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.892    datapath_inst/reg_EC/output_reg[12]_i_1_n_7
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       57.806    57.806 r  
    AA9                                               0.000    57.806 r  clk (IN)
                         net (fo=0)                   0.000    57.806    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    58.680 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    60.652    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.650    62.393    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[12]/C
                         clock pessimism              0.458    62.851    
                         clock uncertainty           -0.035    62.815    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.062    62.877    datapath_inst/reg_EC/output_reg[12]
  -------------------------------------------------------------------
                         required time                         62.877    
                         arrival time                         -16.892    
  -------------------------------------------------------------------
                         slack                                 45.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_ED/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.591     1.516    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  datapath_inst/reg_ED/output_reg[0]/Q
                         net (fo=2, routed)           0.067     1.747    datapath_inst/reg_ED/DI[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.876 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.876    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_6
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.859     2.032    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.134     1.650    datapath_inst/reg_ED/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.546    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  datapath_inst/reg_EC/output_reg[0]/Q
                         net (fo=2, routed)           0.067     1.754    datapath_inst/reg_EC/DI[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.878 r  datapath_inst/reg_EC/output_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.878    datapath_inst/reg_EC/output_reg[0]_i_1_n_6
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.063    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[1]/C
                         clock pessimism             -0.518     1.546    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.105     1.651    datapath_inst/reg_EC/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_ED/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.997%)  route 0.078ns (21.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.591     1.516    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  datapath_inst/reg_ED/output_reg[2]/Q
                         net (fo=3, routed)           0.078     1.758    datapath_inst/reg_ED/DI[2]
    SLICE_X12Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.887 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_4
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.859     2.032    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[3]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.134     1.650    datapath_inst/reg_ED/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_ED/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.590     1.515    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath_inst/reg_ED/output_reg[10]/Q
                         net (fo=7, routed)           0.079     1.758    datapath_inst/reg_ED/output_reg[6]
    SLICE_X12Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.887 r  datapath_inst/reg_ED/output_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    datapath_inst/reg_ED/output_reg[8]_i_1__0_n_4
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.858     2.031    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[11]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.134     1.649    datapath_inst/reg_ED/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_ED/output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.590     1.515    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath_inst/reg_ED/output_reg[8]/Q
                         net (fo=3, routed)           0.079     1.758    datapath_inst/reg_ED/output_reg[4]
    SLICE_X12Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.887 r  datapath_inst/reg_ED/output_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.887    datapath_inst/reg_ED/output_reg[8]_i_1__0_n_6
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.858     2.031    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  datapath_inst/reg_ED/output_reg[9]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.134     1.649    datapath_inst/reg_ED/output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.619     1.544    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  datapath_inst/reg_EC/output_reg[8]/Q
                         net (fo=3, routed)           0.079     1.764    datapath_inst/reg_EC/output_reg[4]
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.888 r  datapath_inst/reg_EC/output_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.888    datapath_inst/reg_EC/output_reg[8]_i_1_n_6
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.887     2.060    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[9]/C
                         clock pessimism             -0.517     1.544    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.105     1.649    datapath_inst/reg_EC/output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.619     1.544    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  datapath_inst/reg_EC/output_reg[10]/Q
                         net (fo=7, routed)           0.079     1.764    datapath_inst/reg_EC/output_reg[6]
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.891 r  datapath_inst/reg_EC/output_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    datapath_inst/reg_EC/output_reg[8]_i_1_n_4
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.887     2.060    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  datapath_inst/reg_EC/output_reg[11]/C
                         clock pessimism             -0.517     1.544    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.105     1.649    datapath_inst/reg_EC/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.905%)  route 0.094ns (26.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.619     1.544    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  datapath_inst/reg_EC/output_reg[12]/Q
                         net (fo=31, routed)          0.094     1.778    datapath_inst/reg_EC/output_reg[8]
    SLICE_X7Y14          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.902 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.902    datapath_inst/reg_EC/output_reg[12]_i_1_n_6
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.887     2.060    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/C
                         clock pessimism             -0.517     1.544    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.105     1.649    datapath_inst/reg_EC/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_EC/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.122%)  route 0.094ns (25.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.621     1.546    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  datapath_inst/reg_EC/output_reg[2]/Q
                         net (fo=4, routed)           0.094     1.780    datapath_inst/reg_EC/DI[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.907 r  datapath_inst/reg_EC/output_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    datapath_inst/reg_EC/output_reg[0]_i_1_n_4
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.890     2.063    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  datapath_inst/reg_EC/output_reg[3]/C
                         clock pessimism             -0.518     1.546    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.105     1.651    datapath_inst/reg_EC/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Destination:            datapath_inst/reg_ED/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@28.903ns period=57.806ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.591     1.516    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  datapath_inst/reg_ED/output_reg[1]/Q
                         net (fo=3, routed)           0.079     1.759    datapath_inst/reg_ED/DI[1]
    SLICE_X12Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.908 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.908    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_5
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.859     2.032    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.134     1.650    datapath_inst/reg_ED/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 28.903 }
Period(ns):         57.806
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         57.806      55.651     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X0Y20    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X0Y20    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X0Y20    controller_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         57.806      56.806     SLICE_X0Y21    controller_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X12Y15   datapath_inst/reg_ED/output_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X12Y12   datapath_inst/reg_ED/output_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X12Y12   datapath_inst/reg_ED/output_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X12Y12   datapath_inst/reg_ED/output_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         57.806      56.806     SLICE_X12Y13   datapath_inst/reg_ED/output_reg[4]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y12    datapath_inst/RAM_A/ram_memory_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y12    datapath_inst/RAM_A/ram_memory_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y11    datapath_inst/RAM_A/ram_memory_reg_0_255_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y11    datapath_inst/RAM_A/ram_memory_reg_0_255_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         28.903      27.653     SLICE_X4Y11    datapath_inst/RAM_A/ram_memory_reg_0_255_8_8/RAMS64E_C/CLK



