#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3194_1.in[2] (.names)                                                                                                            1.338    29.953
new_n3194_1.out[0] (.names)                                                                                                           0.261    30.214
new_n3219_1.in[5] (.names)                                                                                                            1.338    31.551
new_n3219_1.out[0] (.names)                                                                                                           0.261    31.812
new_n3221.in[1] (.names)                                                                                                              1.338    33.150
new_n3221.out[0] (.names)                                                                                                             0.261    33.411
n438.in[4] (.names)                                                                                                                   1.338    34.749
n438.out[0] (.names)                                                                                                                  0.261    35.010
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      1.338    36.348
data arrival time                                                                                                                              36.348

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -36.348
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -35.076


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3194_1.in[2] (.names)                                                                                                            1.338    29.953
new_n3194_1.out[0] (.names)                                                                                                           0.261    30.214
new_n3219_1.in[5] (.names)                                                                                                            1.338    31.551
new_n3219_1.out[0] (.names)                                                                                                           0.261    31.812
new_n3210.in[2] (.names)                                                                                                              1.338    33.150
new_n3210.out[0] (.names)                                                                                                             0.261    33.411
n433.in[3] (.names)                                                                                                                   1.338    34.749
n433.out[0] (.names)                                                                                                                  0.235    34.984
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      1.338    36.322
data arrival time                                                                                                                              36.322

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -36.322
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -35.050


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3194_1.in[2] (.names)                                                                                                            1.338    29.953
new_n3194_1.out[0] (.names)                                                                                                           0.261    30.214
new_n3198_1.in[2] (.names)                                                                                                            1.338    31.551
new_n3198_1.out[0] (.names)                                                                                                           0.235    31.786
new_n3197.in[2] (.names)                                                                                                              1.338    33.124
new_n3197.out[0] (.names)                                                                                                             0.261    33.385
n428.in[3] (.names)                                                                                                                   1.338    34.723
n428.out[0] (.names)                                                                                                                  0.235    34.958
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      1.338    36.296
data arrival time                                                                                                                              36.296

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -36.296
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -35.024


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3152.in[0] (.names)                                                                                                              1.338    29.953
new_n3152.out[0] (.names)                                                                                                             0.235    30.188
new_n3151.in[0] (.names)                                                                                                              1.338    31.525
new_n3151.out[0] (.names)                                                                                                             0.235    31.760
new_n3150.in[3] (.names)                                                                                                              1.338    33.098
new_n3150.out[0] (.names)                                                                                                             0.235    33.333
n413.in[2] (.names)                                                                                                                   1.338    34.671
n413.out[0] (.names)                                                                                                                  0.235    34.906
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      1.338    36.244
data arrival time                                                                                                                              36.244

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -36.244
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -34.972


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3152.in[0] (.names)                                                                                                              1.338    29.953
new_n3152.out[0] (.names)                                                                                                             0.235    30.188
new_n3169_1.in[0] (.names)                                                                                                            1.338    31.525
new_n3169_1.out[0] (.names)                                                                                                           0.235    31.760
new_n3168_1.in[1] (.names)                                                                                                            1.338    33.098
new_n3168_1.out[0] (.names)                                                                                                           0.235    33.333
n418.in[2] (.names)                                                                                                                   1.338    34.671
n418.out[0] (.names)                                                                                                                  0.235    34.906
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      1.338    36.244
data arrival time                                                                                                                              36.244

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -36.244
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -34.972


#Path 6
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4020.in[0] (.names)                                                                 1.338    28.042
new_n4020.out[0] (.names)                                                                0.261    28.303
new_n4028_1.in[2] (.names)                                                               1.338    29.641
new_n4028_1.out[0] (.names)                                                              0.261    29.902
new_n4034_1.in[0] (.names)                                                               1.338    31.239
new_n4034_1.out[0] (.names)                                                              0.235    31.474
new_n4033_1.in[2] (.names)                                                               1.338    32.812
new_n4033_1.out[0] (.names)                                                              0.261    33.073
n3413.in[3] (.names)                                                                     1.338    34.411
n3413.out[0] (.names)                                                                    0.235    34.646
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         1.338    35.984
data arrival time                                                                                 35.984

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.712


#Path 7
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4119_1.in[0] (.names)                                                               1.338    28.042
new_n4119_1.out[0] (.names)                                                              0.261    28.303
new_n4127.in[2] (.names)                                                                 1.338    29.641
new_n4127.out[0] (.names)                                                                0.261    29.902
new_n4132.in[0] (.names)                                                                 1.338    31.239
new_n4132.out[0] (.names)                                                                0.235    31.474
new_n4131.in[2] (.names)                                                                 1.338    32.812
new_n4131.out[0] (.names)                                                                0.261    33.073
n3573.in[3] (.names)                                                                     1.338    34.411
n3573.out[0] (.names)                                                                    0.235    34.646
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         1.338    35.984
data arrival time                                                                                 35.984

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.712


#Path 8
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4020.in[0] (.names)                                                                 1.338    28.042
new_n4020.out[0] (.names)                                                                0.261    28.303
new_n4028_1.in[2] (.names)                                                               1.338    29.641
new_n4028_1.out[0] (.names)                                                              0.261    29.902
new_n4031.in[0] (.names)                                                                 1.338    31.239
new_n4031.out[0] (.names)                                                                0.261    31.500
new_n4030.in[3] (.names)                                                                 1.338    32.838
new_n4030.out[0] (.names)                                                                0.235    33.073
n3408.in[2] (.names)                                                                     1.338    34.411
n3408.out[0] (.names)                                                                    0.235    34.646
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         1.338    35.984
data arrival time                                                                                 35.984

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.712


#Path 9
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3381.in[0] (.names)                                                                 1.338    31.187
new_n3381.out[0] (.names)                                                                0.261    31.448
new_n3385.in[0] (.names)                                                                 1.338    32.786
new_n3385.out[0] (.names)                                                                0.261    33.047
n721.in[3] (.names)                                                                      1.338    34.385
n721.out[0] (.names)                                                                     0.261    34.646
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         1.338    35.984
data arrival time                                                                                 35.984

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.712


#Path 10
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3381.in[0] (.names)                                                                 1.338    31.187
new_n3381.out[0] (.names)                                                                0.261    31.448
new_n3388_1.in[2] (.names)                                                               1.338    32.786
new_n3388_1.out[0] (.names)                                                              0.261    33.047
n726.in[1] (.names)                                                                      1.338    34.385
n726.out[0] (.names)                                                                     0.261    34.646
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         1.338    35.984
data arrival time                                                                                 35.984

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.712


#Path 11
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3381.in[0] (.names)                                                                 1.338    31.187
new_n3381.out[0] (.names)                                                                0.261    31.448
new_n3380.in[0] (.names)                                                                 1.338    32.786
new_n3380.out[0] (.names)                                                                0.235    33.021
n716.in[4] (.names)                                                                      1.338    34.359
n716.out[0] (.names)                                                                     0.261    34.620
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         1.338    35.958
data arrival time                                                                                 35.958

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.958
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.686


#Path 12
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4245.in[0] (.names)                                                                 1.338    29.563
new_n4245.out[0] (.names)                                                                0.261    29.824
new_n4253_1.in[2] (.names)                                                               1.338    31.161
new_n4253_1.out[0] (.names)                                                              0.261    31.422
new_n4255.in[0] (.names)                                                                 1.338    32.760
new_n4255.out[0] (.names)                                                                0.261    33.021
n3888.in[4] (.names)                                                                     1.338    34.359
n3888.out[0] (.names)                                                                    0.261    34.620
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         1.338    35.958
data arrival time                                                                                 35.958

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.958
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.686


#Path 13
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4245.in[0] (.names)                                                                 1.338    29.563
new_n4245.out[0] (.names)                                                                0.261    29.824
new_n4253_1.in[2] (.names)                                                               1.338    31.161
new_n4253_1.out[0] (.names)                                                              0.261    31.422
new_n4257.in[0] (.names)                                                                 1.338    32.760
new_n4257.out[0] (.names)                                                                0.235    32.995
n3893.in[1] (.names)                                                                     1.338    34.333
n3893.out[0] (.names)                                                                    0.261    34.594
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         1.338    35.932
data arrival time                                                                                 35.932

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.932
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.660


#Path 14
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4245.in[0] (.names)                                                                 1.338    29.563
new_n4245.out[0] (.names)                                                                0.261    29.824
new_n4250.in[0] (.names)                                                                 1.338    31.161
new_n4250.out[0] (.names)                                                                0.261    31.422
new_n4249_1.in[3] (.names)                                                               1.338    32.760
new_n4249_1.out[0] (.names)                                                              0.261    33.021
n3878.in[2] (.names)                                                                     1.338    34.359
n3878.out[0] (.names)                                                                    0.235    34.594
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         1.338    35.932
data arrival time                                                                                 35.932

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.932
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.660


#Path 15
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3378_1.in[0] (.names)                                                               1.338    31.187
new_n3378_1.out[0] (.names)                                                              0.235    31.422
new_n3377.in[1] (.names)                                                                 1.338    32.760
new_n3377.out[0] (.names)                                                                0.235    32.995
n711.in[2] (.names)                                                                      1.338    34.333
n711.out[0] (.names)                                                                     0.235    34.568
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         1.338    35.906
data arrival time                                                                                 35.906

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.906
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.634


#Path 16
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4245.in[0] (.names)                                                                 1.338    29.563
new_n4245.out[0] (.names)                                                                0.261    29.824
new_n4253_1.in[2] (.names)                                                               1.338    31.161
new_n4253_1.out[0] (.names)                                                              0.261    31.422
new_n4252.in[1] (.names)                                                                 1.338    32.760
new_n4252.out[0] (.names)                                                                0.235    32.995
n3883.in[2] (.names)                                                                     1.338    34.333
n3883.out[0] (.names)                                                                    0.235    34.568
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         1.338    35.906
data arrival time                                                                                 35.906

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.906
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.634


#Path 17
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4239_1.in[0] (.names)                                                               1.338    29.563
new_n4239_1.out[0] (.names)                                                              0.235    29.798
new_n4242.in[0] (.names)                                                                 1.338    31.135
new_n4242.out[0] (.names)                                                                0.235    31.370
new_n4241.in[1] (.names)                                                                 1.338    32.708
new_n4241.out[0] (.names)                                                                0.235    32.943
n3868.in[2] (.names)                                                                     1.338    34.281
n3868.out[0] (.names)                                                                    0.235    34.516
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         1.338    35.854
data arrival time                                                                                 35.854

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -35.854
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -34.582


#Path 18
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3194_1.in[2] (.names)                                                                                                            1.338    29.953
new_n3194_1.out[0] (.names)                                                                                                           0.261    30.214
new_n3184_1.in[1] (.names)                                                                                                            1.338    31.551
new_n3184_1.out[0] (.names)                                                                                                           0.235    31.786
n423.in[4] (.names)                                                                                                                   1.338    33.124
n423.out[0] (.names)                                                                                                                  0.261    33.385
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      1.338    34.723
data arrival time                                                                                                                              34.723

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -34.723
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -33.451


#Path 19
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4119_1.in[0] (.names)                                                               1.338    28.042
new_n4119_1.out[0] (.names)                                                              0.261    28.303
new_n4127.in[2] (.names)                                                                 1.338    29.641
new_n4127.out[0] (.names)                                                                0.261    29.902
new_n4129_1.in[0] (.names)                                                               1.338    31.239
new_n4129_1.out[0] (.names)                                                              0.261    31.500
n3568.in[4] (.names)                                                                     1.338    32.838
n3568.out[0] (.names)                                                                    0.261    33.099
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         1.338    34.437
data arrival time                                                                                 34.437

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.437
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.165


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4020.in[0] (.names)                                                                 1.338    28.042
new_n4020.out[0] (.names)                                                                0.261    28.303
new_n4028_1.in[2] (.names)                                                               1.338    29.641
new_n4028_1.out[0] (.names)                                                              0.261    29.902
new_n4027.in[2] (.names)                                                                 1.338    31.239
new_n4027.out[0] (.names)                                                                0.261    31.500
n3403.in[3] (.names)                                                                     1.338    32.838
n3403.out[0] (.names)                                                                    0.235    33.073
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         1.338    34.411
data arrival time                                                                                 34.411

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.411
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.139


#Path 21
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4119_1.in[0] (.names)                                                               1.338    28.042
new_n4119_1.out[0] (.names)                                                              0.261    28.303
new_n4124_1.in[0] (.names)                                                               1.338    29.641
new_n4124_1.out[0] (.names)                                                              0.261    29.902
new_n4123_1.in[3] (.names)                                                               1.338    31.239
new_n4123_1.out[0] (.names)                                                              0.261    31.500
n3558.in[2] (.names)                                                                     1.338    32.838
n3558.out[0] (.names)                                                                    0.235    33.073
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         1.338    34.411
data arrival time                                                                                 34.411

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.411
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.139


#Path 22
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4119_1.in[0] (.names)                                                               1.338    28.042
new_n4119_1.out[0] (.names)                                                              0.261    28.303
new_n4127.in[2] (.names)                                                                 1.338    29.641
new_n4127.out[0] (.names)                                                                0.261    29.902
new_n4126.in[1] (.names)                                                                 1.338    31.239
new_n4126.out[0] (.names)                                                                0.235    31.474
n3563.in[2] (.names)                                                                     1.338    32.812
n3563.out[0] (.names)                                                                    0.235    33.047
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         1.338    34.385
data arrival time                                                                                 34.385

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.385
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.113


#Path 23
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3375.in[0] (.names)                                                                 1.338    31.187
new_n3375.out[0] (.names)                                                                0.261    31.448
n706.in[4] (.names)                                                                      1.338    32.786
n706.out[0] (.names)                                                                     0.261    33.047
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         1.338    34.385
data arrival time                                                                                 34.385

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.385
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.113


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4020.in[0] (.names)                                                                 1.338    28.042
new_n4020.out[0] (.names)                                                                0.261    28.303
new_n4019_1.in[0] (.names)                                                               1.338    29.641
new_n4019_1.out[0] (.names)                                                              0.235    29.876
new_n4018_1.in[3] (.names)                                                               1.338    31.213
new_n4018_1.out[0] (.names)                                                              0.235    31.448
n3393.in[2] (.names)                                                                     1.338    32.786
n3393.out[0] (.names)                                                                    0.235    33.021
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         1.338    34.359
data arrival time                                                                                 34.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.087


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4020.in[0] (.names)                                                                 1.338    28.042
new_n4020.out[0] (.names)                                                                0.261    28.303
new_n4025.in[2] (.names)                                                                 1.338    29.641
new_n4025.out[0] (.names)                                                                0.235    29.876
new_n4024_1.in[1] (.names)                                                               1.338    31.213
new_n4024_1.out[0] (.names)                                                              0.235    31.448
n3398.in[2] (.names)                                                                     1.338    32.786
n3398.out[0] (.names)                                                                    0.235    33.021
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         1.338    34.359
data arrival time                                                                                 34.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.087


#Path 26
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4119_1.in[0] (.names)                                                               1.338    28.042
new_n4119_1.out[0] (.names)                                                              0.261    28.303
new_n4118_1.in[0] (.names)                                                               1.338    29.641
new_n4118_1.out[0] (.names)                                                              0.235    29.876
new_n4117.in[3] (.names)                                                                 1.338    31.213
new_n4117.out[0] (.names)                                                                0.235    31.448
n3553.in[2] (.names)                                                                     1.338    32.786
n3553.out[0] (.names)                                                                    0.235    33.021
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         1.338    34.359
data arrival time                                                                                 34.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.087


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4013_1.in[0] (.names)                                                               1.338    28.042
new_n4013_1.out[0] (.names)                                                              0.235    28.277
new_n4016.in[0] (.names)                                                                 1.338    29.615
new_n4016.out[0] (.names)                                                                0.235    29.850
new_n4015.in[2] (.names)                                                                 1.338    31.187
new_n4015.out[0] (.names)                                                                0.261    31.448
n3388.in[3] (.names)                                                                     1.338    32.786
n3388.out[0] (.names)                                                                    0.235    33.021
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         1.338    34.359
data arrival time                                                                                 34.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.087


#Path 28
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3370.in[0] (.names)                                                                 1.338    29.615
new_n3370.out[0] (.names)                                                                0.261    29.876
new_n3369_1.in[3] (.names)                                                               1.338    31.213
new_n3369_1.out[0] (.names)                                                              0.235    31.448
n696.in[2] (.names)                                                                      1.338    32.786
n696.out[0] (.names)                                                                     0.235    33.021
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         1.338    34.359
data arrival time                                                                                 34.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.087


#Path 29
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3373_1.in[0] (.names)                                                               1.338    29.615
new_n3373_1.out[0] (.names)                                                              0.235    29.850
new_n3372.in[1] (.names)                                                                 1.338    31.187
new_n3372.out[0] (.names)                                                                0.235    31.422
n701.in[2] (.names)                                                                      1.338    32.760
n701.out[0] (.names)                                                                     0.235    32.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         1.338    34.333
data arrival time                                                                                 34.333

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.333
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.061


#Path 30
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4112.in[0] (.names)                                                                 1.338    28.042
new_n4112.out[0] (.names)                                                                0.235    28.277
new_n4115.in[0] (.names)                                                                 1.338    29.615
new_n4115.out[0] (.names)                                                                0.235    29.850
new_n4114_1.in[1] (.names)                                                               1.338    31.187
new_n4114_1.out[0] (.names)                                                              0.235    31.422
n3548.in[2] (.names)                                                                     1.338    32.760
n3548.out[0] (.names)                                                                    0.235    32.995
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         1.338    34.333
data arrival time                                                                                 34.333

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.333
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.061


#Path 31
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3358_1.in[0] (.names)                                                               1.338    28.016
new_n3358_1.out[0] (.names)                                                              0.235    28.251
new_n3364_1.in[0] (.names)                                                               1.338    29.589
new_n3364_1.out[0] (.names)                                                              0.235    29.824
new_n3363_1.in[2] (.names)                                                               1.338    31.161
new_n3363_1.out[0] (.names)                                                              0.261    31.422
n686.in[3] (.names)                                                                      1.338    32.760
n686.out[0] (.names)                                                                     0.235    32.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         1.338    34.333
data arrival time                                                                                 34.333

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.333
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.061


#Path 32
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4245.in[0] (.names)                                                                 1.338    29.563
new_n4245.out[0] (.names)                                                                0.261    29.824
new_n4244_1.in[0] (.names)                                                               1.338    31.161
new_n4244_1.out[0] (.names)                                                              0.235    31.396
n3873.in[4] (.names)                                                                     1.338    32.734
n3873.out[0] (.names)                                                                    0.261    32.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         1.338    34.333
data arrival time                                                                                 34.333

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.333
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.061


#Path 33
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4239_1.in[0] (.names)                                                               1.338    29.563
new_n4239_1.out[0] (.names)                                                              0.235    29.798
new_n4238_1.in[1] (.names)                                                               1.338    31.135
new_n4238_1.out[0] (.names)                                                              0.235    31.370
n3863.in[2] (.names)                                                                     1.338    32.708
n3863.out[0] (.names)                                                                    0.235    32.943
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         1.338    34.281
data arrival time                                                                                 34.281

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -34.281
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -33.009


#Path 34
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3147.in[2] (.names)                                                                                                              1.338    28.354
new_n3147.out[0] (.names)                                                                                                             0.261    28.615
new_n3131.in[3] (.names)                                                                                                              1.338    29.953
new_n3131.out[0] (.names)                                                                                                             0.235    30.188
n408.in[3] (.names)                                                                                                                   1.338    31.525
n408.out[0] (.names)                                                                                                                  0.235    31.760
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      1.338    33.098
data arrival time                                                                                                                              33.098

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -33.098
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -31.826


#Path 35
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3118_1.in[1] (.names)                                                                                                            1.338    28.354
new_n3118_1.out[0] (.names)                                                                                                           0.235    28.589
new_n3117.in[2] (.names)                                                                                                              1.338    29.927
new_n3117.out[0] (.names)                                                                                                             0.261    30.188
n403.in[3] (.names)                                                                                                                   1.338    31.525
n403.out[0] (.names)                                                                                                                  0.235    31.760
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      1.338    33.098
data arrival time                                                                                                                              33.098

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -33.098
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -31.826


#Path 36
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3027.in[1] (.names)                                                                                                              1.338    21.985
new_n3027.out[0] (.names)                                                                                                             0.261    22.246
new_n3039_1.in[1] (.names)                                                                                                            1.338    23.584
new_n3039_1.out[0] (.names)                                                                                                           0.235    23.819
new_n3067.in[0] (.names)                                                                                                              1.338    25.156
new_n3067.out[0] (.names)                                                                                                             0.261    25.417
new_n3070.in[2] (.names)                                                                                                              1.338    26.755
new_n3070.out[0] (.names)                                                                                                             0.235    26.990
new_n3087.in[0] (.names)                                                                                                              1.338    28.328
new_n3087.out[0] (.names)                                                                                                             0.235    28.563
new_n3086.in[2] (.names)                                                                                                              1.338    29.901
new_n3086.out[0] (.names)                                                                                                             0.261    30.162
n393.in[3] (.names)                                                                                                                   1.338    31.499
n393.out[0] (.names)                                                                                                                  0.235    31.734
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      1.338    33.072
data arrival time                                                                                                                              33.072

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -33.072
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -31.800


#Path 37
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3367.in[2] (.names)                                                                 1.338    28.016
new_n3367.out[0] (.names)                                                                0.261    28.277
new_n3366.in[2] (.names)                                                                 1.338    29.615
new_n3366.out[0] (.names)                                                                0.261    29.876
n691.in[3] (.names)                                                                      1.338    31.213
n691.out[0] (.names)                                                                     0.235    31.448
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         1.338    32.786
data arrival time                                                                                 32.786

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.786
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.514


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4013_1.in[0] (.names)                                                               1.338    28.042
new_n4013_1.out[0] (.names)                                                              0.235    28.277
new_n4012.in[1] (.names)                                                                 1.338    29.615
new_n4012.out[0] (.names)                                                                0.235    29.850
n3383.in[0] (.names)                                                                     1.338    31.187
n3383.out[0] (.names)                                                                    0.261    31.448
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         1.338    32.786
data arrival time                                                                                 32.786

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.786
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.514


#Path 39
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3359_1.in[0] (.names)                                                               1.338    26.417
new_n3359_1.out[0] (.names)                                                              0.261    26.678
new_n3358_1.in[0] (.names)                                                               1.338    28.016
new_n3358_1.out[0] (.names)                                                              0.235    28.251
new_n3357.in[2] (.names)                                                                 1.338    29.589
new_n3357.out[0] (.names)                                                                0.261    29.850
n681.in[3] (.names)                                                                      1.338    31.187
n681.out[0] (.names)                                                                     0.235    31.422
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         1.338    32.760
data arrival time                                                                                 32.760

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.760
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.488


#Path 40
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4112.in[0] (.names)                                                                 1.338    28.042
new_n4112.out[0] (.names)                                                                0.235    28.277
new_n4111.in[1] (.names)                                                                 1.338    29.615
new_n4111.out[0] (.names)                                                                0.235    29.850
n3543.in[2] (.names)                                                                     1.338    31.187
n3543.out[0] (.names)                                                                    0.235    31.422
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         1.338    32.760
data arrival time                                                                                 32.760

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.760
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.488


#Path 41
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4236.in[0] (.names)                                                                 1.338    27.990
new_n4236.out[0] (.names)                                                                0.235    28.225
new_n4235.in[0] (.names)                                                                 1.338    29.563
new_n4235.out[0] (.names)                                                                0.235    29.798
n3858.in[4] (.names)                                                                     1.338    31.135
n3858.out[0] (.names)                                                                    0.261    31.396
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         1.338    32.734
data arrival time                                                                                 32.734

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.734
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.462


#Path 42
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4233_1.in[0] (.names)                                                               1.338    27.990
new_n4233_1.out[0] (.names)                                                              0.235    28.225
new_n4232.in[1] (.names)                                                                 1.338    29.563
new_n4232.out[0] (.names)                                                                0.235    29.798
n3853.in[2] (.names)                                                                     1.338    31.135
n3853.out[0] (.names)                                                                    0.235    31.370
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         1.338    32.708
data arrival time                                                                                 32.708

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.708
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.436


#Path 43
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3352.in[0] (.names)                                                                 1.338    26.417
new_n3352.out[0] (.names)                                                                0.235    26.652
new_n3355.in[0] (.names)                                                                 1.338    27.990
new_n3355.out[0] (.names)                                                                0.235    28.225
new_n3354_1.in[1] (.names)                                                               1.338    29.563
new_n3354_1.out[0] (.names)                                                              0.235    29.798
n676.in[2] (.names)                                                                      1.338    31.135
n676.out[0] (.names)                                                                     0.235    31.370
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         1.338    32.708
data arrival time                                                                                 32.708

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -32.708
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -31.436


#Path 44
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3050.in[1] (.names)                                                                                                              1.338    21.985
new_n3050.out[0] (.names)                                                                                                             0.261    22.246
new_n3072.in[2] (.names)                                                                                                              1.338    23.584
new_n3072.out[0] (.names)                                                                                                             0.261    23.845
new_n3071.in[0] (.names)                                                                                                              1.338    25.182
new_n3071.out[0] (.names)                                                                                                             0.235    25.417
new_n3114_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3114_1.out[0] (.names)                                                                                                           0.261    27.016
new_n3099_1.in[1] (.names)                                                                                                            1.338    28.354
new_n3099_1.out[0] (.names)                                                                                                           0.235    28.589
n398.in[4] (.names)                                                                                                                   1.338    29.927
n398.out[0] (.names)                                                                                                                  0.261    30.188
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      1.338    31.525
data arrival time                                                                                                                              31.525

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -31.525
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -30.254


#Path 45
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3027.in[1] (.names)                                                                                                              1.338    21.985
new_n3027.out[0] (.names)                                                                                                             0.261    22.246
new_n3039_1.in[1] (.names)                                                                                                            1.338    23.584
new_n3039_1.out[0] (.names)                                                                                                           0.235    23.819
new_n3067.in[0] (.names)                                                                                                              1.338    25.156
new_n3067.out[0] (.names)                                                                                                             0.261    25.417
new_n3070.in[2] (.names)                                                                                                              1.338    26.755
new_n3070.out[0] (.names)                                                                                                             0.235    26.990
new_n3069_1.in[1] (.names)                                                                                                            1.338    28.328
new_n3069_1.out[0] (.names)                                                                                                           0.235    28.563
n388.in[2] (.names)                                                                                                                   1.338    29.901
n388.out[0] (.names)                                                                                                                  0.235    30.136
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      1.338    31.473
data arrival time                                                                                                                              31.473

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -31.473
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -30.202


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4007.in[0] (.names)                                                                 1.338    26.469
new_n4007.out[0] (.names)                                                                0.235    26.704
new_n4006.in[2] (.names)                                                                 1.338    28.042
new_n4006.out[0] (.names)                                                                0.261    28.303
n3373.in[3] (.names)                                                                     1.338    29.641
n3373.out[0] (.names)                                                                    0.235    29.876
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         1.338    31.213
data arrival time                                                                                 31.213

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.213
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.942


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4010.in[0] (.names)                                                                 1.338    26.469
new_n4010.out[0] (.names)                                                                0.235    26.704
new_n4009_1.in[2] (.names)                                                               1.338    28.042
new_n4009_1.out[0] (.names)                                                              0.261    28.303
n3378.in[3] (.names)                                                                     1.338    29.641
n3378.out[0] (.names)                                                                    0.235    29.876
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         1.338    31.213
data arrival time                                                                                 31.213

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.213
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.942


#Path 48
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4106.in[0] (.names)                                                                 1.338    26.469
new_n4106.out[0] (.names)                                                                0.235    26.704
new_n4105.in[2] (.names)                                                                 1.338    28.042
new_n4105.out[0] (.names)                                                                0.261    28.303
n3533.in[3] (.names)                                                                     1.338    29.641
n3533.out[0] (.names)                                                                    0.235    29.876
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         1.338    31.213
data arrival time                                                                                 31.213

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.213
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.942


#Path 49
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4109_1.in[0] (.names)                                                               1.338    26.469
new_n4109_1.out[0] (.names)                                                              0.235    26.704
new_n4108_1.in[0] (.names)                                                               1.338    28.042
new_n4108_1.out[0] (.names)                                                              0.235    28.277
n3538.in[4] (.names)                                                                     1.338    29.615
n3538.out[0] (.names)                                                                    0.261    29.876
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         1.338    31.213
data arrival time                                                                                 31.213

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.213
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.942


#Path 50
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4094_1.in[0] (.names)                                                               1.338    24.870
new_n4094_1.out[0] (.names)                                                              0.235    25.105
new_n4100.in[0] (.names)                                                                 1.338    26.443
new_n4100.out[0] (.names)                                                                0.235    26.678
new_n4099_1.in[2] (.names)                                                               1.338    28.016
new_n4099_1.out[0] (.names)                                                              0.261    28.277
n3523.in[3] (.names)                                                                     1.338    29.615
n3523.out[0] (.names)                                                                    0.235    29.850
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         1.338    31.187
data arrival time                                                                                 31.187

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.187
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.916


#Path 51
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3352.in[0] (.names)                                                                 1.338    26.417
new_n3352.out[0] (.names)                                                                0.235    26.652
new_n3351.in[2] (.names)                                                                 1.338    27.990
new_n3351.out[0] (.names)                                                                0.261    28.251
n671.in[3] (.names)                                                                      1.338    29.589
n671.out[0] (.names)                                                                     0.235    29.824
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         1.338    31.161
data arrival time                                                                                 31.161

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.161
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.890


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n3995.in[0] (.names)                                                                 1.338    24.870
new_n3995.out[0] (.names)                                                                0.235    25.105
new_n4001.in[0] (.names)                                                                 1.338    26.443
new_n4001.out[0] (.names)                                                                0.235    26.678
new_n4000.in[1] (.names)                                                                 1.338    28.016
new_n4000.out[0] (.names)                                                                0.235    28.251
n3363.in[2] (.names)                                                                     1.338    29.589
n3363.out[0] (.names)                                                                    0.235    29.824
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         1.338    31.161
data arrival time                                                                                 31.161

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.161
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.890


#Path 53
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4227.in[0] (.names)                                                                 1.338    26.417
new_n4227.out[0] (.names)                                                                0.235    26.652
new_n4226.in[2] (.names)                                                                 1.338    27.990
new_n4226.out[0] (.names)                                                                0.261    28.251
n3843.in[3] (.names)                                                                     1.338    29.589
n3843.out[0] (.names)                                                                    0.235    29.824
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         1.338    31.161
data arrival time                                                                                 31.161

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.161
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.890


#Path 54
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4230.in[0] (.names)                                                                 1.338    26.417
new_n4230.out[0] (.names)                                                                0.235    26.652
new_n4229_1.in[0] (.names)                                                               1.338    27.990
new_n4229_1.out[0] (.names)                                                              0.235    28.225
n3848.in[4] (.names)                                                                     1.338    29.563
n3848.out[0] (.names)                                                                    0.261    29.824
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         1.338    31.161
data arrival time                                                                                 31.161

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -31.161
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -29.890


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n3027.in[1] (.names)                                                                                                              1.338    21.985
new_n3027.out[0] (.names)                                                                                                             0.261    22.246
new_n3039_1.in[1] (.names)                                                                                                            1.338    23.584
new_n3039_1.out[0] (.names)                                                                                                           0.235    23.819
new_n3067.in[0] (.names)                                                                                                              1.338    25.156
new_n3067.out[0] (.names)                                                                                                             0.261    25.417
new_n3054_1.in[1] (.names)                                                                                                            1.338    26.755
new_n3054_1.out[0] (.names)                                                                                                           0.235    26.990
n383.in[2] (.names)                                                                                                                   1.338    28.328
n383.out[0] (.names)                                                                                                                  0.235    28.563
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      1.338    29.901
data arrival time                                                                                                                              29.901

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -29.901
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -28.629


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n2996.in[2] (.names)                                                                                                              1.338    21.985
new_n2996.out[0] (.names)                                                                                                             0.235    22.220
new_n3026.in[1] (.names)                                                                                                              1.338    23.558
new_n3026.out[0] (.names)                                                                                                             0.261    23.819
new_n3038_1.in[0] (.names)                                                                                                            1.338    25.156
new_n3038_1.out[0] (.names)                                                                                                           0.235    25.391
new_n3037.in[1] (.names)                                                                                                              1.338    26.729
new_n3037.out[0] (.names)                                                                                                             0.261    26.990
n378.in[2] (.names)                                                                                                                   1.338    28.328
n378.out[0] (.names)                                                                                                                  0.235    28.563
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      1.338    29.901
data arrival time                                                                                                                              29.901

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -29.901
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -28.629


#Path 57
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4103_1.in[2] (.names)                                                               1.338    24.870
new_n4103_1.out[0] (.names)                                                              0.261    25.131
new_n4102.in[0] (.names)                                                                 1.338    26.469
new_n4102.out[0] (.names)                                                                0.235    26.704
n3528.in[4] (.names)                                                                     1.338    28.042
n3528.out[0] (.names)                                                                    0.261    28.303
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         1.338    29.641
data arrival time                                                                                 29.641

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.641
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.369


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n4004_1.in[2] (.names)                                                               1.338    24.870
new_n4004_1.out[0] (.names)                                                              0.261    25.131
new_n4003_1.in[2] (.names)                                                               1.338    26.469
new_n4003_1.out[0] (.names)                                                              0.261    26.730
n3368.in[3] (.names)                                                                     1.338    28.068
n3368.out[0] (.names)                                                                    0.235    28.303
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         1.338    29.641
data arrival time                                                                                 29.641

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.641
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.369


#Path 59
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4095.in[0] (.names)                                                                 1.338    23.272
new_n4095.out[0] (.names)                                                                0.261    23.533
new_n4094_1.in[0] (.names)                                                               1.338    24.870
new_n4094_1.out[0] (.names)                                                              0.235    25.105
new_n4093_1.in[2] (.names)                                                               1.338    26.443
new_n4093_1.out[0] (.names)                                                              0.261    26.704
n3518.in[3] (.names)                                                                     1.338    28.042
n3518.out[0] (.names)                                                                    0.235    28.277
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         1.338    29.615
data arrival time                                                                                 29.615

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.615
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.343


#Path 60
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4224_1.in[0] (.names)                                                               1.338    24.844
new_n4224_1.out[0] (.names)                                                              0.235    25.079
new_n4223_1.in[2] (.names)                                                               1.338    26.417
new_n4223_1.out[0] (.names)                                                              0.261    26.678
n3838.in[3] (.names)                                                                     1.338    28.016
n3838.out[0] (.names)                                                                    0.235    28.251
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         1.338    29.589
data arrival time                                                                                 29.589

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.589
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.317


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3989_1.in[0] (.names)                                                               1.338    23.272
new_n3989_1.out[0] (.names)                                                              0.235    23.507
new_n3992.in[0] (.names)                                                                 1.338    24.844
new_n3992.out[0] (.names)                                                                0.235    25.079
new_n3991.in[2] (.names)                                                                 1.338    26.417
new_n3991.out[0] (.names)                                                                0.261    26.678
n3353.in[3] (.names)                                                                     1.338    28.016
n3353.out[0] (.names)                                                                    0.235    28.251
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         1.338    29.589
data arrival time                                                                                 29.589

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.589
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.317


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3996.in[0] (.names)                                                                 1.338    23.272
new_n3996.out[0] (.names)                                                                0.261    23.533
new_n3995.in[0] (.names)                                                                 1.338    24.870
new_n3995.out[0] (.names)                                                                0.235    25.105
new_n3994_1.in[1] (.names)                                                               1.338    26.443
new_n3994_1.out[0] (.names)                                                              0.235    26.678
n3358.in[2] (.names)                                                                     1.338    28.016
n3358.out[0] (.names)                                                                    0.235    28.251
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         1.338    29.589
data arrival time                                                                                 29.589

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.589
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.317


#Path 63
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3349_1.in[0] (.names)                                                               1.338    24.844
new_n3349_1.out[0] (.names)                                                              0.235    25.079
new_n3348_1.in[1] (.names)                                                               1.338    26.417
new_n3348_1.out[0] (.names)                                                              0.235    26.652
n666.in[2] (.names)                                                                      1.338    27.990
n666.out[0] (.names)                                                                     0.235    28.225
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         1.338    29.563
data arrival time                                                                                 29.563

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -29.563
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -28.291


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n2996.in[2] (.names)                                                                                                              1.338    21.985
new_n2996.out[0] (.names)                                                                                                             0.235    22.220
new_n3026.in[1] (.names)                                                                                                              1.338    23.558
new_n3026.out[0] (.names)                                                                                                             0.261    23.819
new_n3025.in[2] (.names)                                                                                                              1.338    25.156
new_n3025.out[0] (.names)                                                                                                             0.261    25.417
n373.in[3] (.names)                                                                                                                   1.338    26.755
n373.out[0] (.names)                                                                                                                  0.235    26.990
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      1.338    28.328
data arrival time                                                                                                                              28.328

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -28.328
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -27.056


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n3008_1.in[1] (.names)                                                                                                            1.338    20.386
new_n3008_1.out[0] (.names)                                                                                                           0.261    20.647
new_n2996.in[2] (.names)                                                                                                              1.338    21.985
new_n2996.out[0] (.names)                                                                                                             0.235    22.220
new_n3012.in[0] (.names)                                                                                                              1.338    23.558
new_n3012.out[0] (.names)                                                                                                             0.235    23.793
new_n3011.in[1] (.names)                                                                                                              1.338    25.130
new_n3011.out[0] (.names)                                                                                                             0.261    25.391
n368.in[2] (.names)                                                                                                                   1.338    26.729
n368.out[0] (.names)                                                                                                                  0.235    26.964
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      1.338    28.302
data arrival time                                                                                                                              28.302

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -28.302
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -27.030


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3989_1.in[0] (.names)                                                               1.338    23.272
new_n3989_1.out[0] (.names)                                                              0.235    23.507
new_n3988_1.in[2] (.names)                                                               1.338    24.844
new_n3988_1.out[0] (.names)                                                              0.261    25.105
n3348.in[3] (.names)                                                                     1.338    26.443
n3348.out[0] (.names)                                                                    0.235    26.678
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         1.338    28.016
data arrival time                                                                                 28.016

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -28.016
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -26.744


#Path 67
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4091.in[0] (.names)                                                                 1.338    23.272
new_n4091.out[0] (.names)                                                                0.235    23.507
new_n4090.in[2] (.names)                                                                 1.338    24.844
new_n4090.out[0] (.names)                                                                0.261    25.105
n3513.in[3] (.names)                                                                     1.338    26.443
n3513.out[0] (.names)                                                                    0.235    26.678
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         1.338    28.016
data arrival time                                                                                 28.016

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -28.016
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -26.744


#Path 68
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4221.in[0] (.names)                                                                 1.338    23.272
new_n4221.out[0] (.names)                                                                0.235    23.507
new_n4220.in[1] (.names)                                                                 1.338    24.844
new_n4220.out[0] (.names)                                                                0.235    25.079
n3833.in[2] (.names)                                                                     1.338    26.417
n3833.out[0] (.names)                                                                    0.235    26.652
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         1.338    27.990
data arrival time                                                                                 27.990

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -27.990
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -26.718


#Path 69
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3346.in[0] (.names)                                                                 1.338    23.272
new_n3346.out[0] (.names)                                                                0.235    23.507
new_n3345.in[1] (.names)                                                                 1.338    24.844
new_n3345.out[0] (.names)                                                                0.235    25.079
n661.in[2] (.names)                                                                      1.338    26.417
n661.out[0] (.names)                                                                     0.235    26.652
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         1.338    27.990
data arrival time                                                                                 27.990

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -27.990
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -26.718


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n2964_1.in[1] (.names)                                                                                                            1.338    20.386
new_n2964_1.out[0] (.names)                                                                                                           0.235    20.621
new_n3009_1.in[1] (.names)                                                                                                            1.338    21.959
new_n3009_1.out[0] (.names)                                                                                                           0.261    22.220
new_n2995.in[2] (.names)                                                                                                              1.338    23.558
new_n2995.out[0] (.names)                                                                                                             0.261    23.819
n363.in[3] (.names)                                                                                                                   1.338    25.156
n363.out[0] (.names)                                                                                                                  0.235    25.391
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      1.338    26.729
data arrival time                                                                                                                              26.729

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.729
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.457


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n2964_1.in[1] (.names)                                                                                                            1.338    20.386
new_n2964_1.out[0] (.names)                                                                                                           0.235    20.621
new_n2978_1.in[0] (.names)                                                                                                            1.338    21.959
new_n2978_1.out[0] (.names)                                                                                                           0.235    22.194
new_n2977.in[1] (.names)                                                                                                              1.338    23.532
new_n2977.out[0] (.names)                                                                                                             0.261    23.793
n358.in[2] (.names)                                                                                                                   1.338    25.130
n358.out[0] (.names)                                                                                                                  0.235    25.365
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      1.338    26.703
data arrival time                                                                                                                              26.703

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.703
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.431


#Path 72
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4218_1.in[0] (.names)                                                               1.338    23.272
new_n4218_1.out[0] (.names)                                                              0.261    23.533
n3828.in[4] (.names)                                                                     1.338    24.870
n3828.out[0] (.names)                                                                    0.261    25.131
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         1.338    26.469
data arrival time                                                                                 26.469

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.469
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.197


#Path 73
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4088_1.in[0] (.names)                                                               1.338    23.272
new_n4088_1.out[0] (.names)                                                              0.261    23.533
n3508.in[4] (.names)                                                                     1.338    24.870
n3508.out[0] (.names)                                                                    0.261    25.131
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         1.338    26.469
data arrival time                                                                                 26.469

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.469
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.197


#Path 74
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3343_1.in[0] (.names)                                                               1.338    21.699
new_n3343_1.out[0] (.names)                                                              0.235    21.934
new_n3342.in[2] (.names)                                                                 1.338    23.272
new_n3342.out[0] (.names)                                                                0.261    23.533
n656.in[3] (.names)                                                                      1.338    24.870
n656.out[0] (.names)                                                                     0.235    25.105
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         1.338    26.443
data arrival time                                                                                 26.443

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.443
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.171


#Path 75
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4216.in[0] (.names)                                                                 1.338    21.699
new_n4216.out[0] (.names)                                                                0.235    21.934
new_n4215.in[2] (.names)                                                                 1.338    23.272
new_n4215.out[0] (.names)                                                                0.261    23.533
n3823.in[3] (.names)                                                                     1.338    24.870
n3823.out[0] (.names)                                                                    0.235    25.105
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         1.338    26.443
data arrival time                                                                                 26.443

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.443
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.171


#Path 76
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4086.in[0] (.names)                                                                 1.338    21.699
new_n4086.out[0] (.names)                                                                0.235    21.934
new_n4085.in[2] (.names)                                                                 1.338    23.272
new_n4085.out[0] (.names)                                                                0.261    23.533
n3503.in[3] (.names)                                                                     1.338    24.870
n3503.out[0] (.names)                                                                    0.235    25.105
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         1.338    26.443
data arrival time                                                                                 26.443

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.443
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.171


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3986.in[0] (.names)                                                                 1.338    21.699
new_n3986.out[0] (.names)                                                                0.235    21.934
new_n3985.in[1] (.names)                                                                 1.338    23.272
new_n3985.out[0] (.names)                                                                0.235    23.507
n3343.in[2] (.names)                                                                     1.338    24.844
n3343.out[0] (.names)                                                                    0.235    25.079
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         1.338    26.417
data arrival time                                                                                 26.417

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -26.417
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.145


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2870.in[5] (.names)                                                                                                              1.338    10.793
new_n2870.out[0] (.names)                                                                                                             0.261    11.054
new_n2899_1.in[1] (.names)                                                                                                            1.338    12.392
new_n2899_1.out[0] (.names)                                                                                                           0.261    12.653
new_n2924_1.in[1] (.names)                                                                                                            1.338    13.991
new_n2924_1.out[0] (.names)                                                                                                           0.261    14.252
new_n2923_1.in[5] (.names)                                                                                                            1.338    15.590
new_n2923_1.out[0] (.names)                                                                                                           0.261    15.851
new_n2958_1.in[0] (.names)                                                                                                            1.338    17.188
new_n2958_1.out[0] (.names)                                                                                                           0.261    17.449
new_n2966.in[5] (.names)                                                                                                              1.338    18.787
new_n2966.out[0] (.names)                                                                                                             0.261    19.048
new_n2964_1.in[1] (.names)                                                                                                            1.338    20.386
new_n2964_1.out[0] (.names)                                                                                                           0.235    20.621
new_n2963_1.in[0] (.names)                                                                                                            1.338    21.959
new_n2963_1.out[0] (.names)                                                                                                           0.235    22.194
n353.in[4] (.names)                                                                                                                   1.338    23.532
n353.out[0] (.names)                                                                                                                  0.261    23.793
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      1.338    25.130
data arrival time                                                                                                                              25.130

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -25.130
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -23.859


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2916.in[2] (.names)                                                                                                              1.338    17.162
new_n2916.out[0] (.names)                                                                                                             0.261    17.423
new_n2945.in[2] (.names)                                                                                                              1.338    18.761
new_n2945.out[0] (.names)                                                                                                             0.261    19.022
new_n2961.in[2] (.names)                                                                                                              1.338    20.360
new_n2961.out[0] (.names)                                                                                                             0.235    20.595
new_n2947.in[2] (.names)                                                                                                              1.338    21.933
new_n2947.out[0] (.names)                                                                                                             0.261    22.194
n348.in[3] (.names)                                                                                                                   1.338    23.532
n348.out[0] (.names)                                                                                                                  0.235    23.767
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      1.338    25.104
data arrival time                                                                                                                              25.104

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -25.104
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -23.833


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3983_1.in[0] (.names)                                                               1.338    20.126
new_n3983_1.out[0] (.names)                                                              0.235    20.361
new_n3982.in[2] (.names)                                                                 1.338    21.699
new_n3982.out[0] (.names)                                                                0.261    21.960
n3338.in[3] (.names)                                                                     1.338    23.298
n3338.out[0] (.names)                                                                    0.235    23.533
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         1.338    24.870
data arrival time                                                                                 24.870

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -24.870
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -23.599


#Path 81
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4213_1.in[0] (.names)                                                               1.338    20.126
new_n4213_1.out[0] (.names)                                                              0.235    20.361
new_n4212.in[1] (.names)                                                                 1.338    21.699
new_n4212.out[0] (.names)                                                                0.235    21.934
n3818.in[2] (.names)                                                                     1.338    23.272
n3818.out[0] (.names)                                                                    0.235    23.507
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         1.338    24.844
data arrival time                                                                                 24.844

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -24.844
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -23.573


#Path 82
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4083_1.in[0] (.names)                                                               1.338    20.126
new_n4083_1.out[0] (.names)                                                              0.235    20.361
new_n4082.in[1] (.names)                                                                 1.338    21.699
new_n4082.out[0] (.names)                                                                0.235    21.934
n3498.in[2] (.names)                                                                     1.338    23.272
n3498.out[0] (.names)                                                                    0.235    23.507
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         1.338    24.844
data arrival time                                                                                 24.844

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -24.844
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -23.573


#Path 83
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3340.in[0] (.names)                                                                 1.338    20.126
new_n3340.out[0] (.names)                                                                0.235    20.361
new_n3339_1.in[1] (.names)                                                               1.338    21.699
new_n3339_1.out[0] (.names)                                                              0.235    21.934
n651.in[2] (.names)                                                                      1.338    23.272
n651.out[0] (.names)                                                                     0.235    23.507
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         1.338    24.844
data arrival time                                                                                 24.844

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -24.844
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -23.573


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2916.in[2] (.names)                                                                                                              1.338    17.162
new_n2916.out[0] (.names)                                                                                                             0.261    17.423
new_n2945.in[2] (.names)                                                                                                              1.338    18.761
new_n2945.out[0] (.names)                                                                                                             0.261    19.022
new_n2934_1.in[1] (.names)                                                                                                            1.338    20.360
new_n2934_1.out[0] (.names)                                                                                                           0.235    20.595
n343.in[4] (.names)                                                                                                                   1.338    21.933
n343.out[0] (.names)                                                                                                                  0.261    22.194
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      1.338    23.532
data arrival time                                                                                                                              23.532

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.532
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.260


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2916.in[2] (.names)                                                                                                              1.338    17.162
new_n2916.out[0] (.names)                                                                                                             0.261    17.423
new_n2919_1.in[1] (.names)                                                                                                            1.338    18.761
new_n2919_1.out[0] (.names)                                                                                                           0.235    18.996
new_n2918_1.in[1] (.names)                                                                                                            1.338    20.334
new_n2918_1.out[0] (.names)                                                                                                           0.261    20.595
n338.in[2] (.names)                                                                                                                   1.338    21.933
n338.out[0] (.names)                                                                                                                  0.235    22.168
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      1.338    23.506
data arrival time                                                                                                                              23.506

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.506
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.234


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3980.in[0] (.names)                                                                 1.338    18.553
new_n3980.out[0] (.names)                                                                0.235    18.788
new_n3979_1.in[2] (.names)                                                               1.338    20.126
new_n3979_1.out[0] (.names)                                                              0.261    20.387
n3333.in[3] (.names)                                                                     1.338    21.725
n3333.out[0] (.names)                                                                    0.235    21.960
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         1.338    23.298
data arrival time                                                                                 23.298

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -23.298
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -22.026


#Path 87
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4080.in[0] (.names)                                                                 1.338    18.553
new_n4080.out[0] (.names)                                                                0.235    18.788
new_n4079_1.in[2] (.names)                                                               1.338    20.126
new_n4079_1.out[0] (.names)                                                              0.261    20.387
n3493.in[3] (.names)                                                                     1.338    21.725
n3493.out[0] (.names)                                                                    0.235    21.960
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         1.338    23.298
data arrival time                                                                                 23.298

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -23.298
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -22.026


#Path 88
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3337.in[0] (.names)                                                                 1.338    18.553
new_n3337.out[0] (.names)                                                                0.235    18.788
new_n3336.in[2] (.names)                                                                 1.338    20.126
new_n3336.out[0] (.names)                                                                0.261    20.387
n646.in[3] (.names)                                                                      1.338    21.725
n646.out[0] (.names)                                                                     0.235    21.960
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         1.338    23.298
data arrival time                                                                                 23.298

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -23.298
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -22.026


#Path 89
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4210.in[0] (.names)                                                                 1.338    18.553
new_n4210.out[0] (.names)                                                                0.235    18.788
new_n4209_1.in[1] (.names)                                                               1.338    20.126
new_n4209_1.out[0] (.names)                                                              0.235    20.361
n3813.in[2] (.names)                                                                     1.338    21.699
n3813.out[0] (.names)                                                                    0.235    21.934
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         1.338    23.272
data arrival time                                                                                 23.272

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -23.272
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -22.000


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2916.in[2] (.names)                                                                                                              1.338    17.162
new_n2916.out[0] (.names)                                                                                                             0.261    17.423
new_n2905.in[1] (.names)                                                                                                              1.338    18.761
new_n2905.out[0] (.names)                                                                                                             0.235    18.996
n333.in[4] (.names)                                                                                                                   1.338    20.334
n333.out[0] (.names)                                                                                                                  0.261    20.595
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      1.338    21.933
data arrival time                                                                                                                              21.933

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.933
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.661


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2890.in[2] (.names)                                                                                                              1.338    17.162
new_n2890.out[0] (.names)                                                                                                             0.235    17.397
new_n2889_1.in[2] (.names)                                                                                                            1.338    18.735
new_n2889_1.out[0] (.names)                                                                                                           0.261    18.996
n328.in[3] (.names)                                                                                                                   1.338    20.334
n328.out[0] (.names)                                                                                                                  0.235    20.569
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      1.338    21.907
data arrival time                                                                                                                              21.907

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.907
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.635


#Path 92
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3334_1.in[0] (.names)                                                               1.338    16.980
new_n3334_1.out[0] (.names)                                                              0.235    17.215
new_n3333_1.in[2] (.names)                                                               1.338    18.553
new_n3333_1.out[0] (.names)                                                              0.261    18.814
n641.in[3] (.names)                                                                      1.338    20.152
n641.out[0] (.names)                                                                     0.235    20.387
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         1.338    21.725
data arrival time                                                                                 21.725

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -21.725
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -20.453


#Path 93
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4207.in[0] (.names)                                                                 1.338    16.980
new_n4207.out[0] (.names)                                                                0.235    17.215
new_n4206.in[2] (.names)                                                                 1.338    18.553
new_n4206.out[0] (.names)                                                                0.261    18.814
n3808.in[3] (.names)                                                                     1.338    20.152
n3808.out[0] (.names)                                                                    0.235    20.387
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch)                         1.338    21.725
data arrival time                                                                                 21.725

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -21.725
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -20.453


#Path 94
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4044_1.in[0] (.names)                                                               1.338     2.800
new_n4044_1.out[0] (.names)                                                              0.261     3.061
new_n4050.in[0] (.names)                                                                 1.338     4.398
new_n4050.out[0] (.names)                                                                0.235     4.633
new_n4053_1.in[0] (.names)                                                               1.338     5.971
new_n4053_1.out[0] (.names)                                                              0.235     6.206
new_n4058_1.in[0] (.names)                                                               1.338     7.544
new_n4058_1.out[0] (.names)                                                              0.235     7.779
new_n4062.in[0] (.names)                                                                 1.338     9.117
new_n4062.out[0] (.names)                                                                0.235     9.352
new_n4065.in[0] (.names)                                                                 1.338    10.689
new_n4065.out[0] (.names)                                                                0.235    10.924
new_n4068_1.in[0] (.names)                                                               1.338    12.262
new_n4068_1.out[0] (.names)                                                              0.235    12.497
new_n4071.in[0] (.names)                                                                 1.338    13.835
new_n4071.out[0] (.names)                                                                0.235    14.070
new_n4074_1.in[0] (.names)                                                               1.338    15.408
new_n4074_1.out[0] (.names)                                                              0.235    15.643
new_n4077.in[0] (.names)                                                                 1.338    16.980
new_n4077.out[0] (.names)                                                                0.235    17.215
new_n4076.in[2] (.names)                                                                 1.338    18.553
new_n4076.out[0] (.names)                                                                0.261    18.814
n3488.in[3] (.names)                                                                     1.338    20.152
n3488.out[0] (.names)                                                                    0.235    20.387
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         1.338    21.725
data arrival time                                                                                 21.725

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -21.725
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -20.453


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3977.in[0] (.names)                                                                 1.338    16.980
new_n3977.out[0] (.names)                                                                0.235    17.215
new_n3976.in[1] (.names)                                                                 1.338    18.553
new_n3976.out[0] (.names)                                                                0.235    18.788
n3328.in[2] (.names)                                                                     1.338    20.126
n3328.out[0] (.names)                                                                    0.235    20.361
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         1.338    21.699
data arrival time                                                                                 21.699

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -21.699
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -20.427


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2876.in[4] (.names)                                                                                                              1.338    13.991
new_n2876.out[0] (.names)                                                                                                             0.261    14.252
new_n2887.in[0] (.names)                                                                                                              1.338    15.590
new_n2887.out[0] (.names)                                                                                                             0.235    15.825
new_n2878_1.in[2] (.names)                                                                                                            1.338    17.162
new_n2878_1.out[0] (.names)                                                                                                           0.261    17.423
n323.in[3] (.names)                                                                                                                   1.338    18.761
n323.out[0] (.names)                                                                                                                  0.235    18.996
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      1.338    20.334
data arrival time                                                                                                                              20.334

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -20.334
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -19.062


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n2775.in[0] (.names)                                                                                                              1.338     2.800
new_n2775.out[0] (.names)                                                                                                             0.261     3.061
new_n2790.in[1] (.names)                                                                                                              1.338     4.398
new_n2790.out[0] (.names)                                                                                                             0.261     4.659
new_n2806.in[1] (.names)                                                                                                              1.338     5.997
new_n2806.out[0] (.names)                                                                                                             0.261     6.258
new_n2843_1.in[0] (.names)                                                                                                            1.338     7.596
new_n2843_1.out[0] (.names)                                                                                                           0.261     7.857
new_n2855.in[1] (.names)                                                                                                              1.338     9.195
new_n2855.out[0] (.names)                                                                                                             0.261     9.456
new_n2853_1.in[5] (.names)                                                                                                            1.338    10.793
new_n2853_1.out[0] (.names)                                                                                                           0.261    11.054
new_n2851.in[3] (.names)                                                                                                              1.338    12.392
new_n2851.out[0] (.names)                                                                                                             0.261    12.653
new_n2865.in[2] (.names)                                                                                                              1.338    13.991
new_n2865.out[0] (.names)                                                                                                             0.235    14.226
new_n2864_1.in[0] (.names)                                                                                                            1.338    15.564
new_n2864_1.out[0] (.names)                                                                                                           0.235    15.799
new_n2863_1.in[4] (.names)                                                                                                            1.338    17.136
new_n2863_1.out[0] (.names)                                                                                                           0.235    17.371
n318.in[2] (.names)                                                                                                                   1.338    18.709
n318.out[0] (.names)                                                                                                                  0.235    18.944
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      1.338    20.282
data arrival time                                                                                                                              20.282

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -20.282
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -19.010


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[43].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       1.338     1.338
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n3945.in[0] (.names)                                                                 1.338     2.800
new_n3945.out[0] (.names)                                                                0.261     3.061
new_n3950.in[0] (.names)                                                                 1.338     4.398
new_n3950.out[0] (.names)                                                                0.235     4.633
new_n3952.in[0] (.names)                                                                 1.338     5.971
new_n3952.out[0] (.names)                                                                0.235     6.206
new_n3959_1.in[0] (.names)                                                               1.338     7.544
new_n3959_1.out[0] (.names)                                                              0.235     7.779
new_n3962.in[0] (.names)                                                                 1.338     9.117
new_n3962.out[0] (.names)                                                                0.235     9.352
new_n3965.in[0] (.names)                                                                 1.338    10.689
new_n3965.out[0] (.names)                                                                0.235    10.924
new_n3968_1.in[0] (.names)                                                               1.338    12.262
new_n3968_1.out[0] (.names)                                                              0.235    12.497
new_n3971.in[0] (.names)                                                                 1.338    13.835
new_n3971.out[0] (.names)                                                                0.235    14.070
new_n3974_1.in[0] (.names)                                                               1.338    15.408
new_n3974_1.out[0] (.names)                                                              0.235    15.643
new_n3973_1.in[2] (.names)                                                               1.338    16.980
new_n3973_1.out[0] (.names)                                                              0.261    17.241
n3323.in[3] (.names)                                                                     1.338    18.579
n3323.out[0] (.names)                                                                    0.235    18.814
$auto$hard_block.cc:122:cell_hard_block$2931.B[43].D[0] (.latch)                         1.338    20.152
data arrival time                                                                                 20.152

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[43].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -20.152
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -18.880


#Path 99
Startpoint: $sdffe~36^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~36^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~36^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n3301.in[0] (.names)                                                                 1.338     2.800
new_n3301.out[0] (.names)                                                                0.261     3.061
new_n3304_1.in[0] (.names)                                                               1.338     4.398
new_n3304_1.out[0] (.names)                                                              0.235     4.633
new_n3310.in[0] (.names)                                                                 1.338     5.971
new_n3310.out[0] (.names)                                                                0.235     6.206
new_n3316.in[0] (.names)                                                                 1.338     7.544
new_n3316.out[0] (.names)                                                                0.235     7.779
new_n3319_1.in[0] (.names)                                                               1.338     9.117
new_n3319_1.out[0] (.names)                                                              0.235     9.352
new_n3322.in[0] (.names)                                                                 1.338    10.689
new_n3322.out[0] (.names)                                                                0.235    10.924
new_n3325.in[0] (.names)                                                                 1.338    12.262
new_n3325.out[0] (.names)                                                                0.235    12.497
new_n3328_1.in[0] (.names)                                                               1.338    13.835
new_n3328_1.out[0] (.names)                                                              0.235    14.070
new_n3331.in[0] (.names)                                                                 1.338    15.408
new_n3331.out[0] (.names)                                                                0.235    15.643
new_n3330.in[2] (.names)                                                                 1.338    16.980
new_n3330.out[0] (.names)                                                                0.261    17.241
n636.in[3] (.names)                                                                      1.338    18.579
n636.out[0] (.names)                                                                     0.235    18.814
$auto$hard_block.cc:122:cell_hard_block$2679.B[13].D[0] (.latch)                         1.338    20.152
data arrival time                                                                                 20.152

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[13].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -20.152
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -18.880


#Path 100
Startpoint: $sdffe~37^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~1.clk[0] (.latch)                                                            1.338     1.338
$sdffe~37^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     1.462
new_n4175.in[0] (.names)                                                                 1.338     2.800
new_n4175.out[0] (.names)                                                                0.261     3.061
new_n4181.in[0] (.names)                                                                 1.338     4.398
new_n4181.out[0] (.names)                                                                0.235     4.633
new_n4184_1.in[0] (.names)                                                               1.338     5.971
new_n4184_1.out[0] (.names)                                                              0.235     6.206
new_n4186.in[0] (.names)                                                                 1.338     7.544
new_n4186.out[0] (.names)                                                                0.235     7.779
new_n4192.in[0] (.names)                                                                 1.338     9.117
new_n4192.out[0] (.names)                                                                0.235     9.352
new_n4195.in[0] (.names)                                                                 1.338    10.689
new_n4195.out[0] (.names)                                                                0.235    10.924
new_n4198_1.in[0] (.names)                                                               1.338    12.262
new_n4198_1.out[0] (.names)                                                              0.235    12.497
new_n4201.in[0] (.names)                                                                 1.338    13.835
new_n4201.out[0] (.names)                                                                0.235    14.070
new_n4204_1.in[0] (.names)                                                               1.338    15.408
new_n4204_1.out[0] (.names)                                                              0.235    15.643
new_n4203_1.in[1] (.names)                                                               1.338    16.980
new_n4203_1.out[0] (.names)                                                              0.235    17.215
n3803.in[2] (.names)                                                                     1.338    18.553
n3803.out[0] (.names)                                                                    0.235    18.788
$auto$hard_block.cc:122:cell_hard_block$2679.B[45].D[0] (.latch)                         1.338    20.126
data arrival time                                                                                 20.126

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[45].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                -20.126
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -18.854


#End of timing report
