Release 6.2.02i Par G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

DKA-PS::  Mon May 17 09:33:24 2004


C:/Programmer/Xilinx/bin/nt/par.exe -w -intstyle ise -ol med -t 1
fpga_debug_map.ncd fpga_debug.ncd fpga_debug.pcf 


Constraints file: fpga_debug.pcf

Loading device database for application Par from file "fpga_debug_map.ncd".
   "fpga_debug" is an NCD, version 2.38, device xc2s300e, package fg456, speed
-6
Loading device for application Par from file '2s300e.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  PRODUCTION 1.17 2003-12-13.


Resolved that IOB <f_tp3> must be placed at site U1.
Resolved that IOB <pin8> must be placed at site W22.
Resolved that IOB <pin10> must be placed at site V21.
Resolved that IOB <pin11> must be placed at site U20.
Resolved that IOB <pin12> must be placed at site V22.
Resolved that IOB <pin13> must be placed at site T19.
Resolved that IOB <pin14> must be placed at site U21.
Resolved that IOB <pin15> must be placed at site T20.
Resolved that IOB <pin16> must be placed at site U22.
Resolved that IOB <pin17> must be placed at site R19.
Resolved that IOB <pin18> must be placed at site T21.
Resolved that IOB <pin19> must be placed at site R20.
Resolved that IOB <error> must be placed at site P1.
Resolved that IOB <lock1560> must be placed at site D9.
Resolved that IOB <vihd<10>> must be placed at site P3.
Resolved that IOB <vihd<11>> must be placed at site N4.
Resolved that IOB <vihd<12>> must be placed at site N3.
Resolved that IOB <vihd<13>> must be placed at site M4.
Resolved that IOB <vihd<14>> must be placed at site P5.
Resolved that IOB <vihd<15>> must be placed at site N5.
Resolved that IOB <vihd<16>> must be placed at site M6.
Resolved that IOB <vihd<17>> must be placed at site M5.
Resolved that IOB <vihd<18>> must be placed at site P6.
Resolved that IOB <ao12> must be placed at site R2.
Resolved that IOB <vihd<19>> must be placed at site N6.
Resolved that IOB <ao34> must be placed at site R1.
Resolved that GCLKIOB <pclk1560> must be placed at site C11.
Resolved that IOB <ao56> must be placed at site T2.
Resolved that IOB <ao78> must be placed at site T1.
Resolved that IOB <video<10>> must be placed at site B7.
Resolved that IOB <video<11>> must be placed at site A8.
Resolved that IOB <video<12>> must be placed at site B8.
Resolved that IOB <video<13>> must be placed at site A9.
Resolved that IOB <video<14>> must be placed at site B9.
Resolved that IOB <video<15>> must be placed at site A10.
Resolved that IOB <video<16>> must be placed at site D7.
Resolved that IOB <video<17>> must be placed at site C7.
Resolved that IOB <video<18>> must be placed at site D8.
Resolved that IOB <video<19>> must be placed at site C8.
Resolved that IOB <extf> must be placed at site M1.
Resolved that IOB <exth> must be placed at site N2.
Resolved that IOB <vihd<0>> must be placed at site W3.
Resolved that IOB <vihd<1>> must be placed at site V4.
Resolved that IOB <vihd<2>> must be placed at site V3.
Resolved that IOB <vihd<3>> must be placed at site U4.
Resolved that IOB <vihd<4>> must be placed at site U3.
Resolved that IOB <vihd<5>> must be placed at site T4.
Resolved that IOB <vihd<6>> must be placed at site T3.
Resolved that IOB <vihd<7>> must be placed at site R4.
Resolved that IOB <vihd<8>> must be placed at site R3.
Resolved that IOB <vihd<9>> must be placed at site P4.
Resolved that IOB <video<1>> must be placed at site A3.
Resolved that IOB <video<2>> must be placed at site B3.
Resolved that IOB <video<3>> must be placed at site A4.
Resolved that IOB <video<4>> must be placed at site B4.
Resolved that IOB <video<5>> must be placed at site A5.
Resolved that IOB <video<6>> must be placed at site B5.
Resolved that IOB <video<7>> must be placed at site A6.
Resolved that IOB <video<8>> must be placed at site B6.
Resolved that IOB <video<9>> must be placed at site A7.
Resolved that IOB <pclkhd> must be placed at site K6.
Resolved that IOB <operate> must be placed at site P2.
Resolved that IOB <vid_det> must be placed at site M2.
Resolved that IOB <crc_err> must be placed at site N1.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            63 out of 325    19%
      Number of LOCed External IOBs   63 out of 63    100%

   Number of BLOCKRAMs                 1 out of 16      6%
   Number of SLICEs                  296 out of 3072    9%

   Number of BSCANs                    1 out of 1     100%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Medium (set by user)
Placer effort level (-pl):    Medium (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Medium (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a476) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...............
.......
...............
.......
Phase 5.8 (Checksum:a0fb21) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 5 secs 

Writing design to file fpga_debug.ncd.

Total REAL time to Placer completion: 6 secs 
Total CPU time to Placer completion: 5 secs 


Phase 1: 1784 unrouted;       REAL time: 6 secs 

Phase 2: 1487 unrouted;       REAL time: 31 secs 

Phase 3: 262 unrouted;       REAL time: 32 secs 

Phase 4: 262 unrouted; (0)      REAL time: 32 secs 

Phase 5: 262 unrouted; (0)      REAL time: 32 secs 

Phase 6: 262 unrouted; (0)      REAL time: 32 secs 

Phase 7: 0 unrouted; (0)      REAL time: 32 secs 

Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 32 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    pclk1560_BUFGP          |  Global  |  116   |  0.284     |  0.657      |
+----------------------------+----------+--------+------------+-------------+
|  icon_control0<0>          |  Global  |  105   |  0.119     |  0.492      |
+----------------------------+----------+--------+------------+-------------+
|  U_icon_pro/iupdate_out    |   Local  |    1   |  0.000     |  1.239      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 226


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.300
   The MAXIMUM PIN DELAY IS:                               6.119
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   4.808

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 7.00  d >= 7.00
   ---------   ---------   ---------   ---------   ---------   ---------
         989         459         171         107          58           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns   | 11.926ns   | 5    
   TO TIMEGRP "J_CLK" 30 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 4.997ns    | 1    
   TO TIMEGRP "J_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns   | 2.269ns    | 0    
   TO TIMEGRP "U_CLK" 15 nS                 |            |            |      
--------------------------------------------------------------------------------
  PATH "FROM U_CLK TO D_CLK"  TIG           | N/A        | N/A        | N/A  
--------------------------------------------------------------------------------
  PATH "FROM J_CLK TO D_CLK"  TIG           | N/A        | 12.530ns   | 7    
--------------------------------------------------------------------------------
  PATH "FROM D_CLK TO J_CLK"  TIG           | N/A        | 9.821ns    | 3    
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file fpga_debug.ncd.


PAR done.
