$date
	Sun Oct 23 07:57:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#530758
b10110 &
b10110 %
1$
b10110 !
1"
#530759
0"
#530762
b1011 &
b1011 %
#530766
b100010 &
b100010 %
#530770
b10001 &
b10001 %
#530774
b110100 &
b110100 %
#530778
b11010 &
b11010 %
#530782
b1101 &
b1101 %
#530786
b101000 &
b101000 %
#530790
b10100 &
b10100 %
#530794
b1010 &
b1010 %
#530798
b101 &
b101 %
#530802
b10000 &
b10000 %
#530806
b1000 &
b1000 %
#530810
b100 &
b100 %
#530814
b10 &
b10 %
#530818
b1 &
b1 %
1#
#530822
b0 &
0#
b0 %
0$
#1482571
b101 !
1"
#1482574
b101 &
b101 %
1$
#1482575
0"
#1482578
b10000 &
b10000 %
#1482582
b1000 &
b1000 %
#1482586
b100 &
b100 %
#1482590
b10 &
b10 %
#1482594
b1 &
b1 %
1#
#1482598
b0 &
0#
b0 %
0$
#2494678
b10001 &
b10001 %
1$
b10001 !
1"
#2494679
0"
#2494682
b110100 &
b110100 %
#2494686
b11010 &
b11010 %
#2494690
b1101 &
b1101 %
#2494694
b101000 &
b101000 %
#2494698
b10100 &
b10100 %
#2494702
b1010 &
b1010 %
#2494706
b101 &
b101 %
#2494710
b10000 &
b10000 %
#2494714
b1000 &
b1000 %
#2494718
b100 &
b100 %
#2494722
b10 &
b10 %
#2494726
b1 &
1#
b1 %
#2494730
b0 &
b0 %
0#
0$
#4500012
