Restore Archived Project report for DE10_NANO_SoC_GHRD
Tue Dec  5 14:15:41 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Tue Dec  5 14:15:41 2017 ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                    ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                    ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored '/home/mini-awesome/Documents/Github/mini-awesome/fpga/tb/hps_tester/DE10_NANO_SoC_Daniil_2017_Design.qar' into the '/home/mini-awesome/Documents/Github/mini-awesome/fpga/tb/hps_tester/DE10_NANO_SoC_Daniil_2017_Design_restored/' directory
Info: Generated report 'DE10_NANO_SoC_GHRD.restore.rpt'
Info (23030): Evaluation of Tcl script /home/mini-awesome/intelFPGA_lite/17.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1067 megabytes
    Info: Processing ended: Tue Dec  5 14:15:41 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


+---------------------------------------------------------------------------------------------------+
; Files Restored                                                                                    ;
+---------------------------------------------------------------------------------------------------+
; File Name                                                                                         ;
+---------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                     ;
; DE10_NANO_SOC_GHRD.sdc                                                                            ;
; DE10_NANO_SoC_GHRD.qpf                                                                            ;
; DE10_NANO_SoC_GHRD.qsf                                                                            ;
; DE10_NANO_SoC_GHRD.tcl                                                                            ;
; DE10_NANO_SoC_GHRD.v                                                                              ;
; DE10_NANO_SoC_GHRD_assignment_defaults.qdf                                                        ;
; arduino_configure_hw.tcl                                                                          ;
; gpio_controller_hw.tcl                                                                            ;
; ip/altiobuf/altiobuf.qip                                                                          ;
; ip/altiobuf/altiobuf.v                                                                            ;
; ip/altiobuf/altiobuf_bb.v                                                                         ;
; ip/altiobuf/altiobuf_inst.v                                                                       ;
; ip/altsource_probe/hps_reset.qip                                                                  ;
; ip/altsource_probe/hps_reset.v                                                                    ;
; ip/altsource_probe/hps_reset_bb.v                                                                 ;
; ip/debounce/debounce.v                                                                            ;
; ip/edge_detect/altera_edge_detector.v                                                             ;
; ip_src/i2c_header.v                                                                               ;
; ip_src/pwm.v                                                                                      ;
; ip_src/pwm_header.v                                                                               ;
; ip_src/spi_header.v                                                                               ;
; ip_src/uart_header.v                                                                              ;
; led_avalon_tester_hw.tcl                                                                          ;
; pwm_avalon_interface_hw.tcl                                                                       ;
; pwm_avalon_interface_working_hw.tcl                                                               ;
; pwm_bus_alt_clk_hw.tcl                                                                            ;
; pwm_bus_hw.tcl                                                                                    ;
; pwm_controller_hw.tcl                                                                             ;
; pwm_core_hw.tcl                                                                                   ;
; soc_system.qsys                                                                                   ;
; soc_system.sopcinfo                                                                               ;
; soc_system/soc_system.cmp                                                                         ;
; soc_system/synthesis/soc_system.debuginfo                                                         ;
; soc_system/synthesis/soc_system.qip                                                               ;
; soc_system/synthesis/soc_system.regmap                                                            ;
; soc_system/synthesis/soc_system.v                                                                 ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                     ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ;
; soc_system/synthesis/submodules/altera_avalon_i2c.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                       ;
; soc_system/synthesis/submodules/altera_avalon_i2c_condt_det.v                                     ;
; soc_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                     ;
; soc_system/synthesis/submodules/altera_avalon_i2c_csr.v                                           ;
; soc_system/synthesis/submodules/altera_avalon_i2c_fifo.v                                          ;
; soc_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                        ;
; soc_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                     ;
; soc_system/synthesis/submodules/altera_avalon_i2c_spksupp.v                                       ;
; soc_system/synthesis/submodules/altera_avalon_i2c_txout.v                                         ;
; soc_system/synthesis/submodules/altera_avalon_i2c_txshifter.v                                     ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                         ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                               ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                 ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                    ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                   ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ;
; soc_system/synthesis/submodules/altera_pll_reconfig_core.v                                        ;
; soc_system/synthesis/submodules/altera_pll_reconfig_top.v                                         ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                       ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ;
; soc_system/synthesis/submodules/altera_std_synchronizer.v                                         ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ;
; soc_system/synthesis/submodules/altera_up_avalon_adv_adc.v                                        ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                    ;
; soc_system/synthesis/submodules/arduino_configure.v                                               ;
; soc_system/synthesis/submodules/gpio_controller.v                                                 ;
; soc_system/synthesis/submodules/hps.pre.xml                                                       ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                    ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                           ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                       ;
; soc_system/synthesis/submodules/irq_detector.v                                                    ;
; soc_system/synthesis/submodules/pwm_controller.v                                                  ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                         ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                            ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                          ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                    ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                            ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                          ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                 ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                            ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                            ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                            ;
; soc_system/synthesis/submodules/soc_system_adc.v                                                  ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                           ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                            ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                     ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                     ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                      ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                            ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_pll.qip                                                ;
; soc_system/synthesis/submodules/soc_system_pll.v                                                  ;
; soc_system/synthesis/submodules/soc_system_spi.v                                                  ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                           ;
; soc_system/synthesis/submodules/soc_system_uart.v                                                 ;
; soc_system/synthesis/submodules/state_machine_counter.v                                           ;
+---------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


