# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 660 0.000128 1024 0.17 1740 150528 16.9792 8.44595 310.696 261.382 597.666 597.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 660 0.000128 1024 0.17 1740 150912 17.0245 8.47414 363.992 261.596 651.253 651.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 660 0.000128 1024 0.17 1740 149760 17.0475 8.45414 375.835 261.369 662.87 663.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 660 0.000128 1024 0.17 1740 150528 17.0517 8.46707 349.797 262.096 637.586 637.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 660 0.000128 1024 0.17 1740 150400 17.1461 8.49178 354.793 262.322 642.917 643.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 660 0.000128 1024 0.17 1740 148736 16.9866 8.41997 362.455 259.794 647.817 647.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 660 0.000128 1024 0.17 1740 149760 17.0079 8.44336 365.915 260.626 652.159 652.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 660 0.000128 1024 0.17 1740 149504 17.0598 8.44374 352.681 261.47 639.815 639.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 660 0.000128 1024 0.17 1740 147456 17.1159 8.43184 352.678 260.213 638.618 638.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 660 0.000128 1024 0.17 1740 147200 16.9361 8.36803 378.145 257.951 661.573 661.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 660 0.000128 1024 0.17 1740 147456 16.9393 8.37424 439.978 258.708 724.166 724.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 660 0.000128 1024 0.17 1740 151040 17.0008 8.46253 310.137 261.808 597.569 597.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 660 0.000128 1024 0.17 1740 151040 17.0808 8.48282 314.844 261.995 602.565 602.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 660 0.000128 1024 0.17 1740 151296 17.0204 8.47376 312.08 262.084 599.825 599.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 660 0.000128 1024 0.17 1740 150528 17.0323 8.4553 316.542 261.004 603.194 603.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 660 0.000128 1024 0.17 1740 150528 16.9814 8.44368 319.504 261.167 606.26 606.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 660 0.000128 1024 0.17 1740 150912 17.0167 8.47053 370.519 261.352 657.525 657.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 660 0.000128 1024 0.17 1740 149760 17.0408 8.4503 359.264 261.405 646.322 646.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 660 0.000128 1024 0.17 1740 150528 17.0388 8.46029 385.628 262.075 673.367 673.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 660 0.000128 1024 0.17 1740 150400 17.1598 8.48938 383.67 262.288 671.771 671.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 660 0.000128 1024 0.17 1740 148736 16.9826 8.42038 380.427 259.86 665.862 666.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 660 0.000128 1024 0.17 1740 149760 16.9967 8.4455 375.198 260.62 661.425 661.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 660 0.000128 1024 0.17 1740 149504 17.066 8.44781 358.554 261.502 645.743 645.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 660 0.000128 1024 0.17 1740 147456 17.1054 8.40784 415.774 259.975 701.428 701.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 660 0.000128 1024 0.17 1740 147200 16.9255 8.3656 417.226 257.953 700.637 700.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 660 0.000128 1024 0.17 1740 147456 16.942 8.36621 378.211 258.921 662.604 662.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 660 0.000128 1024 0.17 1740 150528 17.0369 8.45229 292.643 261.994 580.29 580.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 660 0.000128 1024 0.17 1740 150400 17.1333 8.48691 331.058 262.24 619.077 619.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 660 0.000128 1024 0.17 1740 150528 17.071 8.47386 307.813 262.08 595.598 595.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 660 0.000128 1024 0.17 1740 149632 17.0755 8.45494 311.662 260.983 598.341 598.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 660 0.000128 1024 0.17 1740 149504 17.0609 8.44467 306.236 261.207 593.117 593.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 660 0.000128 1024 0.17 1740 149760 17.0876 8.47238 389.032 261.601 676.361 676.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 660 0.000128 1024 0.17 1740 147456 17.1034 8.41587 267.246 259.894 552.822 552.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 660 0.000128 1024 0.17 1740 149760 17.0366 8.45414 373.378 261.405 660.439 660.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 660 0.000128 1024 0.17 1740 148480 17.1266 8.45011 260.672 261.539 547.95 548.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 660 0.000128 1024 0.17 1740 150528 17.0482 8.46234 350.325 261.838 637.838 637.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 660 0.000128 1024 0.17 1740 147456 17.0879 8.41293 248.373 259.965 534.005 534.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 660 0.000128 1024 0.17 1740 150400 17.1501 8.49722 367.371 262.324 655.517 655.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 660 0.000128 1024 0.17 1740 147200 16.9346 8.37718 254.132 258.114 537.722 537.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 660 0.000128 1024 0.17 1740 148736 16.9737 8.41488 463.037 260.048 748.645 748.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 660 0.000128 1024 0.17 1740 146944 17.1109 8.41101 299.637 260.189 585.511 585.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 660 0.000128 1024 0.17 1740 147840 17.1524 8.43981 441.812 260.576 728.143 728.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 660 0.000128 1024 0.17 1740 145920 16.9988 8.35994 295.154 257.955 578.632 578.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 660 0.000128 1024 0.17 1740 149504 17.0604 8.44355 431.822 261.485 718.976 719.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 660 0.000128 1024 0.17 1740 147456 16.9416 8.37222 289.002 258.681 573.159 573.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 660 0.000128 1024 0.17 1740 147456 17.1082 8.41421 370.914 260.176 656.78 656.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 660 0.000128 1024 0.17 1740 141312 17.1381 8.26042 252.062 256.103 533.728 533.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 660 0.000128 1024 0.17 1740 147200 16.9311 8.37248 389.773 258.153 673.399 673.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 660 0.000128 1024 0.17 1740 147200 16.9044 8.36403 281.144 258.369 564.944 565.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 660 0.000128 1024 0.17 1752 150528 17.0198 8.45824 288.536 262.066 576.249 576.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 660 0.000128 1024 0.17 1752 151040 17.0768 8.48282 309.075 262.03 596.832 596.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 660 0.000128 1024 0.17 1752 150528 17.0783 8.47434 304.6 264.401 594.732 594.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 660 0.000128 1024 0.17 1752 150528 17.0301 8.47165 196.354 262.147 484.166 484.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 660 0.000128 1024 0.17 1752 149632 17.0739 8.44787 347.415 261.172 634.276 634.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 660 0.000128 1024 0.17 1752 148736 16.9826 8.41728 221.169 260.072 506.809 506.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 660 0.000128 1024 0.17 1752 149504 17.0523 8.43827 329.798 261.171 616.631 616.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 660 0.000128 1024 0.17 1752 149504 17.0609 8.4497 217.659 261.289 504.622 504.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 660 0.000128 1024 0.17 1752 149760 17.0883 8.46653 370.745 261.564 658.021 658.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 660 0.000128 1024 0.17 1752 147456 17.0961 8.42138 258.157 259.939 543.779 543.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 660 0.000128 1024 0.17 1752 149760 17.0455 8.45005 351.113 261.224 637.997 638.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 660 0.000128 1024 0.17 1752 148480 17.1209 8.44912 252.795 261.518 540.044 540.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 660 0.000128 1024 0.17 1752 150528 17.0304 8.46147 455.669 262.108 743.434 743.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 660 0.000128 1024 0.17 1752 147456 17.0908 8.41286 286.894 260.433 572.999 573.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 660 0.000128 1024 0.17 1752 150400 17.1274 8.49638 448.911 262.322 737.024 737.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 660 0.000128 1024 0.17 1752 147200 16.9309 8.37101 296.77 257.922 580.161 580.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 660 0.000128 1024 0.17 1752 148736 16.9964 8.41366 432.108 259.802 717.482 717.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 660 0.000128 1024 0.17 1752 146944 17.1083 8.41149 283.424 260.221 569.328 569.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 660 0.000128 1024 0.17 1752 149760 16.9919 8.44323 423.75 260.592 709.937 710.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 660 0.000128 1024 0.17 1752 145920 16.9969 8.35242 270.126 257.919 553.561 553.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 660 0.000128 1024 0.17 1752 149504 17.0588 8.73942 405.247 261.245 692.462 692.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 660 0.000128 1024 0.17 1752 147456 16.9427 8.36742 271.162 258.919 555.555 555.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 660 0.000128 1024 0.17 1750 151040 16.9799 8.45824 329.854 262.031 617.493 617.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 660 0.000128 1024 0.17 1750 151040 17.0716 8.48854 297.613 261.989 585.326 585.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 660 0.000128 1024 0.17 1750 149760 17.0303 8.4623 191.844 261.436 478.938 479.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 660 0.000128 1024 0.17 1750 151296 17.0125 8.46912 317.568 262.012 605.22 605.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 660 0.000128 1024 0.17 1750 150528 17.0252 8.46234 203.754 261.895 491.303 491.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 660 0.000128 1024 0.17 1750 150528 17.0139 8.45885 337.825 261.229 624.692 624.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 660 0.000128 1024 0.17 1750 148736 16.9756 8.41926 213.461 259.853 498.874 499.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 660 0.000128 1024 0.17 1750 150528 16.9497 8.4439 348.154 261.171 634.879 635.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 660 0.000128 1024 0.17 1750 149504 17.0468 8.45046 227.361 261.284 514.304 514.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 660 0.000128 1024 0.17 1750 150912 17.0105 8.47408 375.841 261.345 662.84 662.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 660 0.000128 1024 0.17 1750 149760 16.9234 8.41898 269.146 260.076 554.728 554.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 660 0.000128 1024 0.17 1750 149760 17.0345 8.45107 362.734 261.403 649.798 649.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 660 0.000128 1024 0.17 1750 148480 17.1201 8.44595 253.753 261.542 541.027 541.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 660 0.000128 1024 0.17 1750 150528 17.0417 8.46778 444.925 262.075 732.676 732.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 660 0.000128 1024 0.17 1750 147456 17.0983 8.41334 291.457 260 577.132 577.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 660 0.000128 1024 0.17 1750 150400 17.1414 8.49238 443.881 262.266 731.948 732.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 660 0.000128 1024 0.17 1750 147200 16.923 8.36787 293.469 257.918 576.844 576.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 660 0.000128 1024 0.17 1750 148736 16.9804 8.41315 427.383 260.101 713.038 713.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 660 0.000128 1024 0.17 1750 146944 17.1155 8.40986 277.625 260.034 563.349 563.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 660 0.000128 1024 0.17 1750 149760 17.003 8.44339 415.55 260.592 701.759 701.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 660 0.000128 1024 0.17 1750 145920 16.9964 8.3615 270.684 257.972 554.184 554.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 660 0.000128 1024 0.17 1750 149504 17.0548 8.45002 397.24 261.244 684.148 684.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 660 0.000128 1024 0.17 1750 147456 16.9324 8.36608 274.649 258.882 558.995 559.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 660 0.000128 1024 0.17 1760 150016 17.0854 8.46192 290.083 262.054 577.853 577.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 660 0.000128 1024 0.17 1760 149504 17.0394 8.43946 187.165 261.162 473.966 474.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 660 0.000128 1024 0.17 1760 150400 17.1269 8.484 296.667 261.919 584.36 584.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 660 0.000128 1024 0.17 1760 149760 17.0267 8.45286 193.778 261.128 480.549 480.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 660 0.000128 1024 0.17 1760 149760 17.1297 8.46646 318.788 261.87 606.417 606.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 660 0.000128 1024 0.17 1760 148992 17.1531 8.5504 206.654 262.111 494.63 494.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 660 0.000128 1024 0.17 1760 149632 17.0737 8.45482 316.457 261.199 603.349 603.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 660 0.000128 1024 0.17 1760 148736 16.97 8.41523 201.611 260.08 487.243 487.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 660 0.000128 1024 0.17 1760 147840 17.1155 8.43008 164.946 259.968 450.627 450.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 660 0.000128 1024 0.17 1760 149504 17.0423 8.44182 314.169 261.411 601.234 601.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 660 0.000128 1024 0.17 1760 149504 17.0547 8.45005 208.889 261.26 495.82 495.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 660 0.000128 1024 0.17 1760 147456 17.0938 8.41168 173.065 260.154 458.892 459.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 660 0.000128 1024 0.17 1760 149760 17.1024 8.46896 455.016 261.593 742.351 742.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 660 0.000128 1024 0.17 1760 147456 17.1146 8.42291 286.883 259.902 572.489 572.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 660 0.000128 1024 0.17 1760 148608 17.0406 8.42752 239.898 260.215 525.747 525.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 660 0.000128 1024 0.17 1760 149760 17.033 8.45619 429.151 261.374 716.179 716.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 660 0.000128 1024 0.17 1760 148480 17.1274 8.45197 287.272 261.51 574.527 574.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 660 0.000128 1024 0.17 1760 145920 16.9872 8.36198 235.413 257.962 518.891 519.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 660 0.000128 1024 0.17 1760 148992 17.175 8.46486 403.426 262.113 691.344 691.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 660 0.000128 1024 0.17 1760 147456 17.1 8.41114 261.631 260.208 547.515 547.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 660 0.000128 1024 0.17 1760 147456 17.0742 8.41942 226.968 260.136 512.759 512.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 660 0.000128 1024 0.17 1760 150400 17.1444 8.496 401.308 262.318 689.43 689.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 660 0.000128 1024 0.17 1760 147200 16.9186 8.36813 271.719 257.903 555.074 555.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 660 0.000128 1024 0.17 1760 144000 17.2017 8.38 223.369 258.296 507.414 507.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 660 0.000128 1024 0.17 1760 148736 16.9869 8.41814 383.351 260.045 668.969 669.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 660 0.000128 1024 0.17 1760 146944 17.1172 8.41334 265.324 259.989 551.006 551.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 660 0.000128 1024 0.17 1760 145152 17.3241 8.43216 217.29 260.115 503.327 503.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 660 0.000128 1024 0.17 1760 147840 17.1592 8.44595 373.273 260.629 659.671 659.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 660 0.000128 1024 0.17 1760 145920 17.0013 8.35098 265.677 258.215 549.403 549.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 660 0.000128 1024 0.17 1760 144000 16.9143 8.25549 219.172 255.794 500.302 500.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 660 0.000128 1024 0.17 1760 149504 17.0572 8.44365 381.622 261.28 668.567 668.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 660 0.000128 1024 0.17 1760 147456 16.9393 8.36813 257.079 258.677 541.229 541.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 660 0.000128 1024 0.17 1760 141312 17.1235 8.26902 221.684 256.293 503.536 503.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 660 0.000128 1024 0.17 1760 150528 17.0372 8.45802 296.431 261.805 583.898 584.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 660 0.000128 1024 0.17 1760 149504 17.0464 8.4439 189.999 261.379 477.035 477.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 660 0.000128 1024 0.17 1760 150400 17.1028 8.48061 332.195 262.377 620.321 620.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 660 0.000128 1024 0.17 1760 149760 17.0256 8.45306 214.543 261.404 501.59 501.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 660 0.000128 1024 0.17 1760 147840 17.1408 8.4416 175.794 260.414 461.957 462.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 660 0.000128 1024 0.17 1760 150528 17.0781 8.47606 310.311 261.865 597.895 598.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 660 0.000128 1024 0.17 1760 150528 17.0354 8.4705 204.398 261.937 492.006 492.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 660 0.000128 1024 0.17 1760 147456 17.1119 8.41821 166.115 259.839 451.652 451.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 660 0.000128 1024 0.17 1760 149632 17.055 8.45686 447.907 260.914 734.5 734.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 660 0.000128 1024 0.17 1760 148736 16.9812 8.41267 278.614 259.867 564.039 564.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 660 0.000128 1024 0.17 1760 147840 17.1018 8.43158 224.944 260.141 510.781 510.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 660 0.000128 1024 0.17 1760 149504 17.0451 8.44522 413.189 261.354 700.197 700.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 660 0.000128 1024 0.17 1760 149504 17.0398 8.44189 258.549 261.216 545.412 545.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 660 0.000128 1024 0.17 1760 147456 17.0794 8.40269 208.281 259.915 493.84 493.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 660 0.000128 1024 0.17 1760 149760 17.0916 8.47034 426.302 261.56 713.588 713.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 660 0.000128 1024 0.17 1760 147456 17.096 8.4249 273.602 260.145 559.439 559.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 660 0.000128 1024 0.17 1760 148608 17.0408 8.42547 242.02 260.215 527.867 527.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 660 0.000128 1024 0.17 1760 147456 17.0841 8.4184 214.385 260.313 500.364 500.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 660 0.000128 1024 0.17 1760 149760 17.0254 8.45443 398.353 261.189 685.182 685.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 660 0.000128 1024 0.17 1760 148480 17.1287 8.45238 269.625 261.33 556.697 556.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 660 0.000128 1024 0.17 1760 145920 16.9992 8.36144 223.172 257.96 506.655 506.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 660 0.000128 1024 0.17 1760 148480 17.1721 8.45552 221.887 261.693 509.368 509.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 660 0.000128 1024 0.17 1760 150528 17.0329 8.46221 375.602 261.89 663.148 663.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 660 0.000128 1024 0.17 1760 147456 17.0844 8.41318 263.297 260.212 549.172 549.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 660 0.000128 1024 0.17 1760 147456 17.0748 8.41728 219.696 260.098 505.452 505.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 660 0.000128 1024 0.17 1760 141312 17.1414 8.26982 197.465 256.346 479.389 479.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 660 0.000128 1024 0.17 1760 150400 17.1508 8.49715 390.849 262.32 678.978 679.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 660 0.000128 1024 0.17 1760 147200 16.9234 8.36464 261.801 258.129 545.384 545.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 660 0.000128 1024 0.17 1760 144000 17.2065 8.3703 222.91 258.045 506.698 506.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 660 0.000128 1024 0.17 1760 147200 16.8894 8.36109 210.128 258.396 493.941 494.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 660 0.000128 1024 0.17 1776 150528 17.0103 8.48893 319.92 261.813 607.399 607.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 660 0.000128 1024 0.17 1776 149504 17.0405 8.44186 207.723 261.202 494.574 494.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 660 0.000128 1024 0.17 1776 150528 17.0327 8.46438 172.397 262.138 460.197 460.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 660 0.000128 1024 0.17 1776 150400 17.122 8.48781 310.498 262.182 598.456 598.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 660 0.000128 1024 0.17 1776 149760 17.0178 8.4521 204.849 261.365 491.845 491.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 660 0.000128 1024 0.17 1776 147840 17.1404 8.43824 167.384 260.417 453.542 453.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 660 0.000128 1024 0.17 1776 150528 17.0586 8.47018 442.143 262.018 729.857 729.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 660 0.000128 1024 0.17 1776 150528 17.031 8.46234 276.074 261.835 563.573 563.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 660 0.000128 1024 0.17 1776 147456 17.0967 8.41933 219.593 259.937 505.214 505.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 660 0.000128 1024 0.17 1776 147456 17.1039 8.41469 186.288 260.178 472.153 472.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 660 0.000128 1024 0.17 1776 149632 17.0866 8.44976 405.256 260.999 691.974 692.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 660 0.000128 1024 0.17 1776 148736 16.9871 8.41523 255.034 260.069 540.675 540.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 660 0.000128 1024 0.17 1776 147840 17.0999 8.43517 208.504 259.923 494.125 494.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 660 0.000128 1024 0.17 1776 146944 17.1119 8.52477 186.696 260.241 472.735 472.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 660 0.000128 1024 0.17 1776 149504 17.0473 8.44435 388.715 261.201 675.574 675.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 660 0.000128 1024 0.17 1776 149504 17.0453 8.45005 250.349 261.502 537.512 537.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 660 0.000128 1024 0.17 1776 147456 17.0925 8.41728 204.03 259.902 489.602 489.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 660 0.000128 1024 0.17 1776 147456 16.9369 8.36736 180.241 258.669 464.377 464.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 660 0.000128 1024 0.17 1776 149760 17.0989 8.47456 379.694 261.535 666.975 667.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 660 0.000128 1024 0.17 1776 147456 17.0963 8.42707 263.58 259.942 549.21 549.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 660 0.000128 1024 0.17 1776 148608 17.0453 8.4383 226.637 259.992 512.278 512.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 660 0.000128 1024 0.17 1776 147456 17.0799 8.4145 222.902 260.129 508.694 508.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 660 0.000128 1024 0.17 1776 149760 17.0291 8.45229 374.769 261.399 661.818 661.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 660 0.000128 1024 0.17 1776 148480 17.1245 8.44067 267.466 261.514 554.707 554.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 660 0.000128 1024 0.17 1776 145920 17.0001 8.35782 220.061 258.184 503.769 503.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 660 0.000128 1024 0.17 1776 148480 17.1731 8.45478 208.048 261.487 495.331 495.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 660 0.000128 1024 0.17 1750 150016 17.0606 8.46432 330.27 262.06 618.016 618.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 660 0.000128 1024 0.17 1750 149504 17.0332 8.43965 213.555 261.163 500.353 500.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 660 0.000128 1024 0.17 1750 148992 17.1602 8.46442 175.546 261.888 463.224 463.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 660 0.000128 1024 0.17 1750 149760 17.1914 8.47872 311.21 261.99 599.04 599.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 660 0.000128 1024 0.17 1750 148480 17.1335 8.45005 199.254 261.186 486.189 486.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 660 0.000128 1024 0.17 1750 147840 17.1478 8.43366 166.422 260.37 452.537 452.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 660 0.000128 1024 0.17 1750 148480 17.1248 8.448 144.071 261.512 431.318 431.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 660 0.000128 1024 0.17 1750 149760 17.1168 8.46691 430.737 262.021 718.505 718.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 660 0.000128 1024 0.17 1750 148992 17.1596 8.46848 265.351 261.897 553.047 553.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 660 0.000128 1024 0.17 1750 147456 17.114 8.42342 214.882 260.12 500.699 500.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 660 0.000128 1024 0.17 1750 147456 17.0989 8.41078 183.435 260.179 469.288 469.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 660 0.000128 1024 0.17 1750 148736 17.1461 8.45354 393.919 261.022 680.705 680.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 660 0.000128 1024 0.17 1750 146944 17.1316 8.41725 247.515 260.105 533.331 533.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 660 0.000128 1024 0.17 1750 147840 17.108 8.42736 204.215 260.173 490.094 490.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 660 0.000128 1024 0.17 1750 146944 17.1063 8.41238 182.527 260.217 468.428 468.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 660 0.000128 1024 0.17 1750 149504 17.0444 8.448 387.097 261.114 673.871 674.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 660 0.000128 1024 0.17 1750 149504 17.0412 8.44486 249.97 261.288 536.914 537.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 660 0.000128 1024 0.17 1750 147456 17.1004 8.4087 207.676 259.965 493.309 493.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 660 0.000128 1024 0.17 1750 147456 16.9375 8.36966 182.943 258.886 467.302 467.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 660 0.000128 1024 0.17 1750 149760 17.0958 8.46858 396.944 261.567 684.241 684.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 660 0.000128 1024 0.17 1750 147456 17.1023 8.48259 279.596 259.879 565.229 565.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 660 0.000128 1024 0.17 1750 148608 17.0483 8.42893 232.539 260.035 518.223 518.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 660 0.000128 1024 0.17 1750 147456 17.0844 8.41443 219.429 260.089 505.182 505.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 660 0.000128 1024 0.17 1750 144000 16.9287 8.26272 199.3 255.493 480.151 480.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 660 0.000128 1024 0.17 1750 148480 17.1525 8.4529 381.849 261.554 669.178 669.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 660 0.000128 1024 0.17 1750 148480 17.1335 8.45162 264.76 261.225 551.744 551.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 660 0.000128 1024 0.17 1750 145920 16.9966 8.35789 222.234 258.186 505.937 506.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 660 0.000128 1024 0.17 1750 148480 17.1714 8.4521 209.016 261.546 496.354 496.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 660 0.000128 1024 0.17 1750 140800 17.4589 8.36013 189.856 258.396 474.238 474.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 660 0.000128 1024 0.17 1740 148480 17.2095 8.45654 302.253 262.002 590.085 590.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 660 0.000128 1024 0.17 1740 147456 17.202 8.44605 198.919 261.162 485.9 486.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 660 0.000128 1024 0.17 1740 147456 17.2993 8.47053 163.675 262.151 451.755 451.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 660 0.000128 1024 0.17 1740 147456 17.2174 8.44973 141.519 261.285 428.638 428.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 660 0.000128 1024 0.17 1740 148480 17.2812 8.48058 426.306 262.215 714.448 714.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 660 0.000128 1024 0.17 1740 147200 17.2445 8.45322 261.017 261.431 548.313 548.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 660 0.000128 1024 0.17 1740 145920 17.294 8.44512 211.671 260.628 498.196 498.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 660 0.000128 1024 0.17 1740 145920 17.3223 8.48282 181.29 261.303 468.557 468.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 660 0.000128 1024 0.17 1740 148224 17.2428 8.46438 389.369 262.077 677.316 677.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 660 0.000128 1024 0.17 1740 147456 17.2868 8.45824 243.669 261.931 531.506 531.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 660 0.000128 1024 0.17 1740 145152 17.2876 8.41926 196.729 259.927 482.525 482.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 660 0.000128 1024 0.17 1740 144384 17.3592 8.41088 175.989 260.176 462.098 462.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 660 0.000128 1024 0.17 1740 142080 17.3104 8.35789 151.922 258.159 435.913 436.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 660 0.000128 1024 0.17 1740 147840 17.2074 8.45606 369.535 261.193 656.555 656.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 660 0.000128 1024 0.17 1740 146944 17.1307 8.41411 234.41 259.859 519.975 520.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 660 0.000128 1024 0.17 1740 145152 17.3347 8.43318 195.48 259.924 481.337 481.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 660 0.000128 1024 0.17 1740 146944 17.1101 8.40909 172.341 260.244 458.266 458.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 660 0.000128 1024 0.17 1740 143360 17.3331 8.39066 150.555 259.13 435.572 435.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 660 0.000128 1024 0.17 1740 147456 17.2285 8.44186 348.025 261.412 635.278 635.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 660 0.000128 1024 0.17 1740 147456 17.2173 8.44819 233.48 261.29 520.6 520.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 660 0.000128 1024 0.17 1740 144384 17.3605 8.40909 190.438 260.21 476.579 476.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 660 0.000128 1024 0.17 1740 143360 17.2675 8.36813 173.143 258.857 457.799 457.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 660 0.000128 1024 0.17 1740 143360 17.5747 8.44874 159.302 261.722 447.21 447.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 660 0.000128 1024 0.17 1792 150016 17.0716 8.4529 305.653 261.819 593.163 593.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 660 0.000128 1024 0.17 1792 149504 17.0346 8.43786 197.372 261.35 484.364 484.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 660 0.000128 1024 0.17 1792 148992 17.1551 8.4647 164.427 261.887 452.104 452.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 660 0.000128 1024 0.17 1792 149504 17.0596 8.44749 142.11 261.504 429.292 429.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 660 0.000128 1024 0.17 1792 149760 17.1883 8.48355 417.08 262.033 704.948 705.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 660 0.000128 1024 0.17 1792 148480 17.1316 8.45642 254.14 261.133 541.029 541.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 660 0.000128 1024 0.17 1792 147840 17.142 8.43933 207.363 260.38 493.495 493.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 660 0.000128 1024 0.17 1792 148480 17.1328 8.4511 180.593 261.515 467.863 468.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 660 0.000128 1024 0.17 1792 144000 17.1781 8.36813 159.27 258.126 443.106 443.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 660 0.000128 1024 0.17 1792 149760 17.1248 8.46848 387.078 262.049 674.886 675.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 660 0.000128 1024 0.17 1792 148992 17.1587 8.57498 243.63 262.165 531.699 531.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 660 0.000128 1024 0.17 1792 147456 17.0895 8.42445 195.868 259.942 481.492 481.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 660 0.000128 1024 0.17 1792 147456 17.0957 8.416 175.397 259.932 461.01 461.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 660 0.000128 1024 0.17 1792 145920 17.0013 8.36198 152.637 258.216 436.38 436.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 660 0.000128 1024 0.17 1792 148736 17.1359 8.46096 358.151 261.021 644.939 645.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 660 0.000128 1024 0.17 1792 146944 17.1215 8.42115 225.692 260.073 511.472 511.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 660 0.000128 1024 0.17 1792 147840 17.1152 8.43136 192.582 259.865 478.153 478.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 660 0.000128 1024 0.17 1792 146944 17.1177 8.40819 168.938 260.042 454.672 454.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 660 0.000128 1024 0.17 1792 143360 17.3483 8.39949 147.547 258.933 432.397 432.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 660 0.000128 1024 0.17 1792 149504 17.0518 8.44032 353.262 261.411 640.332 640.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 660 0.000128 1024 0.17 1792 149504 17.0463 8.44854 234.151 261.234 521.044 521.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 660 0.000128 1024 0.17 1792 147456 17.0986 8.41245 191.383 260.207 477.267 477.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 660 0.000128 1024 0.17 1792 147456 16.9434 8.36563 174.858 258.914 459.249 459.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 660 0.000128 1024 0.17 1792 148480 17.1803 8.45283 163.27 261.725 450.787 450.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 660 0.000128 1024 0.17 1792 141312 17.1471 8.26778 146.561 256.342 428.481 428.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 660 0.000128 1024 0.17 1792 147456 17.3038 8.47094 300.752 262.033 588.721 588.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 660 0.000128 1024 0.17 1792 147456 17.2774 8.45824 344.259 262.054 632.213 632.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 660 0.000128 1024 0.17 1792 146432 17.2928 8.44186 221.753 261.12 508.771 508.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 660 0.000128 1024 0.17 1792 147456 17.2962 8.46486 182.561 262.147 470.635 470.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 660 0.000128 1024 0.17 1792 145408 17.3977 8.448 161.888 261.443 449.345 449.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 660 0.000128 1024 0.17 1792 145920 17.3471 8.44928 148.763 261.549 436.272 436.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 660 0.000128 1024 0.17 1792 144384 17.3688 8.42336 136.812 260.203 422.971 423.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 660 0.000128 1024 0.17 1792 143360 17.4517 8.40765 127.027 260.221 413.27 413.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 660 0.000128 1024 0.17 1792 143360 17.2672 8.3679 121.43 258.919 406.148 406.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 660 0.000128 1024 0.17 1740 146944 17.1138 8.41008 117.467 259.998 403.15 403.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 660 0.000128 1024 0.17 1792 146944 17.1079 8.40925 117.832 260.2 403.709 403.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 660 0.000128 1024 0.17 1750 143360 17.3631 8.39046 117.108 258.824 401.849 401.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 660 0.000128 1024 0.17 1776 147840 16.9913 8.39939 120.03 259.097 404.685 404.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 660 0.000128 1024 0.17 1760 149504 17.0435 8.44595 136.16 261.468 423.281 423.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 660 0.000128 1024 0.17 1760 145920 17.0193 8.35011 201.145 258.289 484.967 485.098
