# Yodl

This is a work in progress VHDL frontend
for the Yosys toolchain.

## Current milestone

Be able to generate RTLIL from a subset
of VHDL.

## Ultimate goal

Be able to generate (correct) RTLIL from
VHDL as specified in IEEE 1076.6-2004.
