$date
	Tue Feb 20 10:04:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! EnableB $end
$var wire 1 " EnableA $end
$var reg 1 # DisableA $end
$var reg 1 $ DisableB $end
$scope module UUT $end
$var wire 1 # DisableA $end
$var wire 1 $ DisableB $end
$var wire 1 % Enable $end
$var wire 1 " EnableA $end
$var wire 1 ! EnableB $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
1"
1!
$end
#5
0"
0!
0%
1#
#10
1$
#15
0#
#20
1"
1!
1%
0$
#25
