INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:30:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 buffer12/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.303ns (17.252%)  route 6.250ns (82.748%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3008, unset)         0.508     0.508    buffer12/clk
    SLICE_X8Y72          FDRE                                         r  buffer12/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer12/outs_reg[1]/Q
                         net (fo=13, routed)          0.463     1.225    buffer12/control/Q[1]
    SLICE_X8Y74          LUT5 (Prop_lut5_I3_O)        0.043     1.268 f  buffer12/control/outputValid_i_3__6/O
                         net (fo=38, routed)          0.566     1.834    buffer25/control/transmitValue_reg_22
    SLICE_X18Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.877 f  buffer25/control/transmitValue_i_2__61/O
                         net (fo=6, routed)           0.280     2.157    buffer26/control/dataReg_reg[0]
    SLICE_X21Y81         LUT6 (Prop_lut6_I1_O)        0.043     2.200 r  buffer26/control/dataReg[0]_i_3__4/O
                         net (fo=5, routed)           0.691     2.891    buffer52/control/transmitValue_i_3__26
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.043     2.934 f  buffer52/control/fullReg_i_11__0/O
                         net (fo=1, routed)           0.323     3.257    buffer52/control/fullReg_i_11__0_n_0
    SLICE_X30Y86         LUT2 (Prop_lut2_I0_O)        0.043     3.300 f  buffer52/control/fullReg_i_6__10/O
                         net (fo=14, routed)          0.448     3.748    buffer52/control/transmitValue_reg_2
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.791 f  buffer52/control/fullReg_i_2__18/O
                         net (fo=14, routed)          0.225     4.016    control_merge6/tehb/control/transmitValue_reg_17
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.043     4.059 f  control_merge6/tehb/control/transmitValue_i_2__57/O
                         net (fo=8, routed)           0.677     4.736    control_merge6/tehb/control/transmitValue_reg_1
    SLICE_X46Y94         LUT5 (Prop_lut5_I2_O)        0.043     4.779 f  control_merge6/tehb/control/dataReg[6]_i_3__4/O
                         net (fo=7, routed)           0.521     5.300    control_merge6/tehb/control/transmitValue_reg
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.043     5.343 r  control_merge6/tehb/control/fullReg_i_2__3/O
                         net (fo=25, routed)          0.684     6.027    lsq2/handshake_lsq_lsq2_core/load3_addrOut_valid
    SLICE_X47Y108        LUT4 (Prop_lut4_I3_O)        0.049     6.076 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_7/O
                         net (fo=4, routed)           0.416     6.492    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_0_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348     6.840 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.840    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.985 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/O[3]
                         net (fo=2, routed)           0.499     7.484    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[7]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.120     7.604 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, routed)           0.457     8.061    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
    SLICE_X50Y114        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=3008, unset)         0.483    12.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X50Y114        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X50Y114        FDRE (Setup_fdre_C_CE)      -0.169    11.978    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.917    




