/** ==================================================================
 *  @file   mcpdm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MCPDM
 *
 *  @Filename:    mcpdm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MCPDM_CRED_H
#define __MCPDM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MCPDM of component MCPDM mapped in MONICA at address 0x49032000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component MCPDM
     *
     */

    /* 
     *  List of bundle arrays for component MCPDM
     *
     */

    /* 
     *  List of bundles for component MCPDM
     *
     */

    /* 
     * List of registers for component MCPDM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION                              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG
 *
 * @BRIEF        This register allows controlling various parameters of the 
 *               OCP interface 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG                             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQ_EOI
 *
 * @BRIEF        Software End-Of-Interrupt: Allows the generation of further 
 *               pulses on the interrupt line, if an new interrupt event is 
 *               pending, when using the pulsed output. 
 *               Unused when using the level interrupt line (depending on 
 *               module integration). 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQ_EOI                               0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW                         0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS                             0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _SET register.  
 *               _SET register is cleared when write "1" in _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET                         0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register.  
 *               _SET register is cleared when write "1" in _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR                         0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQWAKEEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQWAKEEN                             0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to set (enable DMA). 
 *               Readout equal to corresponding _SET register.  
 *               _SET register is cleared when write "1" in _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET                         0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to clear (disable DMA). 
 *               Readout equal to corresponding _SET register.  
 *               _SET register is cleared when write "1" in _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR                         0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAWAKEEN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAWAKEEN                             0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL                                  0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_DATA
 *
 * @BRIEF        Data of the downlink path 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_DATA                               0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_UP_DATA
 *
 * @BRIEF        Data of the uplink path 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_UP_DATA                               0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_DN
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_DN                          0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_UP
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_UP                          0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_OFFSET
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_OFFSET                             0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE                           0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_LOOP
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_LOOP                             0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_PDM_CMD
 *
 * @BRIEF        COMMAND word 1 to McPDM interface 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_PDM_CMD                               0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_PDM_STATUS
 *
 * @BRIEF        COMMAND word 1 from McPDM interface 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_PDM_STATUS                            0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_DN_DATA_TEST
 *
 * @BRIEF        Data of the FIFO downlink path 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_DN_DATA_TEST                     0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_INT_DATA_TEST
 *
 * @BRIEF        Data of the FIFO downlink path 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_INT_DATA_TEST                         0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SINCOUT_DATA_TEST
 *
 * @BRIEF        Data of the FIFO downlink path 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SINCOUT_DATA_TEST                     0x74ul

    /* 
     * List of register bitfields for component MCPDM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__SCHEME                 BITFIELD(31, 30)
#define MCPDM__MCPDM_REVISION__SCHEME__POS            30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__RESERVED               BITFIELD(29, 28)
#define MCPDM__MCPDM_REVISION__RESERVED__POS          28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__FUNC                   BITFIELD(27, 16)
#define MCPDM__MCPDM_REVISION__FUNC__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__R_RTL                  BITFIELD(15, 11)
#define MCPDM__MCPDM_REVISION__R_RTL__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__X_MAJOR                BITFIELD(10, 8)
#define MCPDM__MCPDM_REVISION__X_MAJOR__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__CUSTOM                 BITFIELD(7, 6)
#define MCPDM__MCPDM_REVISION__CUSTOM__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__Y_MINOR                BITFIELD(5, 0)
#define MCPDM__MCPDM_REVISION__Y_MINOR__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management 
 *               (idelreq/idelack control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE              BITFIELD(3, 2)
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__FREEMU   
 *
 * @BRIEF        Sensitivity to emulation (debug) suspend input 
 *               signal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__FREEMU                BITFIELD(1, 1)
#define MCPDM__MCPDM_SYSCONFIG__FREEMU__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Module Software Reset. 
 *               The bit is automatically reset by the hardware (During 
 *               reads, it always returns 0) 
 *               It has same effect as the OCP Hardware reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET             BITFIELD(0, 0)
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Write the number of the interrupt line to apply a SW EOI to 
 *               it.  
 *               Note that there is only a single line (i.e. number 0). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER             BITFIELD(7, 0)
#define MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL   
 *
 * @BRIEF        uplink FIFO full signal  appears when write access is done 
 *               by filter when the FIFO is already full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL       BITFIELD(11, 11)
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL   
 *
 * @BRIEF        Almost full  signal appears when the UP FIFO is almost full 
 *               (full-1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL  BITFIELD(10, 10)
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY   
 *
 * @BRIEF        FIFO uplink empty signal  appears when OCP read access  is 
 *               done and  UP FIFO already empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY      BITFIELD(9, 9)
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ   
 *
 * @BRIEF        FIFO uplink interrupt appears when data is present in UP 
 *               FIFO, and pointer as reached the threshold - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ            BITFIELD(8, 8)
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_FULL   
 *
 * @BRIEF        Full signal appears when the FIFO is full and another OCP 
 *               write access performed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_FULL       BITFIELD(3, 3)
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_FULL__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY   
 *
 * @BRIEF        Almost empty signal appears when the DN FIFO is almost empty 
 *               (empty +1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY BITFIELD(2, 2)
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY   
 *
 * @BRIEF        FIFO downlink empty signal  appears when read access  is 
 *               done and  DN FIFO already empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY      BITFIELD(1, 1)
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ   
 *
 * @BRIEF        FIFO downlink status  is set when data is below threshold 
 *               value set in DN FIFO CTRL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ            BITFIELD(0, 0)
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL   
 *
 * @BRIEF        uplink FIFO full signal  appears when write access is done 
 *               by filter when the FIFO is already full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL           BITFIELD(11, 11)
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL   
 *
 * @BRIEF        Almost full  signal appears when the UP FIFO is almost full 
 *               (full-1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL      BITFIELD(10, 10)
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY   
 *
 * @BRIEF        FIFO uplink empty signal  appears when OCP read access  is 
 *               done and  UP FIFO already empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY          BITFIELD(9, 9)
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ   
 *
 * @BRIEF        This interrupt status is set when fifo threshold value 
 *               defined in MCPDM_FIFO_CTRL_UP is reached. 
 *               This IRQ is not generated in DMA mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ                BITFIELD(8, 8)
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL   
 *
 * @BRIEF        Full signal appears when the FIFO is full and another OCP 
 *               write access performed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL           BITFIELD(3, 3)
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY   
 *
 * @BRIEF        Almost empty signal appears when the DN FIFO is almost empty 
 *               (empty +1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY     BITFIELD(2, 2)
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY   
 *
 * @BRIEF        FIFO downlink empty signal  appears when read access  is 
 *               done and  DN FIFO already empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY          BITFIELD(1, 1)
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ   
 *
 * @BRIEF        FIFO downlink status  is set when data is below threshold 
 *               value set in DN FIFO CTRL register. 
 *               This IRQ is not generated in DMA mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ                BITFIELD(0, 0)
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK   
 *
 * @BRIEF        MASK uplink FIFO full signal  appears when write access is 
 *               done when the FIFO is full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK  BITFIELD(11, 11)
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK   
 *
 * @BRIEF        MASK Almost full  signal appears when the UP FIFO is almost 
 *               full (full-1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK BITFIELD(10, 10)
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK   
 *
 * @BRIEF        MASK FIFO uplink empty interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK BITFIELD(9, 9)
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK   
 *
 * @BRIEF        MASK FIFO uplink interrupt appears when data is present in 
 *               UP FIFO, and pointer as reached the threshold - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK       BITFIELD(8, 8)
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__POS  8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK   
 *
 * @BRIEF        Mask DN_IRQ_FULL interrupt. Full signal appears when the 
 *               FIFO is full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK  BITFIELD(3, 3)
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK   
 *
 * @BRIEF        MASK Almost empty signal appears when the DN FIFO is almost 
 *               empty (empty +1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK BITFIELD(2, 2)
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK   
 *
 * @BRIEF        MASK FIFO downlink empty signal  appears when read access  
 *               is done and  the DN FIFO is empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK BITFIELD(1, 1)
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK   
 *
 * @BRIEF        MASK FIFO downlink interrupt signal , appears when data is 
 *               needed within DN FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK       BITFIELD(0, 0)
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK   
 *
 * @BRIEF        MASK uplink FIFO full signal  appears when write access is 
 *               done when the FIFO is full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK  BITFIELD(11, 11)
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK   
 *
 * @BRIEF        MASK Almost full  signal appears when the UP FIFO is almost 
 *               full (full-1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK BITFIELD(10, 10)
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK   
 *
 * @BRIEF        MASK FIFO uplink empty interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK BITFIELD(9, 9)
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK   
 *
 * @BRIEF        MASK FIFO uplink interrupt appears when data is present in 
 *               UP FIFO, and pointer as reached the threshold - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK       BITFIELD(8, 8)
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__POS  8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK   
 *
 * @BRIEF        Mask DN_IRQ_FULL interrupt. Full signal appears when the 
 *               FIFO is full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK  BITFIELD(3, 3)
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK   
 *
 * @BRIEF        MASK Almost empty signal appears when the DN FIFO is almost 
 *               empty (empty +1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK BITFIELD(2, 2)
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK   
 *
 * @BRIEF        MASK FIFO downlink empty signal  appears when read access  
 *               is done and  the DN FIFO is empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK BITFIELD(1, 1)
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK   
 *
 * @BRIEF        MASK FIFO downlink interrupt signal , appears when data is 
 *               needed within DN FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK       BITFIELD(0, 0)
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_UP_EN   
 *
 * @BRIEF        Write 1 to allow wakeup by IRQ UP source (FIFO level above 
 *               threshold register value set). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_UP_EN      BITFIELD(1, 1)
#define MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_UP_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_DN_EN   
 *
 * @BRIEF        Write 1 to allow wakeup by IRQ DN source (FIFO level below 
 *               threshold register value set). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_DN_EN      BITFIELD(0, 0)
#define MCPDM__MCPDM_IRQWAKEEN__IRQ_WAKEUP_DN_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE   
 *
 * @BRIEF        Write 1 to set (enable DMA request) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE     BITFIELD(1, 1)
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE   
 *
 * @BRIEF        Write 1 to set (enable DMA request) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE     BITFIELD(0, 0)
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE   
 *
 * @BRIEF        Write 1 to clr  (disable DMA request) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE     BITFIELD(1, 1)
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE   
 *
 * @BRIEF        Write 1 to clr  (disable DMA request) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE     BITFIELD(0, 0)
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_UP_EN   
 *
 * @BRIEF        Write 1 to allow wakeup by DMA UP source (FIFO level above 
 *               threshold register value set). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_UP_EN      BITFIELD(1, 1)
#define MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_UP_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_DN_EN   
 *
 * @BRIEF        Write 1 to allow wakeup by DMA DN source.(FIFO level below 
 *               threshold register value set). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_DN_EN      BITFIELD(0, 0)
#define MCPDM__MCPDM_DMAWAKEEN__DMA_WAKEUP_DN_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__RESERVED   
 *
 * @BRIEF        Reserved bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__RESERVED                   BITFIELD(14, 14)
#define MCPDM__MCPDM_CTRL__RESERVED__POS              14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__DIV_SEL   
 *
 * @BRIEF        this bit is used to multiply by 2 the FS of the uplink path 
 *               when 0 => FS = 88.2 KHz or 96 KHz 
 *               when 1 => FS = 176.4 KHz 192 KHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__DIV_SEL                    BITFIELD(13, 13)
#define MCPDM__MCPDM_CTRL__DIV_SEL__POS               13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__SW_DN_RST   
 *
 * @BRIEF        Software reset of the downlink path. When "1" the downlink 
 *               path is reseted. Clear of the reset  is done by writing "0" 
 *               in the register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__SW_DN_RST                  BITFIELD(12, 12)
#define MCPDM__MCPDM_CTRL__SW_DN_RST__POS             12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__SW_UP_RST   
 *
 * @BRIEF        Software reset of the uplink path. When "1" the uplink path 
 *               is reseted. Clear of the reset  is done by writing "0" in 
 *               the register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__SW_UP_RST                  BITFIELD(11, 11)
#define MCPDM__MCPDM_CTRL__SW_UP_RST__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__STATUS_INT   
 *
 * @BRIEF        When Stauts_int  is "1" , status  is  interleaved with data 
 *               4 data are expecting for uplink path  
 *               When Stauts_int   is "0" , 3  data are expecting for 
 *               downlink path - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__STATUS_INT                 BITFIELD(10, 10)
#define MCPDM__MCPDM_CTRL__STATUS_INT__POS            10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__CMD_INT   
 *
 * @BRIEF        When Cmd_int is "1", command is  interleaved with data. , 6 
 *               data are expecting for downlink path  
 *               When Cmd_int is "0" , 5 data are expecting for downlink path 
 *               .Buffer is always 96 bits long. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__CMD_INT                    BITFIELD(9, 9)
#define MCPDM__MCPDM_CTRL__CMD_INT__POS               9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDMOUTFORMAT   
 *
 * @BRIEF        When "0" the output of uplink and downlink paths are left 
 *               justified. Eight "0" bit padding added as LSB 
 *               When "1" the output of tuplink and downlink paths are right 
 *               justified. Output of the 24 bits FIFO is 2"s signed extended 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDMOUTFORMAT               BITFIELD(8, 8)
#define MCPDM__MCPDM_CTRL__PDMOUTFORMAT__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_DN5_EN   
 *
 * @BRIEF        When "1" the downlink path 5 is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_DN5_EN                 BITFIELD(7, 7)
#define MCPDM__MCPDM_CTRL__PDM_DN5_EN__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_DN4_EN   
 *
 * @BRIEF        When "1" the downlink path 4 is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_DN4_EN                 BITFIELD(6, 6)
#define MCPDM__MCPDM_CTRL__PDM_DN4_EN__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_DN3_EN   
 *
 * @BRIEF        When "1" the downlink path 3 is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_DN3_EN                 BITFIELD(5, 5)
#define MCPDM__MCPDM_CTRL__PDM_DN3_EN__POS            5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_DN2_EN   
 *
 * @BRIEF        When "1" the downlink path 2 is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_DN2_EN                 BITFIELD(4, 4)
#define MCPDM__MCPDM_CTRL__PDM_DN2_EN__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_DN1_EN   
 *
 * @BRIEF        When "1" the downlink path 1 is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_DN1_EN                 BITFIELD(3, 3)
#define MCPDM__MCPDM_CTRL__PDM_DN1_EN__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_UP3_EN   
 *
 * @BRIEF        When "1" the uplink path3  is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_UP3_EN                 BITFIELD(2, 2)
#define MCPDM__MCPDM_CTRL__PDM_UP3_EN__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_UP2_EN   
 *
 * @BRIEF        When "1" the uplink path 2  is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_UP2_EN                 BITFIELD(1, 1)
#define MCPDM__MCPDM_CTRL__PDM_UP2_EN__POS            1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__PDM_UP1_EN   
 *
 * @BRIEF        When "1" the uplink path 1  is power up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__PDM_UP1_EN                 BITFIELD(0, 0)
#define MCPDM__MCPDM_CTRL__PDM_UP1_EN__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_DATA__DN_DATA   
 *
 * @BRIEF        Data of the downlink path - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_DATA__DN_DATA                 BITFIELD(31, 0)
#define MCPDM__MCPDM_DN_DATA__DN_DATA__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_UP_DATA__UP_DATA   
 *
 * @BRIEF        Data of the uplink path - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_UP_DATA__UP_DATA                 BITFIELD(31, 0)
#define MCPDM__MCPDM_UP_DATA__UP_DATA__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_B   
 *
 * @BRIEF        Pointer of the B side FIFO  downlink - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_B     BITFIELD(15, 12)
#define MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_B__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_A   
 *
 * @BRIEF        Pointer of the A side FIFO  downlink - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_A     BITFIELD(9, 6)
#define MCPDM__MCPDM_FIFO_CTRL_DN__VDN_FIFO_LEV_A__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_DN__DN_TRESH   
 *
 * @BRIEF        Threshold of the downlink FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_DN__DN_TRESH           BITFIELD(3, 0)
#define MCPDM__MCPDM_FIFO_CTRL_DN__DN_TRESH__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_B   
 *
 * @BRIEF        Pointer of the B side FIFO  uplink - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_B     BITFIELD(15, 12)
#define MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_B__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_A   
 *
 * @BRIEF        Pointer of the A side FIFO  uplink - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_A     BITFIELD(9, 6)
#define MCPDM__MCPDM_FIFO_CTRL_UP__VUP_FIFO_LEV_A__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_CTRL_UP__UP_TRESH   
 *
 * @BRIEF        Threshold of the uplink FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_CTRL_UP__UP_TRESH           BITFIELD(3, 0)
#define MCPDM__MCPDM_FIFO_CTRL_UP__UP_TRESH__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2   
 *
 * @BRIEF        Offset value of RX2 path (headset left) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2           BITFIELD(13, 9)
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2__POS      9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2_EN   
 *
 * @BRIEF        When "0" : offset value of Rx2 path is not taken in account 
 *               When "1" : offset value of Rx2 path is not taken in account 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2_EN        BITFIELD(8, 8)
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX2_EN__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1   
 *
 * @BRIEF        Offset value of RX1 path (headset right) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1           BITFIELD(5, 1)
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1_EN   
 *
 * @BRIEF        When "0" : offset value of Rx1 path is not taken in account 
 *               When "1" : offset value of Rx1 path is not taken in account 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1_EN        BITFIELD(0, 0)
#define MCPDM__MCPDM_DN_OFFSET__DN_OFST_RX1_EN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE__T_INTIT_SEL   
 *
 * @BRIEF        When "0" no effect 
 *               When "1"  value of the  INT_DATA_TEST register is fed to 
 *               interface in DL path. 
 *               No need to set a functional path to use this test mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE__T_INTIT_SEL         BITFIELD(11, 11)
#define MCPDM__MCPDM_TEST_ENABLE__T_INTIT_SEL__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE__T_FIFODN_SEL   
 *
 * @BRIEF        When "000" no effect 
 *               When "001" then FIFO_DN_DATA_TEST is fed to RX1 
 *               When "010" then FIFO_DN_DATA_TEST is fed to RX2 
 *               When "011" then FIFO_DN_DATA_TEST is fed to RX3 
 *               When "100" then FIFO_DN_DATA_TEST is fed to RX4 
 *               When "101" then FIFO_DN_DATA_TEST is fed to RX5 
 *               Else no effect 
 *               No need to set a functional path to use this test mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE__T_FIFODN_SEL        BITFIELD(10, 8)
#define MCPDM__MCPDM_TEST_ENABLE__T_FIFODN_SEL__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE__T_SINCOUT_SEL   
 *
 * @BRIEF        When "00" no effect 
 *               When "01" output of sinc of the TX1 path is stored within 
 *               SINCOUT_DATA_TEST register 
 *               When "10" output of sinc of the TX2 path is stored within 
 *               SINCOUT_DATA_TEST register 
 *               When "11" output of sinc of the TX3 path is stored within 
 *               SINCOUT_DATA_TEST register 
 *               No need to set a functional path to use this test mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE__T_SINCOUT_SEL       BITFIELD(6, 5)
#define MCPDM__MCPDM_TEST_ENABLE__T_SINCOUT_SEL__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE__T_MODIN_SEL   
 *
 * @BRIEF        When "000"   no effect 
 *               When "001"  2Khz sinewave is connected to RX1 
 *               When "010"  2Khz sinewave is connected to RX2 
 *               When "011"  2Khz sinewave is connected to RX3 
 *               When "100"  2Khz sinewave is connected to RX4 
 *               When "101"  2Khz sinewave is connected to RX5 
 *               Others=> no effect 
 *               Sinewave generators will be 2Khz only if PDM CLK input is 
 *               19.2Mhz . 
 *               If  PDM CLK input is 17.64 Mhz, Sinewave will be 1.818Khz. 
 *               No need to set a functional path to use this test mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE__T_MODIN_SEL         BITFIELD(4, 2)
#define MCPDM__MCPDM_TEST_ENABLE__T_MODIN_SEL__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_ENABLE__T_CMD_EN   
 *
 * @BRIEF        When "1" ,  command stored in PDM_COMMAND register is sent 
 *               to McPDM interface. 
 *               No need to set a functional path to use this test mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_ENABLE__T_CMD_EN            BITFIELD(0, 0)
#define MCPDM__MCPDM_TEST_ENABLE__T_CMD_EN__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_LOOP__UP_LOOP2_SEL   
 *
 * @BRIEF        Selection of the second uplink path to loop on the second 
 *               selected downlink path 
 *               00 loop is disabled 
 *               01  TX1 is selected to loop on RX down path 1 
 *               10  TX2 is selected 
 *               11  TX3 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_LOOP__UP_LOOP2_SEL          BITFIELD(9, 8)
#define MCPDM__MCPDM_TEST_LOOP__UP_LOOP2_SEL__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_LOOP__UP_LOOP1_SEL   
 *
 * @BRIEF        Selection of the first uplink path to loop on the  first 
 *               selected downlink path 
 *               00 loop is disabled 
 *               01  TX1 is selected to loop on RX down path 1 
 *               10  TX2 is selected 
 *               11  TX3 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_LOOP__UP_LOOP1_SEL          BITFIELD(7, 6)
#define MCPDM__MCPDM_TEST_LOOP__UP_LOOP1_SEL__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_LOOP__DN_LOOP2_SEL1   
 *
 * @BRIEF        Selection of the second  downlink  path  
 *               000 loop is disabled 
 *               001  uplink is loop on RX1 
 *               010 uplink is loop on RX2 
 *               011  uplink is loop on RX3 
 *               100  uplink is loop on RX4 
 *               101  uplink is loop on RX5 
 *               Others loop is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_LOOP__DN_LOOP2_SEL1         BITFIELD(5, 3)
#define MCPDM__MCPDM_TEST_LOOP__DN_LOOP2_SEL1__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_TEST_LOOP__DN_LOOP1_SEL1   
 *
 * @BRIEF        Selection of the first downlink path  
 *               000 loop is disabled 
 *               001  uplink is loop on RX1 
 *               010 uplink is loop on RX2 
 *               011  uplink is loop on RX3 
 *               100  uplink is loop on RX4 
 *               101  uplink is loop on RX5 
 *               Others loop is disabled 
 *               DN_LOOP1 has priority on DN_LOOP2 in case of contention - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_TEST_LOOP__DN_LOOP1_SEL1         BITFIELD(2, 0)
#define MCPDM__MCPDM_TEST_LOOP__DN_LOOP1_SEL1__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_PDM_CMD__PDM_CMD1   
 *
 * @BRIEF        COMMAND word 1 from McPDM interface - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_PDM_CMD__PDM_CMD1                BITFIELD(15, 0)
#define MCPDM__MCPDM_PDM_CMD__PDM_CMD1__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_PDM_STATUS__PDM_STATUS   
 *
 * @BRIEF        COMMAND word  
 *               1 from McPDM interface - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_PDM_STATUS__PDM_STATUS           BITFIELD(15, 0)
#define MCPDM__MCPDM_PDM_STATUS__PDM_STATUS__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_FIFO_DN_DATA_TEST__FIFO_DN_DATA_TEST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_FIFO_DN_DATA_TEST__FIFO_DN_DATA_TEST BITFIELD(31, 0)
#define MCPDM__MCPDM_FIFO_DN_DATA_TEST__FIFO_DN_DATA_TEST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_INT_DATA_TEST__INT_DATA_TEST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_INT_DATA_TEST__INT_DATA_TEST     BITFIELD(4, 0)
#define MCPDM__MCPDM_INT_DATA_TEST__INT_DATA_TEST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SINCOUT_DATA_TEST__SINCOUT_DATA_TEST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SINCOUT_DATA_TEST__SINCOUT_DATA_TEST BITFIELD(23, 0)
#define MCPDM__MCPDM_SINCOUT_DATA_TEST__SINCOUT_DATA_TEST__POS 0

    /* 
     * List of register bitfields values for component MCPDM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__SCHEME__LEGACY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__SCHEME__H08            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_REVISION__CUSTOM__STANDARD       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__IDLEMODE__FORCE_IDLE
 *
 * @BRIEF        FORCE  Idle. IDLE request is acknowledged  
 *               unconditionally and immediately  
 *               (Default 'Dumb' mode for safety).no wakeup capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE__FORCE_IDLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__IDLEMODE__NO_IDLE
 *
 * @BRIEF        NO idle. IDLE request is never acknowledged.no wakeup 
 *               capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE__NO_IDLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__IDLEMODE__SMART_IDLE
 *
 * @BRIEF        SMART Idle. The acknowledgement to an IDLE request is given 
 *               based on the internal activity. 
 *               no wakeup capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE__SMART_IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__IDLEMODE__SMART_IDLE_WAKEUP
 *
 * @BRIEF        Idle request acked pending internal conditions, asynchronous 
 *               wakeup (swakeup) enabled. 
 *               Wakeup capable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__IDLEMODE__SMART_IDLE_WAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__FREEMU__NEWENUM1
 *
 * @BRIEF        IP module is sensitive to emulation suspend - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__FREEMU__NEWENUM1      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__FREEMU__NEWENUM2
 *
 * @BRIEF        IP module is not sensitive to emulation suspend - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__FREEMU__NEWENUM2      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__SOFTRESET__NO_ACTION
 *
 * @BRIEF        No Action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET__NO_ACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__SOFTRESET__NORMAL
 *
 * @BRIEF        No ongoing reset (only readable value) reset done no pending 
 *               action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET__NORMAL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__SOFTRESET__RST_ON_GOING
 *
 * @BRIEF        Reset is ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET__RST_ON_GOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Start soft or other reset sequence - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_SYSCONFIG__SOFTRESET__RESET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Read always returns zeros - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__READ0      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        SW EOI on interrupt line. This clear interrupt Req line. - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__EOI0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQ_EOI__LINE_NUMBER__EOI1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_FULL__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_ALST_FULL__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__UP_IRQ__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_ALST_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__SET
 *
 * @BRIEF        set - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS_RAW__DN_IRQ__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_FULL__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_ALST_FULL__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__NONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ__NOACTION      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ__CLEAR         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__UP_IRQ__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__UP_IRQ__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_FULL__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_ALST_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__NONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ_EMPTY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ__NOACTION      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ__CLEAR         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQSTATUS__DN_IRQ__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQSTATUS__DN_IRQ__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_ALST_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__UP_IRQ_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_ALST_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_SET__DN_IRQ_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_ALST_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__UP_IRQ_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_FULL_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_ALST_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_EMPTY_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_IRQENABLE_CLR__DN_IRQ_MASK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_UP_ENABLE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_SET__DMA_DN_ENABLE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_UP_ENABLE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__DISABLED
 *
 * @BRIEF        interupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_DMAENABLE_CLR__DMA_DN_ENABLE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__DIV_SEL__FSBY1
 *
 * @BRIEF        FS = 88.2 KHz or 96 KHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__DIV_SEL__FSBY1             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCPDM__MCPDM_CTRL__DIV_SEL__FSBY2
 *
 * @BRIEF        FS = 176.4 KHz 192 KHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCPDM__MCPDM_CTRL__DIV_SEL__FSBY2             0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MCPDM_CRED_H */
