/*
    This file was generated automatically by Alchitry Labs 2.0.24-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module alu (
        input wire [31:0] a,
        input wire [31:0] b,
        input wire [5:0] alufn,
        output reg [31:0] out,
        output reg z,
        output reg v,
        output reg n
    );
    logic [4:0] R_20d56661_i;
    logic [5:0] RR_20d56661_i;
    logic [4:0] R_260ae259_i;
    logic [5:0] RR_260ae259_i;
    logic [31:0] M_alu_mux_s0;
    logic [31:0] M_alu_mux_s1;
    logic [31:0][3:0] M_alu_mux_in;
    logic [31:0] M_alu_mux_out;
    
    genvar idx_0_837412093;
    
    generate
        for (idx_0_837412093 = 0; idx_0_837412093 < 32; idx_0_837412093 = idx_0_837412093 + 1) begin: forLoop_idx_0_837412093
            mux_4 alu_mux (
                .s0(M_alu_mux_s0[idx_0_837412093]),
                .s1(M_alu_mux_s1[idx_0_837412093]),
                .in(M_alu_mux_in[idx_0_837412093]),
                .out(M_alu_mux_out[idx_0_837412093])
            );
        end
    endgenerate
    
    
    logic [31:0] M_smul_mux_s0;
    logic [31:0][1:0] M_smul_mux_in;
    logic [31:0] M_smul_mux_out;
    
    genvar idx_0_1994903501;
    
    generate
        for (idx_0_1994903501 = 0; idx_0_1994903501 < 32; idx_0_1994903501 = idx_0_1994903501 + 1) begin: forLoop_idx_0_1994903501
            mux_2 smul_mux (
                .s0(M_smul_mux_s0[idx_0_1994903501]),
                .in(M_smul_mux_in[idx_0_1994903501]),
                .out(M_smul_mux_out[idx_0_1994903501])
            );
        end
    endgenerate
    
    
    localparam _MP_SIZE_368126330 = 6'h20;
    logic [31:0] M_adder_a;
    logic [31:0] M_adder_b;
    logic [5:0] M_adder_alufn_signal;
    logic [31:0] M_adder_out;
    logic M_adder_z;
    logic M_adder_v;
    logic M_adder_n;
    
    adder #(
        .SIZE(_MP_SIZE_368126330)
    ) adder (
        .a(M_adder_a),
        .b(M_adder_b),
        .alufn_signal(M_adder_alufn_signal),
        .out(M_adder_out),
        .z(M_adder_z),
        .v(M_adder_v),
        .n(M_adder_n)
    );
    
    
    logic [31:0] M_multiplier_a;
    logic [31:0] M_multiplier_b;
    logic [31:0] M_multiplier_mul;
    
    multiplier multiplier (
        .a(M_multiplier_a),
        .b(M_multiplier_b),
        .mul(M_multiplier_mul)
    );
    
    
    localparam _MP_SIZE_2067927597 = 6'h20;
    logic [31:0] M_boolean_a;
    logic [31:0] M_boolean_b;
    logic [5:0] M_boolean_alufn;
    logic [31:0] M_boolean_bool;
    
    boolean #(
        .SIZE(_MP_SIZE_2067927597)
    ) boolean (
        .a(M_boolean_a),
        .b(M_boolean_b),
        .alufn(M_boolean_alufn),
        .bool(M_boolean_bool)
    );
    
    
    logic [31:0] M_shifter_a;
    logic [4:0] M_shifter_b;
    logic [5:0] M_shifter_alufn;
    logic [31:0] M_shifter_shift;
    
    shifter shifter (
        .a(M_shifter_a),
        .b(M_shifter_b),
        .alufn(M_shifter_alufn),
        .shift(M_shifter_shift)
    );
    
    
    logic M_compare_z;
    logic M_compare_v;
    logic M_compare_n;
    logic [5:0] M_compare_alufn;
    logic M_compare_cmp;
    
    compare compare (
        .z(M_compare_z),
        .v(M_compare_v),
        .n(M_compare_n),
        .alufn(M_compare_alufn),
        .cmp(M_compare_cmp)
    );
    
    
    localparam _MP_SIZE_316316112 = 6'h20;
    logic [31:0] M_cmp_adder_a;
    logic [31:0] M_cmp_adder_b;
    logic [5:0] M_cmp_adder_alufn_signal;
    logic [31:0] M_cmp_adder_out;
    logic M_cmp_adder_z;
    logic M_cmp_adder_v;
    logic M_cmp_adder_n;
    
    adder #(
        .SIZE(_MP_SIZE_316316112)
    ) cmp_adder (
        .a(M_cmp_adder_a),
        .b(M_cmp_adder_b),
        .alufn_signal(M_cmp_adder_alufn_signal),
        .out(M_cmp_adder_out),
        .z(M_cmp_adder_z),
        .v(M_cmp_adder_v),
        .n(M_cmp_adder_n)
    );
    
    
    always @* begin
        M_adder_a = a;
        M_adder_b = b;
        M_adder_alufn_signal = alufn;
        M_multiplier_a = a;
        M_multiplier_b = b;
        for (RR_20d56661_i = 0; RR_20d56661_i < 6'h20; RR_20d56661_i = RR_20d56661_i + 1) begin
      R_20d56661_i = (0) + RR_20d56661_i * (1);
            M_smul_mux_s0[R_20d56661_i] = alufn[1'h1];
            M_smul_mux_in[R_20d56661_i][1'h0] = M_adder_out[R_20d56661_i];
            M_smul_mux_in[R_20d56661_i][1'h1] = M_multiplier_mul[R_20d56661_i];
        end
        M_boolean_a = a;
        M_boolean_b = b;
        M_boolean_alufn = alufn;
        M_shifter_a = a;
        M_shifter_b = b;
        M_shifter_alufn = alufn;
        M_cmp_adder_a = a;
        M_cmp_adder_b = b;
        M_cmp_adder_alufn_signal = 6'h1;
        M_compare_z = M_cmp_adder_z;
        M_compare_v = M_cmp_adder_v;
        M_compare_n = M_cmp_adder_n;
        M_compare_alufn = alufn;
        for (RR_260ae259_i = 0; RR_260ae259_i < 6'h20; RR_260ae259_i = RR_260ae259_i + 1) begin
      R_260ae259_i = (0) + RR_260ae259_i * (1);
            M_alu_mux_s0[R_260ae259_i] = alufn[3'h4];
            M_alu_mux_s1[R_260ae259_i] = alufn[3'h5];
            M_alu_mux_in[R_260ae259_i][1'h0] = M_smul_mux_out[R_260ae259_i];
            M_alu_mux_in[R_260ae259_i][1'h1] = M_boolean_bool[R_260ae259_i];
            M_alu_mux_in[R_260ae259_i][2'h2] = M_shifter_shift[R_260ae259_i];
            if (~(|R_260ae259_i)) begin
                M_alu_mux_in[R_260ae259_i][2'h3] = M_compare_cmp;
            end else begin
                M_alu_mux_in[R_260ae259_i][2'h3] = 1'h0;
            end
        end
        out = M_alu_mux_out;
        z = M_adder_z;
        v = M_adder_v;
        n = M_adder_n;
    end
    
    
endmodule