Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Mar 15 10:02:27 2025
| Host         : ASUS-TUF-A15 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         22          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/game_clock_0/U0/clk_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.919        0.000                      0                  251        0.143        0.000                      0                  251        3.000        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out100_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out125_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out25_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0        5.919        0.000                      0                   25        0.325        0.000                      0                   25        4.500        0.000                       0                    27  
  clk_out125_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out25_design_1_clk_wiz_0_0        25.109        0.000                      0                  226        0.143        0.000                      0                  226       19.020        0.000                       0                   186  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out125_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_out100_design_1_clk_wiz_0_0  
(none)                                                            clk_out25_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.343ns (58.614%)  route 1.654ns (41.386%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.259 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.259    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.593 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.851     5.444    design_1_i/game_clock_0/U0/data0[22]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.303     5.747 r  design_1_i/game_clock_0/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/game_clock_0/U0/counter_0[22]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.031    11.667    design_1_i/game_clock_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.229ns (57.399%)  route 1.654ns (42.601%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.479 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.851     5.330    design_1_i/game_clock_0/U0/data0[18]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.303     5.633 r  design_1_i/game_clock_0/U0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     5.633    design_1_i/game_clock_0/U0/counter_0[18]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.074    11.638    
    SLICE_X36Y17         FDCE (Setup_fdce_C_D)        0.031    11.669    design_1_i/game_clock_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.255ns (57.455%)  route 1.670ns (42.545%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.259 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.259    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.481 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.867     5.348    design_1_i/game_clock_0/U0/data0[21]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.327     5.675 r  design_1_i/game_clock_0/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     5.675    design_1_i/game_clock_0/U0/counter_0[21]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.075    11.711    design_1_i/game_clock_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 2.115ns (56.110%)  route 1.654ns (43.890%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.365 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.851     5.216    design_1_i/game_clock_0/U0/data0[14]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.303     5.519 r  design_1_i/game_clock_0/U0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.519    design_1_i/game_clock_0/U0/counter_0[14]
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568    11.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C
                         clock pessimism              0.142    11.713    
                         clock uncertainty           -0.074    11.639    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)        0.031    11.670    design_1_i/game_clock_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.141ns (56.183%)  route 1.670ns (43.817%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.367 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.867     5.234    design_1_i/game_clock_0/U0/data0[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.327     5.561 r  design_1_i/game_clock_0/U0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/game_clock_0/U0/counter_0[17]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.074    11.638    
    SLICE_X36Y17         FDCE (Setup_fdce_C_D)        0.075    11.713    design_1_i/game_clock_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 2.027ns (54.832%)  route 1.670ns (45.168%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.253 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.867     5.120    design_1_i/game_clock_0/U0/data0[13]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.327     5.447 r  design_1_i/game_clock_0/U0/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     5.447    design_1_i/game_clock_0/U0/counter_0[13]
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.568    11.571    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/C
                         clock pessimism              0.142    11.713    
                         clock uncertainty           -0.074    11.639    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)        0.075    11.714    design_1_i/game_clock_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 2.211ns (61.356%)  route 1.393ns (38.644%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.458 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.590     5.048    design_1_i/game_clock_0/U0/data0[20]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.354 r  design_1_i/game_clock_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/game_clock_0/U0/counter_0[20]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.029    11.665    design_1_i/game_clock_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 2.001ns (55.493%)  route 1.605ns (44.507%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.251 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.802     5.053    design_1_i/game_clock_0/U0/data0[10]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303     5.356 r  design_1_i/game_clock_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     5.356    design_1_i/game_clock_0/U0/counter_0[10]
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569    11.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C
                         clock pessimism              0.142    11.714    
                         clock uncertainty           -0.074    11.640    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)        0.029    11.669    design_1_i/game_clock_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.275ns (63.563%)  route 1.304ns (36.437%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.031 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.031    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.145 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.259 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.259    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.498 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.501     4.999    design_1_i/game_clock_0/U0/data0[23]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.330     5.329 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     5.329    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.075    11.711    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.913ns (53.502%)  route 1.663ns (46.498%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.419     2.169 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.803     2.972    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     3.803 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.803    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.917 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.917    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.139 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.860     4.999    design_1_i/game_clock_0/U0/data0[9]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.327     5.326 r  design_1_i/game_clock_0/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     5.326    design_1_i/game_clock_0/U0/counter_0[9]
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569    11.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/C
                         clock pessimism              0.142    11.714    
                         clock uncertainty           -0.074    11.640    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)        0.075    11.715    design_1_i/game_clock_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  design_1_i/game_clock_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.231     0.960    design_1_i/game_clock_0/U0/counter[0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.005 r  design_1_i/game_clock_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.005    design_1_i/game_clock_0/U0/counter_0[0]
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.092     0.680    design_1_i/game_clock_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/clk_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.039%)  route 0.345ns (64.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/clk_state_reg/Q
                         net (fo=23, routed)          0.345     1.073    design_1_i/game_clock_0/U0/clk_10hz
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.118 r  design_1_i/game_clock_0/U0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/game_clock_0/U0/clk_state_i_1_n_0
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
                         clock pessimism             -0.268     0.588    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.091     0.679    design_1_i/game_clock_0/U0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.046%)  route 0.228ns (38.954%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/counter_reg[6]/Q
                         net (fo=2, routed)           0.064     0.793    design_1_i/game_clock_0/U0/counter[6]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.903 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.164     1.067    design_1_i/game_clock_0/U0/data0[6]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.107     1.174 r  design_1_i/game_clock_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.174    design_1_i/game_clock_0/U0/counter_0[6]
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.092     0.680    design_1_i/game_clock_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.585     0.587    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  design_1_i/game_clock_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.128     0.843    design_1_i/game_clock_0/U0/counter[15]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.007 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.168    design_1_i/game_clock_0/U0/data0[15]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.106     1.274 r  design_1_i/game_clock_0/U0/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/game_clock_0/U0/counter_0[15]
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.107     0.694    design_1_i/game_clock_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.583     0.585    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.128     0.713 r  design_1_i/game_clock_0/U0/counter_reg[23]/Q
                         net (fo=2, routed)           0.128     0.841    design_1_i/game_clock_0/U0/counter[23]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.005 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.166    design_1_i/game_clock_0/U0/data0[23]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.106     1.272 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.107     0.692    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.128     0.714 r  design_1_i/game_clock_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.128     0.842    design_1_i/game_clock_0/U0/counter[19]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.006 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.167    design_1_i/game_clock_0/U0/data0[19]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.106     1.273 r  design_1_i/game_clock_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/game_clock_0/U0/counter_0[19]
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.107     0.693    design_1_i/game_clock_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.359ns (53.143%)  route 0.317ns (46.857%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     0.849    design_1_i/game_clock_0/U0/counter[8]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.957 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.196     1.153    design_1_i/game_clock_0/U0/data0[8]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.110     1.263 r  design_1_i/game_clock_0/U0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/game_clock_0/U0/counter_0[8]
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.092     0.680    design_1_i/game_clock_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.398ns (57.089%)  route 0.299ns (42.911%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.128     0.716 r  design_1_i/game_clock_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     0.843    design_1_i/game_clock_0/U0/counter[11]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.008 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.172     1.180    design_1_i/game_clock_0/U0/data0[11]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.105     1.285 r  design_1_i/game_clock_0/U0/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/game_clock_0/U0/counter_0[11]
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.107     0.695    design_1_i/game_clock_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.282ns (36.735%)  route 0.486ns (63.265%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  design_1_i/game_clock_0/U0/counter_reg[10]/Q
                         net (fo=2, routed)           0.135     0.864    design_1_i/game_clock_0/U0/counter[10]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.909 r  design_1_i/game_clock_0/U0/clk_state_i_5/O
                         net (fo=1, routed)           0.139     1.048    design_1_i/game_clock_0/U0/clk_state_i_5_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.093 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.211     1.304    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X36Y14         LUT2 (Prop_lut2_I0_O)        0.051     1.355 r  design_1_i/game_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/game_clock_0/U0/counter_0[7]
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.107     0.710    design_1_i/game_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.358ns (48.235%)  route 0.384ns (51.765%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/game_clock_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.180     0.909    design_1_i/game_clock_0/U0/counter[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.019 r  design_1_i/game_clock_0/U0/counter0_carry/O[1]
                         net (fo=1, routed)           0.204     1.223    design_1_i/game_clock_0/U0/data0[2]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.107     1.330 r  design_1_i/game_clock_0/U0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/game_clock_0/U0/counter_0[2]
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.091     0.679    design_1_i/game_clock_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.651    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  clk_out125_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out125_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_design_1_clk_wiz_0_0
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.109ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.484ns  (logic 8.262ns (57.042%)  route 6.222ns (42.958%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.904    16.238    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    41.347    design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         41.347    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 25.109    

Slack (MET) :             25.168ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 8.236ns (56.304%)  route 6.392ns (43.696%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    15.308 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    16.382    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[19]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.549    design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         41.549    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                 25.168    

Slack (MET) :             25.188ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 8.236ns (56.304%)  route 6.392ns (43.696%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    15.308 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    16.382    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[22]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.569    design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         41.569    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                 25.188    

Slack (MET) :             25.189ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 8.262ns (57.409%)  route 6.129ns (42.591%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.812    16.145    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[17]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    41.334    design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                 25.189    

Slack (MET) :             25.194ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 8.262ns (57.409%)  route 6.129ns (42.591%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.812    16.145    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    41.339    design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.339    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                 25.194    

Slack (MET) :             25.287ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 8.236ns (56.544%)  route 6.330ns (43.456%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    15.308 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.012    16.320    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.142    41.719    
                         clock uncertainty           -0.095    41.624    
    SLICE_X38Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.606    design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 25.287    

Slack (MET) :             25.307ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.484ns  (logic 8.262ns (57.042%)  route 6.222ns (42.958%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.904    16.238    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    41.545    design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.545    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 25.307    

Slack (MET) :             25.319ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.283ns  (logic 8.262ns (57.843%)  route 6.021ns (42.157%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.704    16.037    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    41.356    design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         41.356    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 25.319    

Slack (MET) :             25.347ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.242ns  (logic 8.262ns (58.013%)  route 5.980ns (41.987%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    15.334 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.662    15.996    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    41.342    design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         41.342    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 25.347    

Slack (MET) :             25.366ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 8.236ns (56.304%)  route 6.392ns (43.696%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.751     1.754    design_1_i/vga_controller_0/U0/clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     2.173 r  design_1_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=12, routed)          1.857     4.030    design_1_i/vga_controller_0/U0/h_count_reg[8]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299     4.329 r  design_1_i/vga_controller_0/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.329    design_1_i/vga_controller_0/U0/i__carry__1_i_2__2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.873 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.854    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213    10.067 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.069    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.587 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.802    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.926 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.439 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.439    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.556 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.556    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.713 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.976    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    15.308 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    16.382    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[23]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.747    design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.747    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                 25.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.091     0.826    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X42Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.871 r  design_1_i/hdmi_tx_0/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    design_1_i/hdmi_tx_0/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.121     0.728    design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.103     0.838    design_1_i/hdmi_tx_0/inst/encg/p_0_in5_in
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.048     0.886 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    design_1_i/hdmi_tx_0/inst/encg/q_m_3
    SLICE_X42Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.133     0.740    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.049     0.806    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[6]
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.851 r  design_1_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.851    design_1_i/hdmi_tx_0/inst/encb/dout[6]
    SLICE_X43Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.092     0.698    design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.050     0.807    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  design_1_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.852    design_1_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X43Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.092     0.698    design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.114     0.849    design_1_i/hdmi_tx_0/inst/encg/p_0_in2_in
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.894 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.894    design_1_i/hdmi_tx_0/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X42Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.121     0.728    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.441%)  route 0.127ns (40.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.127     0.861    design_1_i/hdmi_tx_0/inst/encb/p_0_in1_in
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.906 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/hdmi_tx_0/inst/encb/q_m_6
    SLICE_X42Y9          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.253     0.609    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.121     0.730    design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.582     0.584    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.095     0.843    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  design_1_i/hdmi_tx_0/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.888    design_1_i/hdmi_tx_0/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X41Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.848     0.850    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.092     0.689    design_1_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.582     0.584    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y22         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.126     0.851    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.896 r  design_1_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.896    design_1_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X41Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.848     0.850    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.091     0.688    design_1_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.585     0.587    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y18         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  design_1_i/hdmi_tx_0/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.105     0.856    design_1_i/hdmi_tx_0/inst/encr/n1d[1]
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.901 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.901    design_1_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X43Y18         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.852     0.854    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y18         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.254     0.600    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.091     0.691    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.128     0.721 r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.085     0.805    design_1_i/hdmi_tx_0/inst/encb/p_0_in5_in
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.099     0.904 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.904    design_1_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X41Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y8          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism             -0.269     0.593    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.091     0.684    design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 1.976ns (30.563%)  route 4.489ns (69.437%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.261     2.717    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  design_1_i/game_logic_0/U0/pellet_y[6]_INST_0/O
                         net (fo=3, routed)           0.833     3.702    design_1_i/game_logic_0/U0/pellet_y[5]
    SLICE_X35Y12         LUT5 (Prop_lut5_I0_O)        0.332     4.034 r  design_1_i/game_logic_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_logic_0/U0/i__carry__0_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.584 r  design_1_i/game_logic_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/game_logic_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.741 f  design_1_i/game_logic_0/U0/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.684     5.425    design_1_i/game_logic_0/U0/_inferred__0/i__carry__1_n_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.329     5.754 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.711     6.465    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 1.976ns (30.563%)  route 4.489ns (69.437%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.261     2.717    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  design_1_i/game_logic_0/U0/pellet_y[6]_INST_0/O
                         net (fo=3, routed)           0.833     3.702    design_1_i/game_logic_0/U0/pellet_y[5]
    SLICE_X35Y12         LUT5 (Prop_lut5_I0_O)        0.332     4.034 r  design_1_i/game_logic_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_logic_0/U0/i__carry__0_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.584 r  design_1_i/game_logic_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/game_logic_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.741 f  design_1_i/game_logic_0/U0/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.684     5.425    design_1_i/game_logic_0/U0/_inferred__0/i__carry__1_n_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.329     5.754 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.711     6.465    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.976ns (31.043%)  route 4.389ns (68.957%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.261     2.717    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  design_1_i/game_logic_0/U0/pellet_y[6]_INST_0/O
                         net (fo=3, routed)           0.833     3.702    design_1_i/game_logic_0/U0/pellet_y[5]
    SLICE_X35Y12         LUT5 (Prop_lut5_I0_O)        0.332     4.034 r  design_1_i/game_logic_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_logic_0/U0/i__carry__0_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.584 r  design_1_i/game_logic_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/game_logic_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.741 f  design_1_i/game_logic_0/U0/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.684     5.425    design_1_i/game_logic_0/U0/_inferred__0/i__carry__1_n_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.329     5.754 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.611     6.365    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.976ns (31.043%)  route 4.389ns (68.957%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.261     2.717    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.152     2.869 r  design_1_i/game_logic_0/U0/pellet_y[6]_INST_0/O
                         net (fo=3, routed)           0.833     3.702    design_1_i/game_logic_0/U0/pellet_y[5]
    SLICE_X35Y12         LUT5 (Prop_lut5_I0_O)        0.332     4.034 r  design_1_i/game_logic_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_logic_0/U0/i__carry__0_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.584 r  design_1_i/game_logic_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/game_logic_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.741 f  design_1_i/game_logic_0/U0/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.684     5.425    design_1_i/game_logic_0/U0/_inferred__0/i__carry__1_n_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.329     5.754 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.611     6.365    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 2.449ns (45.982%)  route 2.877ns (54.018%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.877     4.354    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.478 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.478    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.879 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.327 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.327    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_6
    SLICE_X41Y14         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.628ns (31.013%)  route 3.622ns (68.987%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.988     4.465    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.617 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           0.634     5.251    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X41Y12         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.628ns (31.013%)  route 3.622ns (68.987%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.988     4.465    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.617 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           0.634     5.251    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X41Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 1.628ns (31.013%)  route 3.622ns (68.987%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.988     4.465    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.617 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           0.634     5.251    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X41Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.216ns  (logic 2.338ns (44.832%)  route 2.877ns (55.168%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.877     4.354    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.478 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.478    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.879 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.216 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.216    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_7
    SLICE_X41Y14         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.213ns  (logic 2.335ns (44.801%)  route 2.877ns (55.199%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.877     4.354    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.478 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.478    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.879 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.213 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.213    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_6
    SLICE_X41Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
    SLICE_X41Y12         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/Q
                         net (fo=8, routed)           0.091     0.232    design_1_i/game_logic_0/U0/snake_x[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.359    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_4
    SLICE_X41Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=54, routed)          0.185     0.326    design_1_i/game_logic_0/U0/pellet_index[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I0_O)        0.042     0.368 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/game_logic_0/U0/p_1_in[3]
    SLICE_X40Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=54, routed)          0.185     0.326    design_1_i/game_logic_0/U0/pellet_index[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  design_1_i/game_logic_0/U0/pellet_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    design_1_i/game_logic_0/U0/p_1_in[1]
    SLICE_X40Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
    SLICE_X38Y13         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/Q
                         net (fo=9, routed)           0.079     0.243    design_1_i/game_logic_0/U0/snake_y[1]
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.372 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.372    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_4
    SLICE_X38Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.287ns (75.846%)  route 0.091ns (24.154%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/Q
                         net (fo=8, routed)           0.091     0.232    design_1_i/game_logic_0/U0/snake_x[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.378 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.378    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_5
    SLICE_X41Y12         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.308ns (79.545%)  route 0.079ns (20.455%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X41Y12         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.387 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.387    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_7
    SLICE_X41Y13         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/Q
                         net (fo=8, routed)           0.079     0.243    design_1_i/game_logic_0/U0/snake_y[0]
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.392 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.392    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_5
    SLICE_X38Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.319ns (80.110%)  route 0.079ns (19.890%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X41Y12         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.398 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.398    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_5
    SLICE_X41Y13         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.334ns (80.833%)  route 0.079ns (19.167%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
    SLICE_X38Y13         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/Q
                         net (fo=20, routed)          0.079     0.243    design_1_i/game_logic_0/U0/snake_y[2]
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.360 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.360    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.413 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.413    design_1_i/game_logic_0/U0/snake_y_reg0_carry__0_n_7
    SLICE_X38Y14         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.268ns (63.979%)  route 0.151ns (36.021%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/C
    SLICE_X41Y13         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/Q
                         net (fo=17, routed)          0.151     0.292    design_1_i/game_logic_0/U0/snake_x[4]
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.419 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.419    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_4
    SLICE_X41Y13         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.914     4.148 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.148    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 2.385ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.913     4.147 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.147    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 2.351ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.879     4.132 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.132    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.878     4.131 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.131    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.860     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.859     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     1.569 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.569    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     1.570 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.570    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.578 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.579 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     1.590 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.590    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     1.591 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.591    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     1.616 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     1.617 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     6.680    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     3.142 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     4.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     6.680    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.508ns (38.738%)  route 2.386ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.386     3.894    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.052%)  route 2.354ns (60.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X39Y14         FDCE                                         f  design_1_i/game_clock_0/U0/clk_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.052%)  route 2.354ns (60.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X39Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.052%)  route 2.354ns (60.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X39Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.508ns (40.513%)  route 2.215ns (59.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.215     3.723    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569     1.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.276ns (26.125%)  route 0.780ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.780     1.056    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.276ns (26.125%)  route 0.780ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.780     1.056    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.276ns (26.125%)  route 0.780ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.780     1.056    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.276ns (26.125%)  route 0.780ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.780     1.056    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.276ns (24.638%)  route 0.844ns (75.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.844     1.120    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.276ns (24.638%)  route 0.844ns (75.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.844     1.120    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.276ns (24.638%)  route 0.844ns (75.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.844     1.120    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.276ns (24.638%)  route 0.844ns (75.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.844     1.120    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y16         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.276ns (24.627%)  route 0.845ns (75.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.845     1.121    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.276ns (24.627%)  route 0.845ns (75.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.845     1.121    design_1_i/game_clock_0/U0/reset
    SLICE_X36Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X36Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.897ns  (logic 8.797ns (55.336%)  route 7.100ns (44.664%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    15.897    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[19]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.897ns  (logic 8.797ns (55.336%)  route 7.100ns (44.664%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    15.897    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[22]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.897ns  (logic 8.797ns (55.336%)  route 7.100ns (44.664%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.074    15.897    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[23]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.835ns  (logic 8.797ns (55.553%)  route 7.038ns (44.447%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.012    15.835    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574     1.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.754ns  (logic 8.823ns (56.006%)  route 6.931ns (43.994%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    14.849 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.904    15.754    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.754ns  (logic 8.823ns (56.006%)  route 6.931ns (43.994%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    14.849 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.904    15.754    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.705ns  (logic 8.797ns (56.014%)  route 6.908ns (43.986%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          0.881    15.705    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.686ns  (logic 8.797ns (56.083%)  route 6.889ns (43.917%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          0.862    15.686    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[21]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.668ns  (logic 8.797ns (56.146%)  route 6.871ns (43.854%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.332    14.823 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          0.845    15.668    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.661ns  (logic 8.823ns (56.337%)  route 6.838ns (43.663%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          2.259     2.715    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.152     2.867 r  design_1_i/game_logic_0/U0/pellet_x[1]_INST_0/O
                         net (fo=1, routed)           0.307     3.174    design_1_i/vga_controller_0/U0/pellet_x[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.326     3.500 r  design_1_i/vga_controller_0/U0/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     3.500    design_1_i/vga_controller_0/U0/i__carry_i_3__3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.033 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.150 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.150    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.389 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.981     5.370    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.213     9.583 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.585    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.103 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.215    12.318    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.442 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.955    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.072    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           1.262    14.491    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.358    14.849 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           0.812    15.661    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.045ns (7.864%)  route 0.527ns (92.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.183     0.572    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.045ns (7.864%)  route 0.527ns (92.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.183     0.572    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y2          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y2          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.458%)  route 0.652ns (93.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.307     0.697    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.458%)  route 0.652ns (93.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.307     0.697    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.045ns (5.833%)  route 0.726ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.382     0.771    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X38Y6          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y6          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.045ns (5.454%)  route 0.780ns (94.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.436     0.825    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.045ns (5.454%)  route 0.780ns (94.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.436     0.825    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.045ns (5.391%)  route 0.790ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.446     0.835    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X39Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.858     0.860    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.045ns (4.649%)  route 0.923ns (95.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.579     0.968    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.045ns (4.649%)  route 0.923ns (95.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.579     0.968    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/C





