// Seed: 378180315
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8
);
  assign module_1.id_0 = 0;
  wire id_10;
  assign id_10 = id_0;
endmodule
module module_1 (
    inout  wire  id_0
    , id_6,
    output logic id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  wand  id_4
);
  parameter id_7 = 1;
  always @(1'b0 >= id_6) if (-1 == -1) id_1 <= id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0,
      id_2
  );
endmodule
