// Seed: 3276763156
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wand id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output wire id_18,
    input wand id_19,
    output tri0 id_20,
    output tri id_21,
    input wire id_22,
    input tri id_23,
    input tri0 id_24,
    input uwire id_25
);
  wire id_27;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    input  tri0  id_8
    , id_14,
    input  wor   id_9,
    input  uwire id_10,
    input  tri1  id_11,
    output wor   id_12
);
  supply0 id_15;
  always disable id_16;
  assign id_14[1] = 1;
  always @(id_15 or 1'b0) #1;
  module_0(
      id_6,
      id_10,
      id_2,
      id_5,
      id_5,
      id_1,
      id_4,
      id_5,
      id_12,
      id_11,
      id_3,
      id_8,
      id_6,
      id_4,
      id_2,
      id_11,
      id_0,
      id_3,
      id_1,
      id_7,
      id_12,
      id_4,
      id_8,
      id_7,
      id_7,
      id_5
  );
endmodule
