
line_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058bc  080002cc  080002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005b88  08005b88  00015b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bc0  08005bc0  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08005bc0  08005bc0  00015bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bc8  08005bc8  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bc8  08005bc8  00015bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bcc  08005bcc  00015bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08005bd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08005be0  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08005c40  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000001ac  240000d0  08005ca0  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400027c  08005ca0  0002027c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019c73  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028ca  00000000  00000000  00039d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c58  00000000  00000000  0003c640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000b70  00000000  00000000  0003d298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003245a  00000000  00000000  0003de08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000e2b4  00000000  00000000  00070262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0014748b  00000000  00000000  0007e516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001c59a1  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000330c  00000000  00000000  001c59f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	; (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	240000d0 	.word	0x240000d0
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08005b70 	.word	0x08005b70

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	; (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	; (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	; (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	240000d4 	.word	0x240000d4
 8000308:	08005b70 	.word	0x08005b70

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b96e 	b.w	8000600 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	4604      	mov	r4, r0
 8000344:	468c      	mov	ip, r1
 8000346:	2b00      	cmp	r3, #0
 8000348:	f040 8083 	bne.w	8000452 <__udivmoddi4+0x116>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d947      	bls.n	80003e2 <__udivmoddi4+0xa6>
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	b142      	cbz	r2, 800036a <__udivmoddi4+0x2e>
 8000358:	f1c2 0020 	rsb	r0, r2, #32
 800035c:	fa24 f000 	lsr.w	r0, r4, r0
 8000360:	4091      	lsls	r1, r2
 8000362:	4097      	lsls	r7, r2
 8000364:	ea40 0c01 	orr.w	ip, r0, r1
 8000368:	4094      	lsls	r4, r2
 800036a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800036e:	0c23      	lsrs	r3, r4, #16
 8000370:	fbbc f6f8 	udiv	r6, ip, r8
 8000374:	fa1f fe87 	uxth.w	lr, r7
 8000378:	fb08 c116 	mls	r1, r8, r6, ip
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	fb06 f10e 	mul.w	r1, r6, lr
 8000384:	4299      	cmp	r1, r3
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x60>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f106 30ff 	add.w	r0, r6, #4294967295
 800038e:	f080 8119 	bcs.w	80005c4 <__udivmoddi4+0x288>
 8000392:	4299      	cmp	r1, r3
 8000394:	f240 8116 	bls.w	80005c4 <__udivmoddi4+0x288>
 8000398:	3e02      	subs	r6, #2
 800039a:	443b      	add	r3, r7
 800039c:	1a5b      	subs	r3, r3, r1
 800039e:	b2a4      	uxth	r4, r4
 80003a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a4:	fb08 3310 	mls	r3, r8, r0, r3
 80003a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003ac:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	d909      	bls.n	80003c8 <__udivmoddi4+0x8c>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	f080 8105 	bcs.w	80005c8 <__udivmoddi4+0x28c>
 80003be:	45a6      	cmp	lr, r4
 80003c0:	f240 8102 	bls.w	80005c8 <__udivmoddi4+0x28c>
 80003c4:	3802      	subs	r0, #2
 80003c6:	443c      	add	r4, r7
 80003c8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	2600      	movs	r6, #0
 80003d2:	b11d      	cbz	r5, 80003dc <__udivmoddi4+0xa0>
 80003d4:	40d4      	lsrs	r4, r2
 80003d6:	2300      	movs	r3, #0
 80003d8:	e9c5 4300 	strd	r4, r3, [r5]
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xaa>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f282 	clz	r2, r2
 80003ea:	2a00      	cmp	r2, #0
 80003ec:	d150      	bne.n	8000490 <__udivmoddi4+0x154>
 80003ee:	1bcb      	subs	r3, r1, r7
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f f887 	uxth.w	r8, r7
 80003f8:	2601      	movs	r6, #1
 80003fa:	fbb3 fcfe 	udiv	ip, r3, lr
 80003fe:	0c21      	lsrs	r1, r4, #16
 8000400:	fb0e 331c 	mls	r3, lr, ip, r3
 8000404:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000408:	fb08 f30c 	mul.w	r3, r8, ip
 800040c:	428b      	cmp	r3, r1
 800040e:	d907      	bls.n	8000420 <__udivmoddi4+0xe4>
 8000410:	1879      	adds	r1, r7, r1
 8000412:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000416:	d202      	bcs.n	800041e <__udivmoddi4+0xe2>
 8000418:	428b      	cmp	r3, r1
 800041a:	f200 80e9 	bhi.w	80005f0 <__udivmoddi4+0x2b4>
 800041e:	4684      	mov	ip, r0
 8000420:	1ac9      	subs	r1, r1, r3
 8000422:	b2a3      	uxth	r3, r4
 8000424:	fbb1 f0fe 	udiv	r0, r1, lr
 8000428:	fb0e 1110 	mls	r1, lr, r0, r1
 800042c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000430:	fb08 f800 	mul.w	r8, r8, r0
 8000434:	45a0      	cmp	r8, r4
 8000436:	d907      	bls.n	8000448 <__udivmoddi4+0x10c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x10a>
 8000440:	45a0      	cmp	r8, r4
 8000442:	f200 80d9 	bhi.w	80005f8 <__udivmoddi4+0x2bc>
 8000446:	4618      	mov	r0, r3
 8000448:	eba4 0408 	sub.w	r4, r4, r8
 800044c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000450:	e7bf      	b.n	80003d2 <__udivmoddi4+0x96>
 8000452:	428b      	cmp	r3, r1
 8000454:	d909      	bls.n	800046a <__udivmoddi4+0x12e>
 8000456:	2d00      	cmp	r5, #0
 8000458:	f000 80b1 	beq.w	80005be <__udivmoddi4+0x282>
 800045c:	2600      	movs	r6, #0
 800045e:	e9c5 0100 	strd	r0, r1, [r5]
 8000462:	4630      	mov	r0, r6
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	fab3 f683 	clz	r6, r3
 800046e:	2e00      	cmp	r6, #0
 8000470:	d14a      	bne.n	8000508 <__udivmoddi4+0x1cc>
 8000472:	428b      	cmp	r3, r1
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0x140>
 8000476:	4282      	cmp	r2, r0
 8000478:	f200 80b8 	bhi.w	80005ec <__udivmoddi4+0x2b0>
 800047c:	1a84      	subs	r4, r0, r2
 800047e:	eb61 0103 	sbc.w	r1, r1, r3
 8000482:	2001      	movs	r0, #1
 8000484:	468c      	mov	ip, r1
 8000486:	2d00      	cmp	r5, #0
 8000488:	d0a8      	beq.n	80003dc <__udivmoddi4+0xa0>
 800048a:	e9c5 4c00 	strd	r4, ip, [r5]
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0xa0>
 8000490:	f1c2 0320 	rsb	r3, r2, #32
 8000494:	fa20 f603 	lsr.w	r6, r0, r3
 8000498:	4097      	lsls	r7, r2
 800049a:	fa01 f002 	lsl.w	r0, r1, r2
 800049e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a2:	40d9      	lsrs	r1, r3
 80004a4:	4330      	orrs	r0, r6
 80004a6:	0c03      	lsrs	r3, r0, #16
 80004a8:	fbb1 f6fe 	udiv	r6, r1, lr
 80004ac:	fa1f f887 	uxth.w	r8, r7
 80004b0:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004b8:	fb06 f108 	mul.w	r1, r6, r8
 80004bc:	4299      	cmp	r1, r3
 80004be:	fa04 f402 	lsl.w	r4, r4, r2
 80004c2:	d909      	bls.n	80004d8 <__udivmoddi4+0x19c>
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ca:	f080 808d 	bcs.w	80005e8 <__udivmoddi4+0x2ac>
 80004ce:	4299      	cmp	r1, r3
 80004d0:	f240 808a 	bls.w	80005e8 <__udivmoddi4+0x2ac>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	443b      	add	r3, r7
 80004d8:	1a5b      	subs	r3, r3, r1
 80004da:	b281      	uxth	r1, r0
 80004dc:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e0:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb00 f308 	mul.w	r3, r0, r8
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d907      	bls.n	8000500 <__udivmoddi4+0x1c4>
 80004f0:	1879      	adds	r1, r7, r1
 80004f2:	f100 3cff 	add.w	ip, r0, #4294967295
 80004f6:	d273      	bcs.n	80005e0 <__udivmoddi4+0x2a4>
 80004f8:	428b      	cmp	r3, r1
 80004fa:	d971      	bls.n	80005e0 <__udivmoddi4+0x2a4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4439      	add	r1, r7
 8000500:	1acb      	subs	r3, r1, r3
 8000502:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000506:	e778      	b.n	80003fa <__udivmoddi4+0xbe>
 8000508:	f1c6 0c20 	rsb	ip, r6, #32
 800050c:	fa03 f406 	lsl.w	r4, r3, r6
 8000510:	fa22 f30c 	lsr.w	r3, r2, ip
 8000514:	431c      	orrs	r4, r3
 8000516:	fa20 f70c 	lsr.w	r7, r0, ip
 800051a:	fa01 f306 	lsl.w	r3, r1, r6
 800051e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000522:	fa21 f10c 	lsr.w	r1, r1, ip
 8000526:	431f      	orrs	r7, r3
 8000528:	0c3b      	lsrs	r3, r7, #16
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fa1f f884 	uxth.w	r8, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053a:	fb09 fa08 	mul.w	sl, r9, r8
 800053e:	458a      	cmp	sl, r1
 8000540:	fa02 f206 	lsl.w	r2, r2, r6
 8000544:	fa00 f306 	lsl.w	r3, r0, r6
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x220>
 800054a:	1861      	adds	r1, r4, r1
 800054c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000550:	d248      	bcs.n	80005e4 <__udivmoddi4+0x2a8>
 8000552:	458a      	cmp	sl, r1
 8000554:	d946      	bls.n	80005e4 <__udivmoddi4+0x2a8>
 8000556:	f1a9 0902 	sub.w	r9, r9, #2
 800055a:	4421      	add	r1, r4
 800055c:	eba1 010a 	sub.w	r1, r1, sl
 8000560:	b2bf      	uxth	r7, r7
 8000562:	fbb1 f0fe 	udiv	r0, r1, lr
 8000566:	fb0e 1110 	mls	r1, lr, r0, r1
 800056a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800056e:	fb00 f808 	mul.w	r8, r0, r8
 8000572:	45b8      	cmp	r8, r7
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x24a>
 8000576:	19e7      	adds	r7, r4, r7
 8000578:	f100 31ff 	add.w	r1, r0, #4294967295
 800057c:	d22e      	bcs.n	80005dc <__udivmoddi4+0x2a0>
 800057e:	45b8      	cmp	r8, r7
 8000580:	d92c      	bls.n	80005dc <__udivmoddi4+0x2a0>
 8000582:	3802      	subs	r0, #2
 8000584:	4427      	add	r7, r4
 8000586:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058a:	eba7 0708 	sub.w	r7, r7, r8
 800058e:	fba0 8902 	umull	r8, r9, r0, r2
 8000592:	454f      	cmp	r7, r9
 8000594:	46c6      	mov	lr, r8
 8000596:	4649      	mov	r1, r9
 8000598:	d31a      	bcc.n	80005d0 <__udivmoddi4+0x294>
 800059a:	d017      	beq.n	80005cc <__udivmoddi4+0x290>
 800059c:	b15d      	cbz	r5, 80005b6 <__udivmoddi4+0x27a>
 800059e:	ebb3 020e 	subs.w	r2, r3, lr
 80005a2:	eb67 0701 	sbc.w	r7, r7, r1
 80005a6:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005aa:	40f2      	lsrs	r2, r6
 80005ac:	ea4c 0202 	orr.w	r2, ip, r2
 80005b0:	40f7      	lsrs	r7, r6
 80005b2:	e9c5 2700 	strd	r2, r7, [r5]
 80005b6:	2600      	movs	r6, #0
 80005b8:	4631      	mov	r1, r6
 80005ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005be:	462e      	mov	r6, r5
 80005c0:	4628      	mov	r0, r5
 80005c2:	e70b      	b.n	80003dc <__udivmoddi4+0xa0>
 80005c4:	4606      	mov	r6, r0
 80005c6:	e6e9      	b.n	800039c <__udivmoddi4+0x60>
 80005c8:	4618      	mov	r0, r3
 80005ca:	e6fd      	b.n	80003c8 <__udivmoddi4+0x8c>
 80005cc:	4543      	cmp	r3, r8
 80005ce:	d2e5      	bcs.n	800059c <__udivmoddi4+0x260>
 80005d0:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d4:	eb69 0104 	sbc.w	r1, r9, r4
 80005d8:	3801      	subs	r0, #1
 80005da:	e7df      	b.n	800059c <__udivmoddi4+0x260>
 80005dc:	4608      	mov	r0, r1
 80005de:	e7d2      	b.n	8000586 <__udivmoddi4+0x24a>
 80005e0:	4660      	mov	r0, ip
 80005e2:	e78d      	b.n	8000500 <__udivmoddi4+0x1c4>
 80005e4:	4681      	mov	r9, r0
 80005e6:	e7b9      	b.n	800055c <__udivmoddi4+0x220>
 80005e8:	4666      	mov	r6, ip
 80005ea:	e775      	b.n	80004d8 <__udivmoddi4+0x19c>
 80005ec:	4630      	mov	r0, r6
 80005ee:	e74a      	b.n	8000486 <__udivmoddi4+0x14a>
 80005f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f4:	4439      	add	r1, r7
 80005f6:	e713      	b.n	8000420 <__udivmoddi4+0xe4>
 80005f8:	3802      	subs	r0, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e724      	b.n	8000448 <__udivmoddi4+0x10c>
 80005fe:	bf00      	nop

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000608:	f000 fde6 	bl	80011d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f80e 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f9d0 	bl	80009b4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000614:	f000 f928 	bl	8000868 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000618:	f000 f978 	bl	800090c <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800061c:	f000 f9c2 	bl	80009a4 <MX_USB_OTG_HS_USB_Init>
  MX_COMP1_Init();
 8000620:	f000 f8c6 	bl	80007b0 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000624:	f000 f8f2 	bl	800080c <MX_COMP2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000628:	e7fe      	b.n	8000628 <main+0x24>
	...

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b0ca      	sub	sp, #296	; 0x128
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000636:	224c      	movs	r2, #76	; 0x4c
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f005 fa90 	bl	8005b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000644:	2220      	movs	r2, #32
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f005 fa89 	bl	8005b60 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800064e:	f107 0308 	add.w	r3, r7, #8
 8000652:	4618      	mov	r0, r3
 8000654:	23b4      	movs	r3, #180	; 0xb4
 8000656:	461a      	mov	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f005 fa81 	bl	8005b60 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800065e:	2002      	movs	r0, #2
 8000660:	f001 fe44 	bl	80022ec <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	4b4f      	ldr	r3, [pc, #316]	; (80007a8 <SystemClock_Config+0x17c>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	4a4e      	ldr	r2, [pc, #312]	; (80007a8 <SystemClock_Config+0x17c>)
 8000670:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000674:	6193      	str	r3, [r2, #24]
 8000676:	4b4c      	ldr	r3, [pc, #304]	; (80007a8 <SystemClock_Config+0x17c>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000686:	bf00      	nop
 8000688:	4b47      	ldr	r3, [pc, #284]	; (80007a8 <SystemClock_Config+0x17c>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000694:	d1f8      	bne.n	8000688 <SystemClock_Config+0x5c>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000696:	2323      	movs	r3, #35	; 0x23
 8000698:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800069c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006a4:	2301      	movs	r3, #1
 80006a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006aa:	2340      	movs	r3, #64	; 0x40
 80006ac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006b0:	2301      	movs	r3, #1
 80006b2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006bc:	2302      	movs	r3, #2
 80006be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c2:	2304      	movs	r3, #4
 80006c4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLN = 275;
 80006c8:	f240 1313 	movw	r3, #275	; 0x113
 80006cc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLP = 1;
 80006d0:	2301      	movs	r3, #1
 80006d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006dc:	2302      	movs	r3, #2
 80006de:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80006e2:	2304      	movs	r3, #4
 80006e4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006e8:	2300      	movs	r3, #0
 80006ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80006f8:	4618      	mov	r0, r3
 80006fa:	f001 fe41 	bl	8002380 <HAL_RCC_OscConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000704:	f000 faa0 	bl	8000c48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000708:	233f      	movs	r3, #63	; 0x3f
 800070a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070e:	2303      	movs	r3, #3
 8000710:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800071a:	2308      	movs	r3, #8
 800071c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000720:	2340      	movs	r3, #64	; 0x40
 8000722:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000726:	2340      	movs	r3, #64	; 0x40
 8000728:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800072c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000730:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000734:	2340      	movs	r3, #64	; 0x40
 8000736:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800073a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800073e:	2103      	movs	r1, #3
 8000740:	4618      	mov	r0, r3
 8000742:	f002 f9ab 	bl	8002a9c <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x124>
  {
    Error_Handler();
 800074c:	f000 fa7c 	bl	8000c48 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	4a15      	ldr	r2, [pc, #84]	; (80007ac <SystemClock_Config+0x180>)
 8000756:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	2200      	movs	r2, #0
 800075e:	671a      	str	r2, [r3, #112]	; 0x70
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000768:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	4618      	mov	r0, r3
 8000772:	f002 fd89 	bl	8003288 <HAL_RCCEx_PeriphCLKConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0x154>
  {
    Error_Handler();
 800077c:	f000 fa64 	bl	8000c48 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000780:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000784:	2100      	movs	r1, #0
 8000786:	2000      	movs	r0, #0
 8000788:	f002 fb3e 	bl	8002e08 <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 800078c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000790:	2100      	movs	r1, #0
 8000792:	2001      	movs	r0, #1
 8000794:	f002 fb38 	bl	8002e08 <HAL_RCC_MCOConfig>
  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000798:	f001 fde2 	bl	8002360 <HAL_PWREx_EnableUSBVoltageDetector>
}
 800079c:	bf00      	nop
 800079e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	58024800 	.word	0x58024800
 80007ac:	00040002 	.word	0x00040002

080007b0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80007b4:	4b13      	ldr	r3, [pc, #76]	; (8000804 <MX_COMP1_Init+0x54>)
 80007b6:	4a14      	ldr	r2, [pc, #80]	; (8000808 <MX_COMP1_Init+0x58>)
 80007b8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 80007ba:	4b12      	ldr	r3, [pc, #72]	; (8000804 <MX_COMP1_Init+0x54>)
 80007bc:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80007c0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80007c2:	4b10      	ldr	r3, [pc, #64]	; (8000804 <MX_COMP1_Init+0x54>)
 80007c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007c8:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_COMP1_Init+0x54>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <MX_COMP1_Init+0x54>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_COMP1_Init+0x54>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80007dc:	4b09      	ldr	r3, [pc, #36]	; (8000804 <MX_COMP1_Init+0x54>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_COMP1_Init+0x54>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <MX_COMP1_Init+0x54>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	; (8000804 <MX_COMP1_Init+0x54>)
 80007f0:	f000 fd98 	bl	8001324 <HAL_COMP_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_COMP1_Init+0x4e>
  {
    Error_Handler();
 80007fa:	f000 fa25 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	2400017c 	.word	0x2400017c
 8000808:	5800380c 	.word	0x5800380c

0800080c <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000810:	4b13      	ldr	r3, [pc, #76]	; (8000860 <MX_COMP2_Init+0x54>)
 8000812:	4a14      	ldr	r2, [pc, #80]	; (8000864 <MX_COMP2_Init+0x58>)
 8000814:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 8000816:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_COMP2_Init+0x54>)
 8000818:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800081c:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 800081e:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MX_COMP2_Init+0x54>)
 8000820:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000824:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_COMP2_Init+0x54>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_COMP2_Init+0x54>)
 800082e:	2200      	movs	r2, #0
 8000830:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <MX_COMP2_Init+0x54>)
 8000834:	2200      	movs	r2, #0
 8000836:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_COMP2_Init+0x54>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_COMP2_Init+0x54>)
 8000840:	2200      	movs	r2, #0
 8000842:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_COMP2_Init+0x54>)
 8000846:	2200      	movs	r2, #0
 8000848:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_COMP2_Init+0x54>)
 800084c:	f000 fd6a 	bl	8001324 <HAL_COMP_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_COMP2_Init+0x4e>
  {
    Error_Handler();
 8000856:	f000 f9f7 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	240001a8 	.word	0x240001a8
 8000864:	58003810 	.word	0x58003810

08000868 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800086c:	4b22      	ldr	r3, [pc, #136]	; (80008f8 <MX_ETH_Init+0x90>)
 800086e:	4a23      	ldr	r2, [pc, #140]	; (80008fc <MX_ETH_Init+0x94>)
 8000870:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 8000872:	4b21      	ldr	r3, [pc, #132]	; (80008f8 <MX_ETH_Init+0x90>)
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <MX_ETH_Init+0x90>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	3301      	adds	r3, #1
 8000880:	2280      	movs	r2, #128	; 0x80
 8000882:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <MX_ETH_Init+0x90>)
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	3302      	adds	r3, #2
 800088a:	22e1      	movs	r2, #225	; 0xe1
 800088c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 800088e:	4b1a      	ldr	r3, [pc, #104]	; (80008f8 <MX_ETH_Init+0x90>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	3303      	adds	r3, #3
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000898:	4b17      	ldr	r3, [pc, #92]	; (80008f8 <MX_ETH_Init+0x90>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	3304      	adds	r3, #4
 800089e:	2200      	movs	r2, #0
 80008a0:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 80008a2:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <MX_ETH_Init+0x90>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	3305      	adds	r3, #5
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <MX_ETH_Init+0x90>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <MX_ETH_Init+0x90>)
 80008b4:	4a12      	ldr	r2, [pc, #72]	; (8000900 <MX_ETH_Init+0x98>)
 80008b6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <MX_ETH_Init+0x90>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	; (8000904 <MX_ETH_Init+0x9c>)
 80008bc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <MX_ETH_Init+0x90>)
 80008c0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008c4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008c6:	480c      	ldr	r0, [pc, #48]	; (80008f8 <MX_ETH_Init+0x90>)
 80008c8:	f000 ff38 	bl	800173c <HAL_ETH_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f000 f9b9 	bl	8000c48 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008d6:	2234      	movs	r2, #52	; 0x34
 80008d8:	2100      	movs	r1, #0
 80008da:	480b      	ldr	r0, [pc, #44]	; (8000908 <MX_ETH_Init+0xa0>)
 80008dc:	f005 f940 	bl	8005b60 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008e0:	4b09      	ldr	r3, [pc, #36]	; (8000908 <MX_ETH_Init+0xa0>)
 80008e2:	2221      	movs	r2, #33	; 0x21
 80008e4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008e6:	4b08      	ldr	r3, [pc, #32]	; (8000908 <MX_ETH_Init+0xa0>)
 80008e8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80008ec:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008ee:	4b06      	ldr	r3, [pc, #24]	; (8000908 <MX_ETH_Init+0xa0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	240001d4 	.word	0x240001d4
 80008fc:	40028000 	.word	0x40028000
 8000900:	24000070 	.word	0x24000070
 8000904:	24000010 	.word	0x24000010
 8000908:	24000244 	.word	0x24000244

0800090c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000912:	4a23      	ldr	r2, [pc, #140]	; (80009a0 <MX_USART3_UART_Init+0x94>)
 8000914:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000916:	4b21      	ldr	r3, [pc, #132]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800091c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800091e:	4b1f      	ldr	r3, [pc, #124]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000924:	4b1d      	ldr	r3, [pc, #116]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800092a:	4b1c      	ldr	r3, [pc, #112]	; (800099c <MX_USART3_UART_Init+0x90>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000930:	4b1a      	ldr	r3, [pc, #104]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000932:	220c      	movs	r2, #12
 8000934:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000936:	4b19      	ldr	r3, [pc, #100]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800093c:	4b17      	ldr	r3, [pc, #92]	; (800099c <MX_USART3_UART_Init+0x90>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000942:	4b16      	ldr	r3, [pc, #88]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <MX_USART3_UART_Init+0x90>)
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000954:	4811      	ldr	r0, [pc, #68]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000956:	f003 ffa3 	bl	80048a0 <HAL_UART_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000960:	f000 f972 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000964:	2100      	movs	r1, #0
 8000966:	480d      	ldr	r0, [pc, #52]	; (800099c <MX_USART3_UART_Init+0x90>)
 8000968:	f004 fff1 	bl	800594e <HAL_UARTEx_SetTxFifoThreshold>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000972:	f000 f969 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000976:	2100      	movs	r1, #0
 8000978:	4808      	ldr	r0, [pc, #32]	; (800099c <MX_USART3_UART_Init+0x90>)
 800097a:	f005 f826 	bl	80059ca <HAL_UARTEx_SetRxFifoThreshold>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000984:	f000 f960 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000988:	4804      	ldr	r0, [pc, #16]	; (800099c <MX_USART3_UART_Init+0x90>)
 800098a:	f004 ffa7 	bl	80058dc <HAL_UARTEx_DisableFifoMode>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000994:	f000 f958 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}
 800099c:	240000f0 	.word	0x240000f0
 80009a0:	40004800 	.word	0x40004800

080009a4 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
	...

080009b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08c      	sub	sp, #48	; 0x30
 80009b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
 80009c6:	60da      	str	r2, [r3, #12]
 80009c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009ca:	4b97      	ldr	r3, [pc, #604]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d0:	4a95      	ldr	r2, [pc, #596]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009d2:	f043 0310 	orr.w	r3, r3, #16
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009da:	4b93      	ldr	r3, [pc, #588]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e0:	f003 0310 	and.w	r3, r3, #16
 80009e4:	61bb      	str	r3, [r7, #24]
 80009e6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e8:	4b8f      	ldr	r3, [pc, #572]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ee:	4a8e      	ldr	r2, [pc, #568]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009f0:	f043 0304 	orr.w	r3, r3, #4
 80009f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009f8:	4b8b      	ldr	r3, [pc, #556]	; (8000c28 <MX_GPIO_Init+0x274>)
 80009fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fe:	f003 0304 	and.w	r3, r3, #4
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a06:	4b88      	ldr	r3, [pc, #544]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a0c:	4a86      	ldr	r2, [pc, #536]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a16:	4b84      	ldr	r3, [pc, #528]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	4b80      	ldr	r3, [pc, #512]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2a:	4a7f      	ldr	r2, [pc, #508]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a34:	4b7c      	ldr	r3, [pc, #496]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	4b79      	ldr	r3, [pc, #484]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	4a77      	ldr	r2, [pc, #476]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a4a:	f043 0302 	orr.w	r3, r3, #2
 8000a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a52:	4b75      	ldr	r3, [pc, #468]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a58:	f003 0302 	and.w	r3, r3, #2
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a60:	4b71      	ldr	r3, [pc, #452]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a66:	4a70      	ldr	r2, [pc, #448]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a68:	f043 0308 	orr.w	r3, r3, #8
 8000a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a70:	4b6d      	ldr	r3, [pc, #436]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a76:	f003 0308 	and.w	r3, r3, #8
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7e:	4b6a      	ldr	r3, [pc, #424]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a84:	4a68      	ldr	r2, [pc, #416]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a8e:	4b66      	ldr	r3, [pc, #408]	; (8000c28 <MX_GPIO_Init+0x274>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000aa2:	4862      	ldr	r0, [pc, #392]	; (8000c2c <MX_GPIO_Init+0x278>)
 8000aa4:	f001 fc08 	bl	80022b8 <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|LINE1_ST_Pin|LINE2_ST_Pin
                          |E_LCD_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f244 0101 	movw	r1, #16385	; 0x4001
 8000aae:	4860      	ldr	r0, [pc, #384]	; (8000c30 <MX_GPIO_Init+0x27c>)
 8000ab0:	f001 fc02 	bl	80022b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f240 410f 	movw	r1, #1039	; 0x40f
 8000aba:	485e      	ldr	r0, [pc, #376]	; (8000c34 <MX_GPIO_Init+0x280>)
 8000abc:	f001 fbfc 	bl	80022b8 <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin LINE1_ST_Pin LINE2_ST_Pin
                           E_LCD_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000ac0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8000ac4:	61fb      	str	r3, [r7, #28]
                          |D3_LCD_Pin|RS_LCD_Pin|LINE1_ST_Pin|LINE2_ST_Pin
                          |E_LCD_Pin|LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ad2:	f107 031c 	add.w	r3, r7, #28
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4854      	ldr	r0, [pc, #336]	; (8000c2c <MX_GPIO_Init+0x278>)
 8000ada:	f001 fa45 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ade:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 031c 	add.w	r3, r7, #28
 8000af0:	4619      	mov	r1, r3
 8000af2:	4851      	ldr	r0, [pc, #324]	; (8000c38 <MX_GPIO_Init+0x284>)
 8000af4:	f001 fa38 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000af8:	f244 0301 	movw	r3, #16385	; 0x4001
 8000afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afe:	2301      	movs	r3, #1
 8000b00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4847      	ldr	r0, [pc, #284]	; (8000c30 <MX_GPIO_Init+0x27c>)
 8000b12:	f001 fa29 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000b16:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b24:	f107 031c 	add.w	r3, r7, #28
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4840      	ldr	r0, [pc, #256]	; (8000c2c <MX_GPIO_Init+0x278>)
 8000b2c:	f001 fa1c 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000b30:	f240 430f 	movw	r3, #1039	; 0x40f
 8000b34:	61fb      	str	r3, [r7, #28]
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b42:	f107 031c 	add.w	r3, r7, #28
 8000b46:	4619      	mov	r1, r3
 8000b48:	483a      	ldr	r0, [pc, #232]	; (8000c34 <MX_GPIO_Init+0x280>)
 8000b4a:	f001 fa0d 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b52:	4b3a      	ldr	r3, [pc, #232]	; (8000c3c <MX_GPIO_Init+0x288>)
 8000b54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4837      	ldr	r0, [pc, #220]	; (8000c40 <MX_GPIO_Init+0x28c>)
 8000b62:	f001 fa01 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b7c:	f107 031c 	add.w	r3, r7, #28
 8000b80:	4619      	mov	r1, r3
 8000b82:	482d      	ldr	r0, [pc, #180]	; (8000c38 <MX_GPIO_Init+0x284>)
 8000b84:	f001 f9f0 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4827      	ldr	r0, [pc, #156]	; (8000c44 <MX_GPIO_Init+0x290>)
 8000ba6:	f001 f9df 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000baa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000bb8:	f107 031c 	add.w	r3, r7, #28
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4821      	ldr	r0, [pc, #132]	; (8000c44 <MX_GPIO_Init+0x290>)
 8000bc0:	f001 f9d2 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000bd6:	230a      	movs	r3, #10
 8000bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4619      	mov	r1, r3
 8000be0:	4818      	ldr	r0, [pc, #96]	; (8000c44 <MX_GPIO_Init+0x290>)
 8000be2:	f001 f9c1 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL3_Pin COL3D7_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL3_Pin|COL3D7_Pin;
 8000be6:	23f0      	movs	r3, #240	; 0xf0
 8000be8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bea:	2300      	movs	r3, #0
 8000bec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf2:	f107 031c 	add.w	r3, r7, #28
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480e      	ldr	r0, [pc, #56]	; (8000c34 <MX_GPIO_Init+0x280>)
 8000bfa:	f001 f9b5 	bl	8001f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM17_CH1_LINE_CLK_Pin */
  GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 8000bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8000c10:	2301      	movs	r3, #1
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4805      	ldr	r0, [pc, #20]	; (8000c30 <MX_GPIO_Init+0x27c>)
 8000c1c:	f001 f9a4 	bl	8001f68 <HAL_GPIO_Init>

}
 8000c20:	bf00      	nop
 8000c22:	3730      	adds	r7, #48	; 0x30
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	58024400 	.word	0x58024400
 8000c2c:	58021000 	.word	0x58021000
 8000c30:	58020400 	.word	0x58020400
 8000c34:	58020c00 	.word	0x58020c00
 8000c38:	58020800 	.word	0x58020800
 8000c3c:	11110000 	.word	0x11110000
 8000c40:	58021800 	.word	0x58021800
 8000c44:	58020000 	.word	0x58020000

08000c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c4c:	b672      	cpsid	i
}
 8000c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <Error_Handler+0x8>
	...

08000c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <HAL_MspInit+0x30>)
 8000c5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c60:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <HAL_MspInit+0x30>)
 8000c62:	f043 0302 	orr.w	r3, r3, #2
 8000c66:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c6a:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <HAL_MspInit+0x30>)
 8000c6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c70:	f003 0302 	and.w	r3, r3, #2
 8000c74:	607b      	str	r3, [r7, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	58024400 	.word	0x58024400

08000c88 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08c      	sub	sp, #48	; 0x30
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a52      	ldr	r2, [pc, #328]	; (8000df0 <HAL_COMP_MspInit+0x168>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d153      	bne.n	8000d52 <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8000caa:	4b52      	ldr	r3, [pc, #328]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	4a50      	ldr	r2, [pc, #320]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000cb2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8000cb4:	4b4f      	ldr	r3, [pc, #316]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d10e      	bne.n	8000cda <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8000cbc:	4b4e      	ldr	r3, [pc, #312]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cc2:	4a4d      	ldr	r2, [pc, #308]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ccc:	4b4a      	ldr	r3, [pc, #296]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	4b47      	ldr	r3, [pc, #284]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce0:	4a45      	ldr	r2, [pc, #276]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cea:	4b43      	ldr	r3, [pc, #268]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	617b      	str	r3, [r7, #20]
 8000cf6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cf8:	4b3f      	ldr	r3, [pc, #252]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfe:	4a3e      	ldr	r2, [pc, #248]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d00:	f043 0310 	orr.w	r3, r3, #16
 8000d04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d08:	4b3b      	ldr	r3, [pc, #236]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d0e:	f003 0310 	and.w	r3, r3, #16
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = COMP1_INM_Pin|COMP1_INP_LINE1_VIDEO_Pin;
 8000d16:	2306      	movs	r3, #6
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 031c 	add.w	r3, r7, #28
 8000d26:	4619      	mov	r1, r3
 8000d28:	4834      	ldr	r0, [pc, #208]	; (8000dfc <HAL_COMP_MspInit+0x174>)
 8000d2a:	f001 f91d 	bl	8001f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8000d40:	230d      	movs	r3, #13
 8000d42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d44:	f107 031c 	add.w	r3, r7, #28
 8000d48:	4619      	mov	r1, r3
 8000d4a:	482d      	ldr	r0, [pc, #180]	; (8000e00 <HAL_COMP_MspInit+0x178>)
 8000d4c:	f001 f90c 	bl	8001f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8000d50:	e049      	b.n	8000de6 <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a2b      	ldr	r2, [pc, #172]	; (8000e04 <HAL_COMP_MspInit+0x17c>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d144      	bne.n	8000de6 <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	4a24      	ldr	r2, [pc, #144]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000d64:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <HAL_COMP_MspInit+0x16c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d10e      	bne.n	8000d8c <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8000d6e:	4b22      	ldr	r3, [pc, #136]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d74:	4a20      	ldr	r2, [pc, #128]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d7a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d92:	4a19      	ldr	r2, [pc, #100]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d94:	f043 0310 	orr.w	r3, r3, #16
 8000d98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d9c:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <HAL_COMP_MspInit+0x170>)
 8000d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da2:	f003 0310 	and.w	r3, r3, #16
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 8000daa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000db0:	2303      	movs	r3, #3
 8000db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4810      	ldr	r0, [pc, #64]	; (8000e00 <HAL_COMP_MspInit+0x178>)
 8000dc0:	f001 f8d2 	bl	8001f68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 8000dd6:	230d      	movs	r3, #13
 8000dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dda:	f107 031c 	add.w	r3, r7, #28
 8000dde:	4619      	mov	r1, r3
 8000de0:	4807      	ldr	r0, [pc, #28]	; (8000e00 <HAL_COMP_MspInit+0x178>)
 8000de2:	f001 f8c1 	bl	8001f68 <HAL_GPIO_Init>
}
 8000de6:	bf00      	nop
 8000de8:	3730      	adds	r7, #48	; 0x30
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	5800380c 	.word	0x5800380c
 8000df4:	240000ec 	.word	0x240000ec
 8000df8:	58024400 	.word	0x58024400
 8000dfc:	58020400 	.word	0x58020400
 8000e00:	58021000 	.word	0x58021000
 8000e04:	58003810 	.word	0x58003810

08000e08 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08e      	sub	sp, #56	; 0x38
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a59      	ldr	r2, [pc, #356]	; (8000f8c <HAL_ETH_MspInit+0x184>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	f040 80ab 	bne.w	8000f82 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000e2c:	4b58      	ldr	r3, [pc, #352]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e32:	4a57      	ldr	r2, [pc, #348]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e38:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e3c:	4b54      	ldr	r3, [pc, #336]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e46:	623b      	str	r3, [r7, #32]
 8000e48:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000e4a:	4b51      	ldr	r3, [pc, #324]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e50:	4a4f      	ldr	r2, [pc, #316]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e56:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e5a:	4b4d      	ldr	r3, [pc, #308]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e64:	61fb      	str	r3, [r7, #28]
 8000e66:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000e68:	4b49      	ldr	r3, [pc, #292]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e6e:	4a48      	ldr	r2, [pc, #288]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e74:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e78:	4b45      	ldr	r3, [pc, #276]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e82:	61bb      	str	r3, [r7, #24]
 8000e84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	4b42      	ldr	r3, [pc, #264]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e8c:	4a40      	ldr	r2, [pc, #256]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e8e:	f043 0304 	orr.w	r3, r3, #4
 8000e92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e96:	4b3e      	ldr	r3, [pc, #248]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	617b      	str	r3, [r7, #20]
 8000ea2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea4:	4b3a      	ldr	r3, [pc, #232]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eaa:	4a39      	ldr	r2, [pc, #228]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eb4:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec2:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec8:	4a31      	ldr	r2, [pc, #196]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000eca:	f043 0302 	orr.w	r3, r3, #2
 8000ece:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ed2:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ee0:	4b2b      	ldr	r3, [pc, #172]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ee6:	4a2a      	ldr	r2, [pc, #168]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ef0:	4b27      	ldr	r3, [pc, #156]	; (8000f90 <HAL_ETH_MspInit+0x188>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000efe:	2332      	movs	r3, #50	; 0x32
 8000f00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f02:	2302      	movs	r3, #2
 8000f04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f0e:	230b      	movs	r3, #11
 8000f10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f16:	4619      	mov	r1, r3
 8000f18:	481e      	ldr	r0, [pc, #120]	; (8000f94 <HAL_ETH_MspInit+0x18c>)
 8000f1a:	f001 f825 	bl	8001f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000f1e:	2386      	movs	r3, #134	; 0x86
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f2e:	230b      	movs	r3, #11
 8000f30:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f36:	4619      	mov	r1, r3
 8000f38:	4817      	ldr	r0, [pc, #92]	; (8000f98 <HAL_ETH_MspInit+0x190>)
 8000f3a:	f001 f815 	bl	8001f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f50:	230b      	movs	r3, #11
 8000f52:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4810      	ldr	r0, [pc, #64]	; (8000f9c <HAL_ETH_MspInit+0x194>)
 8000f5c:	f001 f804 	bl	8001f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000f60:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f72:	230b      	movs	r3, #11
 8000f74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4808      	ldr	r0, [pc, #32]	; (8000fa0 <HAL_ETH_MspInit+0x198>)
 8000f7e:	f000 fff3 	bl	8001f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000f82:	bf00      	nop
 8000f84:	3738      	adds	r7, #56	; 0x38
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40028000 	.word	0x40028000
 8000f90:	58024400 	.word	0x58024400
 8000f94:	58020800 	.word	0x58020800
 8000f98:	58020000 	.word	0x58020000
 8000f9c:	58020400 	.word	0x58020400
 8000fa0:	58021800 	.word	0x58021800

08000fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	; 0x28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a1a      	ldr	r2, [pc, #104]	; (800102c <HAL_UART_MspInit+0x88>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d12e      	bne.n	8001024 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fcc:	4a18      	ldr	r2, [pc, #96]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fd2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000fd6:	4b16      	ldr	r3, [pc, #88]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fea:	4a11      	ldr	r2, [pc, #68]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ffa:	f003 0308 	and.w	r3, r3, #8
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8001002:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001014:	2307      	movs	r3, #7
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4805      	ldr	r0, [pc, #20]	; (8001034 <HAL_UART_MspInit+0x90>)
 8001020:	f000 ffa2 	bl	8001f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001024:	bf00      	nop
 8001026:	3728      	adds	r7, #40	; 0x28
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40004800 	.word	0x40004800
 8001030:	58024400 	.word	0x58024400
 8001034:	58020c00 	.word	0x58020c00

08001038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800103c:	e7fe      	b.n	800103c <NMI_Handler+0x4>

0800103e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001042:	e7fe      	b.n	8001042 <HardFault_Handler+0x4>

08001044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001048:	e7fe      	b.n	8001048 <MemManage_Handler+0x4>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104e:	e7fe      	b.n	800104e <BusFault_Handler+0x4>

08001050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <UsageFault_Handler+0x4>

08001056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001084:	f000 f91a 	bl	80012bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}

0800108c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001090:	4b34      	ldr	r3, [pc, #208]	; (8001164 <SystemInit+0xd8>)
 8001092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001096:	4a33      	ldr	r2, [pc, #204]	; (8001164 <SystemInit+0xd8>)
 8001098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800109c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <SystemInit+0xdc>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 030f 	and.w	r3, r3, #15
 80010a8:	2b06      	cmp	r3, #6
 80010aa:	d807      	bhi.n	80010bc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010ac:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <SystemInit+0xdc>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f023 030f 	bic.w	r3, r3, #15
 80010b4:	4a2c      	ldr	r2, [pc, #176]	; (8001168 <SystemInit+0xdc>)
 80010b6:	f043 0307 	orr.w	r3, r3, #7
 80010ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010bc:	4b2b      	ldr	r3, [pc, #172]	; (800116c <SystemInit+0xe0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a2a      	ldr	r2, [pc, #168]	; (800116c <SystemInit+0xe0>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010c8:	4b28      	ldr	r3, [pc, #160]	; (800116c <SystemInit+0xe0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010ce:	4b27      	ldr	r3, [pc, #156]	; (800116c <SystemInit+0xe0>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4926      	ldr	r1, [pc, #152]	; (800116c <SystemInit+0xe0>)
 80010d4:	4b26      	ldr	r3, [pc, #152]	; (8001170 <SystemInit+0xe4>)
 80010d6:	4013      	ands	r3, r2
 80010d8:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010da:	4b23      	ldr	r3, [pc, #140]	; (8001168 <SystemInit+0xdc>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d007      	beq.n	80010f6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010e6:	4b20      	ldr	r3, [pc, #128]	; (8001168 <SystemInit+0xdc>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f023 030f 	bic.w	r3, r3, #15
 80010ee:	4a1e      	ldr	r2, [pc, #120]	; (8001168 <SystemInit+0xdc>)
 80010f0:	f043 0307 	orr.w	r3, r3, #7
 80010f4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010f6:	4b1d      	ldr	r3, [pc, #116]	; (800116c <SystemInit+0xe0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <SystemInit+0xe0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001102:	4b1a      	ldr	r3, [pc, #104]	; (800116c <SystemInit+0xe0>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001108:	4b18      	ldr	r3, [pc, #96]	; (800116c <SystemInit+0xe0>)
 800110a:	4a1a      	ldr	r2, [pc, #104]	; (8001174 <SystemInit+0xe8>)
 800110c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800110e:	4b17      	ldr	r3, [pc, #92]	; (800116c <SystemInit+0xe0>)
 8001110:	4a19      	ldr	r2, [pc, #100]	; (8001178 <SystemInit+0xec>)
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001114:	4b15      	ldr	r3, [pc, #84]	; (800116c <SystemInit+0xe0>)
 8001116:	4a19      	ldr	r2, [pc, #100]	; (800117c <SystemInit+0xf0>)
 8001118:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800111a:	4b14      	ldr	r3, [pc, #80]	; (800116c <SystemInit+0xe0>)
 800111c:	2200      	movs	r2, #0
 800111e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001120:	4b12      	ldr	r3, [pc, #72]	; (800116c <SystemInit+0xe0>)
 8001122:	4a16      	ldr	r2, [pc, #88]	; (800117c <SystemInit+0xf0>)
 8001124:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001126:	4b11      	ldr	r3, [pc, #68]	; (800116c <SystemInit+0xe0>)
 8001128:	2200      	movs	r2, #0
 800112a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800112c:	4b0f      	ldr	r3, [pc, #60]	; (800116c <SystemInit+0xe0>)
 800112e:	4a13      	ldr	r2, [pc, #76]	; (800117c <SystemInit+0xf0>)
 8001130:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <SystemInit+0xe0>)
 8001134:	2200      	movs	r2, #0
 8001136:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <SystemInit+0xe0>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a0b      	ldr	r2, [pc, #44]	; (800116c <SystemInit+0xe0>)
 800113e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001142:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <SystemInit+0xe0>)
 8001146:	2200      	movs	r2, #0
 8001148:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <SystemInit+0xf4>)
 800114c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001150:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SystemInit+0xd8>)
 8001154:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001158:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00
 8001168:	52002000 	.word	0x52002000
 800116c:	58024400 	.word	0x58024400
 8001170:	eaf6ed7f 	.word	0xeaf6ed7f
 8001174:	02020200 	.word	0x02020200
 8001178:	01ff0000 	.word	0x01ff0000
 800117c:	01010280 	.word	0x01010280
 8001180:	52004000 	.word	0x52004000

08001184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001184:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011bc <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001188:	f7ff ff80 	bl	800108c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800118c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800118e:	e003      	b.n	8001198 <LoopCopyDataInit>

08001190 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001192:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001194:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001196:	3104      	adds	r1, #4

08001198 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001198:	480a      	ldr	r0, [pc, #40]	; (80011c4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800119c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800119e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80011a0:	d3f6      	bcc.n	8001190 <CopyDataInit>
  ldr  r2, =_sbss
 80011a2:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80011a4:	e002      	b.n	80011ac <LoopFillZerobss>

080011a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80011a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80011a8:	f842 3b04 	str.w	r3, [r2], #4

080011ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80011ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80011b0:	d3f9      	bcc.n	80011a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011b2:	f004 fcb1 	bl	8005b18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b6:	f7ff fa25 	bl	8000604 <main>
  bx  lr    
 80011ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011bc:	24050000 	.word	0x24050000
  ldr  r3, =_sidata
 80011c0:	08005bd0 	.word	0x08005bd0
  ldr  r0, =_sdata
 80011c4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80011c8:	24000010 	.word	0x24000010
  ldr  r2, =_sbss
 80011cc:	240000d0 	.word	0x240000d0
  ldr  r3, = _ebss
 80011d0:	2400027c 	.word	0x2400027c

080011d4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC3_IRQHandler>
	...

080011d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011de:	2003      	movs	r0, #3
 80011e0:	f000 fa7a 	bl	80016d8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011e4:	f001 fe7a 	bl	8002edc <HAL_RCC_GetSysClockFreq>
 80011e8:	4602      	mov	r2, r0
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <HAL_Init+0x68>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	0a1b      	lsrs	r3, r3, #8
 80011f0:	f003 030f 	and.w	r3, r3, #15
 80011f4:	4913      	ldr	r1, [pc, #76]	; (8001244 <HAL_Init+0x6c>)
 80011f6:	5ccb      	ldrb	r3, [r1, r3]
 80011f8:	f003 031f 	and.w	r3, r3, #31
 80011fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001200:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_Init+0x68>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	4a0e      	ldr	r2, [pc, #56]	; (8001244 <HAL_Init+0x6c>)
 800120c:	5cd3      	ldrb	r3, [r2, r3]
 800120e:	f003 031f 	and.w	r3, r3, #31
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	fa22 f303 	lsr.w	r3, r2, r3
 8001218:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <HAL_Init+0x70>)
 800121a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800121c:	4a0b      	ldr	r2, [pc, #44]	; (800124c <HAL_Init+0x74>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001222:	2000      	movs	r0, #0
 8001224:	f000 f814 	bl	8001250 <HAL_InitTick>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e002      	b.n	8001238 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001232:	f7ff fd0f 	bl	8000c54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	58024400 	.word	0x58024400
 8001244:	08005b98 	.word	0x08005b98
 8001248:	24000004 	.word	0x24000004
 800124c:	24000000 	.word	0x24000000

08001250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001258:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <HAL_InitTick+0x60>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d101      	bne.n	8001264 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e021      	b.n	80012a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001264:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <HAL_InitTick+0x64>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <HAL_InitTick+0x60>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001272:	fbb3 f3f1 	udiv	r3, r3, r1
 8001276:	fbb2 f3f3 	udiv	r3, r2, r3
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fa51 	bl	8001722 <HAL_SYSTICK_Config>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e00e      	b.n	80012a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b0f      	cmp	r3, #15
 800128e:	d80a      	bhi.n	80012a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001290:	2200      	movs	r2, #0
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	f04f 30ff 	mov.w	r0, #4294967295
 8001298:	f000 fa29 	bl	80016ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800129c:	4a06      	ldr	r2, [pc, #24]	; (80012b8 <HAL_InitTick+0x68>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e000      	b.n	80012a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	2400000c 	.word	0x2400000c
 80012b4:	24000000 	.word	0x24000000
 80012b8:	24000008 	.word	0x24000008

080012bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_IncTick+0x20>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_IncTick+0x24>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4413      	add	r3, r2
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <HAL_IncTick+0x24>)
 80012ce:	6013      	str	r3, [r2, #0]
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	2400000c 	.word	0x2400000c
 80012e0:	24000278 	.word	0x24000278

080012e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <HAL_GetTick+0x14>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	24000278 	.word	0x24000278

080012fc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800130c:	4904      	ldr	r1, [pc, #16]	; (8001320 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	58000400 	.word	0x58000400

08001324 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d102      	bne.n	8001340 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	77fb      	strb	r3, [r7, #31]
 800133e:	e10b      	b.n	8001558 <HAL_COMP_Init+0x234>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800134a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800134e:	d102      	bne.n	8001356 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	77fb      	strb	r3, [r7, #31]
 8001354:	e100      	b.n	8001558 <HAL_COMP_Init+0x234>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	d109      	bne.n	8001376 <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fc89 	bl	8000c88 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800138a:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 8001390:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 8001396:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 800139c:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80013a2:	4313      	orrs	r3, r2
 80013a4:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b6d      	ldr	r3, [pc, #436]	; (8001564 <HAL_COMP_Init+0x240>)
 80013ae:	4013      	ands	r3, r2
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6979      	ldr	r1, [r7, #20]
 80013b6:	430b      	orrs	r3, r1
 80013b8:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b10      	cmp	r3, #16
 80013c0:	d108      	bne.n	80013d4 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f042 0210 	orr.w	r2, r2, #16
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	e007      	b.n	80013e4 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0210 	bic.w	r2, r2, #16
 80013e2:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d013      	beq.n	800141a <HAL_COMP_Init+0xf6>
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d010      	beq.n	800141a <HAL_COMP_Init+0xf6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = (COMP_DELAY_VOLTAGE_SCALER_STAB_US * (SystemCoreClock / (1000000UL * 2UL)));
 80013f8:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <HAL_COMP_Init+0x244>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a5b      	ldr	r2, [pc, #364]	; (800156c <HAL_COMP_Init+0x248>)
 80013fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001402:	0cdb      	lsrs	r3, r3, #19
 8001404:	22c8      	movs	r2, #200	; 0xc8
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 800140c:	e002      	b.n	8001414 <HAL_COMP_Init+0xf0>
     {
       wait_loop_index --;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	3b01      	subs	r3, #1
 8001412:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f9      	bne.n	800140e <HAL_COMP_Init+0xea>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a54      	ldr	r2, [pc, #336]	; (8001570 <HAL_COMP_Init+0x24c>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d102      	bne.n	800142a <HAL_COMP_Init+0x106>
 8001424:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001428:	e001      	b.n	800142e <HAL_COMP_Init+0x10a>
 800142a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800142e:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	f003 0303 	and.w	r3, r3, #3
 8001438:	2b00      	cmp	r3, #0
 800143a:	d06d      	beq.n	8001518 <HAL_COMP_Init+0x1f4>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a1b      	ldr	r3, [r3, #32]
 8001440:	f003 0310 	and.w	r3, r3, #16
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <HAL_COMP_Init+0x136>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8001448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	4313      	orrs	r3, r2
 8001456:	600b      	str	r3, [r1, #0]
 8001458:	e008      	b.n	800146c <HAL_COMP_Init+0x148>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 800145a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001468:	4013      	ands	r3, r2
 800146a:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	f003 0320 	and.w	r3, r3, #32
 8001474:	2b00      	cmp	r3, #0
 8001476:	d008      	beq.n	800148a <HAL_COMP_Init+0x166>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 8001478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]
 8001488:	e008      	b.n	800149c <HAL_COMP_Init+0x178>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 800148a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	43db      	mvns	r3, r3
 8001494:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001498:	4013      	ands	r3, r2
 800149a:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 800149c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00a      	beq.n	80014c8 <HAL_COMP_Init+0x1a4>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 80014b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014b6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80014ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 80014c6:	e00a      	b.n	80014de <HAL_COMP_Init+0x1ba>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80014c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014cc:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	43db      	mvns	r3, r3
 80014d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014d8:	4013      	ands	r3, r2
 80014da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d00a      	beq.n	8001500 <HAL_COMP_Init+0x1dc>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 80014ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80014f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 80014fe:	e021      	b.n	8001544 <HAL_COMP_Init+0x220>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8001500:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001504:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	43db      	mvns	r3, r3
 800150c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001510:	4013      	ands	r3, r2
 8001512:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8001516:	e015      	b.n	8001544 <HAL_COMP_Init+0x220>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8001518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800151c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001528:	4013      	ands	r3, r2
 800152a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 800152e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001532:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	43db      	mvns	r3, r3
 800153a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800153e:	4013      	ands	r3, r2
 8001540:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	d103      	bne.n	8001558 <HAL_COMP_Init+0x234>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2201      	movs	r2, #1
 8001554:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 8001558:	7ffb      	ldrb	r3, [r7, #31]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	f0e8cce1 	.word	0xf0e8cce1
 8001568:	24000000 	.word	0x24000000
 800156c:	431bde83 	.word	0x431bde83
 8001570:	5800380c 	.word	0x5800380c

08001574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <__NVIC_SetPriorityGrouping+0x40>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001590:	4013      	ands	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <__NVIC_SetPriorityGrouping+0x40>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00
 80015b8:	05fa0000 	.word	0x05fa0000

080015bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__NVIC_GetPriorityGrouping+0x18>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	0a1b      	lsrs	r3, r3, #8
 80015c6:	f003 0307 	and.w	r3, r3, #7
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	6039      	str	r1, [r7, #0]
 80015e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	db0a      	blt.n	8001602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	490c      	ldr	r1, [pc, #48]	; (8001624 <__NVIC_SetPriority+0x4c>)
 80015f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f6:	0112      	lsls	r2, r2, #4
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	440b      	add	r3, r1
 80015fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001600:	e00a      	b.n	8001618 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	b2da      	uxtb	r2, r3
 8001606:	4908      	ldr	r1, [pc, #32]	; (8001628 <__NVIC_SetPriority+0x50>)
 8001608:	88fb      	ldrh	r3, [r7, #6]
 800160a:	f003 030f 	and.w	r3, r3, #15
 800160e:	3b04      	subs	r3, #4
 8001610:	0112      	lsls	r2, r2, #4
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	440b      	add	r3, r1
 8001616:	761a      	strb	r2, [r3, #24]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000e100 	.word	0xe000e100
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800162c:	b480      	push	{r7}
 800162e:	b089      	sub	sp, #36	; 0x24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f1c3 0307 	rsb	r3, r3, #7
 8001646:	2b04      	cmp	r3, #4
 8001648:	bf28      	it	cs
 800164a:	2304      	movcs	r3, #4
 800164c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3304      	adds	r3, #4
 8001652:	2b06      	cmp	r3, #6
 8001654:	d902      	bls.n	800165c <NVIC_EncodePriority+0x30>
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3b03      	subs	r3, #3
 800165a:	e000      	b.n	800165e <NVIC_EncodePriority+0x32>
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	f04f 32ff 	mov.w	r2, #4294967295
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43da      	mvns	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	401a      	ands	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001674:	f04f 31ff 	mov.w	r1, #4294967295
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa01 f303 	lsl.w	r3, r1, r3
 800167e:	43d9      	mvns	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	4313      	orrs	r3, r2
         );
}
 8001686:	4618      	mov	r0, r3
 8001688:	3724      	adds	r7, #36	; 0x24
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3b01      	subs	r3, #1
 80016a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a4:	d301      	bcc.n	80016aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a6:	2301      	movs	r3, #1
 80016a8:	e00f      	b.n	80016ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016aa:	4a0a      	ldr	r2, [pc, #40]	; (80016d4 <SysTick_Config+0x40>)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b2:	210f      	movs	r1, #15
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f7ff ff8e 	bl	80015d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <SysTick_Config+0x40>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c2:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <SysTick_Config+0x40>)
 80016c4:	2207      	movs	r2, #7
 80016c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	e000e010 	.word	0xe000e010

080016d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff ff47 	bl	8001574 <__NVIC_SetPriorityGrouping>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b086      	sub	sp, #24
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	4603      	mov	r3, r0
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607a      	str	r2, [r7, #4]
 80016fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff5e 	bl	80015bc <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff90 	bl	800162c <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5f 	bl	80015d8 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ffb2 	bl	8001694 <SysTick_Config>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e0c6      	b.n	80018dc <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fb56 	bl	8000e08 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2223      	movs	r2, #35	; 0x23
 8001760:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001762:	4b60      	ldr	r3, [pc, #384]	; (80018e4 <HAL_ETH_Init+0x1a8>)
 8001764:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001768:	4a5e      	ldr	r2, [pc, #376]	; (80018e4 <HAL_ETH_Init+0x1a8>)
 800176a:	f043 0302 	orr.w	r3, r3, #2
 800176e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001772:	4b5c      	ldr	r3, [pc, #368]	; (80018e4 <HAL_ETH_Init+0x1a8>)
 8001774:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7a1b      	ldrb	r3, [r3, #8]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d103      	bne.n	8001790 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001788:	2000      	movs	r0, #0
 800178a:	f7ff fdb7 	bl	80012fc <HAL_SYSCFG_ETHInterfaceSelect>
 800178e:	e003      	b.n	8001798 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001790:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001794:	f7ff fdb2 	bl	80012fc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017b0:	f7ff fd98 	bl	80012e4 <HAL_GetTick>
 80017b4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80017b6:	e00f      	b.n	80017d8 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80017b8:	f7ff fd94 	bl	80012e4 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80017c6:	d907      	bls.n	80017d8 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2204      	movs	r2, #4
 80017cc:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	22e0      	movs	r2, #224	; 0xe0
 80017d2:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e081      	b.n	80018dc <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1e6      	bne.n	80017b8 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 fac0 	bl	8001d70 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80017f0:	f001 fcee 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a3c      	ldr	r2, [pc, #240]	; (80018e8 <HAL_ETH_Init+0x1ac>)
 80017f8:	fba2 2303 	umull	r2, r3, r2, r3
 80017fc:	0c9a      	lsrs	r2, r3, #18
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3a01      	subs	r2, #1
 8001804:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 fa13 	bl	8001c34 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001824:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001828:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	22e0      	movs	r2, #224	; 0xe0
 8001840:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e04a      	b.n	80018dc <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	f241 1308 	movw	r3, #4360	; 0x1108
 800184e:	4413      	add	r3, r2
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	4b26      	ldr	r3, [pc, #152]	; (80018ec <HAL_ETH_Init+0x1b0>)
 8001854:	4013      	ands	r3, r2
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6952      	ldr	r2, [r2, #20]
 800185a:	0052      	lsls	r2, r2, #1
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	6809      	ldr	r1, [r1, #0]
 8001860:	431a      	orrs	r2, r3
 8001862:	f241 1308 	movw	r3, #4360	; 0x1108
 8001866:	440b      	add	r3, r1
 8001868:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 fad8 	bl	8001e20 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 fb1c 	bl	8001eae <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	3305      	adds	r3, #5
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	021a      	lsls	r2, r3, #8
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	3304      	adds	r3, #4
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	4619      	mov	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	3303      	adds	r3, #3
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	061a      	lsls	r2, r3, #24
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	3302      	adds	r3, #2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	3301      	adds	r3, #1
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80018b4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80018c2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80018c4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2210      	movs	r2, #16
 80018d2:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2210      	movs	r2, #16
 80018d8:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	58024400 	.word	0x58024400
 80018e8:	431bde83 	.word	0x431bde83
 80018ec:	ffff8001 	.word	0xffff8001

080018f0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8001902:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	791b      	ldrb	r3, [r3, #4]
 8001908:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800190a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	7b1b      	ldrb	r3, [r3, #12]
 8001910:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001912:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	7b5b      	ldrb	r3, [r3, #13]
 8001918:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800191a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	7b9b      	ldrb	r3, [r3, #14]
 8001920:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001922:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	7bdb      	ldrb	r3, [r3, #15]
 8001928:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800192a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	7c12      	ldrb	r2, [r2, #16]
 8001930:	2a00      	cmp	r2, #0
 8001932:	d102      	bne.n	800193a <ETH_SetMACConfig+0x4a>
 8001934:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001938:	e000      	b.n	800193c <ETH_SetMACConfig+0x4c>
 800193a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800193c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800193e:	683a      	ldr	r2, [r7, #0]
 8001940:	7c52      	ldrb	r2, [r2, #17]
 8001942:	2a00      	cmp	r2, #0
 8001944:	d102      	bne.n	800194c <ETH_SetMACConfig+0x5c>
 8001946:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800194a:	e000      	b.n	800194e <ETH_SetMACConfig+0x5e>
 800194c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800194e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	7c9b      	ldrb	r3, [r3, #18]
 8001954:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001956:	431a      	orrs	r2, r3
                                macconf->Speed |
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 800195c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8001962:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	7f1b      	ldrb	r3, [r3, #28]
 8001968:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800196a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	7f5b      	ldrb	r3, [r3, #29]
 8001970:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001972:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	7f92      	ldrb	r2, [r2, #30]
 8001978:	2a00      	cmp	r2, #0
 800197a:	d102      	bne.n	8001982 <ETH_SetMACConfig+0x92>
 800197c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001980:	e000      	b.n	8001984 <ETH_SetMACConfig+0x94>
 8001982:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001984:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	7fdb      	ldrb	r3, [r3, #31]
 800198a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800198c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001994:	2a00      	cmp	r2, #0
 8001996:	d102      	bne.n	800199e <ETH_SetMACConfig+0xae>
 8001998:	f44f 7280 	mov.w	r2, #256	; 0x100
 800199c:	e000      	b.n	80019a0 <ETH_SetMACConfig+0xb0>
 800199e:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80019a0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80019a6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80019ae:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80019b0:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80019b6:	4313      	orrs	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b56      	ldr	r3, [pc, #344]	; (8001b1c <ETH_SetMACConfig+0x22c>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	68f9      	ldr	r1, [r7, #12]
 80019ca:	430b      	orrs	r3, r1
 80019cc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019da:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80019dc:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019e4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80019e6:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80019ee:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80019f0:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80019f8:	2a00      	cmp	r2, #0
 80019fa:	d102      	bne.n	8001a02 <ETH_SetMACConfig+0x112>
 80019fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a00:	e000      	b.n	8001a04 <ETH_SetMACConfig+0x114>
 8001a02:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001a04:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	4b42      	ldr	r3, [pc, #264]	; (8001b20 <ETH_SetMACConfig+0x230>)
 8001a16:	4013      	ands	r3, r2
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	68f9      	ldr	r1, [r7, #12]
 8001a1e:	430b      	orrs	r3, r1
 8001a20:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a28:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4b3a      	ldr	r3, [pc, #232]	; (8001b24 <ETH_SetMACConfig+0x234>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	68f9      	ldr	r1, [r7, #12]
 8001a42:	430b      	orrs	r3, r1
 8001a44:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001a4c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001a52:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001a5a:	2a00      	cmp	r2, #0
 8001a5c:	d101      	bne.n	8001a62 <ETH_SetMACConfig+0x172>
 8001a5e:	2280      	movs	r2, #128	; 0x80
 8001a60:	e000      	b.n	8001a64 <ETH_SetMACConfig+0x174>
 8001a62:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001a64:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a6a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a76:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	68f9      	ldr	r1, [r7, #12]
 8001a82:	430b      	orrs	r3, r1
 8001a84:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001a8c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001a94:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001a96:	4313      	orrs	r3, r2
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001aa2:	f023 0103 	bic.w	r1, r3, #3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001aba:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001ad6:	2a00      	cmp	r2, #0
 8001ad8:	d101      	bne.n	8001ade <ETH_SetMACConfig+0x1ee>
 8001ada:	2240      	movs	r2, #64	; 0x40
 8001adc:	e000      	b.n	8001ae0 <ETH_SetMACConfig+0x1f0>
 8001ade:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001ae0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001ae8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001aea:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001af2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001af4:	4313      	orrs	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001b00:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001b10:	bf00      	nop
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	00048083 	.word	0x00048083
 8001b20:	c0f88000 	.word	0xc0f88000
 8001b24:	fffffef0 	.word	0xfffffef0

08001b28 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4b38      	ldr	r3, [pc, #224]	; (8001c20 <ETH_SetDMAConfig+0xf8>)
 8001b3e:	4013      	ands	r3, r2
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	6809      	ldr	r1, [r1, #0]
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8001b4e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	791b      	ldrb	r3, [r3, #4]
 8001b54:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001b5a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	7b1b      	ldrb	r3, [r3, #12]
 8001b60:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001b62:	4313      	orrs	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	f241 0304 	movw	r3, #4100	; 0x1004
 8001b6e:	4413      	add	r3, r2
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b2c      	ldr	r3, [pc, #176]	; (8001c24 <ETH_SetDMAConfig+0xfc>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	6811      	ldr	r1, [r2, #0]
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	f241 0304 	movw	r3, #4100	; 0x1004
 8001b82:	440b      	add	r3, r1
 8001b84:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	7b5b      	ldrb	r3, [r3, #13]
 8001b8a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001b90:	4313      	orrs	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	4b22      	ldr	r3, [pc, #136]	; (8001c28 <ETH_SetDMAConfig+0x100>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6811      	ldr	r1, [r2, #0]
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8001bae:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	7d1b      	ldrb	r3, [r3, #20]
 8001bb8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001bba:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	7f5b      	ldrb	r3, [r3, #29]
 8001bc0:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	f241 1304 	movw	r3, #4356	; 0x1104
 8001bce:	4413      	add	r3, r2
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <ETH_SetDMAConfig+0x104>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6811      	ldr	r1, [r2, #0]
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	f241 1304 	movw	r3, #4356	; 0x1104
 8001be2:	440b      	add	r3, r1
 8001be4:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	7f1b      	ldrb	r3, [r3, #28]
 8001bea:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f241 1308 	movw	r3, #4360	; 0x1108
 8001bfc:	4413      	add	r3, r2
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <ETH_SetDMAConfig+0x108>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6811      	ldr	r1, [r2, #0]
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	f241 1308 	movw	r3, #4360	; 0x1108
 8001c10:	440b      	add	r3, r1
 8001c12:	601a      	str	r2, [r3, #0]
}
 8001c14:	bf00      	nop
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	ffff87fd 	.word	0xffff87fd
 8001c24:	ffff2ffe 	.word	0xffff2ffe
 8001c28:	fffec000 	.word	0xfffec000
 8001c2c:	ffc0efef 	.word	0xffc0efef
 8001c30:	7fc0ffff 	.word	0x7fc0ffff

08001c34 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b0a4      	sub	sp, #144	; 0x90
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001c42:	2300      	movs	r3, #0
 8001c44:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001c52:	2301      	movs	r3, #1
 8001c54:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001c64:	2300      	movs	r3, #0
 8001c66:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c74:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001c8c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001c90:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001ccc:	2320      	movs	r3, #32
 8001cce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001cde:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001ce4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ce8:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001d12:	2301      	movs	r3, #1
 8001d14:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001d18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7ff fde6 	bl	80018f0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001d24:	2301      	movs	r3, #1
 8001d26:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001d3e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d42:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001d48:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d4c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001d54:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001d5a:	f107 0308 	add.w	r3, r7, #8
 8001d5e:	4619      	mov	r1, r3
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f7ff fee1 	bl	8001b28 <ETH_SetDMAConfig>
}
 8001d66:	bf00      	nop
 8001d68:	3790      	adds	r7, #144	; 0x90
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001d80:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001d8a:	f001 fa21 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 8001d8e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d908      	bls.n	8001daa <ETH_MAC_MDIO_ClkConfig+0x3a>
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	4a1d      	ldr	r2, [pc, #116]	; (8001e10 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d804      	bhi.n	8001daa <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	e027      	b.n	8001dfa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	4a18      	ldr	r2, [pc, #96]	; (8001e10 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d908      	bls.n	8001dc4 <ETH_MAC_MDIO_ClkConfig+0x54>
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	4a17      	ldr	r2, [pc, #92]	; (8001e14 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d204      	bcs.n	8001dc4 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	e01a      	b.n	8001dfa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	4a13      	ldr	r2, [pc, #76]	; (8001e14 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d303      	bcc.n	8001dd4 <ETH_MAC_MDIO_ClkConfig+0x64>
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d911      	bls.n	8001df8 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d908      	bls.n	8001dee <ETH_MAC_MDIO_ClkConfig+0x7e>
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	4a0f      	ldr	r2, [pc, #60]	; (8001e1c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d804      	bhi.n	8001dee <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	e005      	b.n	8001dfa <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	e000      	b.n	8001dfa <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001df8:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001e04:	bf00      	nop
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	01312cff 	.word	0x01312cff
 8001e10:	02160ebf 	.word	0x02160ebf
 8001e14:	03938700 	.word	0x03938700
 8001e18:	05f5e0ff 	.word	0x05f5e0ff
 8001e1c:	08f0d17f 	.word	0x08f0d17f

08001e20 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	e01d      	b.n	8001e6a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68d9      	ldr	r1, [r3, #12]
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	440b      	add	r3, r1
 8001e3e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	2200      	movs	r2, #0
 8001e56:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001e58:	68b9      	ldr	r1, [r7, #8]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	3206      	adds	r2, #6
 8001e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	3301      	adds	r3, #1
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d9de      	bls.n	8001e2e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	f241 132c 	movw	r3, #4396	; 0x112c
 8001e7e:	4413      	add	r3, r2
 8001e80:	2203      	movs	r2, #3
 8001e82:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68d9      	ldr	r1, [r3, #12]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	f241 1314 	movw	r3, #4372	; 0x1114
 8001e90:	4413      	add	r3, r2
 8001e92:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8001ea0:	601a      	str	r2, [r3, #0]
}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b085      	sub	sp, #20
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	e024      	b.n	8001f06 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6919      	ldr	r1, [r3, #16]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	4413      	add	r3, r2
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	440b      	add	r3, r1
 8001ecc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	330a      	adds	r3, #10
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	440b      	add	r3, r1
 8001efe:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3301      	adds	r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d9d7      	bls.n	8001ebc <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	f241 1330 	movw	r3, #4400	; 0x1130
 8001f32:	4413      	add	r3, r2
 8001f34:	2203      	movs	r2, #3
 8001f36:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6919      	ldr	r1, [r3, #16]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	f241 131c 	movw	r3, #4380	; 0x111c
 8001f44:	4413      	add	r3, r2
 8001f46:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	f241 1328 	movw	r3, #4392	; 0x1128
 8001f58:	4413      	add	r3, r2
 8001f5a:	6019      	str	r1, [r3, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b089      	sub	sp, #36	; 0x24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f76:	4b86      	ldr	r3, [pc, #536]	; (8002190 <HAL_GPIO_Init+0x228>)
 8001f78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f7a:	e18c      	b.n	8002296 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	2101      	movs	r1, #1
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 817e 	beq.w	8002290 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d00b      	beq.n	8001fb4 <HAL_GPIO_Init+0x4c>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d007      	beq.n	8001fb4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fa8:	2b11      	cmp	r3, #17
 8001faa:	d003      	beq.n	8001fb4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b12      	cmp	r3, #18
 8001fb2:	d130      	bne.n	8002016 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fea:	2201      	movs	r2, #1
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	091b      	lsrs	r3, r3, #4
 8002000:	f003 0201 	and.w	r2, r3, #1
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	2203      	movs	r2, #3
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43db      	mvns	r3, r3
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	4013      	ands	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d003      	beq.n	8002056 <HAL_GPIO_Init+0xee>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b12      	cmp	r3, #18
 8002054:	d123      	bne.n	800209e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	08da      	lsrs	r2, r3, #3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3208      	adds	r2, #8
 800205e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	220f      	movs	r2, #15
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	691a      	ldr	r2, [r3, #16]
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	08da      	lsrs	r2, r3, #3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3208      	adds	r2, #8
 8002098:	69b9      	ldr	r1, [r7, #24]
 800209a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	2203      	movs	r2, #3
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0203 	and.w	r2, r3, #3
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 80d8 	beq.w	8002290 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e0:	4b2c      	ldr	r3, [pc, #176]	; (8002194 <HAL_GPIO_Init+0x22c>)
 80020e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020e6:	4a2b      	ldr	r2, [pc, #172]	; (8002194 <HAL_GPIO_Init+0x22c>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80020f0:	4b28      	ldr	r3, [pc, #160]	; (8002194 <HAL_GPIO_Init+0x22c>)
 80020f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020fe:	4a26      	ldr	r2, [pc, #152]	; (8002198 <HAL_GPIO_Init+0x230>)
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	089b      	lsrs	r3, r3, #2
 8002104:	3302      	adds	r3, #2
 8002106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	220f      	movs	r2, #15
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43db      	mvns	r3, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4013      	ands	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a1d      	ldr	r2, [pc, #116]	; (800219c <HAL_GPIO_Init+0x234>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d04a      	beq.n	80021c0 <HAL_GPIO_Init+0x258>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a1c      	ldr	r2, [pc, #112]	; (80021a0 <HAL_GPIO_Init+0x238>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d02b      	beq.n	800218a <HAL_GPIO_Init+0x222>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a1b      	ldr	r2, [pc, #108]	; (80021a4 <HAL_GPIO_Init+0x23c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d025      	beq.n	8002186 <HAL_GPIO_Init+0x21e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a1a      	ldr	r2, [pc, #104]	; (80021a8 <HAL_GPIO_Init+0x240>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d01f      	beq.n	8002182 <HAL_GPIO_Init+0x21a>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a19      	ldr	r2, [pc, #100]	; (80021ac <HAL_GPIO_Init+0x244>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d019      	beq.n	800217e <HAL_GPIO_Init+0x216>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a18      	ldr	r2, [pc, #96]	; (80021b0 <HAL_GPIO_Init+0x248>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d013      	beq.n	800217a <HAL_GPIO_Init+0x212>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a17      	ldr	r2, [pc, #92]	; (80021b4 <HAL_GPIO_Init+0x24c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00d      	beq.n	8002176 <HAL_GPIO_Init+0x20e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a16      	ldr	r2, [pc, #88]	; (80021b8 <HAL_GPIO_Init+0x250>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d007      	beq.n	8002172 <HAL_GPIO_Init+0x20a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a15      	ldr	r2, [pc, #84]	; (80021bc <HAL_GPIO_Init+0x254>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d101      	bne.n	800216e <HAL_GPIO_Init+0x206>
 800216a:	2309      	movs	r3, #9
 800216c:	e029      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 800216e:	230a      	movs	r3, #10
 8002170:	e027      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 8002172:	2307      	movs	r3, #7
 8002174:	e025      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 8002176:	2306      	movs	r3, #6
 8002178:	e023      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 800217a:	2305      	movs	r3, #5
 800217c:	e021      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 800217e:	2304      	movs	r3, #4
 8002180:	e01f      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 8002182:	2303      	movs	r3, #3
 8002184:	e01d      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 8002186:	2302      	movs	r3, #2
 8002188:	e01b      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 800218a:	2301      	movs	r3, #1
 800218c:	e019      	b.n	80021c2 <HAL_GPIO_Init+0x25a>
 800218e:	bf00      	nop
 8002190:	58000080 	.word	0x58000080
 8002194:	58024400 	.word	0x58024400
 8002198:	58000400 	.word	0x58000400
 800219c:	58020000 	.word	0x58020000
 80021a0:	58020400 	.word	0x58020400
 80021a4:	58020800 	.word	0x58020800
 80021a8:	58020c00 	.word	0x58020c00
 80021ac:	58021000 	.word	0x58021000
 80021b0:	58021400 	.word	0x58021400
 80021b4:	58021800 	.word	0x58021800
 80021b8:	58021c00 	.word	0x58021c00
 80021bc:	58022400 	.word	0x58022400
 80021c0:	2300      	movs	r3, #0
 80021c2:	69fa      	ldr	r2, [r7, #28]
 80021c4:	f002 0203 	and.w	r2, r2, #3
 80021c8:	0092      	lsls	r2, r2, #2
 80021ca:	4093      	lsls	r3, r2
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d2:	4938      	ldr	r1, [pc, #224]	; (80022b4 <HAL_GPIO_Init+0x34c>)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	089b      	lsrs	r3, r3, #2
 80021d8:	3302      	adds	r3, #2
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	4013      	ands	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	43db      	mvns	r3, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800225a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002262:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002288:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	3301      	adds	r3, #1
 8002294:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f47f ae6b 	bne.w	8001f7c <HAL_GPIO_Init+0x14>
  }
}
 80022a6:	bf00      	nop
 80022a8:	bf00      	nop
 80022aa:	3724      	adds	r7, #36	; 0x24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	58000400 	.word	0x58000400

080022b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
 80022c4:	4613      	mov	r3, r2
 80022c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022c8:	787b      	ldrb	r3, [r7, #1]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022ce:	887a      	ldrh	r2, [r7, #2]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80022d4:	e003      	b.n	80022de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022d6:	887b      	ldrh	r3, [r7, #2]
 80022d8:	041a      	lsls	r2, r3, #16
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	619a      	str	r2, [r3, #24]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
	...

080022ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80022f4:	4b19      	ldr	r3, [pc, #100]	; (800235c <HAL_PWREx_ConfigSupply+0x70>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 0304 	and.w	r3, r3, #4
 80022fc:	2b04      	cmp	r3, #4
 80022fe:	d00a      	beq.n	8002316 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002300:	4b16      	ldr	r3, [pc, #88]	; (800235c <HAL_PWREx_ConfigSupply+0x70>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	d001      	beq.n	8002312 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e01f      	b.n	8002352 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e01d      	b.n	8002352 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002316:	4b11      	ldr	r3, [pc, #68]	; (800235c <HAL_PWREx_ConfigSupply+0x70>)
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	f023 0207 	bic.w	r2, r3, #7
 800231e:	490f      	ldr	r1, [pc, #60]	; (800235c <HAL_PWREx_ConfigSupply+0x70>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4313      	orrs	r3, r2
 8002324:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002326:	f7fe ffdd 	bl	80012e4 <HAL_GetTick>
 800232a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800232c:	e009      	b.n	8002342 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800232e:	f7fe ffd9 	bl	80012e4 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800233c:	d901      	bls.n	8002342 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e007      	b.n	8002352 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_PWREx_ConfigSupply+0x70>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800234a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800234e:	d1ee      	bne.n	800232e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	58024800 	.word	0x58024800

08002360 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	4a04      	ldr	r2, [pc, #16]	; (800237c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800236a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800236e:	60d3      	str	r3, [r2, #12]
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	58024800 	.word	0x58024800

08002380 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08c      	sub	sp, #48	; 0x30
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e37a      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 8087 	beq.w	80024ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023a0:	4ba0      	ldr	r3, [pc, #640]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023aa:	4b9e      	ldr	r3, [pc, #632]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ae:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80023b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d007      	beq.n	80023c6 <HAL_RCC_OscConfig+0x46>
 80023b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b8:	2b18      	cmp	r3, #24
 80023ba:	d110      	bne.n	80023de <HAL_RCC_OscConfig+0x5e>
 80023bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d10b      	bne.n	80023de <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c6:	4b97      	ldr	r3, [pc, #604]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d06c      	beq.n	80024ac <HAL_RCC_OscConfig+0x12c>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d168      	bne.n	80024ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e354      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e6:	d106      	bne.n	80023f6 <HAL_RCC_OscConfig+0x76>
 80023e8:	4b8e      	ldr	r3, [pc, #568]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a8d      	ldr	r2, [pc, #564]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80023ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	e02e      	b.n	8002454 <HAL_RCC_OscConfig+0xd4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10c      	bne.n	8002418 <HAL_RCC_OscConfig+0x98>
 80023fe:	4b89      	ldr	r3, [pc, #548]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a88      	ldr	r2, [pc, #544]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	4b86      	ldr	r3, [pc, #536]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a85      	ldr	r2, [pc, #532]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002410:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	e01d      	b.n	8002454 <HAL_RCC_OscConfig+0xd4>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002420:	d10c      	bne.n	800243c <HAL_RCC_OscConfig+0xbc>
 8002422:	4b80      	ldr	r3, [pc, #512]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a7f      	ldr	r2, [pc, #508]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	4b7d      	ldr	r3, [pc, #500]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a7c      	ldr	r2, [pc, #496]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	e00b      	b.n	8002454 <HAL_RCC_OscConfig+0xd4>
 800243c:	4b79      	ldr	r3, [pc, #484]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a78      	ldr	r2, [pc, #480]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002442:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	4b76      	ldr	r3, [pc, #472]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a75      	ldr	r2, [pc, #468]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800244e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d013      	beq.n	8002484 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245c:	f7fe ff42 	bl	80012e4 <HAL_GetTick>
 8002460:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002464:	f7fe ff3e 	bl	80012e4 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b64      	cmp	r3, #100	; 0x64
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e308      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002476:	4b6b      	ldr	r3, [pc, #428]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0f0      	beq.n	8002464 <HAL_RCC_OscConfig+0xe4>
 8002482:	e014      	b.n	80024ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002484:	f7fe ff2e 	bl	80012e4 <HAL_GetTick>
 8002488:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800248c:	f7fe ff2a 	bl	80012e4 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b64      	cmp	r3, #100	; 0x64
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e2f4      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800249e:	4b61      	ldr	r3, [pc, #388]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f0      	bne.n	800248c <HAL_RCC_OscConfig+0x10c>
 80024aa:	e000      	b.n	80024ae <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d06d      	beq.n	8002596 <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ba:	4b5a      	ldr	r3, [pc, #360]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80024c2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024c4:	4b57      	ldr	r3, [pc, #348]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80024c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80024ca:	6a3b      	ldr	r3, [r7, #32]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d007      	beq.n	80024e0 <HAL_RCC_OscConfig+0x160>
 80024d0:	6a3b      	ldr	r3, [r7, #32]
 80024d2:	2b18      	cmp	r3, #24
 80024d4:	d11b      	bne.n	800250e <HAL_RCC_OscConfig+0x18e>
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f003 0303 	and.w	r3, r3, #3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d116      	bne.n	800250e <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e0:	4b50      	ldr	r3, [pc, #320]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_OscConfig+0x178>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e2c7      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b4a      	ldr	r3, [pc, #296]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	061b      	lsls	r3, r3, #24
 8002506:	4947      	ldr	r1, [pc, #284]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800250c:	e043      	b.n	8002596 <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d026      	beq.n	8002564 <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002516:	4b43      	ldr	r3, [pc, #268]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 0219 	bic.w	r2, r3, #25
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4940      	ldr	r1, [pc, #256]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002524:	4313      	orrs	r3, r2
 8002526:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe fedc 	bl	80012e4 <HAL_GetTick>
 800252c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002530:	f7fe fed8 	bl	80012e4 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e2a2      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002542:	4b38      	ldr	r3, [pc, #224]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254e:	4b35      	ldr	r3, [pc, #212]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	061b      	lsls	r3, r3, #24
 800255c:	4931      	ldr	r1, [pc, #196]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800255e:	4313      	orrs	r3, r2
 8002560:	604b      	str	r3, [r1, #4]
 8002562:	e018      	b.n	8002596 <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002564:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a2e      	ldr	r2, [pc, #184]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800256a:	f023 0301 	bic.w	r3, r3, #1
 800256e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe feb8 	bl	80012e4 <HAL_GetTick>
 8002574:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002578:	f7fe feb4 	bl	80012e4 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e27e      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800258a:	4b26      	ldr	r3, [pc, #152]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0304 	and.w	r3, r3, #4
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d06c      	beq.n	800267c <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025aa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025ac:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d007      	beq.n	80025c8 <HAL_RCC_OscConfig+0x248>
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	2b18      	cmp	r3, #24
 80025bc:	d11b      	bne.n	80025f6 <HAL_RCC_OscConfig+0x276>
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d116      	bne.n	80025f6 <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025c8:	4b16      	ldr	r3, [pc, #88]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <HAL_RCC_OscConfig+0x260>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	2b80      	cmp	r3, #128	; 0x80
 80025da:	d001      	beq.n	80025e0 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e253      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025e0:	4b10      	ldr	r3, [pc, #64]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	061b      	lsls	r3, r3, #24
 80025ee:	490d      	ldr	r1, [pc, #52]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025f4:	e042      	b.n	800267c <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d025      	beq.n	800264a <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80025fe:	4b09      	ldr	r3, [pc, #36]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a08      	ldr	r2, [pc, #32]	; (8002624 <HAL_RCC_OscConfig+0x2a4>)
 8002604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260a:	f7fe fe6b 	bl	80012e4 <HAL_GetTick>
 800260e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002610:	e00a      	b.n	8002628 <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002612:	f7fe fe67 	bl	80012e4 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d903      	bls.n	8002628 <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e231      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
 8002624:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002628:	4ba3      	ldr	r3, [pc, #652]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0ee      	beq.n	8002612 <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002634:	4ba0      	ldr	r3, [pc, #640]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	061b      	lsls	r3, r3, #24
 8002642:	499d      	ldr	r1, [pc, #628]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002644:	4313      	orrs	r3, r2
 8002646:	60cb      	str	r3, [r1, #12]
 8002648:	e018      	b.n	800267c <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800264a:	4b9b      	ldr	r3, [pc, #620]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a9a      	ldr	r2, [pc, #616]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002650:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002656:	f7fe fe45 	bl	80012e4 <HAL_GetTick>
 800265a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800265e:	f7fe fe41 	bl	80012e4 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e20b      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002670:	4b91      	ldr	r3, [pc, #580]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f0      	bne.n	800265e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d036      	beq.n	80026f6 <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d019      	beq.n	80026c4 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002690:	4b89      	ldr	r3, [pc, #548]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002694:	4a88      	ldr	r2, [pc, #544]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe fe22 	bl	80012e4 <HAL_GetTick>
 80026a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe fe1e 	bl	80012e4 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e1e8      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026b6:	4b80      	ldr	r3, [pc, #512]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80026b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x324>
 80026c2:	e018      	b.n	80026f6 <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c4:	4b7c      	ldr	r3, [pc, #496]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80026c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c8:	4a7b      	ldr	r2, [pc, #492]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d0:	f7fe fe08 	bl	80012e4 <HAL_GetTick>
 80026d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d8:	f7fe fe04 	bl	80012e4 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e1ce      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026ea:	4b73      	ldr	r3, [pc, #460]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80026ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f0      	bne.n	80026d8 <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0320 	and.w	r3, r3, #32
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d036      	beq.n	8002770 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d019      	beq.n	800273e <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800270a:	4b6b      	ldr	r3, [pc, #428]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a6a      	ldr	r2, [pc, #424]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002710:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002714:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002716:	f7fe fde5 	bl	80012e4 <HAL_GetTick>
 800271a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800271e:	f7fe fde1 	bl	80012e4 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e1ab      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002730:	4b61      	ldr	r3, [pc, #388]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0f0      	beq.n	800271e <HAL_RCC_OscConfig+0x39e>
 800273c:	e018      	b.n	8002770 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800273e:	4b5e      	ldr	r3, [pc, #376]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a5d      	ldr	r2, [pc, #372]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002744:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002748:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800274a:	f7fe fdcb 	bl	80012e4 <HAL_GetTick>
 800274e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002752:	f7fe fdc7 	bl	80012e4 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e191      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002764:	4b54      	ldr	r3, [pc, #336]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f0      	bne.n	8002752 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0304 	and.w	r3, r3, #4
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 8081 	beq.w	8002880 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800277e:	4b4f      	ldr	r3, [pc, #316]	; (80028bc <HAL_RCC_OscConfig+0x53c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a4e      	ldr	r2, [pc, #312]	; (80028bc <HAL_RCC_OscConfig+0x53c>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002788:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800278a:	f7fe fdab 	bl	80012e4 <HAL_GetTick>
 800278e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002792:	f7fe fda7 	bl	80012e4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b64      	cmp	r3, #100	; 0x64
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e171      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027a4:	4b45      	ldr	r3, [pc, #276]	; (80028bc <HAL_RCC_OscConfig+0x53c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d106      	bne.n	80027c6 <HAL_RCC_OscConfig+0x446>
 80027b8:	4b3f      	ldr	r3, [pc, #252]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027bc:	4a3e      	ldr	r2, [pc, #248]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6713      	str	r3, [r2, #112]	; 0x70
 80027c4:	e02d      	b.n	8002822 <HAL_RCC_OscConfig+0x4a2>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x468>
 80027ce:	4b3a      	ldr	r3, [pc, #232]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d2:	4a39      	ldr	r2, [pc, #228]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6713      	str	r3, [r2, #112]	; 0x70
 80027da:	4b37      	ldr	r3, [pc, #220]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027de:	4a36      	ldr	r2, [pc, #216]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	6713      	str	r3, [r2, #112]	; 0x70
 80027e6:	e01c      	b.n	8002822 <HAL_RCC_OscConfig+0x4a2>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d10c      	bne.n	800280a <HAL_RCC_OscConfig+0x48a>
 80027f0:	4b31      	ldr	r3, [pc, #196]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f4:	4a30      	ldr	r2, [pc, #192]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6713      	str	r3, [r2, #112]	; 0x70
 80027fc:	4b2e      	ldr	r3, [pc, #184]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80027fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002800:	4a2d      	ldr	r2, [pc, #180]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6713      	str	r3, [r2, #112]	; 0x70
 8002808:	e00b      	b.n	8002822 <HAL_RCC_OscConfig+0x4a2>
 800280a:	4b2b      	ldr	r3, [pc, #172]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280e:	4a2a      	ldr	r2, [pc, #168]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	6713      	str	r3, [r2, #112]	; 0x70
 8002816:	4b28      	ldr	r3, [pc, #160]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281a:	4a27      	ldr	r2, [pc, #156]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800281c:	f023 0304 	bic.w	r3, r3, #4
 8002820:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d015      	beq.n	8002856 <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282a:	f7fe fd5b 	bl	80012e4 <HAL_GetTick>
 800282e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002830:	e00a      	b.n	8002848 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002832:	f7fe fd57 	bl	80012e4 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e11f      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800284a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0ee      	beq.n	8002832 <HAL_RCC_OscConfig+0x4b2>
 8002854:	e014      	b.n	8002880 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002856:	f7fe fd45 	bl	80012e4 <HAL_GetTick>
 800285a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800285c:	e00a      	b.n	8002874 <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7fe fd41 	bl	80012e4 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	f241 3288 	movw	r2, #5000	; 0x1388
 800286c:	4293      	cmp	r3, r2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e109      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 8002876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1ee      	bne.n	800285e <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80fe 	beq.w	8002a86 <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800288a:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002892:	2b18      	cmp	r3, #24
 8002894:	f000 80b9 	beq.w	8002a0a <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289c:	2b02      	cmp	r3, #2
 800289e:	f040 809a 	bne.w	80029d6 <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028a2:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <HAL_RCC_OscConfig+0x538>)
 80028a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ae:	f7fe fd19 	bl	80012e4 <HAL_GetTick>
 80028b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028b4:	e00d      	b.n	80028d2 <HAL_RCC_OscConfig+0x552>
 80028b6:	bf00      	nop
 80028b8:	58024400 	.word	0x58024400
 80028bc:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fd10 	bl	80012e4 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e0da      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028d2:	4b6f      	ldr	r3, [pc, #444]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028de:	4b6c      	ldr	r3, [pc, #432]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80028e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e2:	4b6c      	ldr	r3, [pc, #432]	; (8002a94 <HAL_RCC_OscConfig+0x714>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80028ee:	0112      	lsls	r2, r2, #4
 80028f0:	430a      	orrs	r2, r1
 80028f2:	4967      	ldr	r1, [pc, #412]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	628b      	str	r3, [r1, #40]	; 0x28
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fc:	3b01      	subs	r3, #1
 80028fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002906:	3b01      	subs	r3, #1
 8002908:	025b      	lsls	r3, r3, #9
 800290a:	b29b      	uxth	r3, r3
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002912:	3b01      	subs	r3, #1
 8002914:	041b      	lsls	r3, r3, #16
 8002916:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002920:	3b01      	subs	r3, #1
 8002922:	061b      	lsls	r3, r3, #24
 8002924:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002928:	4959      	ldr	r1, [pc, #356]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800292a:	4313      	orrs	r3, r2
 800292c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800292e:	4b58      	ldr	r3, [pc, #352]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002932:	4a57      	ldr	r2, [pc, #348]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002934:	f023 0301 	bic.w	r3, r3, #1
 8002938:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800293a:	4b55      	ldr	r3, [pc, #340]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800293c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800293e:	4b56      	ldr	r3, [pc, #344]	; (8002a98 <HAL_RCC_OscConfig+0x718>)
 8002940:	4013      	ands	r3, r2
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002946:	00d2      	lsls	r2, r2, #3
 8002948:	4951      	ldr	r1, [pc, #324]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800294a:	4313      	orrs	r3, r2
 800294c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800294e:	4b50      	ldr	r3, [pc, #320]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	f023 020c 	bic.w	r2, r3, #12
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	494d      	ldr	r1, [pc, #308]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800295c:	4313      	orrs	r3, r2
 800295e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002960:	4b4b      	ldr	r3, [pc, #300]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	f023 0202 	bic.w	r2, r3, #2
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	4948      	ldr	r1, [pc, #288]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800296e:	4313      	orrs	r3, r2
 8002970:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002972:	4b47      	ldr	r3, [pc, #284]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	4a46      	ldr	r2, [pc, #280]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800297c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800297e:	4b44      	ldr	r3, [pc, #272]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	4a43      	ldr	r2, [pc, #268]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002988:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800298a:	4b41      	ldr	r3, [pc, #260]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	4a40      	ldr	r2, [pc, #256]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002990:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002994:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002996:	4b3e      	ldr	r3, [pc, #248]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299a:	4a3d      	ldr	r2, [pc, #244]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029a2:	4b3b      	ldr	r3, [pc, #236]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a3a      	ldr	r2, [pc, #232]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fe fc99 	bl	80012e4 <HAL_GetTick>
 80029b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b6:	f7fe fc95 	bl	80012e4 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e05f      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029c8:	4b31      	ldr	r3, [pc, #196]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0f0      	beq.n	80029b6 <HAL_RCC_OscConfig+0x636>
 80029d4:	e057      	b.n	8002a86 <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d6:	4b2e      	ldr	r3, [pc, #184]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a2d      	ldr	r2, [pc, #180]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e2:	f7fe fc7f 	bl	80012e4 <HAL_GetTick>
 80029e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ea:	f7fe fc7b 	bl	80012e4 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e045      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029fc:	4b24      	ldr	r3, [pc, #144]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1f0      	bne.n	80029ea <HAL_RCC_OscConfig+0x66a>
 8002a08:	e03d      	b.n	8002a86 <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a0a:	4b21      	ldr	r3, [pc, #132]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a10:	4b1f      	ldr	r3, [pc, #124]	; (8002a90 <HAL_RCC_OscConfig+0x710>)
 8002a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a14:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d031      	beq.n	8002a82 <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	f003 0203 	and.w	r2, r3, #3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d12a      	bne.n	8002a82 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	091b      	lsrs	r3, r3, #4
 8002a30:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d122      	bne.n	8002a82 <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d11a      	bne.n	8002a82 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	0a5b      	lsrs	r3, r3, #9
 8002a50:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a58:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d111      	bne.n	8002a82 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a6a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d108      	bne.n	8002a82 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	0e1b      	lsrs	r3, r3, #24
 8002a74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d001      	beq.n	8002a86 <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3730      	adds	r7, #48	; 0x30
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	58024400 	.word	0x58024400
 8002a94:	fffffc0c 	.word	0xfffffc0c
 8002a98:	ffff0007 	.word	0xffff0007

08002a9c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d101      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e19c      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab0:	4b8a      	ldr	r3, [pc, #552]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d910      	bls.n	8002ae0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002abe:	4b87      	ldr	r3, [pc, #540]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f023 020f 	bic.w	r2, r3, #15
 8002ac6:	4985      	ldr	r1, [pc, #532]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ace:	4b83      	ldr	r3, [pc, #524]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e184      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d010      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691a      	ldr	r2, [r3, #16]
 8002af0:	4b7b      	ldr	r3, [pc, #492]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d908      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002afc:	4b78      	ldr	r3, [pc, #480]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	4975      	ldr	r1, [pc, #468]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d010      	beq.n	8002b3c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695a      	ldr	r2, [r3, #20]
 8002b1e:	4b70      	ldr	r3, [pc, #448]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d908      	bls.n	8002b3c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b2a:	4b6d      	ldr	r3, [pc, #436]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	496a      	ldr	r1, [pc, #424]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0310 	and.w	r3, r3, #16
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d010      	beq.n	8002b6a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699a      	ldr	r2, [r3, #24]
 8002b4c:	4b64      	ldr	r3, [pc, #400]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d908      	bls.n	8002b6a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b58:	4b61      	ldr	r3, [pc, #388]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	495e      	ldr	r1, [pc, #376]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d010      	beq.n	8002b98 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69da      	ldr	r2, [r3, #28]
 8002b7a:	4b59      	ldr	r3, [pc, #356]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d908      	bls.n	8002b98 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002b86:	4b56      	ldr	r3, [pc, #344]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	4953      	ldr	r1, [pc, #332]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d010      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	4b4d      	ldr	r3, [pc, #308]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	f003 030f 	and.w	r3, r3, #15
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d908      	bls.n	8002bc6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb4:	4b4a      	ldr	r3, [pc, #296]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f023 020f 	bic.w	r2, r3, #15
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	4947      	ldr	r1, [pc, #284]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d055      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002bd2:	4b43      	ldr	r3, [pc, #268]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	4940      	ldr	r1, [pc, #256]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d107      	bne.n	8002bfc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bec:	4b3c      	ldr	r3, [pc, #240]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d121      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0f6      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	d107      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c04:	4b36      	ldr	r3, [pc, #216]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d115      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0ea      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c1c:	4b30      	ldr	r3, [pc, #192]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d109      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0de      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0d6      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c3c:	4b28      	ldr	r3, [pc, #160]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	f023 0207 	bic.w	r2, r3, #7
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	4925      	ldr	r1, [pc, #148]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4e:	f7fe fb49 	bl	80012e4 <HAL_GetTick>
 8002c52:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c54:	e00a      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c56:	f7fe fb45 	bl	80012e4 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e0be      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6c:	4b1c      	ldr	r3, [pc, #112]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d1eb      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d010      	beq.n	8002cac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d208      	bcs.n	8002cac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	f023 020f 	bic.w	r2, r3, #15
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	490e      	ldr	r1, [pc, #56]	; (8002ce0 <HAL_RCC_ClockConfig+0x244>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 030f 	and.w	r3, r3, #15
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d214      	bcs.n	8002ce4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 020f 	bic.w	r2, r3, #15
 8002cc2:	4906      	ldr	r1, [pc, #24]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <HAL_RCC_ClockConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d005      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e086      	b.n	8002dea <HAL_RCC_ClockConfig+0x34e>
 8002cdc:	52002000 	.word	0x52002000
 8002ce0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d010      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	4b3f      	ldr	r3, [pc, #252]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d208      	bcs.n	8002d12 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d00:	4b3c      	ldr	r3, [pc, #240]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	4939      	ldr	r1, [pc, #228]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d010      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	4b34      	ldr	r3, [pc, #208]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d208      	bcs.n	8002d40 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d2e:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	492e      	ldr	r1, [pc, #184]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0310 	and.w	r3, r3, #16
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d010      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699a      	ldr	r2, [r3, #24]
 8002d50:	4b28      	ldr	r3, [pc, #160]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d208      	bcs.n	8002d6e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d5c:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	4922      	ldr	r1, [pc, #136]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0320 	and.w	r3, r3, #32
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d010      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69da      	ldr	r2, [r3, #28]
 8002d7e:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d80:	6a1b      	ldr	r3, [r3, #32]
 8002d82:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d208      	bcs.n	8002d9c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002d8a:	4b1a      	ldr	r3, [pc, #104]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	4917      	ldr	r1, [pc, #92]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d9c:	f000 f89e 	bl	8002edc <HAL_RCC_GetSysClockFreq>
 8002da0:	4602      	mov	r2, r0
 8002da2:	4b14      	ldr	r3, [pc, #80]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	0a1b      	lsrs	r3, r3, #8
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	4912      	ldr	r1, [pc, #72]	; (8002df8 <HAL_RCC_ClockConfig+0x35c>)
 8002dae:	5ccb      	ldrb	r3, [r1, r3]
 8002db0:	f003 031f 	and.w	r3, r3, #31
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002dba:	4b0e      	ldr	r3, [pc, #56]	; (8002df4 <HAL_RCC_ClockConfig+0x358>)
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	4a0d      	ldr	r2, [pc, #52]	; (8002df8 <HAL_RCC_ClockConfig+0x35c>)
 8002dc4:	5cd3      	ldrb	r3, [r2, r3]
 8002dc6:	f003 031f 	and.w	r3, r3, #31
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <HAL_RCC_ClockConfig+0x360>)
 8002dd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002dd4:	4a0a      	ldr	r2, [pc, #40]	; (8002e00 <HAL_RCC_ClockConfig+0x364>)
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <HAL_RCC_ClockConfig+0x368>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fa36 	bl	8001250 <HAL_InitTick>
 8002de4:	4603      	mov	r3, r0
 8002de6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	58024400 	.word	0x58024400
 8002df8:	08005b98 	.word	0x08005b98
 8002dfc:	24000004 	.word	0x24000004
 8002e00:	24000000 	.word	0x24000000
 8002e04:	24000008 	.word	0x24000008

08002e08 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08c      	sub	sp, #48	; 0x30
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d12a      	bne.n	8002e70 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8002e1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e20:	4a2b      	ldr	r2, [pc, #172]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e22:	f043 0301 	orr.w	r3, r3, #1
 8002e26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e2a:	4b29      	ldr	r3, [pc, #164]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	61bb      	str	r3, [r7, #24]
 8002e36:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8002e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e42:	2303      	movs	r3, #3
 8002e44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002e4e:	f107 031c 	add.w	r3, r7, #28
 8002e52:	4619      	mov	r1, r3
 8002e54:	481f      	ldr	r0, [pc, #124]	; (8002ed4 <HAL_RCC_MCOConfig+0xcc>)
 8002e56:	f7ff f887 	bl	8001f68 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002e5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	430b      	orrs	r3, r1
 8002e68:	4919      	ldr	r1, [pc, #100]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8002e6e:	e02a      	b.n	8002ec6 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e76:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e78:	f043 0304 	orr.w	r3, r3, #4
 8002e7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e80:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002e8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e94:	2302      	movs	r3, #2
 8002e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002ea4:	f107 031c 	add.w	r3, r7, #28
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	480b      	ldr	r0, [pc, #44]	; (8002ed8 <HAL_RCC_MCOConfig+0xd0>)
 8002eac:	f7ff f85c 	bl	8001f68 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8002eb0:	4b07      	ldr	r3, [pc, #28]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	01d9      	lsls	r1, r3, #7
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	430b      	orrs	r3, r1
 8002ec0:	4903      	ldr	r1, [pc, #12]	; (8002ed0 <HAL_RCC_MCOConfig+0xc8>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	610b      	str	r3, [r1, #16]
}
 8002ec6:	bf00      	nop
 8002ec8:	3730      	adds	r7, #48	; 0x30
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	58024400 	.word	0x58024400
 8002ed4:	58020000 	.word	0x58020000
 8002ed8:	58020800 	.word	0x58020800

08002edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	; 0x24
 8002ee0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ee2:	4bb3      	ldr	r3, [pc, #716]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002eea:	2b18      	cmp	r3, #24
 8002eec:	f200 8155 	bhi.w	800319a <HAL_RCC_GetSysClockFreq+0x2be>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f5d 	.word	0x08002f5d
 8002efc:	0800319b 	.word	0x0800319b
 8002f00:	0800319b 	.word	0x0800319b
 8002f04:	0800319b 	.word	0x0800319b
 8002f08:	0800319b 	.word	0x0800319b
 8002f0c:	0800319b 	.word	0x0800319b
 8002f10:	0800319b 	.word	0x0800319b
 8002f14:	0800319b 	.word	0x0800319b
 8002f18:	08002f83 	.word	0x08002f83
 8002f1c:	0800319b 	.word	0x0800319b
 8002f20:	0800319b 	.word	0x0800319b
 8002f24:	0800319b 	.word	0x0800319b
 8002f28:	0800319b 	.word	0x0800319b
 8002f2c:	0800319b 	.word	0x0800319b
 8002f30:	0800319b 	.word	0x0800319b
 8002f34:	0800319b 	.word	0x0800319b
 8002f38:	08002f89 	.word	0x08002f89
 8002f3c:	0800319b 	.word	0x0800319b
 8002f40:	0800319b 	.word	0x0800319b
 8002f44:	0800319b 	.word	0x0800319b
 8002f48:	0800319b 	.word	0x0800319b
 8002f4c:	0800319b 	.word	0x0800319b
 8002f50:	0800319b 	.word	0x0800319b
 8002f54:	0800319b 	.word	0x0800319b
 8002f58:	08002f8f 	.word	0x08002f8f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f5c:	4b94      	ldr	r3, [pc, #592]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0320 	and.w	r3, r3, #32
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d009      	beq.n	8002f7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f68:	4b91      	ldr	r3, [pc, #580]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	08db      	lsrs	r3, r3, #3
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	4a90      	ldr	r2, [pc, #576]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f74:	fa22 f303 	lsr.w	r3, r2, r3
 8002f78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002f7a:	e111      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f7c:	4b8d      	ldr	r3, [pc, #564]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f7e:	61bb      	str	r3, [r7, #24]
    break;
 8002f80:	e10e      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f82:	4b8d      	ldr	r3, [pc, #564]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f84:	61bb      	str	r3, [r7, #24]
    break;
 8002f86:	e10b      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002f88:	4b8c      	ldr	r3, [pc, #560]	; (80031bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f8a:	61bb      	str	r3, [r7, #24]
    break;
 8002f8c:	e108      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f8e:	4b88      	ldr	r3, [pc, #544]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002f98:	4b85      	ldr	r3, [pc, #532]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9c:	091b      	lsrs	r3, r3, #4
 8002f9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fa2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002fa4:	4b82      	ldr	r3, [pc, #520]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002fae:	4b80      	ldr	r3, [pc, #512]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fb2:	08db      	lsrs	r3, r3, #3
 8002fb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	ee07 3a90 	vmov	s15, r3
 8002fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fc6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 80e1 	beq.w	8003194 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	f000 8083 	beq.w	80030e0 <HAL_RCC_GetSysClockFreq+0x204>
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	f200 80a1 	bhi.w	8003124 <HAL_RCC_GetSysClockFreq+0x248>
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x114>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d056      	beq.n	800309c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002fee:	e099      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ff0:	4b6f      	ldr	r3, [pc, #444]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d02d      	beq.n	8003058 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002ffc:	4b6c      	ldr	r3, [pc, #432]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	08db      	lsrs	r3, r3, #3
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	4a6b      	ldr	r2, [pc, #428]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
 800300c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	ee07 3a90 	vmov	s15, r3
 8003014:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	ee07 3a90 	vmov	s15, r3
 800301e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003026:	4b62      	ldr	r3, [pc, #392]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302e:	ee07 3a90 	vmov	s15, r3
 8003032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003036:	ed97 6a02 	vldr	s12, [r7, #8]
 800303a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80031c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800303e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800304a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800304e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003052:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003056:	e087      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	ee07 3a90 	vmov	s15, r3
 800305e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003062:	eddf 6a58 	vldr	s13, [pc, #352]	; 80031c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800306a:	4b51      	ldr	r3, [pc, #324]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003072:	ee07 3a90 	vmov	s15, r3
 8003076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800307a:	ed97 6a02 	vldr	s12, [r7, #8]
 800307e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80031c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800308a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800308e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800309a:	e065      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ae:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030be:	ed97 6a02 	vldr	s12, [r7, #8]
 80030c2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80031c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030de:	e043      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ea:	eddf 6a38 	vldr	s13, [pc, #224]	; 80031cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80030ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030f2:	4b2f      	ldr	r3, [pc, #188]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030fa:	ee07 3a90 	vmov	s15, r3
 80030fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003102:	ed97 6a02 	vldr	s12, [r7, #8]
 8003106:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80031c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800310a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800310e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003112:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800311a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003122:	e021      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80031c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003136:	4b1e      	ldr	r3, [pc, #120]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313e:	ee07 3a90 	vmov	s15, r3
 8003142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003146:	ed97 6a02 	vldr	s12, [r7, #8]
 800314a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80031c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800314e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003156:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800315a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800315e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003162:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003166:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	0a5b      	lsrs	r3, r3, #9
 800316e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003172:	3301      	adds	r3, #1
 8003174:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	ee07 3a90 	vmov	s15, r3
 800317c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003180:	edd7 6a07 	vldr	s13, [r7, #28]
 8003184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003188:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800318c:	ee17 3a90 	vmov	r3, s15
 8003190:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003192:	e005      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003194:	2300      	movs	r3, #0
 8003196:	61bb      	str	r3, [r7, #24]
    break;
 8003198:	e002      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800319a:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800319c:	61bb      	str	r3, [r7, #24]
    break;
 800319e:	bf00      	nop
  }

  return sysclockfreq;
 80031a0:	69bb      	ldr	r3, [r7, #24]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3724      	adds	r7, #36	; 0x24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	58024400 	.word	0x58024400
 80031b4:	03d09000 	.word	0x03d09000
 80031b8:	003d0900 	.word	0x003d0900
 80031bc:	007a1200 	.word	0x007a1200
 80031c0:	46000000 	.word	0x46000000
 80031c4:	4c742400 	.word	0x4c742400
 80031c8:	4a742400 	.word	0x4a742400
 80031cc:	4af42400 	.word	0x4af42400

080031d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80031d6:	f7ff fe81 	bl	8002edc <HAL_RCC_GetSysClockFreq>
 80031da:	4602      	mov	r2, r0
 80031dc:	4b10      	ldr	r3, [pc, #64]	; (8003220 <HAL_RCC_GetHCLKFreq+0x50>)
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	0a1b      	lsrs	r3, r3, #8
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	490f      	ldr	r1, [pc, #60]	; (8003224 <HAL_RCC_GetHCLKFreq+0x54>)
 80031e8:	5ccb      	ldrb	r3, [r1, r3]
 80031ea:	f003 031f 	and.w	r3, r3, #31
 80031ee:	fa22 f303 	lsr.w	r3, r2, r3
 80031f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031f4:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <HAL_RCC_GetHCLKFreq+0x50>)
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	f003 030f 	and.w	r3, r3, #15
 80031fc:	4a09      	ldr	r2, [pc, #36]	; (8003224 <HAL_RCC_GetHCLKFreq+0x54>)
 80031fe:	5cd3      	ldrb	r3, [r2, r3]
 8003200:	f003 031f 	and.w	r3, r3, #31
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	fa22 f303 	lsr.w	r3, r2, r3
 800320a:	4a07      	ldr	r2, [pc, #28]	; (8003228 <HAL_RCC_GetHCLKFreq+0x58>)
 800320c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800320e:	4a07      	ldr	r2, [pc, #28]	; (800322c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <HAL_RCC_GetHCLKFreq+0x58>)
 8003216:	681b      	ldr	r3, [r3, #0]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	58024400 	.word	0x58024400
 8003224:	08005b98 	.word	0x08005b98
 8003228:	24000004 	.word	0x24000004
 800322c:	24000000 	.word	0x24000000

08003230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003234:	f7ff ffcc 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	4b06      	ldr	r3, [pc, #24]	; (8003254 <HAL_RCC_GetPCLK1Freq+0x24>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	091b      	lsrs	r3, r3, #4
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	4904      	ldr	r1, [pc, #16]	; (8003258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003246:	5ccb      	ldrb	r3, [r1, r3]
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003250:	4618      	mov	r0, r3
 8003252:	bd80      	pop	{r7, pc}
 8003254:	58024400 	.word	0x58024400
 8003258:	08005b98 	.word	0x08005b98

0800325c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003260:	f7ff ffb6 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 8003264:	4602      	mov	r2, r0
 8003266:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	0a1b      	lsrs	r3, r3, #8
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	4904      	ldr	r1, [pc, #16]	; (8003284 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003272:	5ccb      	ldrb	r3, [r1, r3]
 8003274:	f003 031f 	and.w	r3, r3, #31
 8003278:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800327c:	4618      	mov	r0, r3
 800327e:	bd80      	pop	{r7, pc}
 8003280:	58024400 	.word	0x58024400
 8003284:	08005b98 	.word	0x08005b98

08003288 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003290:	2300      	movs	r3, #0
 8003292:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003294:	2300      	movs	r3, #0
 8003296:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d03f      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032ac:	d02a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032b2:	d824      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032b8:	d018      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032be:	d81e      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032c8:	d007      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032ca:	e018      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032cc:	4bab      	ldr	r3, [pc, #684]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d0:	4aaa      	ldr	r2, [pc, #680]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80032d8:	e015      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	2102      	movs	r1, #2
 80032e0:	4618      	mov	r0, r3
 80032e2:	f001 f979 	bl	80045d8 <RCCEx_PLL2_Config>
 80032e6:	4603      	mov	r3, r0
 80032e8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80032ea:	e00c      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3324      	adds	r3, #36	; 0x24
 80032f0:	2102      	movs	r1, #2
 80032f2:	4618      	mov	r0, r3
 80032f4:	f001 fa22 	bl	800473c <RCCEx_PLL3_Config>
 80032f8:	4603      	mov	r3, r0
 80032fa:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80032fc:	e003      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	75fb      	strb	r3, [r7, #23]
      break;
 8003302:	e000      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d109      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800330c:	4b9b      	ldr	r3, [pc, #620]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800330e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003310:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003318:	4998      	ldr	r1, [pc, #608]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800331a:	4313      	orrs	r3, r2
 800331c:	650b      	str	r3, [r1, #80]	; 0x50
 800331e:	e001      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003320:	7dfb      	ldrb	r3, [r7, #23]
 8003322:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332c:	2b00      	cmp	r3, #0
 800332e:	d03d      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003334:	2b04      	cmp	r3, #4
 8003336:	d826      	bhi.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003338:	a201      	add	r2, pc, #4	; (adr r2, 8003340 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800333a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333e:	bf00      	nop
 8003340:	08003355 	.word	0x08003355
 8003344:	08003363 	.word	0x08003363
 8003348:	08003375 	.word	0x08003375
 800334c:	0800338d 	.word	0x0800338d
 8003350:	0800338d 	.word	0x0800338d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003354:	4b89      	ldr	r3, [pc, #548]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	4a88      	ldr	r2, [pc, #544]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800335a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800335e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003360:	e015      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3304      	adds	r3, #4
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f001 f935 	bl	80045d8 <RCCEx_PLL2_Config>
 800336e:	4603      	mov	r3, r0
 8003370:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003372:	e00c      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3324      	adds	r3, #36	; 0x24
 8003378:	2100      	movs	r1, #0
 800337a:	4618      	mov	r0, r3
 800337c:	f001 f9de 	bl	800473c <RCCEx_PLL3_Config>
 8003380:	4603      	mov	r3, r0
 8003382:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003384:	e003      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	75fb      	strb	r3, [r7, #23]
      break;
 800338a:	e000      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800338c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800338e:	7dfb      	ldrb	r3, [r7, #23]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d109      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003394:	4b79      	ldr	r3, [pc, #484]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003398:	f023 0207 	bic.w	r2, r3, #7
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a0:	4976      	ldr	r1, [pc, #472]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	650b      	str	r3, [r1, #80]	; 0x50
 80033a6:	e001      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a8:	7dfb      	ldrb	r3, [r7, #23]
 80033aa:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d051      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80033be:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80033c2:	d036      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80033c4:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80033c8:	d830      	bhi.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80033ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033ce:	d032      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80033d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033d4:	d82a      	bhi.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80033d6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80033da:	d02e      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80033dc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80033e0:	d824      	bhi.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80033e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e6:	d018      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x192>
 80033e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ec:	d81e      	bhi.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x172>
 80033f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033f6:	d007      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80033f8:	e018      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033fa:	4b60      	ldr	r3, [pc, #384]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fe:	4a5f      	ldr	r2, [pc, #380]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003404:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003406:	e019      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3304      	adds	r3, #4
 800340c:	2100      	movs	r1, #0
 800340e:	4618      	mov	r0, r3
 8003410:	f001 f8e2 	bl	80045d8 <RCCEx_PLL2_Config>
 8003414:	4603      	mov	r3, r0
 8003416:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003418:	e010      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3324      	adds	r3, #36	; 0x24
 800341e:	2100      	movs	r1, #0
 8003420:	4618      	mov	r0, r3
 8003422:	f001 f98b 	bl	800473c <RCCEx_PLL3_Config>
 8003426:	4603      	mov	r3, r0
 8003428:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800342a:	e007      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	75fb      	strb	r3, [r7, #23]
      break;
 8003430:	e004      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8003432:	bf00      	nop
 8003434:	e002      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8003436:	bf00      	nop
 8003438:	e000      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800343a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800343c:	7dfb      	ldrb	r3, [r7, #23]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10a      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003442:	4b4e      	ldr	r3, [pc, #312]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003446:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003450:	494a      	ldr	r1, [pc, #296]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	658b      	str	r3, [r1, #88]	; 0x58
 8003456:	e001      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003458:	7dfb      	ldrb	r3, [r7, #23]
 800345a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003464:	2b00      	cmp	r3, #0
 8003466:	d051      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800346e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003472:	d036      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8003474:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003478:	d830      	bhi.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x254>
 800347a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800347e:	d032      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8003480:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003484:	d82a      	bhi.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003486:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800348a:	d02e      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x262>
 800348c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003490:	d824      	bhi.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003492:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003496:	d018      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003498:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800349c:	d81e      	bhi.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x254>
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x222>
 80034a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034a6:	d007      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80034a8:	e018      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034aa:	4b34      	ldr	r3, [pc, #208]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	4a33      	ldr	r2, [pc, #204]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034b4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80034b6:	e019      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3304      	adds	r3, #4
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f001 f88a 	bl	80045d8 <RCCEx_PLL2_Config>
 80034c4:	4603      	mov	r3, r0
 80034c6:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80034c8:	e010      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3324      	adds	r3, #36	; 0x24
 80034ce:	2100      	movs	r1, #0
 80034d0:	4618      	mov	r0, r3
 80034d2:	f001 f933 	bl	800473c <RCCEx_PLL3_Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80034da:	e007      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	75fb      	strb	r3, [r7, #23]
      break;
 80034e0:	e004      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80034e2:	bf00      	nop
 80034e4:	e002      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80034e6:	bf00      	nop
 80034e8:	e000      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80034ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ec:	7dfb      	ldrb	r3, [r7, #23]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80034f2:	4b22      	ldr	r3, [pc, #136]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003500:	491e      	ldr	r1, [pc, #120]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003502:	4313      	orrs	r3, r2
 8003504:	658b      	str	r3, [r1, #88]	; 0x58
 8003506:	e001      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003508:	7dfb      	ldrb	r3, [r7, #23]
 800350a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d035      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800351c:	2b30      	cmp	r3, #48	; 0x30
 800351e:	d01c      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003520:	2b30      	cmp	r3, #48	; 0x30
 8003522:	d817      	bhi.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8003524:	2b20      	cmp	r3, #32
 8003526:	d00c      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8003528:	2b20      	cmp	r3, #32
 800352a:	d813      	bhi.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800352c:	2b00      	cmp	r3, #0
 800352e:	d016      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8003530:	2b10      	cmp	r3, #16
 8003532:	d10f      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003534:	4b11      	ldr	r3, [pc, #68]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003538:	4a10      	ldr	r2, [pc, #64]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800353a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800353e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003540:	e00e      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3304      	adds	r3, #4
 8003546:	2102      	movs	r1, #2
 8003548:	4618      	mov	r0, r3
 800354a:	f001 f845 	bl	80045d8 <RCCEx_PLL2_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003552:	e005      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	75fb      	strb	r3, [r7, #23]
      break;
 8003558:	e002      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800355a:	bf00      	nop
 800355c:	e000      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800355e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10c      	bne.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003566:	4b05      	ldr	r3, [pc, #20]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800356a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003572:	4902      	ldr	r1, [pc, #8]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003574:	4313      	orrs	r3, r2
 8003576:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003578:	e004      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800357a:	bf00      	nop
 800357c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003580:	7dfb      	ldrb	r3, [r7, #23]
 8003582:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d047      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003594:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003598:	d030      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x374>
 800359a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800359e:	d82a      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80035a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035a4:	d02c      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80035a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035aa:	d824      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80035ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b0:	d018      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80035b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b6:	d81e      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d003      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80035bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c0:	d007      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80035c2:	e018      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c4:	4bac      	ldr	r3, [pc, #688]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80035c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c8:	4aab      	ldr	r2, [pc, #684]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80035ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035d0:	e017      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3304      	adds	r3, #4
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fffd 	bl	80045d8 <RCCEx_PLL2_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035e2:	e00e      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3324      	adds	r3, #36	; 0x24
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f001 f8a6 	bl	800473c <RCCEx_PLL3_Config>
 80035f0:	4603      	mov	r3, r0
 80035f2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035f4:	e005      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	75fb      	strb	r3, [r7, #23]
      break;
 80035fa:	e002      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80035fc:	bf00      	nop
 80035fe:	e000      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8003600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d109      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003608:	4b9b      	ldr	r3, [pc, #620]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800360a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800360c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003614:	4998      	ldr	r1, [pc, #608]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003616:	4313      	orrs	r3, r2
 8003618:	650b      	str	r3, [r1, #80]	; 0x50
 800361a:	e001      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	7dfb      	ldrb	r3, [r7, #23]
 800361e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d049      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003634:	d02e      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8003636:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800363a:	d828      	bhi.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x406>
 800363c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003640:	d02a      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8003642:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003646:	d822      	bhi.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003648:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800364c:	d026      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x414>
 800364e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003652:	d81c      	bhi.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003654:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003658:	d010      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800365a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800365e:	d816      	bhi.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01d      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003668:	d111      	bne.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3304      	adds	r3, #4
 800366e:	2101      	movs	r1, #1
 8003670:	4618      	mov	r0, r3
 8003672:	f000 ffb1 	bl	80045d8 <RCCEx_PLL2_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800367a:	e012      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3324      	adds	r3, #36	; 0x24
 8003680:	2101      	movs	r1, #1
 8003682:	4618      	mov	r0, r3
 8003684:	f001 f85a 	bl	800473c <RCCEx_PLL3_Config>
 8003688:	4603      	mov	r3, r0
 800368a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800368c:	e009      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	75fb      	strb	r3, [r7, #23]
      break;
 8003692:	e006      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003694:	bf00      	nop
 8003696:	e004      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003698:	bf00      	nop
 800369a:	e002      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800369c:	bf00      	nop
 800369e:	e000      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80036a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80036a8:	4b73      	ldr	r3, [pc, #460]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80036aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ac:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b4:	4970      	ldr	r1, [pc, #448]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	650b      	str	r3, [r1, #80]	; 0x50
 80036ba:	e001      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036bc:	7dfb      	ldrb	r3, [r7, #23]
 80036be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d04b      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d6:	d02e      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80036d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036dc:	d828      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80036de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e2:	d02a      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80036e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e8:	d822      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80036ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80036ee:	d026      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80036f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80036f4:	d81c      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80036f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036fa:	d010      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x496>
 80036fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003700:	d816      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003702:	2b00      	cmp	r3, #0
 8003704:	d01d      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8003706:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800370a:	d111      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3304      	adds	r3, #4
 8003710:	2101      	movs	r1, #1
 8003712:	4618      	mov	r0, r3
 8003714:	f000 ff60 	bl	80045d8 <RCCEx_PLL2_Config>
 8003718:	4603      	mov	r3, r0
 800371a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800371c:	e012      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3324      	adds	r3, #36	; 0x24
 8003722:	2101      	movs	r1, #1
 8003724:	4618      	mov	r0, r3
 8003726:	f001 f809 	bl	800473c <RCCEx_PLL3_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800372e:	e009      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	75fb      	strb	r3, [r7, #23]
      break;
 8003734:	e006      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003736:	bf00      	nop
 8003738:	e004      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800373a:	bf00      	nop
 800373c:	e002      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800373e:	bf00      	nop
 8003740:	e000      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003742:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003744:	7dfb      	ldrb	r3, [r7, #23]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10a      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800374a:	4b4b      	ldr	r3, [pc, #300]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003758:	4947      	ldr	r1, [pc, #284]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	658b      	str	r3, [r1, #88]	; 0x58
 800375e:	e001      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003760:	7dfb      	ldrb	r3, [r7, #23]
 8003762:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d02f      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003778:	d00e      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800377a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800377e:	d814      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d015      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003784:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003788:	d10f      	bne.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800378a:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800378c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378e:	4a3a      	ldr	r2, [pc, #232]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003794:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003796:	e00c      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	3304      	adds	r3, #4
 800379c:	2101      	movs	r1, #1
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 ff1a 	bl	80045d8 <RCCEx_PLL2_Config>
 80037a4:	4603      	mov	r3, r0
 80037a6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80037a8:	e003      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	75fb      	strb	r3, [r7, #23]
      break;
 80037ae:	e000      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80037b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b2:	7dfb      	ldrb	r3, [r7, #23]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d109      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037b8:	4b2f      	ldr	r3, [pc, #188]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80037ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037bc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037c4:	492c      	ldr	r1, [pc, #176]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	650b      	str	r3, [r1, #80]	; 0x50
 80037ca:	e001      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037cc:	7dfb      	ldrb	r3, [r7, #23]
 80037ce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d032      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d81b      	bhi.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x594>
 80037e4:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80037e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ea:	bf00      	nop
 80037ec:	08003823 	.word	0x08003823
 80037f0:	080037fd 	.word	0x080037fd
 80037f4:	0800380b 	.word	0x0800380b
 80037f8:	08003823 	.word	0x08003823
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fc:	4b1e      	ldr	r3, [pc, #120]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003800:	4a1d      	ldr	r2, [pc, #116]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003806:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003808:	e00c      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3304      	adds	r3, #4
 800380e:	2102      	movs	r1, #2
 8003810:	4618      	mov	r0, r3
 8003812:	f000 fee1 	bl	80045d8 <RCCEx_PLL2_Config>
 8003816:	4603      	mov	r3, r0
 8003818:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800381a:	e003      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	75fb      	strb	r3, [r7, #23]
      break;
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003822:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003824:	7dfb      	ldrb	r3, [r7, #23]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d109      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800382c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800382e:	f023 0203 	bic.w	r2, r3, #3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003836:	4910      	ldr	r1, [pc, #64]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800383c:	e001      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 808a 	beq.w	8003964 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003850:	4b0a      	ldr	r3, [pc, #40]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a09      	ldr	r2, [pc, #36]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003856:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800385c:	f7fd fd42 	bl	80012e4 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003862:	e00d      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003864:	f7fd fd3e 	bl	80012e4 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b64      	cmp	r3, #100	; 0x64
 8003870:	d906      	bls.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	75fb      	strb	r3, [r7, #23]
        break;
 8003876:	e009      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003878:	58024400 	.word	0x58024400
 800387c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003880:	4bb9      	ldr	r3, [pc, #740]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0eb      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 800388c:	7dfb      	ldrb	r3, [r7, #23]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d166      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003892:	4bb6      	ldr	r3, [pc, #728]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003894:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800389c:	4053      	eors	r3, r2
 800389e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d013      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038a6:	4bb1      	ldr	r3, [pc, #708]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ae:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038b0:	4bae      	ldr	r3, [pc, #696]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b4:	4aad      	ldr	r2, [pc, #692]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ba:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038bc:	4bab      	ldr	r3, [pc, #684]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c0:	4aaa      	ldr	r2, [pc, #680]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80038c8:	4aa8      	ldr	r2, [pc, #672]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d8:	d115      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038da:	f7fd fd03 	bl	80012e4 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038e0:	e00b      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e2:	f7fd fcff 	bl	80012e4 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d902      	bls.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	75fb      	strb	r3, [r7, #23]
            break;
 80038f8:	e005      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038fa:	4b9c      	ldr	r3, [pc, #624]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0ed      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8003906:	7dfb      	ldrb	r3, [r7, #23]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d126      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003916:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800391a:	d10d      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800391c:	4b93      	ldr	r3, [pc, #588]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800392a:	0919      	lsrs	r1, r3, #4
 800392c:	4b90      	ldr	r3, [pc, #576]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800392e:	400b      	ands	r3, r1
 8003930:	498e      	ldr	r1, [pc, #568]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003932:	4313      	orrs	r3, r2
 8003934:	610b      	str	r3, [r1, #16]
 8003936:	e005      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8003938:	4b8c      	ldr	r3, [pc, #560]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	4a8b      	ldr	r2, [pc, #556]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800393e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003942:	6113      	str	r3, [r2, #16]
 8003944:	4b89      	ldr	r3, [pc, #548]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003946:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800394e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003952:	4986      	ldr	r1, [pc, #536]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003954:	4313      	orrs	r3, r2
 8003956:	670b      	str	r3, [r1, #112]	; 0x70
 8003958:	e004      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800395a:	7dfb      	ldrb	r3, [r7, #23]
 800395c:	75bb      	strb	r3, [r7, #22]
 800395e:	e001      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003960:	7dfb      	ldrb	r3, [r7, #23]
 8003962:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d07e      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003974:	2b28      	cmp	r3, #40	; 0x28
 8003976:	d867      	bhi.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8003978:	a201      	add	r2, pc, #4	; (adr r2, 8003980 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 800397a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397e:	bf00      	nop
 8003980:	08003a4f 	.word	0x08003a4f
 8003984:	08003a49 	.word	0x08003a49
 8003988:	08003a49 	.word	0x08003a49
 800398c:	08003a49 	.word	0x08003a49
 8003990:	08003a49 	.word	0x08003a49
 8003994:	08003a49 	.word	0x08003a49
 8003998:	08003a49 	.word	0x08003a49
 800399c:	08003a49 	.word	0x08003a49
 80039a0:	08003a25 	.word	0x08003a25
 80039a4:	08003a49 	.word	0x08003a49
 80039a8:	08003a49 	.word	0x08003a49
 80039ac:	08003a49 	.word	0x08003a49
 80039b0:	08003a49 	.word	0x08003a49
 80039b4:	08003a49 	.word	0x08003a49
 80039b8:	08003a49 	.word	0x08003a49
 80039bc:	08003a49 	.word	0x08003a49
 80039c0:	08003a37 	.word	0x08003a37
 80039c4:	08003a49 	.word	0x08003a49
 80039c8:	08003a49 	.word	0x08003a49
 80039cc:	08003a49 	.word	0x08003a49
 80039d0:	08003a49 	.word	0x08003a49
 80039d4:	08003a49 	.word	0x08003a49
 80039d8:	08003a49 	.word	0x08003a49
 80039dc:	08003a49 	.word	0x08003a49
 80039e0:	08003a4f 	.word	0x08003a4f
 80039e4:	08003a49 	.word	0x08003a49
 80039e8:	08003a49 	.word	0x08003a49
 80039ec:	08003a49 	.word	0x08003a49
 80039f0:	08003a49 	.word	0x08003a49
 80039f4:	08003a49 	.word	0x08003a49
 80039f8:	08003a49 	.word	0x08003a49
 80039fc:	08003a49 	.word	0x08003a49
 8003a00:	08003a4f 	.word	0x08003a4f
 8003a04:	08003a49 	.word	0x08003a49
 8003a08:	08003a49 	.word	0x08003a49
 8003a0c:	08003a49 	.word	0x08003a49
 8003a10:	08003a49 	.word	0x08003a49
 8003a14:	08003a49 	.word	0x08003a49
 8003a18:	08003a49 	.word	0x08003a49
 8003a1c:	08003a49 	.word	0x08003a49
 8003a20:	08003a4f 	.word	0x08003a4f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3304      	adds	r3, #4
 8003a28:	2101      	movs	r1, #1
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 fdd4 	bl	80045d8 <RCCEx_PLL2_Config>
 8003a30:	4603      	mov	r3, r0
 8003a32:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003a34:	e00c      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	3324      	adds	r3, #36	; 0x24
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 fe7d 	bl	800473c <RCCEx_PLL3_Config>
 8003a42:	4603      	mov	r3, r0
 8003a44:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003a46:	e003      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a4c:	e000      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8003a4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a50:	7dfb      	ldrb	r3, [r7, #23]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d109      	bne.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003a56:	4b45      	ldr	r3, [pc, #276]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a62:	4942      	ldr	r1, [pc, #264]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	654b      	str	r3, [r1, #84]	; 0x54
 8003a68:	e001      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6a:	7dfb      	ldrb	r3, [r7, #23]
 8003a6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d037      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7e:	2b05      	cmp	r3, #5
 8003a80:	d820      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003a82:	a201      	add	r2, pc, #4	; (adr r2, 8003a88 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003acb 	.word	0x08003acb
 8003a8c:	08003aa1 	.word	0x08003aa1
 8003a90:	08003ab3 	.word	0x08003ab3
 8003a94:	08003acb 	.word	0x08003acb
 8003a98:	08003acb 	.word	0x08003acb
 8003a9c:	08003acb 	.word	0x08003acb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fd96 	bl	80045d8 <RCCEx_PLL2_Config>
 8003aac:	4603      	mov	r3, r0
 8003aae:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003ab0:	e00c      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3324      	adds	r3, #36	; 0x24
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fe3f 	bl	800473c <RCCEx_PLL3_Config>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003ac2:	e003      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ac8:	e000      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003aca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ad2:	4b26      	ldr	r3, [pc, #152]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad6:	f023 0207 	bic.w	r2, r3, #7
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ade:	4923      	ldr	r1, [pc, #140]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	654b      	str	r3, [r1, #84]	; 0x54
 8003ae4:	e001      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae6:	7dfb      	ldrb	r3, [r7, #23]
 8003ae8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0304 	and.w	r3, r3, #4
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d040      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003afc:	2b05      	cmp	r3, #5
 8003afe:	d821      	bhi.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003b00:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b06:	bf00      	nop
 8003b08:	08003b4b 	.word	0x08003b4b
 8003b0c:	08003b21 	.word	0x08003b21
 8003b10:	08003b33 	.word	0x08003b33
 8003b14:	08003b4b 	.word	0x08003b4b
 8003b18:	08003b4b 	.word	0x08003b4b
 8003b1c:	08003b4b 	.word	0x08003b4b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3304      	adds	r3, #4
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fd56 	bl	80045d8 <RCCEx_PLL2_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003b30:	e00c      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3324      	adds	r3, #36	; 0x24
 8003b36:	2101      	movs	r1, #1
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f000 fdff 	bl	800473c <RCCEx_PLL3_Config>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003b42:	e003      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	75fb      	strb	r3, [r7, #23]
      break;
 8003b48:	e000      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003b4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b4c:	7dfb      	ldrb	r3, [r7, #23]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d110      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b52:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b56:	f023 0207 	bic.w	r2, r3, #7
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b60:	4902      	ldr	r1, [pc, #8]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	658b      	str	r3, [r1, #88]	; 0x58
 8003b66:	e007      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003b68:	58024800 	.word	0x58024800
 8003b6c:	58024400 	.word	0x58024400
 8003b70:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b74:	7dfb      	ldrb	r3, [r7, #23]
 8003b76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d04b      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b8e:	d02e      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003b90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b94:	d828      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d02a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba0:	d822      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003ba2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ba6:	d026      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003ba8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003bac:	d81c      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003bae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb2:	d010      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003bb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb8:	d816      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d01d      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003bbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bc2:	d111      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	2100      	movs	r1, #0
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 fd04 	bl	80045d8 <RCCEx_PLL2_Config>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003bd4:	e012      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	3324      	adds	r3, #36	; 0x24
 8003bda:	2102      	movs	r1, #2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f000 fdad 	bl	800473c <RCCEx_PLL3_Config>
 8003be2:	4603      	mov	r3, r0
 8003be4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003be6:	e009      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	75fb      	strb	r3, [r7, #23]
      break;
 8003bec:	e006      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003bee:	bf00      	nop
 8003bf0:	e004      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003bf2:	bf00      	nop
 8003bf4:	e002      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003bf6:	bf00      	nop
 8003bf8:	e000      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003bfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bfc:	7dfb      	ldrb	r3, [r7, #23]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10a      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c02:	4bb2      	ldr	r3, [pc, #712]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c06:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c10:	49ae      	ldr	r1, [pc, #696]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	654b      	str	r3, [r1, #84]	; 0x54
 8003c16:	e001      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c18:	7dfb      	ldrb	r3, [r7, #23]
 8003c1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d04b      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c2e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003c32:	d02e      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8003c34:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003c38:	d828      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3e:	d02a      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c44:	d822      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003c46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c4a:	d026      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003c4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c50:	d81c      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c56:	d010      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c5c:	d816      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d01d      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c66:	d111      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fcb2 	bl	80045d8 <RCCEx_PLL2_Config>
 8003c74:	4603      	mov	r3, r0
 8003c76:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c78:	e012      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3324      	adds	r3, #36	; 0x24
 8003c7e:	2102      	movs	r1, #2
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 fd5b 	bl	800473c <RCCEx_PLL3_Config>
 8003c86:	4603      	mov	r3, r0
 8003c88:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c8a:	e009      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c90:	e006      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c92:	bf00      	nop
 8003c94:	e004      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c96:	bf00      	nop
 8003c98:	e002      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c9a:	bf00      	nop
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ca0:	7dfb      	ldrb	r3, [r7, #23]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10a      	bne.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ca6:	4b89      	ldr	r3, [pc, #548]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003caa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cb4:	4985      	ldr	r1, [pc, #532]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	658b      	str	r3, [r1, #88]	; 0x58
 8003cba:	e001      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cbc:	7dfb      	ldrb	r3, [r7, #23]
 8003cbe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d04b      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cd2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003cd6:	d02e      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003cd8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003cdc:	d828      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce2:	d02a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8003ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce8:	d822      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003cea:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cee:	d026      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003cf0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cf4:	d81c      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003cf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cfa:	d010      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003cfc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d00:	d816      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d01d      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8003d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0a:	d111      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fc60 	bl	80045d8 <RCCEx_PLL2_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003d1c:	e012      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3324      	adds	r3, #36	; 0x24
 8003d22:	2102      	movs	r1, #2
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fd09 	bl	800473c <RCCEx_PLL3_Config>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003d2e:	e009      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	75fb      	strb	r3, [r7, #23]
      break;
 8003d34:	e006      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003d36:	bf00      	nop
 8003d38:	e004      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003d3a:	bf00      	nop
 8003d3c:	e002      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003d3e:	bf00      	nop
 8003d40:	e000      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003d42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d44:	7dfb      	ldrb	r3, [r7, #23]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10a      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003d4a:	4b60      	ldr	r3, [pc, #384]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d58:	495c      	ldr	r1, [pc, #368]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	658b      	str	r3, [r1, #88]	; 0x58
 8003d5e:	e001      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
 8003d62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d018      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d78:	d10a      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3324      	adds	r3, #36	; 0x24
 8003d7e:	2102      	movs	r1, #2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 fcdb 	bl	800473c <RCCEx_PLL3_Config>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003d90:	4b4e      	ldr	r3, [pc, #312]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d94:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d9c:	494b      	ldr	r1, [pc, #300]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0310 	and.w	r3, r3, #16
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d01a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003db8:	d10a      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3324      	adds	r3, #36	; 0x24
 8003dbe:	2102      	movs	r1, #2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f000 fcbb 	bl	800473c <RCCEx_PLL3_Config>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003dd0:	4b3e      	ldr	r3, [pc, #248]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dde:	493b      	ldr	r1, [pc, #236]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d034      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003df6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003dfa:	d01d      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8003dfc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e00:	d817      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0a:	d009      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003e0c:	e011      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3304      	adds	r3, #4
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fbdf 	bl	80045d8 <RCCEx_PLL2_Config>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003e1e:	e00c      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3324      	adds	r3, #36	; 0x24
 8003e24:	2102      	movs	r1, #2
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fc88 	bl	800473c <RCCEx_PLL3_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003e30:	e003      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	75fb      	strb	r3, [r7, #23]
      break;
 8003e36:	e000      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8003e38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e3a:	7dfb      	ldrb	r3, [r7, #23]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e40:	4b22      	ldr	r3, [pc, #136]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e4e:	491f      	ldr	r1, [pc, #124]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	658b      	str	r3, [r1, #88]	; 0x58
 8003e54:	e001      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e56:	7dfb      	ldrb	r3, [r7, #23]
 8003e58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d036      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e70:	d01c      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003e72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e76:	d816      	bhi.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003e78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e7c:	d003      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003e7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e82:	d007      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8003e84:	e00f      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e86:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8a:	4a10      	ldr	r2, [pc, #64]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e92:	e00c      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3324      	adds	r3, #36	; 0x24
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fc4e 	bl	800473c <RCCEx_PLL3_Config>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003ea4:	e003      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	75fb      	strb	r3, [r7, #23]
      break;
 8003eaa:	e000      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8003eac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10d      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eb4:	4b05      	ldr	r3, [pc, #20]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ec2:	4902      	ldr	r1, [pc, #8]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	654b      	str	r3, [r1, #84]	; 0x54
 8003ec8:	e004      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8003eca:	bf00      	nop
 8003ecc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed0:	7dfb      	ldrb	r3, [r7, #23]
 8003ed2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d029      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eec:	d007      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003eee:	e00f      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef0:	4b59      	ldr	r3, [pc, #356]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef4:	4a58      	ldr	r2, [pc, #352]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003ef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003efa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003efc:	e00b      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	3304      	adds	r3, #4
 8003f02:	2102      	movs	r1, #2
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fb67 	bl	80045d8 <RCCEx_PLL2_Config>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003f0e:	e002      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	75fb      	strb	r3, [r7, #23]
      break;
 8003f14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f16:	7dfb      	ldrb	r3, [r7, #23]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d109      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003f1c:	4b4e      	ldr	r3, [pc, #312]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003f1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f28:	494b      	ldr	r1, [pc, #300]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003f2e:	e001      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f30:	7dfb      	ldrb	r3, [r7, #23]
 8003f32:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3324      	adds	r3, #36	; 0x24
 8003f44:	2102      	movs	r1, #2
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fbf8 	bl	800473c <RCCEx_PLL3_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d030      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f6a:	d017      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003f6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f70:	d811      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8003f72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f76:	d013      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8003f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f7c:	d80b      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d010      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8003f82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f86:	d106      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f88:	4b33      	ldr	r3, [pc, #204]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	4a32      	ldr	r2, [pc, #200]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003f94:	e007      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	75fb      	strb	r3, [r7, #23]
      break;
 8003f9a:	e004      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003f9c:	bf00      	nop
 8003f9e:	e002      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003fa0:	bf00      	nop
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003fa4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fa6:	7dfb      	ldrb	r3, [r7, #23]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d109      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fac:	4b2a      	ldr	r3, [pc, #168]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fb8:	4927      	ldr	r1, [pc, #156]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	654b      	str	r3, [r1, #84]	; 0x54
 8003fbe:	e001      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
 8003fc2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d008      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fd0:	4b21      	ldr	r3, [pc, #132]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fdc:	491e      	ldr	r1, [pc, #120]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d008      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fee:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ffa:	4917      	ldr	r1, [pc, #92]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00d      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800400c:	4b12      	ldr	r3, [pc, #72]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	4a11      	ldr	r2, [pc, #68]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8004012:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004016:	6113      	str	r3, [r2, #16]
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004022:	490d      	ldr	r1, [pc, #52]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8004024:	4313      	orrs	r3, r2
 8004026:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	da08      	bge.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004030:	4b09      	ldr	r3, [pc, #36]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 8004032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004034:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800403c:	4906      	ldr	r1, [pc, #24]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0xdd0>)
 800403e:	4313      	orrs	r3, r2
 8004040:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8004042:	7dbb      	ldrb	r3, [r7, #22]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  }
  return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	58024400 	.word	0x58024400

0800405c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004060:	f7ff f8b6 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 8004064:	4602      	mov	r2, r0
 8004066:	4b06      	ldr	r3, [pc, #24]	; (8004080 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	091b      	lsrs	r3, r3, #4
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	4904      	ldr	r1, [pc, #16]	; (8004084 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004072:	5ccb      	ldrb	r3, [r1, r3]
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	58024400 	.word	0x58024400
 8004084:	08005b98 	.word	0x08005b98

08004088 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004088:	b480      	push	{r7}
 800408a:	b089      	sub	sp, #36	; 0x24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004090:	4ba1      	ldr	r3, [pc, #644]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800409a:	4b9f      	ldr	r3, [pc, #636]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800409c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409e:	0b1b      	lsrs	r3, r3, #12
 80040a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040a4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80040a6:	4b9c      	ldr	r3, [pc, #624]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040aa:	091b      	lsrs	r3, r3, #4
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80040b2:	4b99      	ldr	r3, [pc, #612]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b6:	08db      	lsrs	r3, r3, #3
 80040b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	ee07 3a90 	vmov	s15, r3
 80040c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 8111 	beq.w	80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	f000 8083 	beq.w	80041e4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f200 80a1 	bhi.w	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d003      	beq.n	80040f4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d056      	beq.n	80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80040f2:	e099      	b.n	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040f4:	4b88      	ldr	r3, [pc, #544]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d02d      	beq.n	800415c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004100:	4b85      	ldr	r3, [pc, #532]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	08db      	lsrs	r3, r3, #3
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	4a84      	ldr	r2, [pc, #528]	; (800431c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
 8004110:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	ee07 3a90 	vmov	s15, r3
 8004118:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	ee07 3a90 	vmov	s15, r3
 8004122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412a:	4b7b      	ldr	r3, [pc, #492]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800412c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413a:	ed97 6a03 	vldr	s12, [r7, #12]
 800413e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800414a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800414e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004156:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800415a:	e087      	b.n	800426c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	ee07 3a90 	vmov	s15, r3
 8004162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004166:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004324 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800416a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800416e:	4b6a      	ldr	r3, [pc, #424]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004176:	ee07 3a90 	vmov	s15, r3
 800417a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800417e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004182:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800418a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800418e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800419a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800419e:	e065      	b.n	800426c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041aa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004328 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80041ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041b2:	4b59      	ldr	r3, [pc, #356]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ba:	ee07 3a90 	vmov	s15, r3
 80041be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80041c6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041e2:	e043      	b.n	800426c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	ee07 3a90 	vmov	s15, r3
 80041ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ee:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800432c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80041f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041f6:	4b48      	ldr	r3, [pc, #288]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004206:	ed97 6a03 	vldr	s12, [r7, #12]
 800420a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800420e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004216:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800421a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800421e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004222:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004226:	e021      	b.n	800426c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	ee07 3a90 	vmov	s15, r3
 800422e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004232:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004328 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800423a:	4b37      	ldr	r3, [pc, #220]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800423c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004242:	ee07 3a90 	vmov	s15, r3
 8004246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424a:	ed97 6a03 	vldr	s12, [r7, #12]
 800424e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800425a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800425e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004266:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800426a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800426c:	4b2a      	ldr	r3, [pc, #168]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	0a5b      	lsrs	r3, r3, #9
 8004272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800427e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004282:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004286:	edd7 6a07 	vldr	s13, [r7, #28]
 800428a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800428e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004292:	ee17 2a90 	vmov	r2, s15
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800429a:	4b1f      	ldr	r3, [pc, #124]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	0c1b      	lsrs	r3, r3, #16
 80042a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042a4:	ee07 3a90 	vmov	s15, r3
 80042a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80042b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042c0:	ee17 2a90 	vmov	r2, s15
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80042c8:	4b13      	ldr	r3, [pc, #76]	; (8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042cc:	0e1b      	lsrs	r3, r3, #24
 80042ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042d2:	ee07 3a90 	vmov	s15, r3
 80042d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80042e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042ee:	ee17 2a90 	vmov	r2, s15
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80042f6:	e008      	b.n	800430a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	609a      	str	r2, [r3, #8]
}
 800430a:	bf00      	nop
 800430c:	3724      	adds	r7, #36	; 0x24
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	58024400 	.word	0x58024400
 800431c:	03d09000 	.word	0x03d09000
 8004320:	46000000 	.word	0x46000000
 8004324:	4c742400 	.word	0x4c742400
 8004328:	4a742400 	.word	0x4a742400
 800432c:	4af42400 	.word	0x4af42400

08004330 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004330:	b480      	push	{r7}
 8004332:	b089      	sub	sp, #36	; 0x24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004338:	4ba1      	ldr	r3, [pc, #644]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800433a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004342:	4b9f      	ldr	r3, [pc, #636]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004346:	0d1b      	lsrs	r3, r3, #20
 8004348:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800434c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800434e:	4b9c      	ldr	r3, [pc, #624]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004352:	0a1b      	lsrs	r3, r3, #8
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800435a:	4b99      	ldr	r3, [pc, #612]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800435c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435e:	08db      	lsrs	r3, r3, #3
 8004360:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	fb02 f303 	mul.w	r3, r2, r3
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004372:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 8111 	beq.w	80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b02      	cmp	r3, #2
 8004382:	f000 8083 	beq.w	800448c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2b02      	cmp	r3, #2
 800438a:	f200 80a1 	bhi.w	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d056      	beq.n	8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800439a:	e099      	b.n	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800439c:	4b88      	ldr	r3, [pc, #544]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d02d      	beq.n	8004404 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80043a8:	4b85      	ldr	r3, [pc, #532]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	08db      	lsrs	r3, r3, #3
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	4a84      	ldr	r2, [pc, #528]	; (80045c4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80043b4:	fa22 f303 	lsr.w	r3, r2, r3
 80043b8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	ee07 3a90 	vmov	s15, r3
 80043c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	ee07 3a90 	vmov	s15, r3
 80043ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043d2:	4b7b      	ldr	r3, [pc, #492]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80043e6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80045c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043fe:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004402:	e087      	b.n	8004514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80045cc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004416:	4b6a      	ldr	r3, [pc, #424]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800441e:	ee07 3a90 	vmov	s15, r3
 8004422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004426:	ed97 6a03 	vldr	s12, [r7, #12]
 800442a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80045c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800442e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004436:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800443a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800443e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004442:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004446:	e065      	b.n	8004514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004452:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80045d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800445a:	4b59      	ldr	r3, [pc, #356]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800446a:	ed97 6a03 	vldr	s12, [r7, #12]
 800446e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80045c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800447a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800447e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004486:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800448a:	e043      	b.n	8004514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004496:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800449a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800449e:	4b48      	ldr	r3, [pc, #288]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a6:	ee07 3a90 	vmov	s15, r3
 80044aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80044b2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80045c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044ce:	e021      	b.n	8004514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044da:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80045d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80044de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044e2:	4b37      	ldr	r3, [pc, #220]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ea:	ee07 3a90 	vmov	s15, r3
 80044ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80044f6:	eddf 5a34 	vldr	s11, [pc, #208]	; 80045c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004502:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004512:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004514:	4b2a      	ldr	r3, [pc, #168]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004518:	0a5b      	lsrs	r3, r3, #9
 800451a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800451e:	ee07 3a90 	vmov	s15, r3
 8004522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004526:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800452a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800452e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800453a:	ee17 2a90 	vmov	r2, s15
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004542:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	0c1b      	lsrs	r3, r3, #16
 8004548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800454c:	ee07 3a90 	vmov	s15, r3
 8004550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004554:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004558:	ee37 7a87 	vadd.f32	s14, s15, s14
 800455c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004564:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004568:	ee17 2a90 	vmov	r2, s15
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004570:	4b13      	ldr	r3, [pc, #76]	; (80045c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004574:	0e1b      	lsrs	r3, r3, #24
 8004576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800457a:	ee07 3a90 	vmov	s15, r3
 800457e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004582:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004586:	ee37 7a87 	vadd.f32	s14, s15, s14
 800458a:	edd7 6a07 	vldr	s13, [r7, #28]
 800458e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004592:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004596:	ee17 2a90 	vmov	r2, s15
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800459e:	e008      	b.n	80045b2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	609a      	str	r2, [r3, #8]
}
 80045b2:	bf00      	nop
 80045b4:	3724      	adds	r7, #36	; 0x24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	58024400 	.word	0x58024400
 80045c4:	03d09000 	.word	0x03d09000
 80045c8:	46000000 	.word	0x46000000
 80045cc:	4c742400 	.word	0x4c742400
 80045d0:	4a742400 	.word	0x4a742400
 80045d4:	4af42400 	.word	0x4af42400

080045d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045e2:	2300      	movs	r3, #0
 80045e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045e6:	4b53      	ldr	r3, [pc, #332]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d101      	bne.n	80045f6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e099      	b.n	800472a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80045f6:	4b4f      	ldr	r3, [pc, #316]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a4e      	ldr	r2, [pc, #312]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80045fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004600:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004602:	f7fc fe6f 	bl	80012e4 <HAL_GetTick>
 8004606:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004608:	e008      	b.n	800461c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800460a:	f7fc fe6b 	bl	80012e4 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d901      	bls.n	800461c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e086      	b.n	800472a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800461c:	4b45      	ldr	r3, [pc, #276]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1f0      	bne.n	800460a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004628:	4b42      	ldr	r3, [pc, #264]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 800462a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	031b      	lsls	r3, r3, #12
 8004636:	493f      	ldr	r1, [pc, #252]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004638:	4313      	orrs	r3, r2
 800463a:	628b      	str	r3, [r1, #40]	; 0x28
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	3b01      	subs	r3, #1
 8004642:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	3b01      	subs	r3, #1
 800464c:	025b      	lsls	r3, r3, #9
 800464e:	b29b      	uxth	r3, r3
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	3b01      	subs	r3, #1
 8004658:	041b      	lsls	r3, r3, #16
 800465a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800465e:	431a      	orrs	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	3b01      	subs	r3, #1
 8004666:	061b      	lsls	r3, r3, #24
 8004668:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800466c:	4931      	ldr	r1, [pc, #196]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 800466e:	4313      	orrs	r3, r2
 8004670:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004672:	4b30      	ldr	r3, [pc, #192]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	492d      	ldr	r1, [pc, #180]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004680:	4313      	orrs	r3, r2
 8004682:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004684:	4b2b      	ldr	r3, [pc, #172]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004688:	f023 0220 	bic.w	r2, r3, #32
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	4928      	ldr	r1, [pc, #160]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004692:	4313      	orrs	r3, r2
 8004694:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004696:	4b27      	ldr	r3, [pc, #156]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	4a26      	ldr	r2, [pc, #152]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 800469c:	f023 0310 	bic.w	r3, r3, #16
 80046a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80046a2:	4b24      	ldr	r3, [pc, #144]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046a6:	4b24      	ldr	r3, [pc, #144]	; (8004738 <RCCEx_PLL2_Config+0x160>)
 80046a8:	4013      	ands	r3, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	69d2      	ldr	r2, [r2, #28]
 80046ae:	00d2      	lsls	r2, r2, #3
 80046b0:	4920      	ldr	r1, [pc, #128]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80046b6:	4b1f      	ldr	r3, [pc, #124]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ba:	4a1e      	ldr	r2, [pc, #120]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046bc:	f043 0310 	orr.w	r3, r3, #16
 80046c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d106      	bne.n	80046d6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80046c8:	4b1a      	ldr	r3, [pc, #104]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	4a19      	ldr	r2, [pc, #100]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046d4:	e00f      	b.n	80046f6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d106      	bne.n	80046ea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80046dc:	4b15      	ldr	r3, [pc, #84]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e0:	4a14      	ldr	r2, [pc, #80]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046e8:	e005      	b.n	80046f6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80046ea:	4b12      	ldr	r3, [pc, #72]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ee:	4a11      	ldr	r2, [pc, #68]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80046f4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80046f6:	4b0f      	ldr	r3, [pc, #60]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a0e      	ldr	r2, [pc, #56]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 80046fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004700:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004702:	f7fc fdef 	bl	80012e4 <HAL_GetTick>
 8004706:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004708:	e008      	b.n	800471c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800470a:	f7fc fdeb 	bl	80012e4 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e006      	b.n	800472a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <RCCEx_PLL2_Config+0x15c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004728:	7bfb      	ldrb	r3, [r7, #15]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	58024400 	.word	0x58024400
 8004738:	ffff0007 	.word	0xffff0007

0800473c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800474a:	4b53      	ldr	r3, [pc, #332]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800474c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2b03      	cmp	r3, #3
 8004754:	d101      	bne.n	800475a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e099      	b.n	800488e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800475a:	4b4f      	ldr	r3, [pc, #316]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a4e      	ldr	r2, [pc, #312]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004766:	f7fc fdbd 	bl	80012e4 <HAL_GetTick>
 800476a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800476c:	e008      	b.n	8004780 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800476e:	f7fc fdb9 	bl	80012e4 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d901      	bls.n	8004780 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e086      	b.n	800488e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004780:	4b45      	ldr	r3, [pc, #276]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f0      	bne.n	800476e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800478c:	4b42      	ldr	r3, [pc, #264]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800478e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004790:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	051b      	lsls	r3, r3, #20
 800479a:	493f      	ldr	r1, [pc, #252]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	628b      	str	r3, [r1, #40]	; 0x28
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	3b01      	subs	r3, #1
 80047a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	025b      	lsls	r3, r3, #9
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	041b      	lsls	r3, r3, #16
 80047be:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	061b      	lsls	r3, r3, #24
 80047cc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047d0:	4931      	ldr	r1, [pc, #196]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80047d6:	4b30      	ldr	r3, [pc, #192]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047da:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	492d      	ldr	r1, [pc, #180]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80047e8:	4b2b      	ldr	r3, [pc, #172]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	4928      	ldr	r1, [pc, #160]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80047fa:	4b27      	ldr	r3, [pc, #156]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 80047fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fe:	4a26      	ldr	r2, [pc, #152]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004804:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004806:	4b24      	ldr	r3, [pc, #144]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800480a:	4b24      	ldr	r3, [pc, #144]	; (800489c <RCCEx_PLL3_Config+0x160>)
 800480c:	4013      	ands	r3, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	69d2      	ldr	r2, [r2, #28]
 8004812:	00d2      	lsls	r2, r2, #3
 8004814:	4920      	ldr	r1, [pc, #128]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004816:	4313      	orrs	r3, r2
 8004818:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800481a:	4b1f      	ldr	r3, [pc, #124]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800481c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481e:	4a1e      	ldr	r2, [pc, #120]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004824:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d106      	bne.n	800483a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800482c:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800482e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004830:	4a19      	ldr	r2, [pc, #100]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004832:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004836:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004838:	e00f      	b.n	800485a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d106      	bne.n	800484e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004840:	4b15      	ldr	r3, [pc, #84]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004844:	4a14      	ldr	r2, [pc, #80]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004846:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800484a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800484c:	e005      	b.n	800485a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800484e:	4b12      	ldr	r3, [pc, #72]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004852:	4a11      	ldr	r2, [pc, #68]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004854:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004858:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800485a:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a0e      	ldr	r2, [pc, #56]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004864:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004866:	f7fc fd3d 	bl	80012e4 <HAL_GetTick>
 800486a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800486c:	e008      	b.n	8004880 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800486e:	f7fc fd39 	bl	80012e4 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e006      	b.n	800488e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004880:	4b05      	ldr	r3, [pc, #20]	; (8004898 <RCCEx_PLL3_Config+0x15c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800488c:	7bfb      	ldrb	r3, [r7, #15]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	58024400 	.word	0x58024400
 800489c:	ffff0007 	.word	0xffff0007

080048a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e042      	b.n	8004938 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d106      	bne.n	80048ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7fc fb6d 	bl	8000fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2224      	movs	r2, #36	; 0x24
 80048ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0201 	bic.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 f82c 	bl	8004940 <UART_SetConfig>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d101      	bne.n	80048f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e022      	b.n	8004938 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 fe84 	bl	8005608 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800490e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800491e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 ff0b 	bl	800574c <UART_CheckIdleState>
 8004936:	4603      	mov	r3, r0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3708      	adds	r7, #8
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004940:	b5b0      	push	{r4, r5, r7, lr}
 8004942:	b08e      	sub	sp, #56	; 0x38
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004948:	2300      	movs	r3, #0
 800494a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	431a      	orrs	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	4313      	orrs	r3, r2
 8004964:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800496a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800496c:	4313      	orrs	r3, r2
 800496e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	4bc0      	ldr	r3, [pc, #768]	; (8004c78 <UART_SetConfig+0x338>)
 8004978:	4013      	ands	r3, r2
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	6812      	ldr	r2, [r2, #0]
 800497e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004980:	430b      	orrs	r3, r1
 8004982:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4ab5      	ldr	r2, [pc, #724]	; (8004c7c <UART_SetConfig+0x33c>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d004      	beq.n	80049b4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049b0:	4313      	orrs	r3, r2
 80049b2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	4bb1      	ldr	r3, [pc, #708]	; (8004c80 <UART_SetConfig+0x340>)
 80049bc:	4013      	ands	r3, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049c4:	430b      	orrs	r3, r1
 80049c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ce:	f023 010f 	bic.w	r1, r3, #15
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4aa8      	ldr	r2, [pc, #672]	; (8004c84 <UART_SetConfig+0x344>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d177      	bne.n	8004ad8 <UART_SetConfig+0x198>
 80049e8:	4ba7      	ldr	r3, [pc, #668]	; (8004c88 <UART_SetConfig+0x348>)
 80049ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049f0:	2b28      	cmp	r3, #40	; 0x28
 80049f2:	d86d      	bhi.n	8004ad0 <UART_SetConfig+0x190>
 80049f4:	a201      	add	r2, pc, #4	; (adr r2, 80049fc <UART_SetConfig+0xbc>)
 80049f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fa:	bf00      	nop
 80049fc:	08004aa1 	.word	0x08004aa1
 8004a00:	08004ad1 	.word	0x08004ad1
 8004a04:	08004ad1 	.word	0x08004ad1
 8004a08:	08004ad1 	.word	0x08004ad1
 8004a0c:	08004ad1 	.word	0x08004ad1
 8004a10:	08004ad1 	.word	0x08004ad1
 8004a14:	08004ad1 	.word	0x08004ad1
 8004a18:	08004ad1 	.word	0x08004ad1
 8004a1c:	08004aa9 	.word	0x08004aa9
 8004a20:	08004ad1 	.word	0x08004ad1
 8004a24:	08004ad1 	.word	0x08004ad1
 8004a28:	08004ad1 	.word	0x08004ad1
 8004a2c:	08004ad1 	.word	0x08004ad1
 8004a30:	08004ad1 	.word	0x08004ad1
 8004a34:	08004ad1 	.word	0x08004ad1
 8004a38:	08004ad1 	.word	0x08004ad1
 8004a3c:	08004ab1 	.word	0x08004ab1
 8004a40:	08004ad1 	.word	0x08004ad1
 8004a44:	08004ad1 	.word	0x08004ad1
 8004a48:	08004ad1 	.word	0x08004ad1
 8004a4c:	08004ad1 	.word	0x08004ad1
 8004a50:	08004ad1 	.word	0x08004ad1
 8004a54:	08004ad1 	.word	0x08004ad1
 8004a58:	08004ad1 	.word	0x08004ad1
 8004a5c:	08004ab9 	.word	0x08004ab9
 8004a60:	08004ad1 	.word	0x08004ad1
 8004a64:	08004ad1 	.word	0x08004ad1
 8004a68:	08004ad1 	.word	0x08004ad1
 8004a6c:	08004ad1 	.word	0x08004ad1
 8004a70:	08004ad1 	.word	0x08004ad1
 8004a74:	08004ad1 	.word	0x08004ad1
 8004a78:	08004ad1 	.word	0x08004ad1
 8004a7c:	08004ac1 	.word	0x08004ac1
 8004a80:	08004ad1 	.word	0x08004ad1
 8004a84:	08004ad1 	.word	0x08004ad1
 8004a88:	08004ad1 	.word	0x08004ad1
 8004a8c:	08004ad1 	.word	0x08004ad1
 8004a90:	08004ad1 	.word	0x08004ad1
 8004a94:	08004ad1 	.word	0x08004ad1
 8004a98:	08004ad1 	.word	0x08004ad1
 8004a9c:	08004ac9 	.word	0x08004ac9
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004aa6:	e326      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004aa8:	2304      	movs	r3, #4
 8004aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004aae:	e322      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ab6:	e31e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ab8:	2310      	movs	r3, #16
 8004aba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004abe:	e31a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ac0:	2320      	movs	r3, #32
 8004ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ac6:	e316      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ac8:	2340      	movs	r3, #64	; 0x40
 8004aca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ace:	e312      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ad0:	2380      	movs	r3, #128	; 0x80
 8004ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ad6:	e30e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a6b      	ldr	r2, [pc, #428]	; (8004c8c <UART_SetConfig+0x34c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d130      	bne.n	8004b44 <UART_SetConfig+0x204>
 8004ae2:	4b69      	ldr	r3, [pc, #420]	; (8004c88 <UART_SetConfig+0x348>)
 8004ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	2b05      	cmp	r3, #5
 8004aec:	d826      	bhi.n	8004b3c <UART_SetConfig+0x1fc>
 8004aee:	a201      	add	r2, pc, #4	; (adr r2, 8004af4 <UART_SetConfig+0x1b4>)
 8004af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af4:	08004b0d 	.word	0x08004b0d
 8004af8:	08004b15 	.word	0x08004b15
 8004afc:	08004b1d 	.word	0x08004b1d
 8004b00:	08004b25 	.word	0x08004b25
 8004b04:	08004b2d 	.word	0x08004b2d
 8004b08:	08004b35 	.word	0x08004b35
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b12:	e2f0      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b14:	2304      	movs	r3, #4
 8004b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b1a:	e2ec      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b1c:	2308      	movs	r3, #8
 8004b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b22:	e2e8      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b24:	2310      	movs	r3, #16
 8004b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b2a:	e2e4      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b2c:	2320      	movs	r3, #32
 8004b2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b32:	e2e0      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b34:	2340      	movs	r3, #64	; 0x40
 8004b36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b3a:	e2dc      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b3c:	2380      	movs	r3, #128	; 0x80
 8004b3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b42:	e2d8      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a51      	ldr	r2, [pc, #324]	; (8004c90 <UART_SetConfig+0x350>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d130      	bne.n	8004bb0 <UART_SetConfig+0x270>
 8004b4e:	4b4e      	ldr	r3, [pc, #312]	; (8004c88 <UART_SetConfig+0x348>)
 8004b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	2b05      	cmp	r3, #5
 8004b58:	d826      	bhi.n	8004ba8 <UART_SetConfig+0x268>
 8004b5a:	a201      	add	r2, pc, #4	; (adr r2, 8004b60 <UART_SetConfig+0x220>)
 8004b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b60:	08004b79 	.word	0x08004b79
 8004b64:	08004b81 	.word	0x08004b81
 8004b68:	08004b89 	.word	0x08004b89
 8004b6c:	08004b91 	.word	0x08004b91
 8004b70:	08004b99 	.word	0x08004b99
 8004b74:	08004ba1 	.word	0x08004ba1
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b7e:	e2ba      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b80:	2304      	movs	r3, #4
 8004b82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b86:	e2b6      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b88:	2308      	movs	r3, #8
 8004b8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b8e:	e2b2      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b90:	2310      	movs	r3, #16
 8004b92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b96:	e2ae      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004b98:	2320      	movs	r3, #32
 8004b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b9e:	e2aa      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ba0:	2340      	movs	r3, #64	; 0x40
 8004ba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ba6:	e2a6      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ba8:	2380      	movs	r3, #128	; 0x80
 8004baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bae:	e2a2      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a37      	ldr	r2, [pc, #220]	; (8004c94 <UART_SetConfig+0x354>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d130      	bne.n	8004c1c <UART_SetConfig+0x2dc>
 8004bba:	4b33      	ldr	r3, [pc, #204]	; (8004c88 <UART_SetConfig+0x348>)
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	2b05      	cmp	r3, #5
 8004bc4:	d826      	bhi.n	8004c14 <UART_SetConfig+0x2d4>
 8004bc6:	a201      	add	r2, pc, #4	; (adr r2, 8004bcc <UART_SetConfig+0x28c>)
 8004bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bcc:	08004be5 	.word	0x08004be5
 8004bd0:	08004bed 	.word	0x08004bed
 8004bd4:	08004bf5 	.word	0x08004bf5
 8004bd8:	08004bfd 	.word	0x08004bfd
 8004bdc:	08004c05 	.word	0x08004c05
 8004be0:	08004c0d 	.word	0x08004c0d
 8004be4:	2300      	movs	r3, #0
 8004be6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bea:	e284      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004bec:	2304      	movs	r3, #4
 8004bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bf2:	e280      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004bf4:	2308      	movs	r3, #8
 8004bf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bfa:	e27c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004bfc:	2310      	movs	r3, #16
 8004bfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c02:	e278      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c04:	2320      	movs	r3, #32
 8004c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c0a:	e274      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c0c:	2340      	movs	r3, #64	; 0x40
 8004c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c12:	e270      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c14:	2380      	movs	r3, #128	; 0x80
 8004c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c1a:	e26c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a1d      	ldr	r2, [pc, #116]	; (8004c98 <UART_SetConfig+0x358>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d142      	bne.n	8004cac <UART_SetConfig+0x36c>
 8004c26:	4b18      	ldr	r3, [pc, #96]	; (8004c88 <UART_SetConfig+0x348>)
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	2b05      	cmp	r3, #5
 8004c30:	d838      	bhi.n	8004ca4 <UART_SetConfig+0x364>
 8004c32:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <UART_SetConfig+0x2f8>)
 8004c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c38:	08004c51 	.word	0x08004c51
 8004c3c:	08004c59 	.word	0x08004c59
 8004c40:	08004c61 	.word	0x08004c61
 8004c44:	08004c69 	.word	0x08004c69
 8004c48:	08004c71 	.word	0x08004c71
 8004c4c:	08004c9d 	.word	0x08004c9d
 8004c50:	2300      	movs	r3, #0
 8004c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c56:	e24e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c58:	2304      	movs	r3, #4
 8004c5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c5e:	e24a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c60:	2308      	movs	r3, #8
 8004c62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c66:	e246      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c68:	2310      	movs	r3, #16
 8004c6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c6e:	e242      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c70:	2320      	movs	r3, #32
 8004c72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c76:	e23e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004c78:	cfff69f3 	.word	0xcfff69f3
 8004c7c:	58000c00 	.word	0x58000c00
 8004c80:	11fff4ff 	.word	0x11fff4ff
 8004c84:	40011000 	.word	0x40011000
 8004c88:	58024400 	.word	0x58024400
 8004c8c:	40004400 	.word	0x40004400
 8004c90:	40004800 	.word	0x40004800
 8004c94:	40004c00 	.word	0x40004c00
 8004c98:	40005000 	.word	0x40005000
 8004c9c:	2340      	movs	r3, #64	; 0x40
 8004c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ca2:	e228      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004ca4:	2380      	movs	r3, #128	; 0x80
 8004ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004caa:	e224      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4ab1      	ldr	r2, [pc, #708]	; (8004f78 <UART_SetConfig+0x638>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d176      	bne.n	8004da4 <UART_SetConfig+0x464>
 8004cb6:	4bb1      	ldr	r3, [pc, #708]	; (8004f7c <UART_SetConfig+0x63c>)
 8004cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cbe:	2b28      	cmp	r3, #40	; 0x28
 8004cc0:	d86c      	bhi.n	8004d9c <UART_SetConfig+0x45c>
 8004cc2:	a201      	add	r2, pc, #4	; (adr r2, 8004cc8 <UART_SetConfig+0x388>)
 8004cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc8:	08004d6d 	.word	0x08004d6d
 8004ccc:	08004d9d 	.word	0x08004d9d
 8004cd0:	08004d9d 	.word	0x08004d9d
 8004cd4:	08004d9d 	.word	0x08004d9d
 8004cd8:	08004d9d 	.word	0x08004d9d
 8004cdc:	08004d9d 	.word	0x08004d9d
 8004ce0:	08004d9d 	.word	0x08004d9d
 8004ce4:	08004d9d 	.word	0x08004d9d
 8004ce8:	08004d75 	.word	0x08004d75
 8004cec:	08004d9d 	.word	0x08004d9d
 8004cf0:	08004d9d 	.word	0x08004d9d
 8004cf4:	08004d9d 	.word	0x08004d9d
 8004cf8:	08004d9d 	.word	0x08004d9d
 8004cfc:	08004d9d 	.word	0x08004d9d
 8004d00:	08004d9d 	.word	0x08004d9d
 8004d04:	08004d9d 	.word	0x08004d9d
 8004d08:	08004d7d 	.word	0x08004d7d
 8004d0c:	08004d9d 	.word	0x08004d9d
 8004d10:	08004d9d 	.word	0x08004d9d
 8004d14:	08004d9d 	.word	0x08004d9d
 8004d18:	08004d9d 	.word	0x08004d9d
 8004d1c:	08004d9d 	.word	0x08004d9d
 8004d20:	08004d9d 	.word	0x08004d9d
 8004d24:	08004d9d 	.word	0x08004d9d
 8004d28:	08004d85 	.word	0x08004d85
 8004d2c:	08004d9d 	.word	0x08004d9d
 8004d30:	08004d9d 	.word	0x08004d9d
 8004d34:	08004d9d 	.word	0x08004d9d
 8004d38:	08004d9d 	.word	0x08004d9d
 8004d3c:	08004d9d 	.word	0x08004d9d
 8004d40:	08004d9d 	.word	0x08004d9d
 8004d44:	08004d9d 	.word	0x08004d9d
 8004d48:	08004d8d 	.word	0x08004d8d
 8004d4c:	08004d9d 	.word	0x08004d9d
 8004d50:	08004d9d 	.word	0x08004d9d
 8004d54:	08004d9d 	.word	0x08004d9d
 8004d58:	08004d9d 	.word	0x08004d9d
 8004d5c:	08004d9d 	.word	0x08004d9d
 8004d60:	08004d9d 	.word	0x08004d9d
 8004d64:	08004d9d 	.word	0x08004d9d
 8004d68:	08004d95 	.word	0x08004d95
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d72:	e1c0      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d74:	2304      	movs	r3, #4
 8004d76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d7a:	e1bc      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d7c:	2308      	movs	r3, #8
 8004d7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d82:	e1b8      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d84:	2310      	movs	r3, #16
 8004d86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d8a:	e1b4      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d8c:	2320      	movs	r3, #32
 8004d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d92:	e1b0      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d94:	2340      	movs	r3, #64	; 0x40
 8004d96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d9a:	e1ac      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004d9c:	2380      	movs	r3, #128	; 0x80
 8004d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004da2:	e1a8      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a75      	ldr	r2, [pc, #468]	; (8004f80 <UART_SetConfig+0x640>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d130      	bne.n	8004e10 <UART_SetConfig+0x4d0>
 8004dae:	4b73      	ldr	r3, [pc, #460]	; (8004f7c <UART_SetConfig+0x63c>)
 8004db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db2:	f003 0307 	and.w	r3, r3, #7
 8004db6:	2b05      	cmp	r3, #5
 8004db8:	d826      	bhi.n	8004e08 <UART_SetConfig+0x4c8>
 8004dba:	a201      	add	r2, pc, #4	; (adr r2, 8004dc0 <UART_SetConfig+0x480>)
 8004dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc0:	08004dd9 	.word	0x08004dd9
 8004dc4:	08004de1 	.word	0x08004de1
 8004dc8:	08004de9 	.word	0x08004de9
 8004dcc:	08004df1 	.word	0x08004df1
 8004dd0:	08004df9 	.word	0x08004df9
 8004dd4:	08004e01 	.word	0x08004e01
 8004dd8:	2300      	movs	r3, #0
 8004dda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dde:	e18a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004de0:	2304      	movs	r3, #4
 8004de2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004de6:	e186      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004de8:	2308      	movs	r3, #8
 8004dea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dee:	e182      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004df0:	2310      	movs	r3, #16
 8004df2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004df6:	e17e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004df8:	2320      	movs	r3, #32
 8004dfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dfe:	e17a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e00:	2340      	movs	r3, #64	; 0x40
 8004e02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e06:	e176      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e08:	2380      	movs	r3, #128	; 0x80
 8004e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e0e:	e172      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a5b      	ldr	r2, [pc, #364]	; (8004f84 <UART_SetConfig+0x644>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d130      	bne.n	8004e7c <UART_SetConfig+0x53c>
 8004e1a:	4b58      	ldr	r3, [pc, #352]	; (8004f7c <UART_SetConfig+0x63c>)
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1e:	f003 0307 	and.w	r3, r3, #7
 8004e22:	2b05      	cmp	r3, #5
 8004e24:	d826      	bhi.n	8004e74 <UART_SetConfig+0x534>
 8004e26:	a201      	add	r2, pc, #4	; (adr r2, 8004e2c <UART_SetConfig+0x4ec>)
 8004e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2c:	08004e45 	.word	0x08004e45
 8004e30:	08004e4d 	.word	0x08004e4d
 8004e34:	08004e55 	.word	0x08004e55
 8004e38:	08004e5d 	.word	0x08004e5d
 8004e3c:	08004e65 	.word	0x08004e65
 8004e40:	08004e6d 	.word	0x08004e6d
 8004e44:	2300      	movs	r3, #0
 8004e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e4a:	e154      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e4c:	2304      	movs	r3, #4
 8004e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e52:	e150      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e54:	2308      	movs	r3, #8
 8004e56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e5a:	e14c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e5c:	2310      	movs	r3, #16
 8004e5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e62:	e148      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e64:	2320      	movs	r3, #32
 8004e66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e6a:	e144      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e6c:	2340      	movs	r3, #64	; 0x40
 8004e6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e72:	e140      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e7a:	e13c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a41      	ldr	r2, [pc, #260]	; (8004f88 <UART_SetConfig+0x648>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	f040 8082 	bne.w	8004f8c <UART_SetConfig+0x64c>
 8004e88:	4b3c      	ldr	r3, [pc, #240]	; (8004f7c <UART_SetConfig+0x63c>)
 8004e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e90:	2b28      	cmp	r3, #40	; 0x28
 8004e92:	d86d      	bhi.n	8004f70 <UART_SetConfig+0x630>
 8004e94:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <UART_SetConfig+0x55c>)
 8004e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9a:	bf00      	nop
 8004e9c:	08004f41 	.word	0x08004f41
 8004ea0:	08004f71 	.word	0x08004f71
 8004ea4:	08004f71 	.word	0x08004f71
 8004ea8:	08004f71 	.word	0x08004f71
 8004eac:	08004f71 	.word	0x08004f71
 8004eb0:	08004f71 	.word	0x08004f71
 8004eb4:	08004f71 	.word	0x08004f71
 8004eb8:	08004f71 	.word	0x08004f71
 8004ebc:	08004f49 	.word	0x08004f49
 8004ec0:	08004f71 	.word	0x08004f71
 8004ec4:	08004f71 	.word	0x08004f71
 8004ec8:	08004f71 	.word	0x08004f71
 8004ecc:	08004f71 	.word	0x08004f71
 8004ed0:	08004f71 	.word	0x08004f71
 8004ed4:	08004f71 	.word	0x08004f71
 8004ed8:	08004f71 	.word	0x08004f71
 8004edc:	08004f51 	.word	0x08004f51
 8004ee0:	08004f71 	.word	0x08004f71
 8004ee4:	08004f71 	.word	0x08004f71
 8004ee8:	08004f71 	.word	0x08004f71
 8004eec:	08004f71 	.word	0x08004f71
 8004ef0:	08004f71 	.word	0x08004f71
 8004ef4:	08004f71 	.word	0x08004f71
 8004ef8:	08004f71 	.word	0x08004f71
 8004efc:	08004f59 	.word	0x08004f59
 8004f00:	08004f71 	.word	0x08004f71
 8004f04:	08004f71 	.word	0x08004f71
 8004f08:	08004f71 	.word	0x08004f71
 8004f0c:	08004f71 	.word	0x08004f71
 8004f10:	08004f71 	.word	0x08004f71
 8004f14:	08004f71 	.word	0x08004f71
 8004f18:	08004f71 	.word	0x08004f71
 8004f1c:	08004f61 	.word	0x08004f61
 8004f20:	08004f71 	.word	0x08004f71
 8004f24:	08004f71 	.word	0x08004f71
 8004f28:	08004f71 	.word	0x08004f71
 8004f2c:	08004f71 	.word	0x08004f71
 8004f30:	08004f71 	.word	0x08004f71
 8004f34:	08004f71 	.word	0x08004f71
 8004f38:	08004f71 	.word	0x08004f71
 8004f3c:	08004f69 	.word	0x08004f69
 8004f40:	2301      	movs	r3, #1
 8004f42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f46:	e0d6      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f48:	2304      	movs	r3, #4
 8004f4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f4e:	e0d2      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f50:	2308      	movs	r3, #8
 8004f52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f56:	e0ce      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f58:	2310      	movs	r3, #16
 8004f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f5e:	e0ca      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f60:	2320      	movs	r3, #32
 8004f62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f66:	e0c6      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f68:	2340      	movs	r3, #64	; 0x40
 8004f6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f6e:	e0c2      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f76:	e0be      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8004f78:	40011400 	.word	0x40011400
 8004f7c:	58024400 	.word	0x58024400
 8004f80:	40007800 	.word	0x40007800
 8004f84:	40007c00 	.word	0x40007c00
 8004f88:	40011800 	.word	0x40011800
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4aad      	ldr	r2, [pc, #692]	; (8005248 <UART_SetConfig+0x908>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d176      	bne.n	8005084 <UART_SetConfig+0x744>
 8004f96:	4bad      	ldr	r3, [pc, #692]	; (800524c <UART_SetConfig+0x90c>)
 8004f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f9e:	2b28      	cmp	r3, #40	; 0x28
 8004fa0:	d86c      	bhi.n	800507c <UART_SetConfig+0x73c>
 8004fa2:	a201      	add	r2, pc, #4	; (adr r2, 8004fa8 <UART_SetConfig+0x668>)
 8004fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa8:	0800504d 	.word	0x0800504d
 8004fac:	0800507d 	.word	0x0800507d
 8004fb0:	0800507d 	.word	0x0800507d
 8004fb4:	0800507d 	.word	0x0800507d
 8004fb8:	0800507d 	.word	0x0800507d
 8004fbc:	0800507d 	.word	0x0800507d
 8004fc0:	0800507d 	.word	0x0800507d
 8004fc4:	0800507d 	.word	0x0800507d
 8004fc8:	08005055 	.word	0x08005055
 8004fcc:	0800507d 	.word	0x0800507d
 8004fd0:	0800507d 	.word	0x0800507d
 8004fd4:	0800507d 	.word	0x0800507d
 8004fd8:	0800507d 	.word	0x0800507d
 8004fdc:	0800507d 	.word	0x0800507d
 8004fe0:	0800507d 	.word	0x0800507d
 8004fe4:	0800507d 	.word	0x0800507d
 8004fe8:	0800505d 	.word	0x0800505d
 8004fec:	0800507d 	.word	0x0800507d
 8004ff0:	0800507d 	.word	0x0800507d
 8004ff4:	0800507d 	.word	0x0800507d
 8004ff8:	0800507d 	.word	0x0800507d
 8004ffc:	0800507d 	.word	0x0800507d
 8005000:	0800507d 	.word	0x0800507d
 8005004:	0800507d 	.word	0x0800507d
 8005008:	08005065 	.word	0x08005065
 800500c:	0800507d 	.word	0x0800507d
 8005010:	0800507d 	.word	0x0800507d
 8005014:	0800507d 	.word	0x0800507d
 8005018:	0800507d 	.word	0x0800507d
 800501c:	0800507d 	.word	0x0800507d
 8005020:	0800507d 	.word	0x0800507d
 8005024:	0800507d 	.word	0x0800507d
 8005028:	0800506d 	.word	0x0800506d
 800502c:	0800507d 	.word	0x0800507d
 8005030:	0800507d 	.word	0x0800507d
 8005034:	0800507d 	.word	0x0800507d
 8005038:	0800507d 	.word	0x0800507d
 800503c:	0800507d 	.word	0x0800507d
 8005040:	0800507d 	.word	0x0800507d
 8005044:	0800507d 	.word	0x0800507d
 8005048:	08005075 	.word	0x08005075
 800504c:	2301      	movs	r3, #1
 800504e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005052:	e050      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8005054:	2304      	movs	r3, #4
 8005056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800505a:	e04c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 800505c:	2308      	movs	r3, #8
 800505e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005062:	e048      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8005064:	2310      	movs	r3, #16
 8005066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800506a:	e044      	b.n	80050f6 <UART_SetConfig+0x7b6>
 800506c:	2320      	movs	r3, #32
 800506e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005072:	e040      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8005074:	2340      	movs	r3, #64	; 0x40
 8005076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800507a:	e03c      	b.n	80050f6 <UART_SetConfig+0x7b6>
 800507c:	2380      	movs	r3, #128	; 0x80
 800507e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005082:	e038      	b.n	80050f6 <UART_SetConfig+0x7b6>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a71      	ldr	r2, [pc, #452]	; (8005250 <UART_SetConfig+0x910>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d130      	bne.n	80050f0 <UART_SetConfig+0x7b0>
 800508e:	4b6f      	ldr	r3, [pc, #444]	; (800524c <UART_SetConfig+0x90c>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	2b05      	cmp	r3, #5
 8005098:	d826      	bhi.n	80050e8 <UART_SetConfig+0x7a8>
 800509a:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <UART_SetConfig+0x760>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	080050b9 	.word	0x080050b9
 80050a4:	080050c1 	.word	0x080050c1
 80050a8:	080050c9 	.word	0x080050c9
 80050ac:	080050d1 	.word	0x080050d1
 80050b0:	080050d9 	.word	0x080050d9
 80050b4:	080050e1 	.word	0x080050e1
 80050b8:	2302      	movs	r3, #2
 80050ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050be:	e01a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050c0:	2304      	movs	r3, #4
 80050c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050c6:	e016      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050c8:	2308      	movs	r3, #8
 80050ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050ce:	e012      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050d0:	2310      	movs	r3, #16
 80050d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050d6:	e00e      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050d8:	2320      	movs	r3, #32
 80050da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050de:	e00a      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050e0:	2340      	movs	r3, #64	; 0x40
 80050e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050e6:	e006      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80050ee:	e002      	b.n	80050f6 <UART_SetConfig+0x7b6>
 80050f0:	2380      	movs	r3, #128	; 0x80
 80050f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a55      	ldr	r2, [pc, #340]	; (8005250 <UART_SetConfig+0x910>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	f040 80f0 	bne.w	80052e2 <UART_SetConfig+0x9a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005102:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005106:	2b20      	cmp	r3, #32
 8005108:	dc46      	bgt.n	8005198 <UART_SetConfig+0x858>
 800510a:	2b02      	cmp	r3, #2
 800510c:	db75      	blt.n	80051fa <UART_SetConfig+0x8ba>
 800510e:	3b02      	subs	r3, #2
 8005110:	2b1e      	cmp	r3, #30
 8005112:	d872      	bhi.n	80051fa <UART_SetConfig+0x8ba>
 8005114:	a201      	add	r2, pc, #4	; (adr r2, 800511c <UART_SetConfig+0x7dc>)
 8005116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511a:	bf00      	nop
 800511c:	0800519f 	.word	0x0800519f
 8005120:	080051fb 	.word	0x080051fb
 8005124:	080051a7 	.word	0x080051a7
 8005128:	080051fb 	.word	0x080051fb
 800512c:	080051fb 	.word	0x080051fb
 8005130:	080051fb 	.word	0x080051fb
 8005134:	080051b7 	.word	0x080051b7
 8005138:	080051fb 	.word	0x080051fb
 800513c:	080051fb 	.word	0x080051fb
 8005140:	080051fb 	.word	0x080051fb
 8005144:	080051fb 	.word	0x080051fb
 8005148:	080051fb 	.word	0x080051fb
 800514c:	080051fb 	.word	0x080051fb
 8005150:	080051fb 	.word	0x080051fb
 8005154:	080051c7 	.word	0x080051c7
 8005158:	080051fb 	.word	0x080051fb
 800515c:	080051fb 	.word	0x080051fb
 8005160:	080051fb 	.word	0x080051fb
 8005164:	080051fb 	.word	0x080051fb
 8005168:	080051fb 	.word	0x080051fb
 800516c:	080051fb 	.word	0x080051fb
 8005170:	080051fb 	.word	0x080051fb
 8005174:	080051fb 	.word	0x080051fb
 8005178:	080051fb 	.word	0x080051fb
 800517c:	080051fb 	.word	0x080051fb
 8005180:	080051fb 	.word	0x080051fb
 8005184:	080051fb 	.word	0x080051fb
 8005188:	080051fb 	.word	0x080051fb
 800518c:	080051fb 	.word	0x080051fb
 8005190:	080051fb 	.word	0x080051fb
 8005194:	080051ed 	.word	0x080051ed
 8005198:	2b40      	cmp	r3, #64	; 0x40
 800519a:	d02a      	beq.n	80051f2 <UART_SetConfig+0x8b2>
 800519c:	e02d      	b.n	80051fa <UART_SetConfig+0x8ba>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800519e:	f7fe ff5d 	bl	800405c <HAL_RCCEx_GetD3PCLK1Freq>
 80051a2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80051a4:	e02f      	b.n	8005206 <UART_SetConfig+0x8c6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051a6:	f107 0314 	add.w	r3, r7, #20
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe ff6c 	bl	8004088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051b4:	e027      	b.n	8005206 <UART_SetConfig+0x8c6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80051b6:	f107 0308 	add.w	r3, r7, #8
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7ff f8b8 	bl	8004330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051c4:	e01f      	b.n	8005206 <UART_SetConfig+0x8c6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051c6:	4b21      	ldr	r3, [pc, #132]	; (800524c <UART_SetConfig+0x90c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0320 	and.w	r3, r3, #32
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d009      	beq.n	80051e6 <UART_SetConfig+0x8a6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80051d2:	4b1e      	ldr	r3, [pc, #120]	; (800524c <UART_SetConfig+0x90c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	08db      	lsrs	r3, r3, #3
 80051d8:	f003 0303 	and.w	r3, r3, #3
 80051dc:	4a1d      	ldr	r2, [pc, #116]	; (8005254 <UART_SetConfig+0x914>)
 80051de:	fa22 f303 	lsr.w	r3, r2, r3
 80051e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80051e4:	e00f      	b.n	8005206 <UART_SetConfig+0x8c6>
          pclk = (uint32_t) HSI_VALUE;
 80051e6:	4b1b      	ldr	r3, [pc, #108]	; (8005254 <UART_SetConfig+0x914>)
 80051e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051ea:	e00c      	b.n	8005206 <UART_SetConfig+0x8c6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80051ec:	4b1a      	ldr	r3, [pc, #104]	; (8005258 <UART_SetConfig+0x918>)
 80051ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051f0:	e009      	b.n	8005206 <UART_SetConfig+0x8c6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051f8:	e005      	b.n	8005206 <UART_SetConfig+0x8c6>
      default:
        pclk = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005204:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 81e6 	beq.w	80055da <UART_SetConfig+0xc9a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	4a12      	ldr	r2, [pc, #72]	; (800525c <UART_SetConfig+0x91c>)
 8005214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005218:	461a      	mov	r2, r3
 800521a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005220:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	4613      	mov	r3, r2
 8005228:	005b      	lsls	r3, r3, #1
 800522a:	4413      	add	r3, r2
 800522c:	6a3a      	ldr	r2, [r7, #32]
 800522e:	429a      	cmp	r2, r3
 8005230:	d305      	bcc.n	800523e <UART_SetConfig+0x8fe>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005238:	6a3a      	ldr	r2, [r7, #32]
 800523a:	429a      	cmp	r2, r3
 800523c:	d910      	bls.n	8005260 <UART_SetConfig+0x920>
      {
        ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005244:	e1c9      	b.n	80055da <UART_SetConfig+0xc9a>
 8005246:	bf00      	nop
 8005248:	40011c00 	.word	0x40011c00
 800524c:	58024400 	.word	0x58024400
 8005250:	58000c00 	.word	0x58000c00
 8005254:	03d09000 	.word	0x03d09000
 8005258:	003d0900 	.word	0x003d0900
 800525c:	08005ba8 	.word	0x08005ba8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005262:	4618      	mov	r0, r3
 8005264:	f04f 0100 	mov.w	r1, #0
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	4ac1      	ldr	r2, [pc, #772]	; (8005574 <UART_SetConfig+0xc34>)
 800526e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005272:	b29a      	uxth	r2, r3
 8005274:	f04f 0300 	mov.w	r3, #0
 8005278:	f7fb f848 	bl	800030c <__aeabi_uldivmod>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4610      	mov	r0, r2
 8005282:	4619      	mov	r1, r3
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	020b      	lsls	r3, r1, #8
 800528e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005292:	0202      	lsls	r2, r0, #8
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	6849      	ldr	r1, [r1, #4]
 8005298:	0849      	lsrs	r1, r1, #1
 800529a:	4608      	mov	r0, r1
 800529c:	f04f 0100 	mov.w	r1, #0
 80052a0:	1814      	adds	r4, r2, r0
 80052a2:	eb43 0501 	adc.w	r5, r3, r1
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	461a      	mov	r2, r3
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	4620      	mov	r0, r4
 80052b2:	4629      	mov	r1, r5
 80052b4:	f7fb f82a 	bl	800030c <__aeabi_uldivmod>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	4613      	mov	r3, r2
 80052be:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052c6:	d308      	bcc.n	80052da <UART_SetConfig+0x99a>
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052ce:	d204      	bcs.n	80052da <UART_SetConfig+0x99a>
        {
          huart->Instance->BRR = usartdiv;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052d6:	60da      	str	r2, [r3, #12]
 80052d8:	e17f      	b.n	80055da <UART_SetConfig+0xc9a>
        }
        else
        {
          ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80052e0:	e17b      	b.n	80055da <UART_SetConfig+0xc9a>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052ea:	f040 80be 	bne.w	800546a <UART_SetConfig+0xb2a>
  {
    switch (clocksource)
 80052ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	dc48      	bgt.n	8005388 <UART_SetConfig+0xa48>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	db7b      	blt.n	80053f2 <UART_SetConfig+0xab2>
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d879      	bhi.n	80053f2 <UART_SetConfig+0xab2>
 80052fe:	a201      	add	r2, pc, #4	; (adr r2, 8005304 <UART_SetConfig+0x9c4>)
 8005300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005304:	0800538f 	.word	0x0800538f
 8005308:	08005397 	.word	0x08005397
 800530c:	080053f3 	.word	0x080053f3
 8005310:	080053f3 	.word	0x080053f3
 8005314:	0800539f 	.word	0x0800539f
 8005318:	080053f3 	.word	0x080053f3
 800531c:	080053f3 	.word	0x080053f3
 8005320:	080053f3 	.word	0x080053f3
 8005324:	080053af 	.word	0x080053af
 8005328:	080053f3 	.word	0x080053f3
 800532c:	080053f3 	.word	0x080053f3
 8005330:	080053f3 	.word	0x080053f3
 8005334:	080053f3 	.word	0x080053f3
 8005338:	080053f3 	.word	0x080053f3
 800533c:	080053f3 	.word	0x080053f3
 8005340:	080053f3 	.word	0x080053f3
 8005344:	080053bf 	.word	0x080053bf
 8005348:	080053f3 	.word	0x080053f3
 800534c:	080053f3 	.word	0x080053f3
 8005350:	080053f3 	.word	0x080053f3
 8005354:	080053f3 	.word	0x080053f3
 8005358:	080053f3 	.word	0x080053f3
 800535c:	080053f3 	.word	0x080053f3
 8005360:	080053f3 	.word	0x080053f3
 8005364:	080053f3 	.word	0x080053f3
 8005368:	080053f3 	.word	0x080053f3
 800536c:	080053f3 	.word	0x080053f3
 8005370:	080053f3 	.word	0x080053f3
 8005374:	080053f3 	.word	0x080053f3
 8005378:	080053f3 	.word	0x080053f3
 800537c:	080053f3 	.word	0x080053f3
 8005380:	080053f3 	.word	0x080053f3
 8005384:	080053e5 	.word	0x080053e5
 8005388:	2b40      	cmp	r3, #64	; 0x40
 800538a:	d02e      	beq.n	80053ea <UART_SetConfig+0xaaa>
 800538c:	e031      	b.n	80053f2 <UART_SetConfig+0xab2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800538e:	f7fd ff4f 	bl	8003230 <HAL_RCC_GetPCLK1Freq>
 8005392:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005394:	e033      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005396:	f7fd ff61 	bl	800325c <HAL_RCC_GetPCLK2Freq>
 800539a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800539c:	e02f      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800539e:	f107 0314 	add.w	r3, r7, #20
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fe fe70 	bl	8004088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053ac:	e027      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053ae:	f107 0308 	add.w	r3, r7, #8
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7fe ffbc 	bl	8004330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053bc:	e01f      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053be:	4b6e      	ldr	r3, [pc, #440]	; (8005578 <UART_SetConfig+0xc38>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d009      	beq.n	80053de <UART_SetConfig+0xa9e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80053ca:	4b6b      	ldr	r3, [pc, #428]	; (8005578 <UART_SetConfig+0xc38>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	08db      	lsrs	r3, r3, #3
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	4a69      	ldr	r2, [pc, #420]	; (800557c <UART_SetConfig+0xc3c>)
 80053d6:	fa22 f303 	lsr.w	r3, r2, r3
 80053da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80053dc:	e00f      	b.n	80053fe <UART_SetConfig+0xabe>
          pclk = (uint32_t) HSI_VALUE;
 80053de:	4b67      	ldr	r3, [pc, #412]	; (800557c <UART_SetConfig+0xc3c>)
 80053e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053e2:	e00c      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80053e4:	4b66      	ldr	r3, [pc, #408]	; (8005580 <UART_SetConfig+0xc40>)
 80053e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053e8:	e009      	b.n	80053fe <UART_SetConfig+0xabe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053f0:	e005      	b.n	80053fe <UART_SetConfig+0xabe>
      default:
        pclk = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80053fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 80ea 	beq.w	80055da <UART_SetConfig+0xc9a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	4a5a      	ldr	r2, [pc, #360]	; (8005574 <UART_SetConfig+0xc34>)
 800540c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005410:	461a      	mov	r2, r3
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	fbb3 f3f2 	udiv	r3, r3, r2
 8005418:	005a      	lsls	r2, r3, #1
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	085b      	lsrs	r3, r3, #1
 8005420:	441a      	add	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	fbb2 f3f3 	udiv	r3, r2, r3
 800542a:	b29b      	uxth	r3, r3
 800542c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005430:	2b0f      	cmp	r3, #15
 8005432:	d916      	bls.n	8005462 <UART_SetConfig+0xb22>
 8005434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005436:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800543a:	d212      	bcs.n	8005462 <UART_SetConfig+0xb22>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800543c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543e:	b29b      	uxth	r3, r3
 8005440:	f023 030f 	bic.w	r3, r3, #15
 8005444:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	b29b      	uxth	r3, r3
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	b29a      	uxth	r2, r3
 8005452:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005454:	4313      	orrs	r3, r2
 8005456:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800545e:	60da      	str	r2, [r3, #12]
 8005460:	e0bb      	b.n	80055da <UART_SetConfig+0xc9a>
      }
      else
      {
        ret = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005468:	e0b7      	b.n	80055da <UART_SetConfig+0xc9a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800546a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800546e:	2b20      	cmp	r3, #32
 8005470:	dc4a      	bgt.n	8005508 <UART_SetConfig+0xbc8>
 8005472:	2b00      	cmp	r3, #0
 8005474:	f2c0 8086 	blt.w	8005584 <UART_SetConfig+0xc44>
 8005478:	2b20      	cmp	r3, #32
 800547a:	f200 8083 	bhi.w	8005584 <UART_SetConfig+0xc44>
 800547e:	a201      	add	r2, pc, #4	; (adr r2, 8005484 <UART_SetConfig+0xb44>)
 8005480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005484:	0800550f 	.word	0x0800550f
 8005488:	08005517 	.word	0x08005517
 800548c:	08005585 	.word	0x08005585
 8005490:	08005585 	.word	0x08005585
 8005494:	0800551f 	.word	0x0800551f
 8005498:	08005585 	.word	0x08005585
 800549c:	08005585 	.word	0x08005585
 80054a0:	08005585 	.word	0x08005585
 80054a4:	0800552f 	.word	0x0800552f
 80054a8:	08005585 	.word	0x08005585
 80054ac:	08005585 	.word	0x08005585
 80054b0:	08005585 	.word	0x08005585
 80054b4:	08005585 	.word	0x08005585
 80054b8:	08005585 	.word	0x08005585
 80054bc:	08005585 	.word	0x08005585
 80054c0:	08005585 	.word	0x08005585
 80054c4:	0800553f 	.word	0x0800553f
 80054c8:	08005585 	.word	0x08005585
 80054cc:	08005585 	.word	0x08005585
 80054d0:	08005585 	.word	0x08005585
 80054d4:	08005585 	.word	0x08005585
 80054d8:	08005585 	.word	0x08005585
 80054dc:	08005585 	.word	0x08005585
 80054e0:	08005585 	.word	0x08005585
 80054e4:	08005585 	.word	0x08005585
 80054e8:	08005585 	.word	0x08005585
 80054ec:	08005585 	.word	0x08005585
 80054f0:	08005585 	.word	0x08005585
 80054f4:	08005585 	.word	0x08005585
 80054f8:	08005585 	.word	0x08005585
 80054fc:	08005585 	.word	0x08005585
 8005500:	08005585 	.word	0x08005585
 8005504:	08005565 	.word	0x08005565
 8005508:	2b40      	cmp	r3, #64	; 0x40
 800550a:	d02e      	beq.n	800556a <UART_SetConfig+0xc2a>
 800550c:	e03a      	b.n	8005584 <UART_SetConfig+0xc44>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800550e:	f7fd fe8f 	bl	8003230 <HAL_RCC_GetPCLK1Freq>
 8005512:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005514:	e03c      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005516:	f7fd fea1 	bl	800325c <HAL_RCC_GetPCLK2Freq>
 800551a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800551c:	e038      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800551e:	f107 0314 	add.w	r3, r7, #20
 8005522:	4618      	mov	r0, r3
 8005524:	f7fe fdb0 	bl	8004088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800552c:	e030      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800552e:	f107 0308 	add.w	r3, r7, #8
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe fefc 	bl	8004330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800553c:	e028      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800553e:	4b0e      	ldr	r3, [pc, #56]	; (8005578 <UART_SetConfig+0xc38>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0320 	and.w	r3, r3, #32
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <UART_SetConfig+0xc1e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800554a:	4b0b      	ldr	r3, [pc, #44]	; (8005578 <UART_SetConfig+0xc38>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	08db      	lsrs	r3, r3, #3
 8005550:	f003 0303 	and.w	r3, r3, #3
 8005554:	4a09      	ldr	r2, [pc, #36]	; (800557c <UART_SetConfig+0xc3c>)
 8005556:	fa22 f303 	lsr.w	r3, r2, r3
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800555c:	e018      	b.n	8005590 <UART_SetConfig+0xc50>
          pclk = (uint32_t) HSI_VALUE;
 800555e:	4b07      	ldr	r3, [pc, #28]	; (800557c <UART_SetConfig+0xc3c>)
 8005560:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005562:	e015      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005564:	4b06      	ldr	r3, [pc, #24]	; (8005580 <UART_SetConfig+0xc40>)
 8005566:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005568:	e012      	b.n	8005590 <UART_SetConfig+0xc50>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800556a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800556e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005570:	e00e      	b.n	8005590 <UART_SetConfig+0xc50>
 8005572:	bf00      	nop
 8005574:	08005ba8 	.word	0x08005ba8
 8005578:	58024400 	.word	0x58024400
 800557c:	03d09000 	.word	0x03d09000
 8005580:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800558e:	bf00      	nop
    }

    if (pclk != 0U)
 8005590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005592:	2b00      	cmp	r3, #0
 8005594:	d021      	beq.n	80055da <UART_SetConfig+0xc9a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559a:	4a1a      	ldr	r2, [pc, #104]	; (8005604 <UART_SetConfig+0xcc4>)
 800559c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055a0:	461a      	mov	r2, r3
 80055a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a4:	fbb3 f2f2 	udiv	r2, r3, r2
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	085b      	lsrs	r3, r3, #1
 80055ae:	441a      	add	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055be:	2b0f      	cmp	r3, #15
 80055c0:	d908      	bls.n	80055d4 <UART_SetConfig+0xc94>
 80055c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055c8:	d204      	bcs.n	80055d4 <UART_SetConfig+0xc94>
      {
        huart->Instance->BRR = usartdiv;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055d0:	60da      	str	r2, [r3, #12]
 80055d2:	e002      	b.n	80055da <UART_SetConfig+0xc9a>
      }
      else
      {
        ret = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80055f6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3738      	adds	r7, #56	; 0x38
 80055fe:	46bd      	mov	sp, r7
 8005600:	bdb0      	pop	{r4, r5, r7, pc}
 8005602:	bf00      	nop
 8005604:	08005ba8 	.word	0x08005ba8

08005608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01a      	beq.n	800571e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005706:	d10a      	bne.n	800571e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00a      	beq.n	8005740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	605a      	str	r2, [r3, #4]
  }
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af02      	add	r7, sp, #8
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800575c:	f7fb fdc2 	bl	80012e4 <HAL_GetTick>
 8005760:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0308 	and.w	r3, r3, #8
 800576c:	2b08      	cmp	r3, #8
 800576e:	d10e      	bne.n	800578e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005770:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f82c 	bl	80057dc <UART_WaitOnFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e022      	b.n	80057d4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b04      	cmp	r3, #4
 800579a:	d10e      	bne.n	80057ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800579c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f816 	bl	80057dc <UART_WaitOnFlagUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e00c      	b.n	80057d4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	603b      	str	r3, [r7, #0]
 80057e8:	4613      	mov	r3, r2
 80057ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057ec:	e062      	b.n	80058b4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f4:	d05e      	beq.n	80058b4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057f6:	f7fb fd75 	bl	80012e4 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	69ba      	ldr	r2, [r7, #24]
 8005802:	429a      	cmp	r2, r3
 8005804:	d302      	bcc.n	800580c <UART_WaitOnFlagUntilTimeout+0x30>
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d11d      	bne.n	8005848 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800581a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 0201 	bic.w	r2, r2, #1
 800582a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2220      	movs	r2, #32
 8005838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e045      	b.n	80058d4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0304 	and.w	r3, r3, #4
 8005852:	2b00      	cmp	r3, #0
 8005854:	d02e      	beq.n	80058b4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005864:	d126      	bne.n	80058b4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800586e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800587e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0201 	bic.w	r2, r2, #1
 800588e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2220      	movs	r2, #32
 8005894:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e00f      	b.n	80058d4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	69da      	ldr	r2, [r3, #28]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	4013      	ands	r3, r2
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	bf0c      	ite	eq
 80058c4:	2301      	moveq	r3, #1
 80058c6:	2300      	movne	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	461a      	mov	r2, r3
 80058cc:	79fb      	ldrb	r3, [r7, #7]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d08d      	beq.n	80057ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e027      	b.n	8005942 <HAL_UARTEx_DisableFifoMode+0x66>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2224      	movs	r2, #36	; 0x24
 80058fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 0201 	bic.w	r2, r2, #1
 8005918:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005920:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2220      	movs	r2, #32
 8005934:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3714      	adds	r7, #20
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b084      	sub	sp, #16
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005962:	2302      	movs	r3, #2
 8005964:	e02d      	b.n	80059c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2224      	movs	r2, #36	; 0x24
 8005972:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0201 	bic.w	r2, r2, #1
 800598c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	683a      	ldr	r2, [r7, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 f850 	bl	8005a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2220      	movs	r2, #32
 80059b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b084      	sub	sp, #16
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
 80059d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d101      	bne.n	80059e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80059de:	2302      	movs	r3, #2
 80059e0:	e02d      	b.n	8005a3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2224      	movs	r2, #36	; 0x24
 80059ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 0201 	bic.w	r2, r2, #1
 8005a08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f812 	bl	8005a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
	...

08005a48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b089      	sub	sp, #36	; 0x24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8005a50:	4a2f      	ldr	r2, [pc, #188]	; (8005b10 <UARTEx_SetNbDataToProcess+0xc8>)
 8005a52:	f107 0314 	add.w	r3, r7, #20
 8005a56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a5a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8005a5e:	4a2d      	ldr	r2, [pc, #180]	; (8005b14 <UARTEx_SetNbDataToProcess+0xcc>)
 8005a60:	f107 030c 	add.w	r3, r7, #12
 8005a64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a68:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d108      	bne.n	8005a86 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005a84:	e03d      	b.n	8005b02 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005a86:	2310      	movs	r3, #16
 8005a88:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005a8a:	2310      	movs	r3, #16
 8005a8c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	0e5b      	lsrs	r3, r3, #25
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	0f5b      	lsrs	r3, r3, #29
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005aae:	7fbb      	ldrb	r3, [r7, #30]
 8005ab0:	7f3a      	ldrb	r2, [r7, #28]
 8005ab2:	f107 0120 	add.w	r1, r7, #32
 8005ab6:	440a      	add	r2, r1
 8005ab8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	7f3a      	ldrb	r2, [r7, #28]
 8005ac2:	f107 0120 	add.w	r1, r7, #32
 8005ac6:	440a      	add	r2, r1
 8005ac8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005acc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ad0:	b29a      	uxth	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8005ad8:	7ffb      	ldrb	r3, [r7, #31]
 8005ada:	7f7a      	ldrb	r2, [r7, #29]
 8005adc:	f107 0120 	add.w	r1, r7, #32
 8005ae0:	440a      	add	r2, r1
 8005ae2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	7f7a      	ldrb	r2, [r7, #29]
 8005aec:	f107 0120 	add.w	r1, r7, #32
 8005af0:	440a      	add	r2, r1
 8005af2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005af6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005b02:	bf00      	nop
 8005b04:	3724      	adds	r7, #36	; 0x24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	08005b88 	.word	0x08005b88
 8005b14:	08005b90 	.word	0x08005b90

08005b18 <__libc_init_array>:
 8005b18:	b570      	push	{r4, r5, r6, lr}
 8005b1a:	4d0d      	ldr	r5, [pc, #52]	; (8005b50 <__libc_init_array+0x38>)
 8005b1c:	4c0d      	ldr	r4, [pc, #52]	; (8005b54 <__libc_init_array+0x3c>)
 8005b1e:	1b64      	subs	r4, r4, r5
 8005b20:	10a4      	asrs	r4, r4, #2
 8005b22:	2600      	movs	r6, #0
 8005b24:	42a6      	cmp	r6, r4
 8005b26:	d109      	bne.n	8005b3c <__libc_init_array+0x24>
 8005b28:	4d0b      	ldr	r5, [pc, #44]	; (8005b58 <__libc_init_array+0x40>)
 8005b2a:	4c0c      	ldr	r4, [pc, #48]	; (8005b5c <__libc_init_array+0x44>)
 8005b2c:	f000 f820 	bl	8005b70 <_init>
 8005b30:	1b64      	subs	r4, r4, r5
 8005b32:	10a4      	asrs	r4, r4, #2
 8005b34:	2600      	movs	r6, #0
 8005b36:	42a6      	cmp	r6, r4
 8005b38:	d105      	bne.n	8005b46 <__libc_init_array+0x2e>
 8005b3a:	bd70      	pop	{r4, r5, r6, pc}
 8005b3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b40:	4798      	blx	r3
 8005b42:	3601      	adds	r6, #1
 8005b44:	e7ee      	b.n	8005b24 <__libc_init_array+0xc>
 8005b46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b4a:	4798      	blx	r3
 8005b4c:	3601      	adds	r6, #1
 8005b4e:	e7f2      	b.n	8005b36 <__libc_init_array+0x1e>
 8005b50:	08005bc8 	.word	0x08005bc8
 8005b54:	08005bc8 	.word	0x08005bc8
 8005b58:	08005bc8 	.word	0x08005bc8
 8005b5c:	08005bcc 	.word	0x08005bcc

08005b60 <memset>:
 8005b60:	4402      	add	r2, r0
 8005b62:	4603      	mov	r3, r0
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d100      	bne.n	8005b6a <memset+0xa>
 8005b68:	4770      	bx	lr
 8005b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b6e:	e7f9      	b.n	8005b64 <memset+0x4>

08005b70 <_init>:
 8005b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b72:	bf00      	nop
 8005b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b76:	bc08      	pop	{r3}
 8005b78:	469e      	mov	lr, r3
 8005b7a:	4770      	bx	lr

08005b7c <_fini>:
 8005b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7e:	bf00      	nop
 8005b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b82:	bc08      	pop	{r3}
 8005b84:	469e      	mov	lr, r3
 8005b86:	4770      	bx	lr
