EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 15
Title "Kria K26 Devboard"
Date "2022-03-10"
Rev "1.0.0"
Comp ""
Comment1 "www.antmicro.com"
Comment2 "Antmicro Ltd."
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7300 3350 1700 2900
U 622B7DC8
F0 "Xilinx K26 SOM" 50
F1 "k26_som.sch" 50
F2 "MIO[64..77]" I R 9000 3600 50 
F3 "VCCO_EN_PL_M2C" I L 7300 3550 50 
F4 "VCCO_EN_PS_M2C" I L 7300 3450 50 
F5 "MIO[52..63]" I R 9000 4400 50 
F6 "GTR_DP2_C2M_P" I R 9000 4250 50 
F7 "GTR_DP2_C2M_N" I R 9000 4100 50 
F8 "GTR_DP2_M2C_P" I R 9000 3950 50 
F9 "GTR_DP2_M2C_N" I R 9000 3800 50 
F10 "MIO[45..50]" I R 9000 5400 50 
F11 "MIO39" I R 9000 5500 50 
$EndSheet
$Sheet
S 10100 3050 1700 850 
U 63C3FA95
F0 "Ethernet" 50
F1 "eth.sch" 50
F2 "MIO[64..77]" I L 10100 3300 50 
F3 "POE_VC[1..4]" I L 10100 3150 50 
$EndSheet
$Sheet
S 4550 3050 1600 900 
U 63C44BC2
F0 "Power Supply" 50
F1 "supply.sch" 50
F2 "PD_CC[1..2]" I R 6150 3850 50 
F3 "DBG_USB[0..1]" I R 6150 3750 50 
F4 "VCCOEN_PS_M2C" I R 6150 3450 50 
F5 "VCCOEN_PL_M2C" I R 6150 3550 50 
F6 "POE_VC[1..4]" I R 6150 3150 50 
$EndSheet
$Sheet
S 10100 4150 1700 900 
U 63CADD16
F0 "USB" 50
F1 "usb.sch" 50
F2 "MIO[52..63]" I L 10100 4850 50 
F3 "GTR_DP2_C2M_P" I L 10100 4700 50 
F4 "GTR_DP2_C2M_N" I L 10100 4550 50 
F5 "GTR_DP2_M2C_P" I L 10100 4400 50 
F6 "GTR_DP2_M2C_N" I L 10100 4250 50 
$EndSheet
$Sheet
S 10100 6450 1550 800 
U 63CAE093
F0 "HDMI" 50
F1 "hdmi.sch" 50
$EndSheet
$Sheet
S 4550 6950 1650 850 
U 63CB76CF
F0 "Camera interfaces" 50
F1 "camera.sch" 50
$EndSheet
$Sheet
S 4550 4650 1600 800 
U 625B0244
F0 "Debug" 50
F1 "debug.sch" 50
F2 "PD_CC[1..2]" I R 6150 4750 50 
$EndSheet
Wire Bus Line
	6200 4750 6150 4750
Wire Bus Line
	9100 3300 10100 3300
Wire Bus Line
	6150 3150 10100 3150
Wire Wire Line
	6150 3450 7300 3450
Wire Wire Line
	7300 3550 6150 3550
Wire Bus Line
	9000 3600 9100 3600
Wire Bus Line
	9100 3600 9100 3300
Wire Bus Line
	6200 3850 6150 3850
Wire Bus Line
	6200 3850 6200 4750
$Sheet
S 4550 5850 1550 750 
U 62C5A15F
F0 "PCIE M2 key E " 50
F1 "pcie-m2-key-e.sch" 50
$EndSheet
$Sheet
S 10100 5300 1700 800 
U 630339CE
F0 "SD 3.0 card" 50
F1 "sd-3-card.sch" 50
F2 "MIO[45..50]" I L 10100 5400 50 
F3 "MIO39" I L 10100 5500 50 
$EndSheet
Wire Wire Line
	10100 4250 10050 4250
Wire Wire Line
	10050 4250 10050 4300
Wire Wire Line
	10100 4400 10050 4400
Wire Wire Line
	10050 4400 10050 4350
Wire Wire Line
	9000 3800 9050 3800
Wire Wire Line
	9050 3800 9050 3850
Wire Wire Line
	9000 3950 9050 3950
Wire Wire Line
	9050 3950 9050 3900
Wire Wire Line
	9750 3900 9750 4350
Wire Wire Line
	9750 4350 10050 4350
Wire Wire Line
	9050 3900 9750 3900
Wire Wire Line
	9800 3850 9800 4300
Wire Wire Line
	9800 4300 10050 4300
Wire Wire Line
	9050 3850 9800 3850
Wire Wire Line
	9500 4600 10050 4600
Wire Wire Line
	10050 4600 10050 4550
Wire Wire Line
	10050 4550 10100 4550
Wire Wire Line
	10100 4700 10050 4700
Wire Wire Line
	10050 4700 10050 4650
Wire Wire Line
	10050 4650 9450 4650
Wire Wire Line
	9450 4650 9450 4200
Wire Wire Line
	9450 4200 9050 4200
Wire Wire Line
	9050 4200 9050 4250
Wire Wire Line
	9050 4250 9000 4250
Wire Wire Line
	9000 4100 9050 4100
Wire Wire Line
	9050 4100 9050 4150
Wire Wire Line
	9050 4150 9500 4150
Wire Wire Line
	9500 4150 9500 4600
Wire Bus Line
	9000 4400 9100 4400
Wire Bus Line
	9100 4400 9100 4850
Wire Bus Line
	9100 4850 10100 4850
Wire Bus Line
	9000 5400 10100 5400
Wire Wire Line
	9000 5500 10100 5500
$EndSCHEMATC
