#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 15:23:45 2025
# Process ID         : 3482481
# Current directory  : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1
# Command line       : vivado -log design_dft_1024_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_dft_1024_wrapper.tcl -notrace
# Log file           : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper.vdi
# Journal file       : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/vivado.jou
# Running On         : ieng6-304.ucsd.edu
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
# CPU Frequency      : 2194.843 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 33655 MB
# Swap memory        : 1023 MB
# Total Virtual      : 34679 MB
# Available Virtual  : 25557 MB
#-----------------------------------------------------------
source design_dft_1024_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.965 ; gain = 23.871 ; free physical = 16483 ; free virtual = 23953
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft.comp/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
Command: link_design -top design_dft_1024_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.dcp' for cell 'design_dft_1024_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.dcp' for cell 'design_dft_1024_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/design_dft_1024_axi_smc_0.dcp' for cell 'design_dft_1024_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_dft_0_0/design_dft_1024_dft_0_0.dcp' for cell 'design_dft_1024_i/dft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_processing_system7_0_0/design_dft_1024_processing_system7_0_0.dcp' for cell 'design_dft_1024_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_rst_ps7_0_50M_0/design_dft_1024_rst_ps7_0_50M_0.dcp' for cell 'design_dft_1024_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_xbar_0/design_dft_1024_axi_mem_intercon_imp_xbar_0.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_pc_0/design_dft_1024_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3.dcp' for cell 'design_dft_1024_i/axi_mem_intercon/s03_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1820.348 ; gain = 0.000 ; free physical = 16152 ; free virtual = 23622
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_processing_system7_0_0/design_dft_1024_processing_system7_0_0.xdc] for cell 'design_dft_1024_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_processing_system7_0_0/design_dft_1024_processing_system7_0_0.xdc] for cell 'design_dft_1024_i/processing_system7_0/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.xdc] for cell 'design_dft_1024_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0.xdc] for cell 'design_dft_1024_i/axi_dma_0/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.xdc] for cell 'design_dft_1024_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0.xdc] for cell 'design_dft_1024_i/axi_dma_1/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/ip/ip_1/bd_0266_psr_aclk_0_board.xdc] for cell 'design_dft_1024_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/ip/ip_1/bd_0266_psr_aclk_0_board.xdc] for cell 'design_dft_1024_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/ip/ip_1/bd_0266_psr_aclk_0.xdc] for cell 'design_dft_1024_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/ip/ip_1/bd_0266_psr_aclk_0.xdc] for cell 'design_dft_1024_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/smartconnect.xdc] for cell 'design_dft_1024_i/axi_smc/inst'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/smartconnect.xdc] for cell 'design_dft_1024_i/axi_smc/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_rst_ps7_0_50M_0/design_dft_1024_rst_ps7_0_50M_0_board.xdc] for cell 'design_dft_1024_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_rst_ps7_0_50M_0/design_dft_1024_rst_ps7_0_50M_0_board.xdc] for cell 'design_dft_1024_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_rst_ps7_0_50M_0/design_dft_1024_rst_ps7_0_50M_0.xdc] for cell 'design_dft_1024_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_rst_ps7_0_50M_0/design_dft_1024_rst_ps7_0_50M_0.xdc] for cell 'design_dft_1024_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0_clocks.xdc] for cell 'design_dft_1024_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_0_0/design_dft_1024_axi_dma_0_0_clocks.xdc] for cell 'design_dft_1024_i/axi_dma_0/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0_clocks.xdc] for cell 'design_dft_1024_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_dma_1_0/design_dft_1024_axi_dma_1_0_clocks.xdc] for cell 'design_dft_1024_i/axi_dma_1/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s03_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc:54]
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_clocks.xdc] for cell 'design_dft_1024_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 60 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.531 ; gain = 0.000 ; free physical = 15563 ; free virtual = 23033
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

24 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2558.531 ; gain = 1004.434 ; free physical = 15563 ; free virtual = 23033
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2558.531 ; gain = 0.000 ; free physical = 15538 ; free virtual = 23008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10586c019

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2558.531 ; gain = 0.000 ; free physical = 15535 ; free virtual = 23005

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10586c019

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15196 ; free virtual = 22666

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10586c019

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15196 ; free virtual = 22666
Phase 1 Initialization | Checksum: 10586c019

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15196 ; free virtual = 22666

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10586c019

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15196 ; free virtual = 22666

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10586c019

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
Phase 2 Timer Update And Timing Data Collection | Checksum: 10586c019

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 12 inverters resulting in an inversion of 96 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17e4d7747

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
Retarget | Checksum: 17e4d7747
INFO: [Opt 31-389] Phase Retarget created 136 cells and removed 271 cells
INFO: [Opt 31-1021] In phase Retarget, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 22 load pin(s).
Phase 4 Constant propagation | Checksum: 1b464bf7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
Constant propagation | Checksum: 1b464bf7c
INFO: [Opt 31-389] Phase Constant propagation created 546 cells and removed 1289 cells
INFO: [Opt 31-1021] In phase Constant propagation, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
Phase 5 Sweep | Checksum: 12c8ea92d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2877.430 ; gain = 0.000 ; free physical = 15195 ; free virtual = 22665
Sweep | Checksum: 12c8ea92d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 390 cells
INFO: [Opt 31-1021] In phase Sweep, 223 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12c8ea92d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673
BUFG optimization | Checksum: 12c8ea92d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12c8ea92d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673
Shift Register Optimization | Checksum: 12c8ea92d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 192c9df42

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673
Post Processing Netlist | Checksum: 192c9df42
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23fbee01d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2909.445 ; gain = 0.000 ; free physical = 15203 ; free virtual = 22673
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23fbee01d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673
Phase 9 Finalization | Checksum: 23fbee01d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             136  |             271  |                                            127  |
|  Constant propagation         |             546  |            1289  |                                            127  |
|  Sweep                        |               0  |             390  |                                            223  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            153  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23fbee01d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2909.445 ; gain = 32.016 ; free physical = 15203 ; free virtual = 22673

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1e9e6f43e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15099 ; free virtual = 22569
Ending Power Optimization Task | Checksum: 1e9e6f43e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3145.230 ; gain = 235.785 ; free physical = 15099 ; free virtual = 22569

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15d1e89b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22541
Ending Final Cleanup Task | Checksum: 15d1e89b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22541

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22541
Ending Netlist Obfuscation Task | Checksum: 15d1e89b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22541
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3145.230 ; gain = 586.699 ; free physical = 15071 ; free virtual = 22541
INFO: [Vivado 12-24828] Executing command : report_drc -file design_dft_1024_wrapper_drc_opted.rpt -pb design_dft_1024_wrapper_drc_opted.pb -rpx design_dft_1024_wrapper_drc_opted.rpx
Command: report_drc -file design_dft_1024_wrapper_drc_opted.rpt -pb design_dft_1024_wrapper_drc_opted.pb -rpx design_dft_1024_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22540
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15068 ; free virtual = 22542
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15068 ; free virtual = 22542
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22541
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22541
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22541
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22541
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15064 ; free virtual = 22539
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9b632a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15064 ; free virtual = 22539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15063 ; free virtual = 22538

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11619021c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22529

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8e9f6599

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22529

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8e9f6599

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22529
Phase 1 Placer Initialization | Checksum: 8e9f6599

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22529

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5660d7a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22529

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b3383244

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22528

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b3383244

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15054 ; free virtual = 22528

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 12969d32a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15069 ; free virtual = 22544

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 12969d32a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15068 ; free virtual = 22543

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1198 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 464 nets or LUTs. Breaked 0 LUT, combined 464 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22542

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            464  |                   464  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            464  |                   464  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1671adffd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22542
Phase 2.5 Global Place Phase2 | Checksum: 13613cb9a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22542
Phase 2 Global Placement | Checksum: 13613cb9a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22542

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d6dfa525

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15067 ; free virtual = 22541

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22176bfda

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22546

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d36c2d15

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22546

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2553e5fe3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15071 ; free virtual = 22546

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16484e58e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15069 ; free virtual = 22544

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1af4cf7db

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15069 ; free virtual = 22544

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11b166b94

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15069 ; free virtual = 22544
Phase 3 Detail Placement | Checksum: 11b166b94

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15069 ; free virtual = 22544

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15b1ec894

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.372 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 139de226e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17c310acd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
Phase 4.1.1.1 BUFG Insertion | Checksum: 15b1ec894

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.372. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 137a4e822

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
Phase 4.1 Post Commit Optimization | Checksum: 137a4e822

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 137a4e822

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 137a4e822

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
Phase 4.3 Placer Reporting | Checksum: 137a4e822

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d53977d5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
Ending Placer Task | Checksum: a65d436e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
91 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15062 ; free virtual = 22536
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_dft_1024_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15046 ; free virtual = 22520
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_dft_1024_wrapper_utilization_placed.rpt -pb design_dft_1024_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_dft_1024_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15034 ; free virtual = 22509
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15032 ; free virtual = 22511
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15011 ; free virtual = 22506
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15014 ; free virtual = 22508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15014 ; free virtual = 22508
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15013 ; free virtual = 22509
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15011 ; free virtual = 22508
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15012 ; free virtual = 22508
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15004 ; free virtual = 22485
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.372 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 15005 ; free virtual = 22491
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14989 ; free virtual = 22489
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14993 ; free virtual = 22493
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14993 ; free virtual = 22493
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14989 ; free virtual = 22490
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14989 ; free virtual = 22491
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14989 ; free virtual = 22491
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7eaf8a48 ConstDB: 0 ShapeSum: 11b44636 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 4aea242c | NumContArr: 4c9a75e8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21cd68f4e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14941 ; free virtual = 22428

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21cd68f4e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14941 ; free virtual = 22428

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21cd68f4e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3145.230 ; gain = 0.000 ; free physical = 14941 ; free virtual = 22428
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28aabf1c3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14872 ; free virtual = 22359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.576  | TNS=0.000  | WHS=-0.345 | THS=-186.981|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13268
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13268
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a5e07ea7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14876 ; free virtual = 22363

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a5e07ea7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14876 ; free virtual = 22363

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1bfc7856b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14889 ; free virtual = 22377
Phase 4 Initial Routing | Checksum: 1bfc7856b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14889 ; free virtual = 22377

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 701
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b3e3da5d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21a0bf745

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1fcf5876c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
Phase 5 Rip-up And Reroute | Checksum: 1fcf5876c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1fcf5876c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fcf5876c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
Phase 6 Delay and Skew Optimization | Checksum: 1fcf5876c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.582  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fc33b961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
Phase 7 Post Hold Fix | Checksum: 1fc33b961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.04598 %
  Global Horizontal Routing Utilization  = 2.5464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fc33b961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fc33b961

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 201561c64

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 201561c64

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.582  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 201561c64

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
Total Elapsed time in route_design: 40.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 54526282

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 54526282

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 3180.973 ; gain = 35.742 ; free physical = 14890 ; free virtual = 22377
INFO: [Vivado 12-24828] Executing command : report_drc -file design_dft_1024_wrapper_drc_routed.rpt -pb design_dft_1024_wrapper_drc_routed.pb -rpx design_dft_1024_wrapper_drc_routed.rpx
Command: report_drc -file design_dft_1024_wrapper_drc_routed.rpt -pb design_dft_1024_wrapper_drc_routed.pb -rpx design_dft_1024_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_dft_1024_wrapper_methodology_drc_routed.rpt -pb design_dft_1024_wrapper_methodology_drc_routed.pb -rpx design_dft_1024_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_dft_1024_wrapper_methodology_drc_routed.rpt -pb design_dft_1024_wrapper_methodology_drc_routed.pb -rpx design_dft_1024_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3253.285 ; gain = 35.656 ; free physical = 14845 ; free virtual = 22332
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_dft_1024_wrapper_timing_summary_routed.rpt -pb design_dft_1024_wrapper_timing_summary_routed.pb -rpx design_dft_1024_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_dft_1024_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_dft_1024_wrapper_bus_skew_routed.rpt -pb design_dft_1024_wrapper_bus_skew_routed.pb -rpx design_dft_1024_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_dft_1024_wrapper_route_status.rpt -pb design_dft_1024_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_dft_1024_wrapper_power_routed.rpt -pb design_dft_1024_wrapper_power_summary_routed.pb -rpx design_dft_1024_wrapper_power_routed.rpx
Command: report_power -file design_dft_1024_wrapper_power_routed.rpt -pb design_dft_1024_wrapper_power_summary_routed.pb -rpx design_dft_1024_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_dft_1024_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3285.305 ; gain = 104.332 ; free physical = 14811 ; free virtual = 22309
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14817 ; free virtual = 22320
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14782 ; free virtual = 22300
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14790 ; free virtual = 22307
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14781 ; free virtual = 22301
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14779 ; free virtual = 22300
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14780 ; free virtual = 22301
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3285.305 ; gain = 0.000 ; free physical = 14781 ; free virtual = 22302
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/design_dft_1024_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_dft_1024_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_dft_1024_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_dft_1024_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_dft_1024_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_dft_1024_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_dft_1024_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_dft_1024_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_dft_1024_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_dft_1024_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_dft_1024_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_dft_1024_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_dft_1024_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_dft_1024_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_dft_1024_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3688.629 ; gain = 403.324 ; free physical = 14370 ; free virtual = 21879
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:27:08 2025...
