{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572952222973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572952222975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 11:10:22 2019 " "Processing started: Tue Nov  5 11:10:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572952222975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572952222975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayDriver -c DisplayDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayDriver -c DisplayDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572952222976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572952223201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572952223201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtytwoComparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtytwoComparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtytwoComparator " "Found entity 1: ThirtytwoComparator" {  } { { "ThirtytwoComparator.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/ThirtytwoComparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572952232229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572952232229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtyTwoBitReg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtyTwoBitReg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitReg " "Found entity 1: ThirtyTwoBitReg" {  } { { "ThirtyTwoBitReg.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/ThirtyTwoBitReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572952232233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572952232233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThirtyTwoBitReg " "Elaborating entity \"ThirtyTwoBitReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572952232287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FourBitRegister.bdf 1 1 " "Using design file FourBitRegister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitRegister " "Found entity 1: FourBitRegister" {  } { { "FourBitRegister.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/FourBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572952232315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572952232315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitRegister FourBitRegister:inst " "Elaborating entity \"FourBitRegister\" for hierarchy \"FourBitRegister:inst\"" {  } { { "ThirtyTwoBitReg.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/ThirtyTwoBitReg.bdf" { { 144 648 800 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572952232316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Resttaable_D_Flip_Flop.bdf 1 1 " "Using design file Resttaable_D_Flip_Flop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Resttaable_D_Flip_Flop " "Found entity 1: Resttaable_D_Flip_Flop" {  } { { "Resttaable_D_Flip_Flop.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/Resttaable_D_Flip_Flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572952232347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572952232347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resttaable_D_Flip_Flop FourBitRegister:inst\|Resttaable_D_Flip_Flop:inst " "Elaborating entity \"Resttaable_D_Flip_Flop\" for hierarchy \"FourBitRegister:inst\|Resttaable_D_Flip_Flop:inst\"" {  } { { "FourBitRegister.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/displaydrive/FourBitRegister.bdf" { { 160 560 672 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572952232347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572952232764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572952233116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572952233116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572952233197 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572952233197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572952233197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572952233197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572952233226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 11:10:33 2019 " "Processing ended: Tue Nov  5 11:10:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572952233226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572952233226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572952233226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572952233226 ""}
