{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624213140351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624213140356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 19:19:00 2021 " "Processing started: Sun Jun 20 19:19:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624213140356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213140356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModoDeAcucar -c ModoDeAcucar " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModoDeAcucar -c ModoDeAcucar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213140356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624213140995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624213140995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escolha_prod_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file escolha_prod_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Escolha_prod_FSM-maquina " "Found design unit 1: Escolha_prod_FSM-maquina" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Escolha_prod_FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Escolha_prod_FSM " "Found entity 1: Escolha_prod_FSM" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Escolha_prod_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoded.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoded.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Decoded-Display " "Found design unit 1: Display_Decoded-Display" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Display_Decoded.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Decoded " "Found entity 1: Display_Decoded" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Display_Decoded.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/ClkDividerN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mododeacu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mododeacu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modoDeAcu-RTL " "Found design unit 1: modoDeAcu-RTL" {  } { { "modoDeAcu.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/modoDeAcu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150047 ""} { "Info" "ISGN_ENTITY_NAME" "1 modoDeAcu " "Found entity 1: modoDeAcu" {  } { { "modoDeAcu.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/modoDeAcu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-RTL " "Found design unit 1: Bin7SegDecoder-RTL" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_autotop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_autotop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_AutoTop-Structural " "Found design unit 1: Maquina_AutoTop-Structural" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Maquina_AutoTop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_AutoTop " "Found entity 1: Maquina_AutoTop" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Maquina_AutoTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150060 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150065 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-Shell " "Found design unit 1: Registo-Shell" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Registo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mododeacucardemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mododeacucardemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModoDeAcucarDemo " "Found entity 1: ModoDeAcucarDemo" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213150073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213150073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModoDeAcucarDemo " "Elaborating entity \"ModoDeAcucarDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624213150175 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ClkDividerN inst3 " "Block or symbol \"ClkDividerN\" of instance \"inst3\" overlaps another block or symbol" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 392 208 352 472 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624213150178 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DebounceUnit inst9 " "Block or symbol \"DebounceUnit\" of instance \"inst9\" overlaps another block or symbol" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 208 24 192 288 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624213150178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Decoded Display_Decoded:inst8 " "Elaborating entity \"Display_Decoded\" for hierarchy \"Display_Decoded:inst8\"" {  } { { "ModoDeAcucarDemo.bdf" "inst8" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 328 832 1040 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escolha_prod_FSM Escolha_prod_FSM:inst2 " "Elaborating entity \"Escolha_prod_FSM\" for hierarchy \"Escolha_prod_FSM:inst2\"" {  } { { "ModoDeAcucarDemo.bdf" "inst2" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 264 464 664 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo Registo:inst10 " "Elaborating entity \"Registo\" for hierarchy \"Registo:inst10\"" {  } { { "ModoDeAcucarDemo.bdf" "inst10" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 280 184 376 424 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst3 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst3\"" {  } { { "ModoDeAcucarDemo.bdf" "inst3" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 392 208 352 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerFSM TimerFSM:inst7 " "Elaborating entity \"TimerFSM\" for hierarchy \"TimerFSM:inst7\"" {  } { { "ModoDeAcucarDemo.bdf" "inst7" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 448 496 680 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150229 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lenght TimerFSM.vhd(16) " "VHDL Signal Declaration warning at TimerFSM.vhd(16): used explicit default value for signal \"lenght\" because signal was never assigned a value" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1624213150231 "|ModoDeAcucarDemo|TimerFSM:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst12 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst12\"" {  } { { "ModoDeAcucarDemo.bdf" "inst12" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -72 784 992 8 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modoDeAcu modoDeAcu:inst6 " "Elaborating entity \"modoDeAcu\" for hierarchy \"modoDeAcu:inst6\"" {  } { { "ModoDeAcucarDemo.bdf" "inst6" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 96 472 664 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst5 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst5\"" {  } { { "ModoDeAcucarDemo.bdf" "inst5" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 88 24 192 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150238 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TimerFSM:inst7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TimerFSM:inst7\|Mult0\"" {  } { { "TimerFSM.vhd" "Mult0" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624213150538 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624213150538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimerFSM:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\"" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimerFSM:inst7\|lpm_mult:Mult0 " "Instantiated megafunction \"TimerFSM:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624213150617 ""}  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624213150617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst7\|lpm_mult:Mult0\|multcore:mult_core TimerFSM:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TimerFSM:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs TimerFSM:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TimerFSM:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213150795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -48 1008 1184 -32 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -48 1008 1184 -32 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -48 1008 1184 -32 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -48 1008 1184 -32 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -48 1008 1184 -32 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 32 1008 1184 48 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 32 1008 1184 48 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 32 1008 1184 48 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 32 1008 1184 48 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 32 1008 1184 48 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 112 1008 1184 128 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 112 1008 1184 128 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 112 1008 1184 128 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 112 1008 1184 128 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 112 1008 1184 128 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 200 1000 1176 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 200 1000 1176 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 200 1000 1176 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 200 1000 1176 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 200 1000 1176 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624213151105 "|ModoDeAcucarDemo|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624213151105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624213151194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624213151581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624213151754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213151754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624213151826 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624213151826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624213151826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624213151826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624213151846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 20 19:19:11 2021 " "Processing ended: Sun Jun 20 19:19:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624213151846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624213151846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624213151846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213151846 ""}
