{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 01:50:14 2019 " "Info: Processing started: Thu May 09 01:50:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\] " "Warning: Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]\"" {  } { { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\] " "Warning: Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\]\"" {  } { { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 63 12 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 63 12 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] register DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 382.12 MHz 2.617 ns Internal " "Info: Clock \"clk\" has Internal fmax of 382.12 MHz between source register \"DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" and destination register \"DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" (period= 2.617 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.433 ns + Longest register register " "Info: + Longest register to register delay is 2.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 1 REG LCFF_X18_Y4_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 5; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.143 ns) 1.143 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\] 2 COMB LOOP LCCOMB_X18_Y4_N10 2 " "Info: 2: + IC(0.000 ns) + CELL(1.143 ns) = 1.143 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB LOOP Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\]'" { { "Info" "ITDB_PART_OF_SCC" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\] LCCOMB_X18_Y4_N14 " "Info: Loc. = LCCOMB_X18_Y4_N14; Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\] LCCOMB_X18_Y4_N10 " "Info: Loc. = LCCOMB_X18_Y4_N10; Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\]\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 63 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.417 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]~DUPLICATE 3 COMB LCCOMB_X18_Y4_N12 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 1.417 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.053 ns) 1.822 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode53w\[3\] 4 COMB LCCOMB_X18_Y4_N6 6 " "Info: 4: + IC(0.352 ns) + CELL(0.053 ns) = 1.822 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 6; COMB Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode53w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 64 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.397 ns) 2.433 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 5 REG LCFF_X18_Y4_N19 9 " "Info: 5: + IC(0.214 ns) + CELL(0.397 ns) = 2.433 ns; Loc. = LCFF_X18_Y4_N19; Fanout = 9; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 67.65 % ) " "Info: Total cell delay = 1.646 ns ( 67.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.787 ns ( 32.35 % ) " "Info: Total interconnect delay = 0.787 ns ( 32.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.221ns 0.352ns 0.214ns } { 0.000ns 1.143ns 0.053ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y4_N19 9 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N19; Fanout = 9; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 3 REG LCFF_X18_Y4_N25 5 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 5; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.221ns 0.352ns 0.214ns } { 0.000ns 1.143ns 0.053ns 0.053ns 0.397ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] decode clk 5.495 ns register " "Info: tsu for register \"DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" (data pin = \"decode\", clock pin = \"clk\") is 5.495 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest pin register " "Info: + Longest pin to register delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns decode 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 88 48 216 104 "decode" "" } { 80 216 264 96 "decode" "" } { 264 16 64 280 "decode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.783 ns) 6.582 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\] 2 COMB LOOP LCCOMB_X18_Y4_N10 2 " "Info: 2: + IC(0.000 ns) + CELL(5.783 ns) = 6.582 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB LOOP Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\]'" { { "Info" "ITDB_PART_OF_SCC" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\] LCCOMB_X18_Y4_N14 " "Info: Loc. = LCCOMB_X18_Y4_N14; Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\] LCCOMB_X18_Y4_N10 " "Info: Loc. = LCCOMB_X18_Y4_N10; Node \"DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode43w\[3\]\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 63 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.783 ns" { decode DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 6.856 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]~DUPLICATE 3 COMB LCCOMB_X18_Y4_N12 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 6.856 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode3w\[2\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 62 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.053 ns) 7.261 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode53w\[3\] 4 COMB LCCOMB_X18_Y4_N6 6 " "Info: 4: + IC(0.352 ns) + CELL(0.053 ns) = 7.261 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 6; COMB Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode53w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ktf.tdf" 64 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.397 ns) 7.872 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 5 REG LCFF_X18_Y4_N19 9 " "Info: 5: + IC(0.214 ns) + CELL(0.397 ns) = 7.872 ns; Loc. = LCFF_X18_Y4_N19; Fanout = 9; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.085 ns ( 90.00 % ) " "Info: Total cell delay = 7.085 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.787 ns ( 10.00 % ) " "Info: Total interconnect delay = 0.787 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { decode DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { decode {} decode~combout {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.221ns 0.352ns 0.214ns } { 0.000ns 0.799ns 5.783ns 0.053ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y4_N19 9 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N19; Fanout = 9; REG Node = 'DCa:inst3\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { decode DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { decode {} decode~combout {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3] {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode3w[2]~DUPLICATE {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3] {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.221ns 0.352ns 0.214ns } { 0.000ns 0.799ns 5.783ns 0.053ns 0.053ns 0.397ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RON_1\[2\] lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 7.838 ns register " "Info: tco from clock \"clk\" to destination pin \"RON_1\[2\]\" through register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 7.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X19_Y4_N9 21 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 21; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.277 ns + Longest register pin " "Info: + Longest register to pin delay is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X19_Y4_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 21; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.346 ns) 0.720 ns inst33~0 2 COMB LCCOMB_X19_Y4_N30 3 " "Info: 2: + IC(0.374 ns) + CELL(0.346 ns) = 0.720 ns; Loc. = LCCOMB_X19_Y4_N30; Fanout = 3; COMB Node = 'inst33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] inst33~0 } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 456 1664 1728 536 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(2.001 ns) 5.277 ns RON_1\[2\] 3 PIN PIN_B13 0 " "Info: 3: + IC(2.556 ns) + CELL(2.001 ns) = 5.277 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'RON_1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { inst33~0 RON_1[2] } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 416 1800 1976 432 "RON_1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.347 ns ( 44.48 % ) " "Info: Total cell delay = 2.347 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.930 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.930 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] inst33~0 RON_1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} inst33~0 {} RON_1[2] {} } { 0.000ns 0.374ns 2.556ns } { 0.000ns 0.346ns 2.001ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] inst33~0 RON_1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} inst33~0 {} RON_1[2] {} } { 0.000ns 0.374ns 2.556ns } { 0.000ns 0.346ns 2.001ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] DATA\[3\] clk -2.142 ns register " "Info: th for register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"DATA\[3\]\", clock pin = \"clk\") is -2.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } { 256 144 192 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X18_Y4_N9 3 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 3; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.758 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns DATA\[3\] 1 PIN PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; PIN Node = 'DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { 24 48 216 40 "DATA\[10..0\]" "" } { 16 216 296 32 "data\[10..0\]" "" } { 216 464 544 232 "data\[10..0\]" "" } { 112 464 544 128 "data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.741 ns) + CELL(0.053 ns) 4.603 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 2 COMB LCCOMB_X18_Y4_N8 1 " "Info: 2: + IC(3.741 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 1; COMB Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { DATA[3] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.758 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X18_Y4_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.758 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 3; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 21.37 % ) " "Info: Total cell delay = 1.017 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.741 ns ( 78.63 % ) " "Info: Total interconnect delay = 3.741 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { DATA[3] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { DATA[3] {} DATA[3]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.741ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { DATA[3] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { DATA[3] {} DATA[3]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.741ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 01:50:14 2019 " "Info: Processing ended: Thu May 09 01:50:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
