{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670373876616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670373876616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 19:44:36 2022 " "Processing started: Tue Dec 06 19:44:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670373876616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373876616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373876616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670373877366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670373877366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights/synthesis/lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-rtl " "Found design unit 1: lights-rtl" {  } { { "lights/synthesis/lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889075 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights/synthesis/lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lights/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lights/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_irq_mapper " "Found entity 1: lights_irq_mapper" {  } { { "lights/synthesis/submodules/lights_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0 " "Found entity 1: lights_mm_interconnect_0" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lights_mm_interconnect_0_avalon_st_adapter" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lights_mm_interconnect_0_rsp_mux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889232 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_mux " "Found entity 1: lights_mm_interconnect_0_rsp_mux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_demux " "Found entity 1: lights_mm_interconnect_0_rsp_demux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lights_mm_interconnect_0_cmd_mux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_mux " "Found entity 1: lights_mm_interconnect_0_cmd_mux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lights_mm_interconnect_0_cmd_demux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_demux " "Found entity 1: lights_mm_interconnect_0_cmd_demux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_003_default_decode " "Found entity 1: lights_mm_interconnect_0_router_003_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889312 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_003 " "Found entity 2: lights_mm_interconnect_0_router_003" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_002_default_decode " "Found entity 1: lights_mm_interconnect_0_router_002_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889316 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_002 " "Found entity 2: lights_mm_interconnect_0_router_002" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_001_default_decode " "Found entity 1: lights_mm_interconnect_0_router_001_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889320 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_001 " "Found entity 2: lights_mm_interconnect_0_router_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373889331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_default_decode " "Found entity 1: lights_mm_interconnect_0_router_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889332 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router " "Found entity 2: lights_mm_interconnect_0_router" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lights/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lights/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lights/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lights/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lights/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_switches " "Found entity 1: lights_switches" {  } { { "lights/synthesis/submodules/lights_switches.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_pll_0 " "Found entity 1: lights_pll_0" {  } { { "lights/synthesis/submodules/lights_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_register_bank_a_module " "Found entity 1: lights_nios2_qsys_0_register_bank_a_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_nios2_qsys_0_register_bank_b_module " "Found entity 2: lights_nios2_qsys_0_register_bank_b_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "3 lights_nios2_qsys_0_nios2_oci_debug " "Found entity 3: lights_nios2_qsys_0_nios2_oci_debug" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "4 lights_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: lights_nios2_qsys_0_ociram_sp_ram_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "5 lights_nios2_qsys_0_nios2_ocimem " "Found entity 5: lights_nios2_qsys_0_nios2_ocimem" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "6 lights_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: lights_nios2_qsys_0_nios2_avalon_reg" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "7 lights_nios2_qsys_0_nios2_oci_break " "Found entity 7: lights_nios2_qsys_0_nios2_oci_break" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "8 lights_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: lights_nios2_qsys_0_nios2_oci_xbrk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "9 lights_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: lights_nios2_qsys_0_nios2_oci_dbrk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "10 lights_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: lights_nios2_qsys_0_nios2_oci_itrace" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "11 lights_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: lights_nios2_qsys_0_nios2_oci_td_mode" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "12 lights_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: lights_nios2_qsys_0_nios2_oci_dtrace" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "13 lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "14 lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "15 lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "16 lights_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: lights_nios2_qsys_0_nios2_oci_fifo" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "17 lights_nios2_qsys_0_nios2_oci_pib " "Found entity 17: lights_nios2_qsys_0_nios2_oci_pib" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "18 lights_nios2_qsys_0_nios2_oci_im " "Found entity 18: lights_nios2_qsys_0_nios2_oci_im" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "19 lights_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: lights_nios2_qsys_0_nios2_performance_monitors" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "20 lights_nios2_qsys_0_nios2_oci " "Found entity 20: lights_nios2_qsys_0_nios2_oci" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""} { "Info" "ISGN_ENTITY_NAME" "21 lights_nios2_qsys_0 " "Found entity 21: lights_nios2_qsys_0" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_tck" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_oci_test_bench " "Found entity 1: lights_nios2_qsys_0_oci_test_bench" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_test_bench " "Found entity 1: lights_nios2_qsys_0_test_bench" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_new_sdram_controller_0_input_efifo_module " "Found entity 1: lights_new_sdram_controller_0_input_efifo_module" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889484 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_new_sdram_controller_0 " "Found entity 2: lights_new_sdram_controller_0" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_leds " "Found entity 1: lights_leds" {  } { { "lights/synthesis/submodules/lights_leds.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lights/synthesis/submodules/lights_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_jtag_uart_0_sim_scfifo_w " "Found entity 1: lights_jtag_uart_0_sim_scfifo_w" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_jtag_uart_0_scfifo_w " "Found entity 2: lights_jtag_uart_0_scfifo_w" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""} { "Info" "ISGN_ENTITY_NAME" "3 lights_jtag_uart_0_sim_scfifo_r " "Found entity 3: lights_jtag_uart_0_sim_scfifo_r" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""} { "Info" "ISGN_ENTITY_NAME" "4 lights_jtag_uart_0_scfifo_r " "Found entity 4: lights_jtag_uart_0_scfifo_r" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""} { "Info" "ISGN_ENTITY_NAME" "5 lights_jtag_uart_0 " "Found entity 5: lights_jtag_uart_0" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-rtl " "Found design unit 1: lights-rtl" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_lights " "Found entity 1: nios_lights" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373889500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889500 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "lights nios_lights.vhd(25) " "VHDL error at nios_lights.vhd(25): entity \"lights\" is used but not declared" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 25 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1670373889500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/lights/output_files/lights.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/lights/output_files/lights.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373889578 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670373890146 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 06 19:44:50 2022 " "Processing ended: Tue Dec 06 19:44:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670373890146 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670373890146 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670373890146 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373890146 ""}
