
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b724  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800b9f4  0800b9f4  0000c9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800ba68  0800ba68  0000ca68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800ba6c  0800ba6c  0000ca6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  0800ba70  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000041c  24000010  0800ba80  0000d010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400042c  0800ba80  0000d42c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000d010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001e26e  00000000  00000000  0000d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000036a0  00000000  00000000  0002b2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000017e8  00000000  00000000  0002e950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000126c  00000000  00000000  00030138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037214  00000000  00000000  000313a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001e92f  00000000  00000000  000685b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00169212  00000000  00000000  00086ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f00f9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000066c4  00000000  00000000  001f013c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000069  00000000  00000000  001f6800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000010 	.word	0x24000010
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b9dc 	.word	0x0800b9dc

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000014 	.word	0x24000014
 800030c:	0800b9dc 	.word	0x0800b9dc

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f00b fb23 	bl	800b968 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f001 fda2 	bl	8001ee4 <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f000 ff63 	bl	8001270 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f002 fac5 	bl	800295c <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f000 ff4a 	bl	8001270 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f002 fab7 	bl	800295c <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f000 ff3c 	bl	8001270 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f002 faa9 	bl	800295c <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f000 ff2e 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2400002c 	.word	0x2400002c
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f00b fa8b 	bl	800b968 <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800046a:	2304      	movs	r3, #4
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800046e:	230c      	movs	r3, #12
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f008 f949 	bl	800872c <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 fee6 	bl	8001270 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f006 fe73 	bl	8007204 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f001 f97b 	bl	8001820 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f003 fb84 	bl	8003c7c <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 fe79 	bl	8001270 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2105      	movs	r1, #5
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f003 fac7 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f003 fade 	bl	8003b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	2400009c 	.word	0x2400009c
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2105      	movs	r1, #5
 80005e0:	200b      	movs	r0, #11
 80005e2:	f003 fa9e 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f003 fab5 	bl	8003b56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	200c      	movs	r0, #12
 80005f2:	f003 fa96 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005f6:	200c      	movs	r0, #12
 80005f8:	f003 faad 	bl	8003b56 <HAL_NVIC_EnableIRQ>

}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	58024400 	.word	0x58024400

08000608 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800060c:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800060e:	4a30      	ldr	r2, [pc, #192]	@ (80006d0 <MX_FDCAN1_Init+0xc8>)
 8000610:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000612:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000618:	4b2c      	ldr	r3, [pc, #176]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800061e:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000620:	2201      	movs	r2, #1
 8000622:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000626:	2200      	movs	r2, #0
 8000628:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800062c:	2200      	movs	r2, #0
 800062e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8000630:	4b26      	ldr	r3, [pc, #152]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000636:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000638:	2202      	movs	r2, #2
 800063a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800063c:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800063e:	220d      	movs	r2, #13
 8000640:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000642:	4b22      	ldr	r3, [pc, #136]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000644:	2202      	movs	r2, #2
 8000646:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 8000648:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800064a:	220c      	movs	r2, #12
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800064e:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000650:	2201      	movs	r2, #1
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000656:	220d      	movs	r2, #13
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800065c:	2202      	movs	r2, #2
 800065e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 1280;
 8000660:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000662:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800066a:	2201      	movs	r2, #1
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000676:	2203      	movs	r2, #3
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800067c:	2204      	movs	r2, #4
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000682:	2203      	movs	r2, #3
 8000684:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000688:	2204      	movs	r2, #4
 800068a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800068e:	2203      	movs	r2, #3
 8000690:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000694:	2204      	movs	r2, #4
 8000696:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800069a:	2203      	movs	r2, #3
 800069c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a0:	2203      	movs	r2, #3
 80006a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b2:	2204      	movs	r2, #4
 80006b4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b8:	f005 fbb4 	bl	8005e24 <HAL_FDCAN_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80006c2:	f000 fdd5 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	24000114 	.word	0x24000114
 80006d0:	4000a000 	.word	0x4000a000

080006d4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80006d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006da:	4a30      	ldr	r2, [pc, #192]	@ (800079c <MX_FDCAN2_Init+0xc8>)
 80006dc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006de:	4b2e      	ldr	r3, [pc, #184]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80006f0:	4b29      	ldr	r3, [pc, #164]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 80006fc:	4b26      	ldr	r3, [pc, #152]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006fe:	220c      	movs	r2, #12
 8000700:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000704:	2202      	movs	r2, #2
 8000706:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800070a:	220d      	movs	r2, #13
 800070c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000710:	2202      	movs	r2, #2
 8000712:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 8000714:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000716:	220c      	movs	r2, #12
 8000718:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800071c:	2201      	movs	r2, #1
 800071e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000722:	220d      	movs	r2, #13
 8000724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000728:	2202      	movs	r2, #2
 800072a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800072e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000732:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000734:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000736:	2201      	movs	r2, #1
 8000738:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800073a:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 8000740:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000742:	2203      	movs	r2, #3
 8000744:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000748:	2204      	movs	r2, #4
 800074a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800074e:	2203      	movs	r2, #3
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000754:	2204      	movs	r2, #4
 8000756:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800075a:	2203      	movs	r2, #3
 800075c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000760:	2204      	movs	r2, #4
 8000762:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000766:	2203      	movs	r2, #3
 8000768:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800076c:	2203      	movs	r2, #3
 800076e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000772:	2203      	movs	r2, #3
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800077e:	2204      	movs	r2, #4
 8000780:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000784:	f005 fb4e 	bl	8005e24 <HAL_FDCAN_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800078e:	f000 fd6f 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	240001b4 	.word	0x240001b4
 800079c:	4000a400 	.word	0x4000a400

080007a0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ba      	sub	sp, #232	@ 0xe8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	22b8      	movs	r2, #184	@ 0xb8
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00b f8d1 	bl	800b968 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a73      	ldr	r2, [pc, #460]	@ (8000998 <HAL_FDCAN_MspInit+0x1f8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d16d      	bne.n	80008ac <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80007e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007e4:	f107 0318 	add.w	r3, r7, #24
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 ff9f 	bl	800872c <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80007f4:	f000 fd3c 	bl	8001270 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80007f8:	4b68      	ldr	r3, [pc, #416]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a67      	ldr	r2, [pc, #412]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000802:	4b66      	ldr	r3, [pc, #408]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10e      	bne.n	8000828 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800080a:	4b65      	ldr	r3, [pc, #404]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800080c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000810:	4a63      	ldr	r2, [pc, #396]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000816:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800081a:	4b61      	ldr	r3, [pc, #388]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800081c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000828:	4b5d      	ldr	r3, [pc, #372]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	4a5c      	ldr	r2, [pc, #368]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000830:	f043 0308 	orr.w	r3, r3, #8
 8000834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000838:	4b59      	ldr	r3, [pc, #356]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000846:	2301      	movs	r3, #1
 8000848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000852:	2301      	movs	r3, #1
 8000854:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800085e:	2309      	movs	r3, #9
 8000860:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000864:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000868:	4619      	mov	r1, r3
 800086a:	484e      	ldr	r0, [pc, #312]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 800086c:	f006 fcca 	bl	8007204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000888:	2309      	movs	r3, #9
 800088a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800088e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000892:	4619      	mov	r1, r3
 8000894:	4843      	ldr	r0, [pc, #268]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 8000896:	f006 fcb5 	bl	8007204 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2100      	movs	r1, #0
 800089e:	2013      	movs	r0, #19
 80008a0:	f003 f93f 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008a4:	2013      	movs	r0, #19
 80008a6:	f003 f956 	bl	8003b56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80008aa:	e071      	b.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a3d      	ldr	r2, [pc, #244]	@ (80009a8 <HAL_FDCAN_MspInit+0x208>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d16c      	bne.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008ba:	f04f 0300 	mov.w	r3, #0
 80008be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ca:	f107 0318 	add.w	r3, r7, #24
 80008ce:	4618      	mov	r0, r3
 80008d0:	f007 ff2c 	bl	800872c <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 80008da:	f000 fcc9 	bl	8001270 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80008de:	4b2f      	ldr	r3, [pc, #188]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3301      	adds	r3, #1
 80008e4:	4a2d      	ldr	r2, [pc, #180]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80008e8:	4b2c      	ldr	r3, [pc, #176]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10e      	bne.n	800090e <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008fc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800091e:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000924:	f003 0302 	and.w	r3, r3, #2
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800092c:	2320      	movs	r3, #32
 800092e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000938:	2301      	movs	r3, #1
 800093a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000944:	2309      	movs	r3, #9
 8000946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800094e:	4619      	mov	r1, r3
 8000950:	4816      	ldr	r0, [pc, #88]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 8000952:	f006 fc57 	bl	8007204 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800096e:	2309      	movs	r3, #9
 8000970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000978:	4619      	mov	r1, r3
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 800097c:	f006 fc42 	bl	8007204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	2014      	movs	r0, #20
 8000986:	f003 f8cc 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800098a:	2014      	movs	r0, #20
 800098c:	f003 f8e3 	bl	8003b56 <HAL_NVIC_EnableIRQ>
}
 8000990:	bf00      	nop
 8000992:	37e8      	adds	r7, #232	@ 0xe8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	4000a000 	.word	0x4000a000
 800099c:	24000254 	.word	0x24000254
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020c00 	.word	0x58020c00
 80009a8:	4000a400 	.word	0x4000a400
 80009ac:	58020400 	.word	0x58020400

080009b0 <FDCAN1_Rx_Handler>:
uint8_t RxData1[8];
FDCAN_RxHeaderTypeDef RxHeader2;
uint8_t RxData2[8];

// Drive-Critical CAN
void FDCAN1_Rx_Handler(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
	uint16_t msg_id = RxHeader1.Identifier;
 80009b6:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <FDCAN1_Rx_Handler+0x24>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	80fb      	strh	r3, [r7, #6]

	switch(msg_id) {
 80009bc:	88fb      	ldrh	r3, [r7, #6]
 80009be:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d102      	bne.n	80009cc <FDCAN1_Rx_Handler+0x1c>
	case BMS_PRCHG_RX_ID:
		processPrechargeResponse();
 80009c6:	f000 fc95 	bl	80012f4 <processPrechargeResponse>
		break;
 80009ca:	bf00      	nop
	}

	// case: Crash Switch/E-Stop = Inverter Voltage dropped below threshold (?)
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	24000258 	.word	0x24000258

080009d8 <FDCAN2_Rx_Handler>:

// DAQ CAN
void FDCAN2_Rx_Handler(void) {
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]
 80009f8:	609a      	str	r2, [r3, #8]
 80009fa:	60da      	str	r2, [r3, #12]
 80009fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009fe:	4b45      	ldr	r3, [pc, #276]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a04:	4a43      	ldr	r2, [pc, #268]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a06:	f043 0320 	orr.w	r3, r3, #32
 8000a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a0e:	4b41      	ldr	r3, [pc, #260]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a14:	f003 0320 	and.w	r3, r3, #32
 8000a18:	61bb      	str	r3, [r7, #24]
 8000a1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	4a3c      	ldr	r2, [pc, #240]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a2c:	4b39      	ldr	r3, [pc, #228]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b36      	ldr	r3, [pc, #216]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	4a34      	ldr	r2, [pc, #208]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4a:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a50:	f003 0304 	and.w	r3, r3, #4
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a58:	4b2e      	ldr	r3, [pc, #184]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a68:	4b2a      	ldr	r3, [pc, #168]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6e:	f003 0310 	and.w	r3, r3, #16
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 0302 	and.w	r3, r3, #2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a9c:	f043 0308 	orr.w	r3, r3, #8
 8000aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	f003 0308 	and.w	r3, r3, #8
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PRCHG_BTN_Pin RTD_BTN_Pin */
  GPIO_InitStruct.Pin = PRCHG_BTN_Pin|RTD_BTN_Pin;
 8000ab2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4813      	ldr	r0, [pc, #76]	@ (8000b18 <MX_GPIO_Init+0x130>)
 8000aca:	f006 fb9b 	bl	8007204 <HAL_GPIO_Init>

  /*Configure GPIO pins : BMS_FAULT_Pin IMD_FAULT_Pin BSPD_FAULT_Pin */
  GPIO_InitStruct.Pin = BMS_FAULT_Pin|IMD_FAULT_Pin|BSPD_FAULT_Pin;
 8000ace:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <MX_GPIO_Init+0x134>)
 8000ae6:	f006 fb8d 	bl	8007204 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2100      	movs	r1, #0
 8000aee:	2017      	movs	r0, #23
 8000af0:	f003 f817 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000af4:	2017      	movs	r0, #23
 8000af6:	f003 f82e 	bl	8003b56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2100      	movs	r1, #0
 8000afe:	2028      	movs	r0, #40	@ 0x28
 8000b00:	f003 f80f 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b04:	2028      	movs	r0, #40	@ 0x28
 8000b06:	f003 f826 	bl	8003b56 <HAL_NVIC_EnableIRQ>

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	@ 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	58024400 	.word	0x58024400
 8000b18:	58021400 	.word	0x58021400
 8000b1c:	58021000 	.word	0x58021000

08000b20 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <MX_I2S2_Init+0x60>)
 8000b28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b44:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000b48:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b6a:	f006 fd25 	bl	80075b8 <HAL_I2S_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2S2_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fb7c 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	240002b8 	.word	0x240002b8
 8000b80:	40003800 	.word	0x40003800

08000b84 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ba      	sub	sp, #232	@ 0xe8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	22b8      	movs	r2, #184	@ 0xb8
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f00a fedf 	bl	800b968 <memset>
  if(i2sHandle->Instance==SPI2)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a55      	ldr	r2, [pc, #340]	@ (8000d04 <HAL_I2S_MspInit+0x180>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80a2 	bne.w	8000cfa <HAL_I2S_MspInit+0x176>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000bb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f007 fdae 	bl	800872c <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f000 fb4b 	bl	8001270 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bda:	4b4b      	ldr	r3, [pc, #300]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000be0:	4a49      	ldr	r2, [pc, #292]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bea:	4b47      	ldr	r3, [pc, #284]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	4b43      	ldr	r3, [pc, #268]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a42      	ldr	r2, [pc, #264]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b3f      	ldr	r3, [pc, #252]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b3c      	ldr	r3, [pc, #240]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SDO
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c34:	2302      	movs	r3, #2
 8000c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c4c:	2305      	movs	r3, #5
 8000c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c56:	4619      	mov	r1, r3
 8000c58:	482c      	ldr	r0, [pc, #176]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c5a:	f006 fad3 	bl	8007204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c78:	2305      	movs	r3, #5
 8000c7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4822      	ldr	r0, [pc, #136]	@ (8000d10 <HAL_I2S_MspInit+0x18c>)
 8000c86:	f006 fabd 	bl	8007204 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c8c:	4a22      	ldr	r2, [pc, #136]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c8e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c92:	2228      	movs	r2, #40	@ 0x28
 8000c94:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c98:	2240      	movs	r2, #64	@ 0x40
 8000c9a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ca4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cb0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cc6:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cc8:	2204      	movs	r2, #4
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000cde:	480d      	ldr	r0, [pc, #52]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ce0:	f002 ffcc 	bl	8003c7c <HAL_DMA_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_I2S_MspInit+0x16a>
    {
      Error_Handler();
 8000cea:	f000 fac1 	bl	8001270 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4a08      	ldr	r2, [pc, #32]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf2:	645a      	str	r2, [r3, #68]	@ 0x44
 8000cf4:	4a07      	ldr	r2, [pc, #28]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	37e8      	adds	r7, #232	@ 0xe8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40003800 	.word	0x40003800
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	58020800 	.word	0x58020800
 8000d10:	58020400 	.word	0x58020400
 8000d14:	2400030c 	.word	0x2400030c
 8000d18:	40020028 	.word	0x40020028
 8000d1c:	00000000 	.word	0x00000000

08000d20 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000d28:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	ee07 3a90 	vmov	s15, r3
 8000d30:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d34:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d38:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d3c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d40:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d44:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d48:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d4a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d50:	885b      	ldrh	r3, [r3, #2]
 8000d52:	ee07 3a90 	vmov	s15, r3
 8000d56:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d5a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d5e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d62:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d6a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d70:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000d74:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d76:	889b      	ldrh	r3, [r3, #4]
 8000d78:	ee07 3a90 	vmov	s15, r3
 8000d7c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d80:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d84:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d88:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d90:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d94:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d96:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	00000000 	.word	0x00000000
 8000dac:	40affe00 	.word	0x40affe00
 8000db0:	66666666 	.word	0x66666666
 8000db4:	400a6666 	.word	0x400a6666
 8000db8:	24000384 	.word	0x24000384
 8000dbc:	2400038c 	.word	0x2400038c

08000dc0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	80fb      	strh	r3, [r7, #6]
	// Change BMS Fault Logic? --> NOT Latching Fault, can re-enter Precharge if BMS Fault Clears!
	if (GPIO_Pin == BMS_FAULT_Pin) {
 8000dca:	88fb      	ldrh	r3, [r7, #6]
 8000dcc:	2b80      	cmp	r3, #128	@ 0x80
 8000dce:	d104      	bne.n	8000dda <HAL_GPIO_EXTI_Callback+0x1a>
		bms_fault = true;
 8000dd0:	4b31      	ldr	r3, [pc, #196]	@ (8000e98 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
		Error_Handler();
 8000dd6:	f000 fa4b 	bl	8001270 <Error_Handler>
	}

	if (GPIO_Pin == IMD_FAULT_Pin) {
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000de0:	d104      	bne.n	8000dec <HAL_GPIO_EXTI_Callback+0x2c>
		imd_fault = true;
 8000de2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e9c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	701a      	strb	r2, [r3, #0]
		Error_Handler();
 8000de8:	f000 fa42 	bl	8001270 <Error_Handler>
	}

	if (GPIO_Pin == BSPD_FAULT_Pin) {
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000df2:	d104      	bne.n	8000dfe <HAL_GPIO_EXTI_Callback+0x3e>
		bspd_fault = true;
 8000df4:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea0 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
		Error_Handler();
 8000dfa:	f000 fa39 	bl	8001270 <Error_Handler>
	}

	if (GPIO_Pin == RTD_BTN_Pin) {
 8000dfe:	88fb      	ldrh	r3, [r7, #6]
 8000e00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e04:	d11f      	bne.n	8000e46 <HAL_GPIO_EXTI_Callback+0x86>
		rtd_debug++;
 8000e06:	4b27      	ldr	r3, [pc, #156]	@ (8000ea4 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	4b24      	ldr	r3, [pc, #144]	@ (8000ea4 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000e12:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port, RTD_BTN_Pin) == GPIO_PIN_SET) {
 8000e14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e18:	4823      	ldr	r0, [pc, #140]	@ (8000ea8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000e1a:	f006 fb9b 	bl	8007554 <HAL_GPIO_ReadPin>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10a      	bne.n	8000e3a <HAL_GPIO_EXTI_Callback+0x7a>
			rtd_button_pressed = true;
 8000e24:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <HAL_GPIO_EXTI_Callback+0xec>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e2a:	4b21      	ldr	r3, [pc, #132]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim1);
 8000e32:	481f      	ldr	r0, [pc, #124]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e34:	f00a f8b8 	bl	800afa8 <HAL_TIM_Base_Start_IT>
 8000e38:	e005      	b.n	8000e46 <HAL_GPIO_EXTI_Callback+0x86>
		} else {
			// Button Released
			rtd_button_pressed = false;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <HAL_GPIO_EXTI_Callback+0xec>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8000e40:	481b      	ldr	r0, [pc, #108]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e42:	f00a f937 	bl	800b0b4 <HAL_TIM_Base_Stop_IT>
		}
	}

	if (GPIO_Pin == PRCHG_BTN_Pin) {
 8000e46:	88fb      	ldrh	r3, [r7, #6]
 8000e48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000e4c:	d11f      	bne.n	8000e8e <HAL_GPIO_EXTI_Callback+0xce>
		prchg_debug++;
 8000e4e:	4b19      	ldr	r3, [pc, #100]	@ (8000eb4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	3301      	adds	r3, #1
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e5a:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(PRCHG_BTN_GPIO_Port, PRCHG_BTN_Pin) == GPIO_PIN_SET) {
 8000e5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e60:	4811      	ldr	r0, [pc, #68]	@ (8000ea8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000e62:	f006 fb77 	bl	8007554 <HAL_GPIO_ReadPin>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d10a      	bne.n	8000e82 <HAL_GPIO_EXTI_Callback+0xc2>
			prchg_button_pressed = true;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	701a      	strb	r2, [r3, #0]
		    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2200      	movs	r2, #0
 8000e78:	625a      	str	r2, [r3, #36]	@ 0x24
		    HAL_TIM_Base_Start_IT(&htim1);
 8000e7a:	480d      	ldr	r0, [pc, #52]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e7c:	f00a f894 	bl	800afa8 <HAL_TIM_Base_Start_IT>
			// Button Released
			prchg_button_pressed = false;
		    HAL_TIM_Base_Stop_IT(&htim1);
		}
	}
}
 8000e80:	e005      	b.n	8000e8e <HAL_GPIO_EXTI_Callback+0xce>
			prchg_button_pressed = false;
 8000e82:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	701a      	strb	r2, [r3, #0]
		    HAL_TIM_Base_Stop_IT(&htim1);
 8000e88:	4809      	ldr	r0, [pc, #36]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e8a:	f00a f913 	bl	800b0b4 <HAL_TIM_Base_Stop_IT>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	240003a8 	.word	0x240003a8
 8000e9c:	240003a9 	.word	0x240003a9
 8000ea0:	240003aa 	.word	0x240003aa
 8000ea4:	240003ad 	.word	0x240003ad
 8000ea8:	58021400 	.word	0x58021400
 8000eac:	240003ab 	.word	0x240003ab
 8000eb0:	240003dc 	.word	0x240003dc
 8000eb4:	240003ae 	.word	0x240003ae
 8000eb8:	240003ac 	.word	0x240003ac

08000ebc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a10      	ldr	r2, [pc, #64]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d11a      	bne.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x48>
    	if (rtd_button_pressed == true) {
 8000ece:	4b10      	ldr	r3, [pc, #64]	@ (8000f10 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d00c      	beq.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x36>
//    		if (inverter_precharged == false) {
//    			return;
//    		}

    		// TODO: Handle button logic
    		if (ADC_VAL[2] > RTD_BRAKE_THRESHOLD) {
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000eda:	889b      	ldrh	r3, [r3, #4]
 8000edc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d903      	bls.n	8000eec <HAL_TIM_PeriodElapsedCallback+0x30>
    			ready_to_drive = true;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
 8000eea:	e002      	b.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x36>
    		} else {
    			ready_to_drive = false;
 8000eec:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
    		}
    	}

    	if (prchg_button_pressed == true) {
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d003      	beq.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x48>
    		// TODO: Handle button logic
    		configurePrechargeMessage();
 8000efc:	f000 f9be 	bl	800127c <configurePrechargeMessage>
    		sendPrechargeRequest();
 8000f00:	f000 f9e8 	bl	80012d4 <sendPrechargeRequest>
    	}
    }
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40010000 	.word	0x40010000
 8000f10:	240003ab 	.word	0x240003ab
 8000f14:	24000384 	.word	0x24000384
 8000f18:	240003af 	.word	0x240003af
 8000f1c:	240003ac 	.word	0x240003ac

08000f20 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	fdcan1_debug_cb++;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	4a0f      	ldr	r2, [pc, #60]	@ (8000f70 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000f32:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d015      	beq.n	8000f6a <HAL_FDCAN_RxFifo0Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f74 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8000f40:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000f42:	2140      	movs	r1, #64	@ 0x40
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f005 fa75 	bl	8006434 <HAL_FDCAN_GetRxMessage>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d005      	beq.n	8000f5c <HAL_FDCAN_RxFifo0Callback+0x3c>
		{
			fdcan_rx_error_count++;
 8000f50:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	3301      	adds	r3, #1
 8000f56:	4a09      	ldr	r2, [pc, #36]	@ (8000f7c <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000f58:	6013      	str	r3, [r2, #0]
			return;
 8000f5a:	e006      	b.n	8000f6a <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		fdcan_rx_count++;
 8000f5c:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	3301      	adds	r3, #1
 8000f62:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000f64:	6013      	str	r3, [r2, #0]
		FDCAN1_Rx_Handler();
 8000f66:	f7ff fd23 	bl	80009b0 <FDCAN1_Rx_Handler>
	}
}
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	24000398 	.word	0x24000398
 8000f74:	24000280 	.word	0x24000280
 8000f78:	24000258 	.word	0x24000258
 8000f7c:	240003a4 	.word	0x240003a4
 8000f80:	240003a0 	.word	0x240003a0

08000f84 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	fdcan2_debug_cb++;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <HAL_FDCAN_RxFifo1Callback+0x50>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	3301      	adds	r3, #1
 8000f94:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd4 <HAL_FDCAN_RxFifo1Callback+0x50>)
 8000f96:	6013      	str	r3, [r2, #0]
	if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	f003 0310 	and.w	r3, r3, #16
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d015      	beq.n	8000fce <HAL_FDCAN_RxFifo1Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 8000fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <HAL_FDCAN_RxFifo1Callback+0x54>)
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fdc <HAL_FDCAN_RxFifo1Callback+0x58>)
 8000fa6:	2141      	movs	r1, #65	@ 0x41
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f005 fa43 	bl	8006434 <HAL_FDCAN_GetRxMessage>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d005      	beq.n	8000fc0 <HAL_FDCAN_RxFifo1Callback+0x3c>
		{
			fdcan_rx_error_count++;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a09      	ldr	r2, [pc, #36]	@ (8000fe0 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 8000fbc:	6013      	str	r3, [r2, #0]
			return;
 8000fbe:	e006      	b.n	8000fce <HAL_FDCAN_RxFifo1Callback+0x4a>
		}

		fdcan_rx_count++;
 8000fc0:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <HAL_FDCAN_RxFifo1Callback+0x60>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	4a07      	ldr	r2, [pc, #28]	@ (8000fe4 <HAL_FDCAN_RxFifo1Callback+0x60>)
 8000fc8:	6013      	str	r3, [r2, #0]
		FDCAN2_Rx_Handler();
 8000fca:	f7ff fd05 	bl	80009d8 <FDCAN2_Rx_Handler>
	}
}
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2400039c 	.word	0x2400039c
 8000fd8:	240002b0 	.word	0x240002b0
 8000fdc:	24000288 	.word	0x24000288
 8000fe0:	240003a4 	.word	0x240003a4
 8000fe4:	240003a0 	.word	0x240003a0

08000fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b092      	sub	sp, #72	@ 0x48
 8000fec:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000fee:	f000 f913 	bl	8001218 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff2:	f000 fb83 	bl	80016fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff6:	f000 f8a1 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffa:	f7ff fcf5 	bl	80009e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ffe:	f7ff fadb 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 8001002:	f7ff f985 	bl	8000310 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8001006:	f7ff faff 	bl	8000608 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800100a:	f7ff fb63 	bl	80006d4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 800100e:	f000 facd 	bl	80015ac <MX_TIM1_Init>
  MX_I2S2_Init();
 8001012:	f7ff fd85 	bl	8000b20 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	2220      	movs	r2, #32
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f00a fca2 	bl	800b968 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8001024:	2300      	movs	r3, #0
 8001026:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 800102c:	2300      	movs	r3, #0
 800102e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001030:	2301      	movs	r3, #1
 8001032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8001034:	2300      	movs	r3, #0
 8001036:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8001038:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8001042:	f107 0320 	add.w	r3, r7, #32
 8001046:	4619      	mov	r1, r3
 8001048:	4838      	ldr	r0, [pc, #224]	@ (800112c <main+0x144>)
 800104a:	f005 f8c9 	bl	80061e0 <HAL_FDCAN_ConfigFilter>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <main+0x70>
  {
    /* Filter configuration Error */
    Error_Handler();
 8001054:	f000 f90c 	bl	8001270 <Error_Handler>
  }

  // Configure FDCAN1 Global Filter - Accept All to FIFO0
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8001058:	2300      	movs	r3, #0
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2300      	movs	r3, #0
 800105e:	2202      	movs	r2, #2
 8001060:	2100      	movs	r1, #0
 8001062:	4832      	ldr	r0, [pc, #200]	@ (800112c <main+0x144>)
 8001064:	f005 f932 	bl	80062cc <HAL_FDCAN_ConfigGlobalFilter>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <main+0x8a>
                                    FDCAN_ACCEPT_IN_RX_FIFO0,  // Accept non-matching standard IDs to FIFO0
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 800106e:	f000 f8ff 	bl	8001270 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8001072:	463b      	mov	r3, r7
 8001074:	2220      	movs	r2, #32
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f00a fc75 	bl	800b968 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 800107e:	2300      	movs	r3, #0
 8001080:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8001086:	2300      	movs	r3, #0
 8001088:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 800108a:	2302      	movs	r3, #2
 800108c:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 800108e:	2300      	movs	r3, #0
 8001090:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8001092:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001096:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4823      	ldr	r0, [pc, #140]	@ (8001130 <main+0x148>)
 80010a2:	f005 f89d 	bl	80061e0 <HAL_FDCAN_ConfigFilter>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <main+0xc8>
  {
    /* Filter configuration Error */
    Error_Handler();
 80010ac:	f000 f8e0 	bl	8001270 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80010b0:	2300      	movs	r3, #0
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2300      	movs	r3, #0
 80010b6:	2202      	movs	r2, #2
 80010b8:	2101      	movs	r1, #1
 80010ba:	481d      	ldr	r0, [pc, #116]	@ (8001130 <main+0x148>)
 80010bc:	f005 f906 	bl	80062cc <HAL_FDCAN_ConfigGlobalFilter>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0xe2>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 80010c6:	f000 f8d3 	bl	8001270 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80010ca:	4818      	ldr	r0, [pc, #96]	@ (800112c <main+0x144>)
 80010cc:	f005 f92b 	bl	8006326 <HAL_FDCAN_Start>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <main+0xf2>
	  Error_Handler();
 80010d6:	f000 f8cb 	bl	8001270 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 80010da:	4815      	ldr	r0, [pc, #84]	@ (8001130 <main+0x148>)
 80010dc:	f005 f923 	bl	8006326 <HAL_FDCAN_Start>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <main+0x102>
	  Error_Handler();
 80010e6:	f000 f8c3 	bl	8001270 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80010ea:	2200      	movs	r2, #0
 80010ec:	2101      	movs	r1, #1
 80010ee:	480f      	ldr	r0, [pc, #60]	@ (800112c <main+0x144>)
 80010f0:	f005 fb0c 	bl	800670c <HAL_FDCAN_ActivateNotification>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <main+0x116>
	  /* Notification Error */
	  Error_Handler();
 80010fa:	f000 f8b9 	bl	8001270 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 80010fe:	2200      	movs	r2, #0
 8001100:	2110      	movs	r1, #16
 8001102:	480b      	ldr	r0, [pc, #44]	@ (8001130 <main+0x148>)
 8001104:	f005 fb02 	bl	800670c <HAL_FDCAN_ActivateNotification>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <main+0x12a>
  {
	  /* Notification Error */
	  Error_Handler();
 800110e:	f000 f8af 	bl	8001270 <Error_Handler>
  }

  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8001112:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001116:	2100      	movs	r1, #0
 8001118:	4806      	ldr	r0, [pc, #24]	@ (8001134 <main+0x14c>)
 800111a:	f002 fb91 	bl	8003840 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_VAL, 3);
 800111e:	2203      	movs	r2, #3
 8001120:	4905      	ldr	r1, [pc, #20]	@ (8001138 <main+0x150>)
 8001122:	4804      	ldr	r0, [pc, #16]	@ (8001134 <main+0x14c>)
 8001124:	f001 f8e6 	bl	80022f4 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <main+0x140>
 800112c:	24000114 	.word	0x24000114
 8001130:	240001b4 	.word	0x240001b4
 8001134:	2400002c 	.word	0x2400002c
 8001138:	24000384 	.word	0x24000384

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b09c      	sub	sp, #112	@ 0x70
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	224c      	movs	r2, #76	@ 0x4c
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f00a fc0c 	bl	800b968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2220      	movs	r2, #32
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f00a fc06 	bl	800b968 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800115c:	2002      	movs	r0, #2
 800115e:	f006 fb5b 	bl	8007818 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001162:	2300      	movs	r3, #0
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	4b2b      	ldr	r3, [pc, #172]	@ (8001214 <SystemClock_Config+0xd8>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	4a2a      	ldr	r2, [pc, #168]	@ (8001214 <SystemClock_Config+0xd8>)
 800116c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001170:	6193      	str	r3, [r2, #24]
 8001172:	4b28      	ldr	r3, [pc, #160]	@ (8001214 <SystemClock_Config+0xd8>)
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800117e:	bf00      	nop
 8001180:	4b24      	ldr	r3, [pc, #144]	@ (8001214 <SystemClock_Config+0xd8>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800118c:	d1f8      	bne.n	8001180 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800118e:	2302      	movs	r3, #2
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001192:	2301      	movs	r3, #1
 8001194:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001196:	2340      	movs	r3, #64	@ 0x40
 8001198:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800119a:	2302      	movs	r3, #2
 800119c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800119e:	2300      	movs	r3, #0
 80011a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011a2:	2304      	movs	r3, #4
 80011a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80011a6:	230c      	movs	r3, #12
 80011a8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011ae:	2302      	movs	r3, #2
 80011b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011b2:	2302      	movs	r3, #2
 80011b4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011b6:	230c      	movs	r3, #12
 80011b8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011ba:	2300      	movs	r3, #0
 80011bc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 fb60 	bl	800788c <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011d2:	f000 f84d 	bl	8001270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d6:	233f      	movs	r3, #63	@ 0x3f
 80011d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011da:	2303      	movs	r3, #3
 80011dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011e6:	2340      	movs	r3, #64	@ 0x40
 80011e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011ea:	2340      	movs	r3, #64	@ 0x40
 80011ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011f2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80011f4:	2340      	movs	r3, #64	@ 0x40
 80011f6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	2102      	movs	r1, #2
 80011fc:	4618      	mov	r0, r3
 80011fe:	f006 ff1f 	bl	8008040 <HAL_RCC_ClockConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001208:	f000 f832 	bl	8001270 <Error_Handler>
  }
}
 800120c:	bf00      	nop
 800120e:	3770      	adds	r7, #112	@ 0x70
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	58024800 	.word	0x58024800

08001218 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800121e:	463b      	mov	r3, r7
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800122a:	f002 fcaf 	bl	8003b8c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800122e:	2301      	movs	r3, #1
 8001230:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001232:	2300      	movs	r3, #0
 8001234:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800123a:	231f      	movs	r3, #31
 800123c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800123e:	2387      	movs	r3, #135	@ 0x87
 8001240:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001242:	2300      	movs	r3, #0
 8001244:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001246:	2300      	movs	r3, #0
 8001248:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800124a:	2301      	movs	r3, #1
 800124c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800124e:	2301      	movs	r3, #1
 8001250:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800125a:	463b      	mov	r3, r7
 800125c:	4618      	mov	r0, r3
 800125e:	f002 fccd 	bl	8003bfc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001262:	2004      	movs	r0, #4
 8001264:	f002 fcaa 	bl	8003bbc <HAL_MPU_Enable>

}
 8001268:	bf00      	nop
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <Error_Handler+0x8>

0800127c <configurePrechargeMessage>:
uint8_t PRCHG_TxData[1];
bool inverter_precharged;

// TODO: A struct to hold the "status" of precharge w/ a couple of booleans and uint8_t...

void configurePrechargeMessage() {
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	PRCHG_TxHeader.Identifier = BMS_PRCHG_TX_ID;  /* VCU TX ID */
 8001280:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <configurePrechargeMessage+0x50>)
 8001282:	f240 62ba 	movw	r2, #1722	@ 0x6ba
 8001286:	601a      	str	r2, [r3, #0]
	PRCHG_TxHeader.IdType = FDCAN_STANDARD_ID;
 8001288:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <configurePrechargeMessage+0x50>)
 800128a:	2200      	movs	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
	PRCHG_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800128e:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <configurePrechargeMessage+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
	PRCHG_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001294:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <configurePrechargeMessage+0x50>)
 8001296:	2208      	movs	r2, #8
 8001298:	60da      	str	r2, [r3, #12]
	PRCHG_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800129a:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <configurePrechargeMessage+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
	PRCHG_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <configurePrechargeMessage+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
	PRCHG_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80012a6:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <configurePrechargeMessage+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
	PRCHG_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <configurePrechargeMessage+0x50>)
 80012ae:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80012b2:	61da      	str	r2, [r3, #28]
	PRCHG_TxHeader.MessageMarker = 0;
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <configurePrechargeMessage+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	621a      	str	r2, [r3, #32]

	// TODO: Configure TxData accordingly..
	PRCHG_TxData[0] = 0x00;
 80012ba:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <configurePrechargeMessage+0x54>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	240003b0 	.word	0x240003b0
 80012d0:	240003d4 	.word	0x240003d4

080012d4 <sendPrechargeRequest>:

void sendPrechargeRequest() {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &PRCHG_TxHeader, PRCHG_TxData) != HAL_OK) {
 80012d8:	4a03      	ldr	r2, [pc, #12]	@ (80012e8 <sendPrechargeRequest+0x14>)
 80012da:	4904      	ldr	r1, [pc, #16]	@ (80012ec <sendPrechargeRequest+0x18>)
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <sendPrechargeRequest+0x1c>)
 80012de:	f005 f84d 	bl	800637c <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE
	}
	// OTHERWISE, SENT.... AWAIT RESPONSE..
	// 5 Second Timeout? How to implement...
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	240003d4 	.word	0x240003d4
 80012ec:	240003b0 	.word	0x240003b0
 80012f0:	24000114 	.word	0x24000114

080012f4 <processPrechargeResponse>:

void processPrechargeResponse() {
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
	inverter_precharged = true;
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <processPrechargeResponse+0x14>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	701a      	strb	r2, [r3, #0]
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	240003d5 	.word	0x240003d5

0800130c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <HAL_MspInit+0x30>)
 8001314:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001318:	4a08      	ldr	r2, [pc, #32]	@ (800133c <HAL_MspInit+0x30>)
 800131a:	f043 0302 	orr.w	r3, r3, #2
 800131e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <HAL_MspInit+0x30>)
 8001324:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	58024400 	.word	0x58024400

08001340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <NMI_Handler+0x4>

08001348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <MemManage_Handler+0x4>

08001358 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <BusFault_Handler+0x4>

08001360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <UsageFault_Handler+0x4>

08001368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001396:	f000 fa23 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <DMA1_Stream0_IRQHandler+0x10>)
 80013a6:	f003 fa2b 	bl	8004800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2400009c 	.word	0x2400009c

080013b4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80013b8:	4802      	ldr	r0, [pc, #8]	@ (80013c4 <DMA1_Stream1_IRQHandler+0x10>)
 80013ba:	f003 fa21 	bl	8004800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	2400030c 	.word	0x2400030c

080013c8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
  fdcan1_irq_count++;  /* Increment to verify interrupt fires */
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <FDCAN1_IT0_IRQHandler+0x18>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	3301      	adds	r3, #1
 80013d2:	4a03      	ldr	r2, [pc, #12]	@ (80013e0 <FDCAN1_IT0_IRQHandler+0x18>)
 80013d4:	6013      	str	r3, [r2, #0]
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80013d6:	4803      	ldr	r0, [pc, #12]	@ (80013e4 <FDCAN1_IT0_IRQHandler+0x1c>)
 80013d8:	f005 fa12 	bl	8006800 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	240003d8 	.word	0x240003d8
 80013e4:	24000114 	.word	0x24000114

080013e8 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <FDCAN2_IT0_IRQHandler+0x10>)
 80013ee:	f005 fa07 	bl	8006800 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	240001b4 	.word	0x240001b4

080013fc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMS_FAULT_Pin);
 8001400:	2080      	movs	r0, #128	@ 0x80
 8001402:	f006 f8bf 	bl	8007584 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMD_FAULT_Pin);
 8001406:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800140a:	f006 f8bb 	bl	8007584 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BSPD_FAULT_Pin);
 800140e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001412:	f006 f8b7 	bl	8007584 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <TIM1_UP_IRQHandler+0x10>)
 8001422:	f009 fe76 	bl	800b112 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	240003dc 	.word	0x240003dc

08001430 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PRCHG_BTN_Pin);
 8001434:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001438:	f006 f8a4 	bl	8007584 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTD_BTN_Pin);
 800143c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001440:	f006 f8a0 	bl	8007584 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}

08001448 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <ADC3_IRQHandler+0x10>)
 800144e:	f001 f82d 	bl	80024ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2400002c 	.word	0x2400002c

0800145c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001460:	4b3e      	ldr	r3, [pc, #248]	@ (800155c <SystemInit+0x100>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001466:	4a3d      	ldr	r2, [pc, #244]	@ (800155c <SystemInit+0x100>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <SystemInit+0x104>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 030f 	and.w	r3, r3, #15
 8001478:	2b06      	cmp	r3, #6
 800147a:	d807      	bhi.n	800148c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800147c:	4b38      	ldr	r3, [pc, #224]	@ (8001560 <SystemInit+0x104>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f023 030f 	bic.w	r3, r3, #15
 8001484:	4a36      	ldr	r2, [pc, #216]	@ (8001560 <SystemInit+0x104>)
 8001486:	f043 0307 	orr.w	r3, r3, #7
 800148a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800148c:	4b35      	ldr	r3, [pc, #212]	@ (8001564 <SystemInit+0x108>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a34      	ldr	r2, [pc, #208]	@ (8001564 <SystemInit+0x108>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001498:	4b32      	ldr	r3, [pc, #200]	@ (8001564 <SystemInit+0x108>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800149e:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <SystemInit+0x108>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4930      	ldr	r1, [pc, #192]	@ (8001564 <SystemInit+0x108>)
 80014a4:	4b30      	ldr	r3, [pc, #192]	@ (8001568 <SystemInit+0x10c>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001560 <SystemInit+0x104>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d007      	beq.n	80014c6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <SystemInit+0x104>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 030f 	bic.w	r3, r3, #15
 80014be:	4a28      	ldr	r2, [pc, #160]	@ (8001560 <SystemInit+0x104>)
 80014c0:	f043 0307 	orr.w	r3, r3, #7
 80014c4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80014c6:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <SystemInit+0x108>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80014cc:	4b25      	ldr	r3, [pc, #148]	@ (8001564 <SystemInit+0x108>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80014d2:	4b24      	ldr	r3, [pc, #144]	@ (8001564 <SystemInit+0x108>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <SystemInit+0x108>)
 80014da:	4a24      	ldr	r2, [pc, #144]	@ (800156c <SystemInit+0x110>)
 80014dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014de:	4b21      	ldr	r3, [pc, #132]	@ (8001564 <SystemInit+0x108>)
 80014e0:	4a23      	ldr	r2, [pc, #140]	@ (8001570 <SystemInit+0x114>)
 80014e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <SystemInit+0x108>)
 80014e6:	4a23      	ldr	r2, [pc, #140]	@ (8001574 <SystemInit+0x118>)
 80014e8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <SystemInit+0x108>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <SystemInit+0x108>)
 80014f2:	4a20      	ldr	r2, [pc, #128]	@ (8001574 <SystemInit+0x118>)
 80014f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <SystemInit+0x108>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014fc:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <SystemInit+0x108>)
 80014fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001574 <SystemInit+0x118>)
 8001500:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <SystemInit+0x108>)
 8001504:	2200      	movs	r2, #0
 8001506:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001508:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <SystemInit+0x108>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <SystemInit+0x108>)
 800150e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001512:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001514:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <SystemInit+0x108>)
 8001516:	2200      	movs	r2, #0
 8001518:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <SystemInit+0x108>)
 800151c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001520:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d113      	bne.n	8001550 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001528:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <SystemInit+0x108>)
 800152a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800152e:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <SystemInit+0x108>)
 8001530:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001534:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <SystemInit+0x11c>)
 800153a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800153e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <SystemInit+0x108>)
 8001542:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001546:	4a07      	ldr	r2, [pc, #28]	@ (8001564 <SystemInit+0x108>)
 8001548:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800154c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	e000ed00 	.word	0xe000ed00
 8001560:	52002000 	.word	0x52002000
 8001564:	58024400 	.word	0x58024400
 8001568:	eaf6ed7f 	.word	0xeaf6ed7f
 800156c:	02020200 	.word	0x02020200
 8001570:	01ff0000 	.word	0x01ff0000
 8001574:	01010280 	.word	0x01010280
 8001578:	52004000 	.word	0x52004000

0800157c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001580:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <ExitRun0Mode+0x2c>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	4a08      	ldr	r2, [pc, #32]	@ (80015a8 <ExitRun0Mode+0x2c>)
 8001586:	f043 0302 	orr.w	r3, r3, #2
 800158a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800158c:	bf00      	nop
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <ExitRun0Mode+0x2c>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0f9      	beq.n	800158e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	58024800 	.word	0x58024800

080015ac <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b2:	f107 0310 	add.w	r3, r7, #16
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015ca:	4b20      	ldr	r3, [pc, #128]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015cc:	4a20      	ldr	r2, [pc, #128]	@ (8001650 <MX_TIM1_Init+0xa4>)
 80015ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3071;
 80015d0:	4b1e      	ldr	r3, [pc, #120]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015d2:	f640 32ff 	movw	r2, #3071	@ 0xbff
 80015d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d8:	4b1c      	ldr	r3, [pc, #112]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62499;
 80015de:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015e0:	f24f 4223 	movw	r2, #62499	@ 0xf423
 80015e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e6:	4b19      	ldr	r3, [pc, #100]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ec:	4b17      	ldr	r3, [pc, #92]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f2:	4b16      	ldr	r3, [pc, #88]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015f8:	4814      	ldr	r0, [pc, #80]	@ (800164c <MX_TIM1_Init+0xa0>)
 80015fa:	f009 fc7d 	bl	800aef8 <HAL_TIM_Base_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001604:	f7ff fe34 	bl	8001270 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800160c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800160e:	f107 0310 	add.w	r3, r7, #16
 8001612:	4619      	mov	r1, r3
 8001614:	480d      	ldr	r0, [pc, #52]	@ (800164c <MX_TIM1_Init+0xa0>)
 8001616:	f009 fe83 	bl	800b320 <HAL_TIM_ConfigClockSource>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001620:	f7ff fe26 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	@ (800164c <MX_TIM1_Init+0xa0>)
 8001636:	f00a f8dd 	bl	800b7f4 <HAL_TIMEx_MasterConfigSynchronization>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001640:	f7ff fe16 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	240003dc 	.word	0x240003dc
 8001650:	40010000 	.word	0x40010000

08001654 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0e      	ldr	r2, [pc, #56]	@ (800169c <HAL_TIM_Base_MspInit+0x48>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d116      	bne.n	8001694 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <HAL_TIM_Base_MspInit+0x4c>)
 8001668:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800166c:	4a0c      	ldr	r2, [pc, #48]	@ (80016a0 <HAL_TIM_Base_MspInit+0x4c>)
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_TIM_Base_MspInit+0x4c>)
 8001678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001684:	2200      	movs	r2, #0
 8001686:	2100      	movs	r1, #0
 8001688:	2019      	movs	r0, #25
 800168a:	f002 fa4a 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800168e:	2019      	movs	r0, #25
 8001690:	f002 fa61 	bl	8003b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001694:	bf00      	nop
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40010000 	.word	0x40010000
 80016a0:	58024400 	.word	0x58024400

080016a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80016e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80016a8:	f7ff ff68 	bl	800157c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016ac:	f7ff fed6 	bl	800145c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016b2:	490d      	ldr	r1, [pc, #52]	@ (80016e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b8:	e002      	b.n	80016c0 <LoopCopyDataInit>

080016ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016be:	3304      	adds	r3, #4

080016c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c4:	d3f9      	bcc.n	80016ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c8:	4c0a      	ldr	r4, [pc, #40]	@ (80016f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016cc:	e001      	b.n	80016d2 <LoopFillZerobss>

080016ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d0:	3204      	adds	r2, #4

080016d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d4:	d3fb      	bcc.n	80016ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016d6:	f00a f94f 	bl	800b978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016da:	f7ff fc85 	bl	8000fe8 <main>
  bx  lr
 80016de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016e0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80016e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016e8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80016ec:	0800ba70 	.word	0x0800ba70
  ldr r2, =_sbss
 80016f0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80016f4:	2400042c 	.word	0x2400042c

080016f8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f8:	e7fe      	b.n	80016f8 <ADC_IRQHandler>
	...

080016fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001702:	2003      	movs	r0, #3
 8001704:	f002 fa02 	bl	8003b0c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001708:	f006 fe50 	bl	80083ac <HAL_RCC_GetSysClockFreq>
 800170c:	4602      	mov	r2, r0
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <HAL_Init+0x68>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	4913      	ldr	r1, [pc, #76]	@ (8001768 <HAL_Init+0x6c>)
 800171a:	5ccb      	ldrb	r3, [r1, r3]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	fa22 f303 	lsr.w	r3, r2, r3
 8001724:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001726:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <HAL_Init+0x68>)
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	f003 030f 	and.w	r3, r3, #15
 800172e:	4a0e      	ldr	r2, [pc, #56]	@ (8001768 <HAL_Init+0x6c>)
 8001730:	5cd3      	ldrb	r3, [r2, r3]
 8001732:	f003 031f 	and.w	r3, r3, #31
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	fa22 f303 	lsr.w	r3, r2, r3
 800173c:	4a0b      	ldr	r2, [pc, #44]	@ (800176c <HAL_Init+0x70>)
 800173e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001740:	4a0b      	ldr	r2, [pc, #44]	@ (8001770 <HAL_Init+0x74>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001746:	200f      	movs	r0, #15
 8001748:	f000 f814 	bl	8001774 <HAL_InitTick>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e002      	b.n	800175c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001756:	f7ff fdd9 	bl	800130c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	58024400 	.word	0x58024400
 8001768:	0800ba40 	.word	0x0800ba40
 800176c:	24000004 	.word	0x24000004
 8001770:	24000000 	.word	0x24000000

08001774 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800177c:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_InitTick+0x60>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e021      	b.n	80017cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_InitTick+0x64>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <HAL_InitTick+0x60>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f002 f9e7 	bl	8003b72 <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017bc:	f002 f9b1 	bl	8003b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	@ (80017dc <HAL_InitTick+0x68>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2400000c 	.word	0x2400000c
 80017d8:	24000000 	.word	0x24000000
 80017dc:	24000008 	.word	0x24000008

080017e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	2400000c 	.word	0x2400000c
 8001804:	24000428 	.word	0x24000428

08001808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	24000428 	.word	0x24000428

08001820 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800182a:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	43db      	mvns	r3, r3
 8001832:	401a      	ands	r2, r3
 8001834:	4904      	ldr	r1, [pc, #16]	@ (8001848 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	58000400 	.word	0x58000400

0800184c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	609a      	str	r2, [r3, #8]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <LL_ADC_SetChannelPreselection+0x70>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d107      	bne.n	80018e0 <LL_ADC_SetChannelPreselection+0x2c>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	0e9b      	lsrs	r3, r3, #26
 80018d4:	f003 031f 	and.w	r3, r3, #31
 80018d8:	2201      	movs	r2, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	e015      	b.n	800190c <LL_ADC_SetChannelPreselection+0x58>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	fa93 f3a3 	rbit	r3, r3
 80018ea:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80018f6:	2320      	movs	r3, #32
 80018f8:	e003      	b.n	8001902 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	fab3 f383 	clz	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	2201      	movs	r2, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	69d2      	ldr	r2, [r2, #28]
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001916:	bf00      	nop
 8001918:	371c      	adds	r7, #28
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	58026000 	.word	0x58026000

08001928 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001928:	b480      	push	{r7}
 800192a:	b087      	sub	sp, #28
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
 8001934:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	3360      	adds	r3, #96	@ 0x60
 800193a:	461a      	mov	r2, r3
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4413      	add	r3, r2
 8001942:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4a10      	ldr	r2, [pc, #64]	@ (8001988 <LL_ADC_SetOffset+0x60>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d10b      	bne.n	8001964 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	4313      	orrs	r3, r2
 800195a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001962:	e00b      	b.n	800197c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	430b      	orrs	r3, r1
 8001976:	431a      	orrs	r2, r3
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	601a      	str	r2, [r3, #0]
}
 800197c:	bf00      	nop
 800197e:	371c      	adds	r7, #28
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	58026000 	.word	0x58026000

0800198c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3360      	adds	r3, #96	@ 0x60
 800199a:	461a      	mov	r2, r3
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	f003 031f 	and.w	r3, r3, #31
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	fa01 f303 	lsl.w	r3, r1, r3
 80019d8:	431a      	orrs	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	611a      	str	r2, [r3, #16]
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4a0c      	ldr	r2, [pc, #48]	@ (8001a2c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d00e      	beq.n	8001a1e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	3360      	adds	r3, #96	@ 0x60
 8001a04:	461a      	mov	r2, r3
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	601a      	str	r2, [r3, #0]
  }
}
 8001a1e:	bf00      	nop
 8001a20:	371c      	adds	r7, #28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	58026000 	.word	0x58026000

08001a30 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a70 <LL_ADC_SetOffsetSaturation+0x40>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d10e      	bne.n	8001a62 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	3360      	adds	r3, #96	@ 0x60
 8001a48:	461a      	mov	r2, r3
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	431a      	orrs	r2, r3
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001a62:	bf00      	nop
 8001a64:	371c      	adds	r7, #28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	58026000 	.word	0x58026000

08001a74 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab4 <LL_ADC_SetOffsetSign+0x40>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d10e      	bne.n	8001aa6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	3360      	adds	r3, #96	@ 0x60
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	431a      	orrs	r2, r3
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	371c      	adds	r7, #28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	58026000 	.word	0x58026000

08001ab8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b087      	sub	sp, #28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	3360      	adds	r3, #96	@ 0x60
 8001ac8:	461a      	mov	r2, r3
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <LL_ADC_SetOffsetState+0x50>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d108      	bne.n	8001aec <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	431a      	orrs	r2, r3
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001aea:	e007      	b.n	8001afc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	431a      	orrs	r2, r3
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	601a      	str	r2, [r3, #0]
}
 8001afc:	bf00      	nop
 8001afe:	371c      	adds	r7, #28
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	58026000 	.word	0x58026000

08001b0c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b087      	sub	sp, #28
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	60f8      	str	r0, [r7, #12]
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	3330      	adds	r3, #48	@ 0x30
 8001b42:	461a      	mov	r2, r3
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	0a1b      	lsrs	r3, r3, #8
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	f003 030c 	and.w	r3, r3, #12
 8001b4e:	4413      	add	r3, r2
 8001b50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f003 031f 	and.w	r3, r3, #31
 8001b5c:	211f      	movs	r1, #31
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	43db      	mvns	r3, r3
 8001b64:	401a      	ands	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	0e9b      	lsrs	r3, r3, #26
 8001b6a:	f003 011f 	and.w	r1, r3, #31
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	f003 031f 	and.w	r3, r3, #31
 8001b74:	fa01 f303 	lsl.w	r3, r1, r3
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b7e:	bf00      	nop
 8001b80:	371c      	adds	r7, #28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	f023 0203 	bic.w	r2, r3, #3
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	60da      	str	r2, [r3, #12]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	f043 0201 	orr.w	r2, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	60da      	str	r2, [r3, #12]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a08      	ldr	r2, [pc, #32]	@ (8001c00 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d107      	bne.n	8001bf2 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f023 0203 	bic.w	r2, r3, #3
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60da      	str	r2, [r3, #12]
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	58026000 	.word	0x58026000

08001c04 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c10:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e000      	b.n	8001c1e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b087      	sub	sp, #28
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	3314      	adds	r3, #20
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	0e5b      	lsrs	r3, r3, #25
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	4413      	add	r3, r2
 8001c48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	0d1b      	lsrs	r3, r3, #20
 8001c52:	f003 031f 	and.w	r3, r3, #31
 8001c56:	2107      	movs	r1, #7
 8001c58:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	401a      	ands	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	0d1b      	lsrs	r3, r3, #20
 8001c64:	f003 031f 	and.w	r3, r3, #31
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c74:	bf00      	nop
 8001c76:	371c      	adds	r7, #28
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d115      	bne.n	8001cc0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	401a      	ands	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f003 0318 	and.w	r3, r3, #24
 8001caa:	4914      	ldr	r1, [pc, #80]	@ (8001cfc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001cac:	40d9      	lsrs	r1, r3
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	400b      	ands	r3, r1
 8001cb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001cbe:	e014      	b.n	8001cea <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	401a      	ands	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f003 0318 	and.w	r3, r3, #24
 8001cd6:	4909      	ldr	r1, [pc, #36]	@ (8001cfc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001cd8:	40d9      	lsrs	r1, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	400b      	ands	r3, r1
 8001cde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001cea:	bf00      	nop
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	58026000 	.word	0x58026000
 8001cfc:	000fffff 	.word	0x000fffff

08001d00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 031f 	and.w	r3, r3, #31
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001d46:	4013      	ands	r3, r2
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	6093      	str	r3, [r2, #8]
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	5fffffc0 	.word	0x5fffffc0

08001d5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d70:	d101      	bne.n	8001d76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <LL_ADC_EnableInternalRegulator+0x24>)
 8001d92:	4013      	ands	r3, r2
 8001d94:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	6fffffc0 	.word	0x6fffffc0

08001dac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001dc0:	d101      	bne.n	8001dc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <LL_ADC_Enable+0x24>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	f043 0201 	orr.w	r2, r3, #1
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	7fffffc0 	.word	0x7fffffc0

08001dfc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <LL_ADC_Disable+0x24>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	f043 0202 	orr.w	r2, r3, #2
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	7fffffc0 	.word	0x7fffffc0

08001e24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <LL_ADC_IsEnabled+0x18>
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <LL_ADC_IsEnabled+0x1a>
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_IsDisableOngoing+0x18>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <LL_ADC_IsDisableOngoing+0x1a>
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689a      	ldr	r2, [r3, #8]
 8001e7c:	4b05      	ldr	r3, [pc, #20]	@ (8001e94 <LL_ADC_REG_StartConversion+0x24>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	f043 0204 	orr.w	r2, r3, #4
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	7fffffc0 	.word	0x7fffffc0

08001e98 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d101      	bne.n	8001eb0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d101      	bne.n	8001ed6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b089      	sub	sp, #36	@ 0x24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e1ee      	b.n	80022dc <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d109      	bne.n	8001f20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7fe fa8d 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff19 	bl	8001d5c <LL_ADC_IsDeepPowerDownEnabled>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff feff 	bl	8001d38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff ff34 	bl	8001dac <LL_ADC_IsInternalRegulatorEnabled>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d114      	bne.n	8001f74 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff18 	bl	8001d84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f54:	4b8e      	ldr	r3, [pc, #568]	@ (8002190 <HAL_ADC_Init+0x2ac>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	4a8e      	ldr	r2, [pc, #568]	@ (8002194 <HAL_ADC_Init+0x2b0>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	099b      	lsrs	r3, r3, #6
 8001f62:	3301      	adds	r3, #1
 8001f64:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f66:	e002      	b.n	8001f6e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1f9      	bne.n	8001f68 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff17 	bl	8001dac <LL_ADC_IsInternalRegulatorEnabled>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10d      	bne.n	8001fa0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f88:	f043 0210 	orr.w	r2, r3, #16
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f94:	f043 0201 	orr.w	r2, r3, #1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff77 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8001faa:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fb0:	f003 0310 	and.w	r3, r3, #16
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f040 8188 	bne.w	80022ca <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f040 8184 	bne.w	80022ca <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fca:	f043 0202 	orr.w	r2, r3, #2
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff24 	bl	8001e24 <LL_ADC_IsEnabled>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d136      	bne.n	8002050 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a6c      	ldr	r2, [pc, #432]	@ (8002198 <HAL_ADC_Init+0x2b4>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d004      	beq.n	8001ff6 <HAL_ADC_Init+0x112>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a6a      	ldr	r2, [pc, #424]	@ (800219c <HAL_ADC_Init+0x2b8>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d10e      	bne.n	8002014 <HAL_ADC_Init+0x130>
 8001ff6:	4868      	ldr	r0, [pc, #416]	@ (8002198 <HAL_ADC_Init+0x2b4>)
 8001ff8:	f7ff ff14 	bl	8001e24 <LL_ADC_IsEnabled>
 8001ffc:	4604      	mov	r4, r0
 8001ffe:	4867      	ldr	r0, [pc, #412]	@ (800219c <HAL_ADC_Init+0x2b8>)
 8002000:	f7ff ff10 	bl	8001e24 <LL_ADC_IsEnabled>
 8002004:	4603      	mov	r3, r0
 8002006:	4323      	orrs	r3, r4
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf0c      	ite	eq
 800200c:	2301      	moveq	r3, #1
 800200e:	2300      	movne	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	e008      	b.n	8002026 <HAL_ADC_Init+0x142>
 8002014:	4862      	ldr	r0, [pc, #392]	@ (80021a0 <HAL_ADC_Init+0x2bc>)
 8002016:	f7ff ff05 	bl	8001e24 <LL_ADC_IsEnabled>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d012      	beq.n	8002050 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a5a      	ldr	r2, [pc, #360]	@ (8002198 <HAL_ADC_Init+0x2b4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d004      	beq.n	800203e <HAL_ADC_Init+0x15a>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a58      	ldr	r2, [pc, #352]	@ (800219c <HAL_ADC_Init+0x2b8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d101      	bne.n	8002042 <HAL_ADC_Init+0x15e>
 800203e:	4a59      	ldr	r2, [pc, #356]	@ (80021a4 <HAL_ADC_Init+0x2c0>)
 8002040:	e000      	b.n	8002044 <HAL_ADC_Init+0x160>
 8002042:	4a59      	ldr	r2, [pc, #356]	@ (80021a8 <HAL_ADC_Init+0x2c4>)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4619      	mov	r1, r3
 800204a:	4610      	mov	r0, r2
 800204c:	f7ff fbfe 	bl	800184c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a52      	ldr	r2, [pc, #328]	@ (80021a0 <HAL_ADC_Init+0x2bc>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d129      	bne.n	80020ae <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	7e5b      	ldrb	r3, [r3, #25]
 800205e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002064:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800206a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	2b08      	cmp	r3, #8
 8002072:	d013      	beq.n	800209c <HAL_ADC_Init+0x1b8>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d00d      	beq.n	8002098 <HAL_ADC_Init+0x1b4>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b1c      	cmp	r3, #28
 8002082:	d007      	beq.n	8002094 <HAL_ADC_Init+0x1b0>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	2b18      	cmp	r3, #24
 800208a:	d101      	bne.n	8002090 <HAL_ADC_Init+0x1ac>
 800208c:	2318      	movs	r3, #24
 800208e:	e006      	b.n	800209e <HAL_ADC_Init+0x1ba>
 8002090:	2300      	movs	r3, #0
 8002092:	e004      	b.n	800209e <HAL_ADC_Init+0x1ba>
 8002094:	2310      	movs	r3, #16
 8002096:	e002      	b.n	800209e <HAL_ADC_Init+0x1ba>
 8002098:	2308      	movs	r3, #8
 800209a:	e000      	b.n	800209e <HAL_ADC_Init+0x1ba>
 800209c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800209e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020a6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
 80020ac:	e00e      	b.n	80020cc <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	7e5b      	ldrb	r3, [r3, #25]
 80020b2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020b8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80020be:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020c6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020c8:	4313      	orrs	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d106      	bne.n	80020e4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020da:	3b01      	subs	r3, #1
 80020dc:	045b      	lsls	r3, r3, #17
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d009      	beq.n	8002100 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a26      	ldr	r2, [pc, #152]	@ (80021a0 <HAL_ADC_Init+0x2bc>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d115      	bne.n	8002136 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <HAL_ADC_Init+0x2c8>)
 8002112:	4013      	ands	r3, r2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	69b9      	ldr	r1, [r7, #24]
 800211a:	430b      	orrs	r3, r1
 800211c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	611a      	str	r2, [r3, #16]
 8002134:	e009      	b.n	800214a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <HAL_ADC_Init+0x2cc>)
 800213e:	4013      	ands	r3, r2
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	69b9      	ldr	r1, [r7, #24]
 8002146:	430b      	orrs	r3, r1
 8002148:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fea2 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8002154:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff feaf 	bl	8001ebe <LL_ADC_INJ_IsConversionOngoing>
 8002160:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	f040 808e 	bne.w	8002286 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	f040 808a 	bne.w	8002286 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <HAL_ADC_Init+0x2bc>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d11b      	bne.n	80021b4 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	7e1b      	ldrb	r3, [r3, #24]
 8002180:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002188:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	e018      	b.n	80021c2 <HAL_ADC_Init+0x2de>
 8002190:	24000000 	.word	0x24000000
 8002194:	053e2d63 	.word	0x053e2d63
 8002198:	40022000 	.word	0x40022000
 800219c:	40022100 	.word	0x40022100
 80021a0:	58026000 	.word	0x58026000
 80021a4:	40022300 	.word	0x40022300
 80021a8:	58026300 	.word	0x58026300
 80021ac:	fff04007 	.word	0xfff04007
 80021b0:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	7e1b      	ldrb	r3, [r3, #24]
 80021b8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80021be:	4313      	orrs	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	4b46      	ldr	r3, [pc, #280]	@ (80022e4 <HAL_ADC_Init+0x400>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	69b9      	ldr	r1, [r7, #24]
 80021d2:	430b      	orrs	r3, r1
 80021d4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d137      	bne.n	8002250 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a3f      	ldr	r2, [pc, #252]	@ (80022e8 <HAL_ADC_Init+0x404>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d116      	bne.n	800221e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691a      	ldr	r2, [r3, #16]
 80021f6:	4b3d      	ldr	r3, [pc, #244]	@ (80022ec <HAL_ADC_Init+0x408>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002202:	4311      	orrs	r1, r2
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002208:	4311      	orrs	r1, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800220e:	430a      	orrs	r2, r1
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f042 0201 	orr.w	r2, r2, #1
 800221a:	611a      	str	r2, [r3, #16]
 800221c:	e020      	b.n	8002260 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	691a      	ldr	r2, [r3, #16]
 8002224:	4b32      	ldr	r3, [pc, #200]	@ (80022f0 <HAL_ADC_Init+0x40c>)
 8002226:	4013      	ands	r3, r2
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800222c:	3a01      	subs	r2, #1
 800222e:	0411      	lsls	r1, r2, #16
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002234:	4311      	orrs	r1, r2
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800223a:	4311      	orrs	r1, r2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002240:	430a      	orrs	r2, r1
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f042 0201 	orr.w	r2, r2, #1
 800224c:	611a      	str	r2, [r3, #16]
 800224e:	e007      	b.n	8002260 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0201 	bic.w	r2, r2, #1
 800225e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a1b      	ldr	r2, [pc, #108]	@ (80022e8 <HAL_ADC_Init+0x404>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d002      	beq.n	8002286 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f001 f9bd 	bl	8003600 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10c      	bne.n	80022a8 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	f023 010f 	bic.w	r1, r3, #15
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	1e5a      	subs	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80022a6:	e007      	b.n	80022b8 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 020f 	bic.w	r2, r2, #15
 80022b6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022bc:	f023 0303 	bic.w	r3, r3, #3
 80022c0:	f043 0201 	orr.w	r2, r3, #1
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	661a      	str	r2, [r3, #96]	@ 0x60
 80022c8:	e007      	b.n	80022da <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	f043 0210 	orr.w	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022da:	7ffb      	ldrb	r3, [r7, #31]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3724      	adds	r7, #36	@ 0x24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd90      	pop	{r4, r7, pc}
 80022e4:	ffffbffc 	.word	0xffffbffc
 80022e8:	58026000 	.word	0x58026000
 80022ec:	fc00f81f 	.word	0xfc00f81f
 80022f0:	fc00f81e 	.word	0xfc00f81e

080022f4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a60      	ldr	r2, [pc, #384]	@ (8002488 <HAL_ADC_Start_DMA+0x194>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d004      	beq.n	8002314 <HAL_ADC_Start_DMA+0x20>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a5f      	ldr	r2, [pc, #380]	@ (800248c <HAL_ADC_Start_DMA+0x198>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d101      	bne.n	8002318 <HAL_ADC_Start_DMA+0x24>
 8002314:	4b5e      	ldr	r3, [pc, #376]	@ (8002490 <HAL_ADC_Start_DMA+0x19c>)
 8002316:	e000      	b.n	800231a <HAL_ADC_Start_DMA+0x26>
 8002318:	4b5e      	ldr	r3, [pc, #376]	@ (8002494 <HAL_ADC_Start_DMA+0x1a0>)
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fcf0 	bl	8001d00 <LL_ADC_GetMultimode>
 8002320:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fdb6 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	f040 80a2 	bne.w	8002478 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_ADC_Start_DMA+0x4e>
 800233e:	2302      	movs	r3, #2
 8002340:	e09d      	b.n	800247e <HAL_ADC_Start_DMA+0x18a>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d006      	beq.n	800235e <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d003      	beq.n	800235e <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b09      	cmp	r3, #9
 800235a:	f040 8086 	bne.w	800246a <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 ffd0 	bl	8003304 <ADC_Enable>
 8002364:	4603      	mov	r3, r0
 8002366:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002368:	7dfb      	ldrb	r3, [r7, #23]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d178      	bne.n	8002460 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002372:	4b49      	ldr	r3, [pc, #292]	@ (8002498 <HAL_ADC_Start_DMA+0x1a4>)
 8002374:	4013      	ands	r3, r2
 8002376:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a42      	ldr	r2, [pc, #264]	@ (800248c <HAL_ADC_Start_DMA+0x198>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d002      	beq.n	800238e <HAL_ADC_Start_DMA+0x9a>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	e000      	b.n	8002390 <HAL_ADC_Start_DMA+0x9c>
 800238e:	4b3e      	ldr	r3, [pc, #248]	@ (8002488 <HAL_ADC_Start_DMA+0x194>)
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	4293      	cmp	r3, r2
 8002396:	d002      	beq.n	800239e <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d105      	bne.n	80023aa <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023ba:	f023 0206 	bic.w	r2, r3, #6
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	665a      	str	r2, [r3, #100]	@ 0x64
 80023c2:	e002      	b.n	80023ca <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ce:	4a33      	ldr	r2, [pc, #204]	@ (800249c <HAL_ADC_Start_DMA+0x1a8>)
 80023d0:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d6:	4a32      	ldr	r2, [pc, #200]	@ (80024a0 <HAL_ADC_Start_DMA+0x1ac>)
 80023d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023de:	4a31      	ldr	r2, [pc, #196]	@ (80024a4 <HAL_ADC_Start_DMA+0x1b0>)
 80023e0:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	221c      	movs	r2, #28
 80023e8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f042 0210 	orr.w	r2, r2, #16
 8002400:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a28      	ldr	r2, [pc, #160]	@ (80024a8 <HAL_ADC_Start_DMA+0x1b4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d10f      	bne.n	800242c <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4619      	mov	r1, r3
 800241a:	4610      	mov	r0, r2
 800241c:	f7ff fbd8 	bl	8001bd0 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fbc3 	bl	8001bb0 <LL_ADC_EnableDMAReq>
 800242a:	e007      	b.n	800243c <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002434:	4619      	mov	r1, r3
 8002436:	4610      	mov	r0, r2
 8002438:	f7ff fba7 	bl	8001b8a <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	3340      	adds	r3, #64	@ 0x40
 8002446:	4619      	mov	r1, r3
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f001 ff6e 	bl	800432c <HAL_DMA_Start_IT>
 8002450:	4603      	mov	r3, r0
 8002452:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fd09 	bl	8001e70 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800245e:	e00d      	b.n	800247c <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8002468:	e008      	b.n	800247c <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8002476:	e001      	b.n	800247c <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002478:	2302      	movs	r3, #2
 800247a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800247c:	7dfb      	ldrb	r3, [r7, #23]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40022000 	.word	0x40022000
 800248c:	40022100 	.word	0x40022100
 8002490:	40022300 	.word	0x40022300
 8002494:	58026300 	.word	0x58026300
 8002498:	fffff0fe 	.word	0xfffff0fe
 800249c:	080034d7 	.word	0x080034d7
 80024a0:	080035af 	.word	0x080035af
 80024a4:	080035cb 	.word	0x080035cb
 80024a8:	58026000 	.word	0x58026000

080024ac <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08a      	sub	sp, #40	@ 0x28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80024b4:	2300      	movs	r3, #0
 80024b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a87      	ldr	r2, [pc, #540]	@ (80026ec <HAL_ADC_IRQHandler+0x240>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d004      	beq.n	80024dc <HAL_ADC_IRQHandler+0x30>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a86      	ldr	r2, [pc, #536]	@ (80026f0 <HAL_ADC_IRQHandler+0x244>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d101      	bne.n	80024e0 <HAL_ADC_IRQHandler+0x34>
 80024dc:	4b85      	ldr	r3, [pc, #532]	@ (80026f4 <HAL_ADC_IRQHandler+0x248>)
 80024de:	e000      	b.n	80024e2 <HAL_ADC_IRQHandler+0x36>
 80024e0:	4b85      	ldr	r3, [pc, #532]	@ (80026f8 <HAL_ADC_IRQHandler+0x24c>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff fc0c 	bl	8001d00 <LL_ADC_GetMultimode>
 80024e8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d017      	beq.n	8002524 <HAL_ADC_IRQHandler+0x78>
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d012      	beq.n	8002524 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	2b00      	cmp	r3, #0
 8002508:	d105      	bne.n	8002516 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f001 fa1e 	bl	8003958 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2202      	movs	r2, #2
 8002522:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	d004      	beq.n	8002538 <HAL_ADC_IRQHandler+0x8c>
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10a      	bne.n	800254e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 8083 	beq.w	800264a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	2b00      	cmp	r3, #0
 800254c:	d07d      	beq.n	800264a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002552:	f003 0310 	and.w	r3, r3, #16
 8002556:	2b00      	cmp	r3, #0
 8002558:	d105      	bne.n	8002566 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800255e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff face 	bl	8001b0c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d062      	beq.n	800263c <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a5d      	ldr	r2, [pc, #372]	@ (80026f0 <HAL_ADC_IRQHandler+0x244>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d002      	beq.n	8002586 <HAL_ADC_IRQHandler+0xda>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	e000      	b.n	8002588 <HAL_ADC_IRQHandler+0xdc>
 8002586:	4b59      	ldr	r3, [pc, #356]	@ (80026ec <HAL_ADC_IRQHandler+0x240>)
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	4293      	cmp	r3, r2
 800258e:	d008      	beq.n	80025a2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d005      	beq.n	80025a2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	2b05      	cmp	r3, #5
 800259a:	d002      	beq.n	80025a2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2b09      	cmp	r3, #9
 80025a0:	d104      	bne.n	80025ac <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	623b      	str	r3, [r7, #32]
 80025aa:	e00c      	b.n	80025c6 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a4f      	ldr	r2, [pc, #316]	@ (80026f0 <HAL_ADC_IRQHandler+0x244>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d002      	beq.n	80025bc <HAL_ADC_IRQHandler+0x110>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	e000      	b.n	80025be <HAL_ADC_IRQHandler+0x112>
 80025bc:	4b4b      	ldr	r3, [pc, #300]	@ (80026ec <HAL_ADC_IRQHandler+0x240>)
 80025be:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d135      	bne.n	800263c <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d12e      	bne.n	800263c <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff fc58 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d11a      	bne.n	8002624 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 020c 	bic.w	r2, r2, #12
 80025fc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002602:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d112      	bne.n	800263c <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800261a:	f043 0201 	orr.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	661a      	str	r2, [r3, #96]	@ 0x60
 8002622:	e00b      	b.n	800263c <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002628:	f043 0210 	orr.w	r2, r3, #16
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002634:	f043 0201 	orr.w	r2, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7fe fb6f 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	220c      	movs	r2, #12
 8002648:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	f003 0320 	and.w	r3, r3, #32
 8002650:	2b00      	cmp	r3, #0
 8002652:	d004      	beq.n	800265e <HAL_ADC_IRQHandler+0x1b2>
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	f003 0320 	and.w	r3, r3, #32
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10b      	bne.n	8002676 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 80a0 	beq.w	80027aa <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 809a 	beq.w	80027aa <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	2b00      	cmp	r3, #0
 8002680:	d105      	bne.n	800268e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002686:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fab6 	bl	8001c04 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002698:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fa34 	bl	8001b0c <LL_ADC_REG_IsTriggerSourceSWStart>
 80026a4:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a11      	ldr	r2, [pc, #68]	@ (80026f0 <HAL_ADC_IRQHandler+0x244>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d002      	beq.n	80026b6 <HAL_ADC_IRQHandler+0x20a>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	e000      	b.n	80026b8 <HAL_ADC_IRQHandler+0x20c>
 80026b6:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <HAL_ADC_IRQHandler+0x240>)
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4293      	cmp	r3, r2
 80026be:	d008      	beq.n	80026d2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	2b06      	cmp	r3, #6
 80026ca:	d002      	beq.n	80026d2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	2b07      	cmp	r3, #7
 80026d0:	d104      	bne.n	80026dc <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	623b      	str	r3, [r7, #32]
 80026da:	e014      	b.n	8002706 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a03      	ldr	r2, [pc, #12]	@ (80026f0 <HAL_ADC_IRQHandler+0x244>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d00a      	beq.n	80026fc <HAL_ADC_IRQHandler+0x250>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	e008      	b.n	80026fe <HAL_ADC_IRQHandler+0x252>
 80026ec:	40022000 	.word	0x40022000
 80026f0:	40022100 	.word	0x40022100
 80026f4:	40022300 	.word	0x40022300
 80026f8:	58026300 	.word	0x58026300
 80026fc:	4b84      	ldr	r3, [pc, #528]	@ (8002910 <HAL_ADC_IRQHandler+0x464>)
 80026fe:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d047      	beq.n	800279c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d007      	beq.n	8002726 <HAL_ADC_IRQHandler+0x27a>
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d03f      	beq.n	800279c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800271c:	6a3b      	ldr	r3, [r7, #32]
 800271e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002722:	2b00      	cmp	r3, #0
 8002724:	d13a      	bne.n	800279c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002730:	2b40      	cmp	r3, #64	@ 0x40
 8002732:	d133      	bne.n	800279c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d12e      	bne.n	800279c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fbbb 	bl	8001ebe <LL_ADC_INJ_IsConversionOngoing>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d11a      	bne.n	8002784 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800275c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002762:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002772:	2b00      	cmp	r3, #0
 8002774:	d112      	bne.n	800279c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277a:	f043 0201 	orr.w	r2, r3, #1
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	661a      	str	r2, [r3, #96]	@ 0x60
 8002782:	e00b      	b.n	800279c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002788:	f043 0210 	orr.w	r2, r3, #16
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002794:	f043 0201 	orr.w	r2, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f001 f8b3 	bl	8003908 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2260      	movs	r2, #96	@ 0x60
 80027a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d011      	beq.n	80027d8 <HAL_ADC_IRQHandler+0x32c>
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00c      	beq.n	80027d8 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f8b2 	bl	8002934 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2280      	movs	r2, #128	@ 0x80
 80027d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d012      	beq.n	8002808 <HAL_ADC_IRQHandler+0x35c>
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00d      	beq.n	8002808 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f001 f899 	bl	8003930 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002806:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800280e:	2b00      	cmp	r3, #0
 8002810:	d012      	beq.n	8002838 <HAL_ADC_IRQHandler+0x38c>
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00d      	beq.n	8002838 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002820:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f001 f88b 	bl	8003944 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002836:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	2b00      	cmp	r3, #0
 8002840:	d043      	beq.n	80028ca <HAL_ADC_IRQHandler+0x41e>
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	f003 0310 	and.w	r3, r3, #16
 8002848:	2b00      	cmp	r3, #0
 800284a:	d03e      	beq.n	80028ca <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002850:	2b00      	cmp	r3, #0
 8002852:	d102      	bne.n	800285a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002854:	2301      	movs	r3, #1
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
 8002858:	e021      	b.n	800289e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d015      	beq.n	800288c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a2a      	ldr	r2, [pc, #168]	@ (8002910 <HAL_ADC_IRQHandler+0x464>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d004      	beq.n	8002874 <HAL_ADC_IRQHandler+0x3c8>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a29      	ldr	r2, [pc, #164]	@ (8002914 <HAL_ADC_IRQHandler+0x468>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d101      	bne.n	8002878 <HAL_ADC_IRQHandler+0x3cc>
 8002874:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <HAL_ADC_IRQHandler+0x46c>)
 8002876:	e000      	b.n	800287a <HAL_ADC_IRQHandler+0x3ce>
 8002878:	4b28      	ldr	r3, [pc, #160]	@ (800291c <HAL_ADC_IRQHandler+0x470>)
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fa4e 	bl	8001d1c <LL_ADC_GetMultiDMATransfer>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002886:	2301      	movs	r3, #1
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24
 800288a:	e008      	b.n	800289e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800289a:	2301      	movs	r3, #1
 800289c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d10e      	bne.n	80028c2 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028b4:	f043 0202 	orr.w	r2, r3, #2
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 f843 	bl	8002948 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2210      	movs	r2, #16
 80028c8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d018      	beq.n	8002906 <HAL_ADC_IRQHandler+0x45a>
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d013      	beq.n	8002906 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028e2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028ee:	f043 0208 	orr.w	r2, r3, #8
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028fe:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f001 f80b 	bl	800391c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002906:	bf00      	nop
 8002908:	3728      	adds	r7, #40	@ 0x28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40022000 	.word	0x40022000
 8002914:	40022100 	.word	0x40022100
 8002918:	40022300 	.word	0x40022300
 800291c:	58026300 	.word	0x58026300

08002920 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b0a5      	sub	sp, #148	@ 0x94
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002976:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	4aa4      	ldr	r2, [pc, #656]	@ (8002c10 <HAL_ADC_ConfigChannel+0x2b4>)
 800297e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002986:	2b01      	cmp	r3, #1
 8002988:	d102      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x34>
 800298a:	2302      	movs	r3, #2
 800298c:	f000 bca2 	b.w	80032d4 <HAL_ADC_ConfigChannel+0x978>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fa7b 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f040 8486 	bne.w	80032b6 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	db31      	blt.n	8002a16 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a97      	ldr	r2, [pc, #604]	@ (8002c14 <HAL_ADC_ConfigChannel+0x2b8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d02c      	beq.n	8002a16 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d108      	bne.n	80029da <HAL_ADC_ConfigChannel+0x7e>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	0e9b      	lsrs	r3, r3, #26
 80029ce:	f003 031f 	and.w	r3, r3, #31
 80029d2:	2201      	movs	r2, #1
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	e016      	b.n	8002a08 <HAL_ADC_ConfigChannel+0xac>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029e2:	fa93 f3a3 	rbit	r3, r3
 80029e6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80029e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80029ea:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80029ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80029f2:	2320      	movs	r3, #32
 80029f4:	e003      	b.n	80029fe <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80029f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029f8:	fab3 f383 	clz	r3, r3
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	2201      	movs	r2, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	69d1      	ldr	r1, [r2, #28]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6812      	ldr	r2, [r2, #0]
 8002a12:	430b      	orrs	r3, r1
 8002a14:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6859      	ldr	r1, [r3, #4]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f7ff f885 	bl	8001b32 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fa33 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8002a32:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fa3f 	bl	8001ebe <LL_ADC_INJ_IsConversionOngoing>
 8002a40:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f040 824a 	bne.w	8002ee2 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f040 8245 	bne.w	8002ee2 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	461a      	mov	r2, r3
 8002a66:	f7ff f8e0 	bl	8001c2a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a69      	ldr	r2, [pc, #420]	@ (8002c14 <HAL_ADC_ConfigChannel+0x2b8>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d10d      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	695a      	ldr	r2, [r3, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	08db      	lsrs	r3, r3, #3
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a8e:	e032      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a90:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <HAL_ADC_ConfigChannel+0x2bc>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002a98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a9c:	d10b      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x15a>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	695a      	ldr	r2, [r3, #20]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	089b      	lsrs	r3, r3, #2
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	e01d      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x196>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f003 0310 	and.w	r3, r3, #16
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10b      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x180>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	089b      	lsrs	r3, r3, #2
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	e00a      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x196>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	089b      	lsrs	r3, r3, #2
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d048      	beq.n	8002b90 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	6919      	ldr	r1, [r3, #16]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b0e:	f7fe ff0b 	bl	8001928 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a3f      	ldr	r2, [pc, #252]	@ (8002c14 <HAL_ADC_ConfigChannel+0x2b8>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d119      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	6919      	ldr	r1, [r3, #16]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f7fe ffa3 	bl	8001a74 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6818      	ldr	r0, [r3, #0]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	6919      	ldr	r1, [r3, #16]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d102      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x1ea>
 8002b40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b44:	e000      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x1ec>
 8002b46:	2300      	movs	r3, #0
 8002b48:	461a      	mov	r2, r3
 8002b4a:	f7fe ff71 	bl	8001a30 <LL_ADC_SetOffsetSaturation>
 8002b4e:	e1c8      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6818      	ldr	r0, [r3, #0]
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	6919      	ldr	r1, [r3, #16]
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d102      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x20c>
 8002b62:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002b66:	e000      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x20e>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	f7fe ff3e 	bl	80019ec <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	6919      	ldr	r1, [r3, #16]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	7e1b      	ldrb	r3, [r3, #24]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d102      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x22a>
 8002b80:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b84:	e000      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x22c>
 8002b86:	2300      	movs	r3, #0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	f7fe ff15 	bl	80019b8 <LL_ADC_SetDataRightShift>
 8002b8e:	e1a8      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a1f      	ldr	r2, [pc, #124]	@ (8002c14 <HAL_ADC_ConfigChannel+0x2b8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	f040 815b 	bne.w	8002e52 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fe fef2 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x26c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fe fee7 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	0e9b      	lsrs	r3, r3, #26
 8002bc2:	f003 021f 	and.w	r2, r3, #31
 8002bc6:	e017      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x29c>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe fedc 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002be0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002be2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002be4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002bea:	2320      	movs	r3, #32
 8002bec:	e003      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002bee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10b      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x2c0>
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	0e9b      	lsrs	r3, r3, #26
 8002c0a:	f003 031f 	and.w	r3, r3, #31
 8002c0e:	e017      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x2e4>
 8002c10:	47ff0000 	.word	0x47ff0000
 8002c14:	58026000 	.word	0x58026000
 8002c18:	5c001000 	.word	0x5c001000
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c24:	fa93 f3a3 	rbit	r3, r3
 8002c28:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002c2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c2c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002c2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002c34:	2320      	movs	r3, #32
 8002c36:	e003      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002c38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c3a:	fab3 f383 	clz	r3, r3
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d106      	bne.n	8002c52 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe ff33 	bl	8001ab8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2101      	movs	r1, #1
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7fe fe97 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10a      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x322>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fe fe8c 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	0e9b      	lsrs	r3, r3, #26
 8002c78:	f003 021f 	and.w	r2, r3, #31
 8002c7c:	e017      	b.n	8002cae <HAL_ADC_ConfigChannel+0x352>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2101      	movs	r1, #1
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe fe81 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c90:	fa93 f3a3 	rbit	r3, r3
 8002c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c98:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002ca0:	2320      	movs	r3, #32
 8002ca2:	e003      	b.n	8002cac <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca6:	fab3 f383 	clz	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	461a      	mov	r2, r3
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d105      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x36a>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0e9b      	lsrs	r3, r3, #26
 8002cc0:	f003 031f 	and.w	r3, r3, #31
 8002cc4:	e011      	b.n	8002cea <HAL_ADC_ConfigChannel+0x38e>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cce:	fa93 f3a3 	rbit	r3, r3
 8002cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002cde:	2320      	movs	r3, #32
 8002ce0:	e003      	b.n	8002cea <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d106      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fede 	bl	8001ab8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2102      	movs	r1, #2
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7fe fe42 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10a      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x3cc>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2102      	movs	r1, #2
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe fe37 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	0e9b      	lsrs	r3, r3, #26
 8002d22:	f003 021f 	and.w	r2, r3, #31
 8002d26:	e017      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x3fc>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2102      	movs	r1, #2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe fe2c 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002d34:	4603      	mov	r3, r0
 8002d36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d3a:	fa93 f3a3 	rbit	r3, r3
 8002d3e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	e003      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d50:	fab3 f383 	clz	r3, r3
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	461a      	mov	r2, r3
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d105      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x414>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	0e9b      	lsrs	r3, r3, #26
 8002d6a:	f003 031f 	and.w	r3, r3, #31
 8002d6e:	e011      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x438>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d78:	fa93 f3a3 	rbit	r3, r3
 8002d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d80:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002d88:	2320      	movs	r3, #32
 8002d8a:	e003      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8e:	fab3 f383 	clz	r3, r3
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d106      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2102      	movs	r1, #2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe fe89 	bl	8001ab8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2103      	movs	r1, #3
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fe fded 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002db2:	4603      	mov	r3, r0
 8002db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10a      	bne.n	8002dd2 <HAL_ADC_ConfigChannel+0x476>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2103      	movs	r1, #3
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe fde2 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	0e9b      	lsrs	r3, r3, #26
 8002dcc:	f003 021f 	and.w	r2, r3, #31
 8002dd0:	e017      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x4a6>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2103      	movs	r1, #3
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fe fdd7 	bl	800198c <LL_ADC_GetOffsetChannel>
 8002dde:	4603      	mov	r3, r0
 8002de0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	61fb      	str	r3, [r7, #28]
  return result;
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002df4:	2320      	movs	r3, #32
 8002df6:	e003      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	fab3 f383 	clz	r3, r3
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	461a      	mov	r2, r3
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d105      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x4be>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	0e9b      	lsrs	r3, r3, #26
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	e011      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x4e2>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	fa93 f3a3 	rbit	r3, r3
 8002e26:	613b      	str	r3, [r7, #16]
  return result;
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002e32:	2320      	movs	r3, #32
 8002e34:	e003      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	fab3 f383 	clz	r3, r3
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d14f      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2200      	movs	r2, #0
 8002e48:	2103      	movs	r1, #3
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe fe34 	bl	8001ab8 <LL_ADC_SetOffsetState>
 8002e50:	e047      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	069b      	lsls	r3, r3, #26
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d107      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e74:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	069b      	lsls	r3, r3, #26
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d107      	bne.n	8002e9a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e98:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ea0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	069b      	lsls	r3, r3, #26
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d107      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ebc:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ec4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	069b      	lsls	r3, r3, #26
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d107      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ee0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe ff9c 	bl	8001e24 <LL_ADC_IsEnabled>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f040 81ea 	bne.w	80032c8 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	6819      	ldr	r1, [r3, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	461a      	mov	r2, r3
 8002f02:	f7fe febd 	bl	8001c80 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	4a7a      	ldr	r2, [pc, #488]	@ (80030f4 <HAL_ADC_ConfigChannel+0x798>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	f040 80e0 	bne.w	80030d2 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4977      	ldr	r1, [pc, #476]	@ (80030f8 <HAL_ADC_ConfigChannel+0x79c>)
 8002f1c:	428b      	cmp	r3, r1
 8002f1e:	d147      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x654>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4975      	ldr	r1, [pc, #468]	@ (80030fc <HAL_ADC_ConfigChannel+0x7a0>)
 8002f26:	428b      	cmp	r3, r1
 8002f28:	d040      	beq.n	8002fac <HAL_ADC_ConfigChannel+0x650>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4974      	ldr	r1, [pc, #464]	@ (8003100 <HAL_ADC_ConfigChannel+0x7a4>)
 8002f30:	428b      	cmp	r3, r1
 8002f32:	d039      	beq.n	8002fa8 <HAL_ADC_ConfigChannel+0x64c>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4972      	ldr	r1, [pc, #456]	@ (8003104 <HAL_ADC_ConfigChannel+0x7a8>)
 8002f3a:	428b      	cmp	r3, r1
 8002f3c:	d032      	beq.n	8002fa4 <HAL_ADC_ConfigChannel+0x648>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4971      	ldr	r1, [pc, #452]	@ (8003108 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f44:	428b      	cmp	r3, r1
 8002f46:	d02b      	beq.n	8002fa0 <HAL_ADC_ConfigChannel+0x644>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	496f      	ldr	r1, [pc, #444]	@ (800310c <HAL_ADC_ConfigChannel+0x7b0>)
 8002f4e:	428b      	cmp	r3, r1
 8002f50:	d024      	beq.n	8002f9c <HAL_ADC_ConfigChannel+0x640>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	496e      	ldr	r1, [pc, #440]	@ (8003110 <HAL_ADC_ConfigChannel+0x7b4>)
 8002f58:	428b      	cmp	r3, r1
 8002f5a:	d01d      	beq.n	8002f98 <HAL_ADC_ConfigChannel+0x63c>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	496c      	ldr	r1, [pc, #432]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f62:	428b      	cmp	r3, r1
 8002f64:	d016      	beq.n	8002f94 <HAL_ADC_ConfigChannel+0x638>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	496b      	ldr	r1, [pc, #428]	@ (8003118 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f6c:	428b      	cmp	r3, r1
 8002f6e:	d00f      	beq.n	8002f90 <HAL_ADC_ConfigChannel+0x634>
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4969      	ldr	r1, [pc, #420]	@ (800311c <HAL_ADC_ConfigChannel+0x7c0>)
 8002f76:	428b      	cmp	r3, r1
 8002f78:	d008      	beq.n	8002f8c <HAL_ADC_ConfigChannel+0x630>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4968      	ldr	r1, [pc, #416]	@ (8003120 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f80:	428b      	cmp	r3, r1
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x62c>
 8002f84:	4b67      	ldr	r3, [pc, #412]	@ (8003124 <HAL_ADC_ConfigChannel+0x7c8>)
 8002f86:	e0a0      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	e09e      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f8c:	4b66      	ldr	r3, [pc, #408]	@ (8003128 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f8e:	e09c      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f90:	4b66      	ldr	r3, [pc, #408]	@ (800312c <HAL_ADC_ConfigChannel+0x7d0>)
 8002f92:	e09a      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f94:	4b60      	ldr	r3, [pc, #384]	@ (8003118 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f96:	e098      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f98:	4b5e      	ldr	r3, [pc, #376]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f9a:	e096      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002f9c:	4b64      	ldr	r3, [pc, #400]	@ (8003130 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f9e:	e094      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002fa0:	4b64      	ldr	r3, [pc, #400]	@ (8003134 <HAL_ADC_ConfigChannel+0x7d8>)
 8002fa2:	e092      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002fa4:	4b64      	ldr	r3, [pc, #400]	@ (8003138 <HAL_ADC_ConfigChannel+0x7dc>)
 8002fa6:	e090      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002fa8:	4b64      	ldr	r3, [pc, #400]	@ (800313c <HAL_ADC_ConfigChannel+0x7e0>)
 8002faa:	e08e      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002fac:	2301      	movs	r3, #1
 8002fae:	e08c      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4962      	ldr	r1, [pc, #392]	@ (8003140 <HAL_ADC_ConfigChannel+0x7e4>)
 8002fb6:	428b      	cmp	r3, r1
 8002fb8:	d140      	bne.n	800303c <HAL_ADC_ConfigChannel+0x6e0>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	494f      	ldr	r1, [pc, #316]	@ (80030fc <HAL_ADC_ConfigChannel+0x7a0>)
 8002fc0:	428b      	cmp	r3, r1
 8002fc2:	d039      	beq.n	8003038 <HAL_ADC_ConfigChannel+0x6dc>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	494d      	ldr	r1, [pc, #308]	@ (8003100 <HAL_ADC_ConfigChannel+0x7a4>)
 8002fca:	428b      	cmp	r3, r1
 8002fcc:	d032      	beq.n	8003034 <HAL_ADC_ConfigChannel+0x6d8>
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	494c      	ldr	r1, [pc, #304]	@ (8003104 <HAL_ADC_ConfigChannel+0x7a8>)
 8002fd4:	428b      	cmp	r3, r1
 8002fd6:	d02b      	beq.n	8003030 <HAL_ADC_ConfigChannel+0x6d4>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	494a      	ldr	r1, [pc, #296]	@ (8003108 <HAL_ADC_ConfigChannel+0x7ac>)
 8002fde:	428b      	cmp	r3, r1
 8002fe0:	d024      	beq.n	800302c <HAL_ADC_ConfigChannel+0x6d0>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4949      	ldr	r1, [pc, #292]	@ (800310c <HAL_ADC_ConfigChannel+0x7b0>)
 8002fe8:	428b      	cmp	r3, r1
 8002fea:	d01d      	beq.n	8003028 <HAL_ADC_ConfigChannel+0x6cc>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4947      	ldr	r1, [pc, #284]	@ (8003110 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ff2:	428b      	cmp	r3, r1
 8002ff4:	d016      	beq.n	8003024 <HAL_ADC_ConfigChannel+0x6c8>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4946      	ldr	r1, [pc, #280]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ffc:	428b      	cmp	r3, r1
 8002ffe:	d00f      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x6c4>
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4944      	ldr	r1, [pc, #272]	@ (8003118 <HAL_ADC_ConfigChannel+0x7bc>)
 8003006:	428b      	cmp	r3, r1
 8003008:	d008      	beq.n	800301c <HAL_ADC_ConfigChannel+0x6c0>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4944      	ldr	r1, [pc, #272]	@ (8003120 <HAL_ADC_ConfigChannel+0x7c4>)
 8003010:	428b      	cmp	r3, r1
 8003012:	d101      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x6bc>
 8003014:	4b43      	ldr	r3, [pc, #268]	@ (8003124 <HAL_ADC_ConfigChannel+0x7c8>)
 8003016:	e058      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003018:	2300      	movs	r3, #0
 800301a:	e056      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 800301c:	4b43      	ldr	r3, [pc, #268]	@ (800312c <HAL_ADC_ConfigChannel+0x7d0>)
 800301e:	e054      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003020:	4b3d      	ldr	r3, [pc, #244]	@ (8003118 <HAL_ADC_ConfigChannel+0x7bc>)
 8003022:	e052      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003024:	4b3b      	ldr	r3, [pc, #236]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 8003026:	e050      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003028:	4b41      	ldr	r3, [pc, #260]	@ (8003130 <HAL_ADC_ConfigChannel+0x7d4>)
 800302a:	e04e      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 800302c:	4b41      	ldr	r3, [pc, #260]	@ (8003134 <HAL_ADC_ConfigChannel+0x7d8>)
 800302e:	e04c      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003030:	4b41      	ldr	r3, [pc, #260]	@ (8003138 <HAL_ADC_ConfigChannel+0x7dc>)
 8003032:	e04a      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003034:	4b41      	ldr	r3, [pc, #260]	@ (800313c <HAL_ADC_ConfigChannel+0x7e0>)
 8003036:	e048      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 8003038:	2301      	movs	r3, #1
 800303a:	e046      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4940      	ldr	r1, [pc, #256]	@ (8003144 <HAL_ADC_ConfigChannel+0x7e8>)
 8003042:	428b      	cmp	r3, r1
 8003044:	d140      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x76c>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	492c      	ldr	r1, [pc, #176]	@ (80030fc <HAL_ADC_ConfigChannel+0x7a0>)
 800304c:	428b      	cmp	r3, r1
 800304e:	d039      	beq.n	80030c4 <HAL_ADC_ConfigChannel+0x768>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	492a      	ldr	r1, [pc, #168]	@ (8003100 <HAL_ADC_ConfigChannel+0x7a4>)
 8003056:	428b      	cmp	r3, r1
 8003058:	d032      	beq.n	80030c0 <HAL_ADC_ConfigChannel+0x764>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4929      	ldr	r1, [pc, #164]	@ (8003104 <HAL_ADC_ConfigChannel+0x7a8>)
 8003060:	428b      	cmp	r3, r1
 8003062:	d02b      	beq.n	80030bc <HAL_ADC_ConfigChannel+0x760>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4927      	ldr	r1, [pc, #156]	@ (8003108 <HAL_ADC_ConfigChannel+0x7ac>)
 800306a:	428b      	cmp	r3, r1
 800306c:	d024      	beq.n	80030b8 <HAL_ADC_ConfigChannel+0x75c>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4926      	ldr	r1, [pc, #152]	@ (800310c <HAL_ADC_ConfigChannel+0x7b0>)
 8003074:	428b      	cmp	r3, r1
 8003076:	d01d      	beq.n	80030b4 <HAL_ADC_ConfigChannel+0x758>
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4924      	ldr	r1, [pc, #144]	@ (8003110 <HAL_ADC_ConfigChannel+0x7b4>)
 800307e:	428b      	cmp	r3, r1
 8003080:	d016      	beq.n	80030b0 <HAL_ADC_ConfigChannel+0x754>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4923      	ldr	r1, [pc, #140]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 8003088:	428b      	cmp	r3, r1
 800308a:	d00f      	beq.n	80030ac <HAL_ADC_ConfigChannel+0x750>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4926      	ldr	r1, [pc, #152]	@ (800312c <HAL_ADC_ConfigChannel+0x7d0>)
 8003092:	428b      	cmp	r3, r1
 8003094:	d008      	beq.n	80030a8 <HAL_ADC_ConfigChannel+0x74c>
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	492b      	ldr	r1, [pc, #172]	@ (8003148 <HAL_ADC_ConfigChannel+0x7ec>)
 800309c:	428b      	cmp	r3, r1
 800309e:	d101      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x748>
 80030a0:	4b2a      	ldr	r3, [pc, #168]	@ (800314c <HAL_ADC_ConfigChannel+0x7f0>)
 80030a2:	e012      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030a4:	2300      	movs	r3, #0
 80030a6:	e010      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030a8:	4b27      	ldr	r3, [pc, #156]	@ (8003148 <HAL_ADC_ConfigChannel+0x7ec>)
 80030aa:	e00e      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003118 <HAL_ADC_ConfigChannel+0x7bc>)
 80030ae:	e00c      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030b0:	4b18      	ldr	r3, [pc, #96]	@ (8003114 <HAL_ADC_ConfigChannel+0x7b8>)
 80030b2:	e00a      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003130 <HAL_ADC_ConfigChannel+0x7d4>)
 80030b6:	e008      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003134 <HAL_ADC_ConfigChannel+0x7d8>)
 80030ba:	e006      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <HAL_ADC_ConfigChannel+0x7dc>)
 80030be:	e004      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030c0:	4b1e      	ldr	r3, [pc, #120]	@ (800313c <HAL_ADC_ConfigChannel+0x7e0>)
 80030c2:	e002      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <HAL_ADC_ConfigChannel+0x76e>
 80030c8:	2300      	movs	r3, #0
 80030ca:	4619      	mov	r1, r3
 80030cc:	4610      	mov	r0, r2
 80030ce:	f7fe fbf1 	bl	80018b4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f280 80f6 	bge.w	80032c8 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a05      	ldr	r2, [pc, #20]	@ (80030f8 <HAL_ADC_ConfigChannel+0x79c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_ConfigChannel+0x794>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a15      	ldr	r2, [pc, #84]	@ (8003140 <HAL_ADC_ConfigChannel+0x7e4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d131      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x7f8>
 80030f0:	4b17      	ldr	r3, [pc, #92]	@ (8003150 <HAL_ADC_ConfigChannel+0x7f4>)
 80030f2:	e030      	b.n	8003156 <HAL_ADC_ConfigChannel+0x7fa>
 80030f4:	47ff0000 	.word	0x47ff0000
 80030f8:	40022000 	.word	0x40022000
 80030fc:	04300002 	.word	0x04300002
 8003100:	08600004 	.word	0x08600004
 8003104:	0c900008 	.word	0x0c900008
 8003108:	10c00010 	.word	0x10c00010
 800310c:	14f00020 	.word	0x14f00020
 8003110:	2a000400 	.word	0x2a000400
 8003114:	2e300800 	.word	0x2e300800
 8003118:	32601000 	.word	0x32601000
 800311c:	43210000 	.word	0x43210000
 8003120:	4b840000 	.word	0x4b840000
 8003124:	4fb80000 	.word	0x4fb80000
 8003128:	47520000 	.word	0x47520000
 800312c:	36902000 	.word	0x36902000
 8003130:	25b00200 	.word	0x25b00200
 8003134:	21800100 	.word	0x21800100
 8003138:	1d500080 	.word	0x1d500080
 800313c:	19200040 	.word	0x19200040
 8003140:	40022100 	.word	0x40022100
 8003144:	58026000 	.word	0x58026000
 8003148:	3ac04000 	.word	0x3ac04000
 800314c:	3ef08000 	.word	0x3ef08000
 8003150:	40022300 	.word	0x40022300
 8003154:	4b61      	ldr	r3, [pc, #388]	@ (80032dc <HAL_ADC_ConfigChannel+0x980>)
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe fb9e 	bl	8001898 <LL_ADC_GetCommonPathInternalCh>
 800315c:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a5f      	ldr	r2, [pc, #380]	@ (80032e0 <HAL_ADC_ConfigChannel+0x984>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d004      	beq.n	8003172 <HAL_ADC_ConfigChannel+0x816>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a5d      	ldr	r2, [pc, #372]	@ (80032e4 <HAL_ADC_ConfigChannel+0x988>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d10e      	bne.n	8003190 <HAL_ADC_ConfigChannel+0x834>
 8003172:	485b      	ldr	r0, [pc, #364]	@ (80032e0 <HAL_ADC_ConfigChannel+0x984>)
 8003174:	f7fe fe56 	bl	8001e24 <LL_ADC_IsEnabled>
 8003178:	4604      	mov	r4, r0
 800317a:	485a      	ldr	r0, [pc, #360]	@ (80032e4 <HAL_ADC_ConfigChannel+0x988>)
 800317c:	f7fe fe52 	bl	8001e24 <LL_ADC_IsEnabled>
 8003180:	4603      	mov	r3, r0
 8003182:	4323      	orrs	r3, r4
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf0c      	ite	eq
 8003188:	2301      	moveq	r3, #1
 800318a:	2300      	movne	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	e008      	b.n	80031a2 <HAL_ADC_ConfigChannel+0x846>
 8003190:	4855      	ldr	r0, [pc, #340]	@ (80032e8 <HAL_ADC_ConfigChannel+0x98c>)
 8003192:	f7fe fe47 	bl	8001e24 <LL_ADC_IsEnabled>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	bf0c      	ite	eq
 800319c:	2301      	moveq	r3, #1
 800319e:	2300      	movne	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d07d      	beq.n	80032a2 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a50      	ldr	r2, [pc, #320]	@ (80032ec <HAL_ADC_ConfigChannel+0x990>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d130      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x8b6>
 80031b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d12b      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a4a      	ldr	r2, [pc, #296]	@ (80032e8 <HAL_ADC_ConfigChannel+0x98c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	f040 8081 	bne.w	80032c8 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a45      	ldr	r2, [pc, #276]	@ (80032e0 <HAL_ADC_ConfigChannel+0x984>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d004      	beq.n	80031da <HAL_ADC_ConfigChannel+0x87e>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a43      	ldr	r2, [pc, #268]	@ (80032e4 <HAL_ADC_ConfigChannel+0x988>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d101      	bne.n	80031de <HAL_ADC_ConfigChannel+0x882>
 80031da:	4a45      	ldr	r2, [pc, #276]	@ (80032f0 <HAL_ADC_ConfigChannel+0x994>)
 80031dc:	e000      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x884>
 80031de:	4a3f      	ldr	r2, [pc, #252]	@ (80032dc <HAL_ADC_ConfigChannel+0x980>)
 80031e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80031e6:	4619      	mov	r1, r3
 80031e8:	4610      	mov	r0, r2
 80031ea:	f7fe fb42 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031ee:	4b41      	ldr	r3, [pc, #260]	@ (80032f4 <HAL_ADC_ConfigChannel+0x998>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	099b      	lsrs	r3, r3, #6
 80031f4:	4a40      	ldr	r2, [pc, #256]	@ (80032f8 <HAL_ADC_ConfigChannel+0x99c>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	099b      	lsrs	r3, r3, #6
 80031fc:	3301      	adds	r3, #1
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003202:	e002      	b.n	800320a <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	3b01      	subs	r3, #1
 8003208:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f9      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003210:	e05a      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a39      	ldr	r2, [pc, #228]	@ (80032fc <HAL_ADC_ConfigChannel+0x9a0>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d11e      	bne.n	800325a <HAL_ADC_ConfigChannel+0x8fe>
 800321c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800321e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d119      	bne.n	800325a <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2f      	ldr	r2, [pc, #188]	@ (80032e8 <HAL_ADC_ConfigChannel+0x98c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d14b      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a2a      	ldr	r2, [pc, #168]	@ (80032e0 <HAL_ADC_ConfigChannel+0x984>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d004      	beq.n	8003244 <HAL_ADC_ConfigChannel+0x8e8>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a29      	ldr	r2, [pc, #164]	@ (80032e4 <HAL_ADC_ConfigChannel+0x988>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d101      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x8ec>
 8003244:	4a2a      	ldr	r2, [pc, #168]	@ (80032f0 <HAL_ADC_ConfigChannel+0x994>)
 8003246:	e000      	b.n	800324a <HAL_ADC_ConfigChannel+0x8ee>
 8003248:	4a24      	ldr	r2, [pc, #144]	@ (80032dc <HAL_ADC_ConfigChannel+0x980>)
 800324a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800324c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003250:	4619      	mov	r1, r3
 8003252:	4610      	mov	r0, r2
 8003254:	f7fe fb0d 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003258:	e036      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a28      	ldr	r2, [pc, #160]	@ (8003300 <HAL_ADC_ConfigChannel+0x9a4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d131      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
 8003264:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d12c      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a1d      	ldr	r2, [pc, #116]	@ (80032e8 <HAL_ADC_ConfigChannel+0x98c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d127      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a18      	ldr	r2, [pc, #96]	@ (80032e0 <HAL_ADC_ConfigChannel+0x984>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d004      	beq.n	800328c <HAL_ADC_ConfigChannel+0x930>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a17      	ldr	r2, [pc, #92]	@ (80032e4 <HAL_ADC_ConfigChannel+0x988>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d101      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x934>
 800328c:	4a18      	ldr	r2, [pc, #96]	@ (80032f0 <HAL_ADC_ConfigChannel+0x994>)
 800328e:	e000      	b.n	8003292 <HAL_ADC_ConfigChannel+0x936>
 8003290:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <HAL_ADC_ConfigChannel+0x980>)
 8003292:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003294:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003298:	4619      	mov	r1, r3
 800329a:	4610      	mov	r0, r2
 800329c:	f7fe fae9 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
 80032a0:	e012      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032a6:	f043 0220 	orr.w	r2, r3, #32
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80032b4:	e008      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	f043 0220 	orr.w	r2, r3, #32
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80032d0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3794      	adds	r7, #148	@ 0x94
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd90      	pop	{r4, r7, pc}
 80032dc:	58026300 	.word	0x58026300
 80032e0:	40022000 	.word	0x40022000
 80032e4:	40022100 	.word	0x40022100
 80032e8:	58026000 	.word	0x58026000
 80032ec:	c7520000 	.word	0xc7520000
 80032f0:	40022300 	.word	0x40022300
 80032f4:	24000000 	.word	0x24000000
 80032f8:	053e2d63 	.word	0x053e2d63
 80032fc:	c3210000 	.word	0xc3210000
 8003300:	cb840000 	.word	0xcb840000

08003304 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fd87 	bl	8001e24 <LL_ADC_IsEnabled>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d16e      	bne.n	80033fa <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	4b38      	ldr	r3, [pc, #224]	@ (8003404 <ADC_Enable+0x100>)
 8003324:	4013      	ands	r3, r2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00d      	beq.n	8003346 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332e:	f043 0210 	orr.w	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e05a      	b.n	80033fc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe fd42 	bl	8001dd4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003350:	f7fe fa5a 	bl	8001808 <HAL_GetTick>
 8003354:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a2b      	ldr	r2, [pc, #172]	@ (8003408 <ADC_Enable+0x104>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d004      	beq.n	800336a <ADC_Enable+0x66>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a29      	ldr	r2, [pc, #164]	@ (800340c <ADC_Enable+0x108>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d101      	bne.n	800336e <ADC_Enable+0x6a>
 800336a:	4b29      	ldr	r3, [pc, #164]	@ (8003410 <ADC_Enable+0x10c>)
 800336c:	e000      	b.n	8003370 <ADC_Enable+0x6c>
 800336e:	4b29      	ldr	r3, [pc, #164]	@ (8003414 <ADC_Enable+0x110>)
 8003370:	4618      	mov	r0, r3
 8003372:	f7fe fcc5 	bl	8001d00 <LL_ADC_GetMultimode>
 8003376:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a23      	ldr	r2, [pc, #140]	@ (800340c <ADC_Enable+0x108>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d002      	beq.n	8003388 <ADC_Enable+0x84>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	e000      	b.n	800338a <ADC_Enable+0x86>
 8003388:	4b1f      	ldr	r3, [pc, #124]	@ (8003408 <ADC_Enable+0x104>)
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	4293      	cmp	r3, r2
 8003390:	d02c      	beq.n	80033ec <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d130      	bne.n	80033fa <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003398:	e028      	b.n	80033ec <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fd40 	bl	8001e24 <LL_ADC_IsEnabled>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d104      	bne.n	80033b4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7fe fd10 	bl	8001dd4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033b4:	f7fe fa28 	bl	8001808 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d914      	bls.n	80033ec <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d00d      	beq.n	80033ec <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d4:	f043 0210 	orr.w	r2, r3, #16
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033e0:	f043 0201 	orr.w	r2, r3, #1
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e007      	b.n	80033fc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d1cf      	bne.n	800339a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	8000003f 	.word	0x8000003f
 8003408:	40022000 	.word	0x40022000
 800340c:	40022100 	.word	0x40022100
 8003410:	40022300 	.word	0x40022300
 8003414:	58026300 	.word	0x58026300

08003418 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe fd10 	bl	8001e4a <LL_ADC_IsDisableOngoing>
 800342a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f7fe fcf7 	bl	8001e24 <LL_ADC_IsEnabled>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d047      	beq.n	80034cc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d144      	bne.n	80034cc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 030d 	and.w	r3, r3, #13
 800344c:	2b01      	cmp	r3, #1
 800344e:	d10c      	bne.n	800346a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f7fe fcd1 	bl	8001dfc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2203      	movs	r2, #3
 8003460:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003462:	f7fe f9d1 	bl	8001808 <HAL_GetTick>
 8003466:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003468:	e029      	b.n	80034be <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800346e:	f043 0210 	orr.w	r2, r3, #16
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800347a:	f043 0201 	orr.w	r2, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e023      	b.n	80034ce <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003486:	f7fe f9bf 	bl	8001808 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d914      	bls.n	80034be <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00d      	beq.n	80034be <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a6:	f043 0210 	orr.w	r2, r3, #16
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034b2:	f043 0201 	orr.w	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e007      	b.n	80034ce <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1dc      	bne.n	8003486 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b084      	sub	sp, #16
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d14b      	bne.n	8003588 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b00      	cmp	r3, #0
 8003508:	d021      	beq.n	800354e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe fafc 	bl	8001b0c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d032      	beq.n	8003580 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d12b      	bne.n	8003580 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800352c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d11f      	bne.n	8003580 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003544:	f043 0201 	orr.w	r2, r3, #1
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	661a      	str	r2, [r3, #96]	@ 0x60
 800354c:	e018      	b.n	8003580 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d111      	bne.n	8003580 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003560:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800356c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f7fd fbcd 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003586:	e00e      	b.n	80035a6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f7ff f9d7 	bl	8002948 <HAL_ADC_ErrorCallback>
}
 800359a:	e004      	b.n	80035a6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	4798      	blx	r3
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f7ff f9af 	bl	8002920 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035e8:	f043 0204 	orr.w	r2, r3, #4
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f7ff f9a9 	bl	8002948 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035f6:	bf00      	nop
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a6c      	ldr	r2, [pc, #432]	@ (80037c0 <ADC_ConfigureBoostMode+0x1c0>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d004      	beq.n	800361c <ADC_ConfigureBoostMode+0x1c>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a6b      	ldr	r2, [pc, #428]	@ (80037c4 <ADC_ConfigureBoostMode+0x1c4>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d109      	bne.n	8003630 <ADC_ConfigureBoostMode+0x30>
 800361c:	4b6a      	ldr	r3, [pc, #424]	@ (80037c8 <ADC_ConfigureBoostMode+0x1c8>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf14      	ite	ne
 8003628:	2301      	movne	r3, #1
 800362a:	2300      	moveq	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	e008      	b.n	8003642 <ADC_ConfigureBoostMode+0x42>
 8003630:	4b66      	ldr	r3, [pc, #408]	@ (80037cc <ADC_ConfigureBoostMode+0x1cc>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003638:	2b00      	cmp	r3, #0
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d01c      	beq.n	8003680 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003646:	f005 f82b 	bl	80086a0 <HAL_RCC_GetHCLKFreq>
 800364a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003654:	d010      	beq.n	8003678 <ADC_ConfigureBoostMode+0x78>
 8003656:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800365a:	d873      	bhi.n	8003744 <ADC_ConfigureBoostMode+0x144>
 800365c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003660:	d002      	beq.n	8003668 <ADC_ConfigureBoostMode+0x68>
 8003662:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003666:	d16d      	bne.n	8003744 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	0c1b      	lsrs	r3, r3, #16
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	60fb      	str	r3, [r7, #12]
        break;
 8003676:	e068      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	089b      	lsrs	r3, r3, #2
 800367c:	60fb      	str	r3, [r7, #12]
        break;
 800367e:	e064      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003680:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003684:	f04f 0100 	mov.w	r1, #0
 8003688:	f006 f9f0 	bl	8009a6c <HAL_RCCEx_GetPeriphCLKFreq>
 800368c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003696:	d051      	beq.n	800373c <ADC_ConfigureBoostMode+0x13c>
 8003698:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800369c:	d854      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 800369e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80036a2:	d047      	beq.n	8003734 <ADC_ConfigureBoostMode+0x134>
 80036a4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80036a8:	d84e      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036aa:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80036ae:	d03d      	beq.n	800372c <ADC_ConfigureBoostMode+0x12c>
 80036b0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80036b4:	d848      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036ba:	d033      	beq.n	8003724 <ADC_ConfigureBoostMode+0x124>
 80036bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036c0:	d842      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036c2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80036c6:	d029      	beq.n	800371c <ADC_ConfigureBoostMode+0x11c>
 80036c8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80036cc:	d83c      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036ce:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80036d2:	d01a      	beq.n	800370a <ADC_ConfigureBoostMode+0x10a>
 80036d4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80036d8:	d836      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036da:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80036de:	d014      	beq.n	800370a <ADC_ConfigureBoostMode+0x10a>
 80036e0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80036e4:	d830      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036ea:	d00e      	beq.n	800370a <ADC_ConfigureBoostMode+0x10a>
 80036ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036f0:	d82a      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036f6:	d008      	beq.n	800370a <ADC_ConfigureBoostMode+0x10a>
 80036f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036fc:	d824      	bhi.n	8003748 <ADC_ConfigureBoostMode+0x148>
 80036fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003702:	d002      	beq.n	800370a <ADC_ConfigureBoostMode+0x10a>
 8003704:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003708:	d11e      	bne.n	8003748 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	0c9b      	lsrs	r3, r3, #18
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	fbb2 f3f3 	udiv	r3, r2, r3
 8003718:	60fb      	str	r3, [r7, #12]
        break;
 800371a:	e016      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	091b      	lsrs	r3, r3, #4
 8003720:	60fb      	str	r3, [r7, #12]
        break;
 8003722:	e012      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	60fb      	str	r3, [r7, #12]
        break;
 800372a:	e00e      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	099b      	lsrs	r3, r3, #6
 8003730:	60fb      	str	r3, [r7, #12]
        break;
 8003732:	e00a      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	09db      	lsrs	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]
        break;
 800373a:	e006      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	0a1b      	lsrs	r3, r3, #8
 8003740:	60fb      	str	r3, [r7, #12]
        break;
 8003742:	e002      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
        break;
 8003744:	bf00      	nop
 8003746:	e000      	b.n	800374a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003748:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	085b      	lsrs	r3, r3, #1
 800374e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4a1f      	ldr	r2, [pc, #124]	@ (80037d0 <ADC_ConfigureBoostMode+0x1d0>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d808      	bhi.n	800376a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003766:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003768:	e025      	b.n	80037b6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	4a19      	ldr	r2, [pc, #100]	@ (80037d4 <ADC_ConfigureBoostMode+0x1d4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d80a      	bhi.n	8003788 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003784:	609a      	str	r2, [r3, #8]
}
 8003786:	e016      	b.n	80037b6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	4a13      	ldr	r2, [pc, #76]	@ (80037d8 <ADC_ConfigureBoostMode+0x1d8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d80a      	bhi.n	80037a6 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037a2:	609a      	str	r2, [r3, #8]
}
 80037a4:	e007      	b.n	80037b6 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80037b4:	609a      	str	r2, [r3, #8]
}
 80037b6:	bf00      	nop
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40022000 	.word	0x40022000
 80037c4:	40022100 	.word	0x40022100
 80037c8:	40022300 	.word	0x40022300
 80037cc:	58026300 	.word	0x58026300
 80037d0:	005f5e10 	.word	0x005f5e10
 80037d4:	00bebc20 	.word	0x00bebc20
 80037d8:	017d7840 	.word	0x017d7840

080037dc <LL_ADC_StartCalibration>:
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <LL_ADC_StartCalibration+0x38>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80037fc:	430a      	orrs	r2, r1
 80037fe:	4313      	orrs	r3, r2
 8003800:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	609a      	str	r2, [r3, #8]
}
 8003808:	bf00      	nop
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	3ffeffc0 	.word	0x3ffeffc0

08003818 <LL_ADC_IsCalibrationOnGoing>:
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800382c:	d101      	bne.n	8003832 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003856:	2b01      	cmp	r3, #1
 8003858:	d101      	bne.n	800385e <HAL_ADCEx_Calibration_Start+0x1e>
 800385a:	2302      	movs	r3, #2
 800385c:	e04c      	b.n	80038f8 <HAL_ADCEx_Calibration_Start+0xb8>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f7ff fdd6 	bl	8003418 <ADC_Disable>
 800386c:	4603      	mov	r3, r0
 800386e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003870:	7dfb      	ldrb	r3, [r7, #23]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d135      	bne.n	80038e2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800387a:	4b21      	ldr	r3, [pc, #132]	@ (8003900 <HAL_ADCEx_Calibration_Start+0xc0>)
 800387c:	4013      	ands	r3, r2
 800387e:	f043 0202 	orr.w	r2, r3, #2
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	68b9      	ldr	r1, [r7, #8]
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff ffa4 	bl	80037dc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003894:	e014      	b.n	80038c0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3301      	adds	r3, #1
 800389a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	4a19      	ldr	r2, [pc, #100]	@ (8003904 <HAL_ADCEx_Calibration_Start+0xc4>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d30d      	bcc.n	80038c0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a8:	f023 0312 	bic.w	r3, r3, #18
 80038ac:	f043 0210 	orr.w	r2, r3, #16
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e01b      	b.n	80038f8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff ffa7 	bl	8003818 <LL_ADC_IsCalibrationOnGoing>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1e2      	bne.n	8003896 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d4:	f023 0303 	bic.w	r3, r3, #3
 80038d8:	f043 0201 	orr.w	r2, r3, #1
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	661a      	str	r2, [r3, #96]	@ 0x60
 80038e0:	e005      	b.n	80038ee <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038e6:	f043 0210 	orr.w	r2, r3, #16
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	ffffeefd 	.word	0xffffeefd
 8003904:	25c3f800 	.word	0x25c3f800

08003908 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800397c:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <__NVIC_SetPriorityGrouping+0x40>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003994:	4b06      	ldr	r3, [pc, #24]	@ (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003996:	4313      	orrs	r3, r2
 8003998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800399a:	4a04      	ldr	r2, [pc, #16]	@ (80039ac <__NVIC_SetPriorityGrouping+0x40>)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	60d3      	str	r3, [r2, #12]
}
 80039a0:	bf00      	nop
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	e000ed00 	.word	0xe000ed00
 80039b0:	05fa0000 	.word	0x05fa0000

080039b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039b8:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <__NVIC_GetPriorityGrouping+0x18>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	f003 0307 	and.w	r3, r3, #7
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80039da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	db0b      	blt.n	80039fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039e2:	88fb      	ldrh	r3, [r7, #6]
 80039e4:	f003 021f 	and.w	r2, r3, #31
 80039e8:	4907      	ldr	r1, [pc, #28]	@ (8003a08 <__NVIC_EnableIRQ+0x38>)
 80039ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2001      	movs	r0, #1
 80039f2:	fa00 f202 	lsl.w	r2, r0, r2
 80039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	db0a      	blt.n	8003a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	490c      	ldr	r1, [pc, #48]	@ (8003a58 <__NVIC_SetPriority+0x4c>)
 8003a26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a2a:	0112      	lsls	r2, r2, #4
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	440b      	add	r3, r1
 8003a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a34:	e00a      	b.n	8003a4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4908      	ldr	r1, [pc, #32]	@ (8003a5c <__NVIC_SetPriority+0x50>)
 8003a3c:	88fb      	ldrh	r3, [r7, #6]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	3b04      	subs	r3, #4
 8003a44:	0112      	lsls	r2, r2, #4
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	440b      	add	r3, r1
 8003a4a:	761a      	strb	r2, [r3, #24]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000e100 	.word	0xe000e100
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	@ 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f1c3 0307 	rsb	r3, r3, #7
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	bf28      	it	cs
 8003a7e:	2304      	movcs	r3, #4
 8003a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3304      	adds	r3, #4
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d902      	bls.n	8003a90 <NVIC_EncodePriority+0x30>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3b03      	subs	r3, #3
 8003a8e:	e000      	b.n	8003a92 <NVIC_EncodePriority+0x32>
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab2:	43d9      	mvns	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	4313      	orrs	r3, r2
         );
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	@ 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ad8:	d301      	bcc.n	8003ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ada:	2301      	movs	r3, #1
 8003adc:	e00f      	b.n	8003afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ade:	4a0a      	ldr	r2, [pc, #40]	@ (8003b08 <SysTick_Config+0x40>)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ae6:	210f      	movs	r1, #15
 8003ae8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003aec:	f7ff ff8e 	bl	8003a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003af0:	4b05      	ldr	r3, [pc, #20]	@ (8003b08 <SysTick_Config+0x40>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003af6:	4b04      	ldr	r3, [pc, #16]	@ (8003b08 <SysTick_Config+0x40>)
 8003af8:	2207      	movs	r2, #7
 8003afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	e000e010 	.word	0xe000e010

08003b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff ff29 	bl	800396c <__NVIC_SetPriorityGrouping>
}
 8003b1a:	bf00      	nop
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b086      	sub	sp, #24
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	4603      	mov	r3, r0
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b30:	f7ff ff40 	bl	80039b4 <__NVIC_GetPriorityGrouping>
 8003b34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	6978      	ldr	r0, [r7, #20]
 8003b3c:	f7ff ff90 	bl	8003a60 <NVIC_EncodePriority>
 8003b40:	4602      	mov	r2, r0
 8003b42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b46:	4611      	mov	r1, r2
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ff5f 	bl	8003a0c <__NVIC_SetPriority>
}
 8003b4e:	bf00      	nop
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff ff33 	bl	80039d0 <__NVIC_EnableIRQ>
}
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff ffa4 	bl	8003ac8 <SysTick_Config>
 8003b80:	4603      	mov	r3, r0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003b90:	f3bf 8f5f 	dmb	sy
}
 8003b94:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003b96:	4b07      	ldr	r3, [pc, #28]	@ (8003bb4 <HAL_MPU_Disable+0x28>)
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9a:	4a06      	ldr	r2, [pc, #24]	@ (8003bb4 <HAL_MPU_Disable+0x28>)
 8003b9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003ba2:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <HAL_MPU_Disable+0x2c>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	605a      	str	r2, [r3, #4]
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	e000ed00 	.word	0xe000ed00
 8003bb8:	e000ed90 	.word	0xe000ed90

08003bbc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf4 <HAL_MPU_Enable+0x38>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003bce:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf8 <HAL_MPU_Enable+0x3c>)
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	4a09      	ldr	r2, [pc, #36]	@ (8003bf8 <HAL_MPU_Enable+0x3c>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003bda:	f3bf 8f4f 	dsb	sy
}
 8003bde:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003be0:	f3bf 8f6f 	isb	sy
}
 8003be4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000ed90 	.word	0xe000ed90
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	785a      	ldrb	r2, [r3, #1]
 8003c08:	4b1b      	ldr	r3, [pc, #108]	@ (8003c78 <HAL_MPU_ConfigRegion+0x7c>)
 8003c0a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <HAL_MPU_ConfigRegion+0x7c>)
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	4a19      	ldr	r2, [pc, #100]	@ (8003c78 <HAL_MPU_ConfigRegion+0x7c>)
 8003c12:	f023 0301 	bic.w	r3, r3, #1
 8003c16:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003c18:	4a17      	ldr	r2, [pc, #92]	@ (8003c78 <HAL_MPU_ConfigRegion+0x7c>)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	7b1b      	ldrb	r3, [r3, #12]
 8003c24:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	7adb      	ldrb	r3, [r3, #11]
 8003c2a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	7a9b      	ldrb	r3, [r3, #10]
 8003c32:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003c34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	7b5b      	ldrb	r3, [r3, #13]
 8003c3a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003c3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	7b9b      	ldrb	r3, [r3, #14]
 8003c42:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003c44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	7bdb      	ldrb	r3, [r3, #15]
 8003c4a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003c4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	7a5b      	ldrb	r3, [r3, #9]
 8003c52:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003c54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	7a1b      	ldrb	r3, [r3, #8]
 8003c5a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003c5c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	7812      	ldrb	r2, [r2, #0]
 8003c62:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c64:	4a04      	ldr	r2, [pc, #16]	@ (8003c78 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003c66:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003c68:	6113      	str	r3, [r2, #16]
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	e000ed90 	.word	0xe000ed90

08003c7c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003c84:	f7fd fdc0 	bl	8001808 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e312      	b.n	80042ba <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a66      	ldr	r2, [pc, #408]	@ (8003e34 <HAL_DMA_Init+0x1b8>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d04a      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a65      	ldr	r2, [pc, #404]	@ (8003e38 <HAL_DMA_Init+0x1bc>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d045      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a63      	ldr	r2, [pc, #396]	@ (8003e3c <HAL_DMA_Init+0x1c0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d040      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a62      	ldr	r2, [pc, #392]	@ (8003e40 <HAL_DMA_Init+0x1c4>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d03b      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a60      	ldr	r2, [pc, #384]	@ (8003e44 <HAL_DMA_Init+0x1c8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d036      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a5f      	ldr	r2, [pc, #380]	@ (8003e48 <HAL_DMA_Init+0x1cc>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d031      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a5d      	ldr	r2, [pc, #372]	@ (8003e4c <HAL_DMA_Init+0x1d0>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02c      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a5c      	ldr	r2, [pc, #368]	@ (8003e50 <HAL_DMA_Init+0x1d4>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d027      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a5a      	ldr	r2, [pc, #360]	@ (8003e54 <HAL_DMA_Init+0x1d8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d022      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a59      	ldr	r2, [pc, #356]	@ (8003e58 <HAL_DMA_Init+0x1dc>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d01d      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a57      	ldr	r2, [pc, #348]	@ (8003e5c <HAL_DMA_Init+0x1e0>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d018      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a56      	ldr	r2, [pc, #344]	@ (8003e60 <HAL_DMA_Init+0x1e4>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d013      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a54      	ldr	r2, [pc, #336]	@ (8003e64 <HAL_DMA_Init+0x1e8>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00e      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a53      	ldr	r2, [pc, #332]	@ (8003e68 <HAL_DMA_Init+0x1ec>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d009      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a51      	ldr	r2, [pc, #324]	@ (8003e6c <HAL_DMA_Init+0x1f0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d004      	beq.n	8003d34 <HAL_DMA_Init+0xb8>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a50      	ldr	r2, [pc, #320]	@ (8003e70 <HAL_DMA_Init+0x1f4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d101      	bne.n	8003d38 <HAL_DMA_Init+0xbc>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <HAL_DMA_Init+0xbe>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 813c 	beq.w	8003fb8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a37      	ldr	r2, [pc, #220]	@ (8003e34 <HAL_DMA_Init+0x1b8>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d04a      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a36      	ldr	r2, [pc, #216]	@ (8003e38 <HAL_DMA_Init+0x1bc>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d045      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a34      	ldr	r2, [pc, #208]	@ (8003e3c <HAL_DMA_Init+0x1c0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d040      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a33      	ldr	r2, [pc, #204]	@ (8003e40 <HAL_DMA_Init+0x1c4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d03b      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a31      	ldr	r2, [pc, #196]	@ (8003e44 <HAL_DMA_Init+0x1c8>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d036      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a30      	ldr	r2, [pc, #192]	@ (8003e48 <HAL_DMA_Init+0x1cc>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d031      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a2e      	ldr	r2, [pc, #184]	@ (8003e4c <HAL_DMA_Init+0x1d0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d02c      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e50 <HAL_DMA_Init+0x1d4>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d027      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a2b      	ldr	r2, [pc, #172]	@ (8003e54 <HAL_DMA_Init+0x1d8>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d022      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2a      	ldr	r2, [pc, #168]	@ (8003e58 <HAL_DMA_Init+0x1dc>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d01d      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <HAL_DMA_Init+0x1e0>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d018      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a27      	ldr	r2, [pc, #156]	@ (8003e60 <HAL_DMA_Init+0x1e4>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d013      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a25      	ldr	r2, [pc, #148]	@ (8003e64 <HAL_DMA_Init+0x1e8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00e      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a24      	ldr	r2, [pc, #144]	@ (8003e68 <HAL_DMA_Init+0x1ec>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d009      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a22      	ldr	r2, [pc, #136]	@ (8003e6c <HAL_DMA_Init+0x1f0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d004      	beq.n	8003df0 <HAL_DMA_Init+0x174>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a21      	ldr	r2, [pc, #132]	@ (8003e70 <HAL_DMA_Init+0x1f4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d108      	bne.n	8003e02 <HAL_DMA_Init+0x186>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0201 	bic.w	r2, r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	e007      	b.n	8003e12 <HAL_DMA_Init+0x196>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0201 	bic.w	r2, r2, #1
 8003e10:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e12:	e02f      	b.n	8003e74 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e14:	f7fd fcf8 	bl	8001808 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b05      	cmp	r3, #5
 8003e20:	d928      	bls.n	8003e74 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2203      	movs	r2, #3
 8003e2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e242      	b.n	80042ba <HAL_DMA_Init+0x63e>
 8003e34:	40020010 	.word	0x40020010
 8003e38:	40020028 	.word	0x40020028
 8003e3c:	40020040 	.word	0x40020040
 8003e40:	40020058 	.word	0x40020058
 8003e44:	40020070 	.word	0x40020070
 8003e48:	40020088 	.word	0x40020088
 8003e4c:	400200a0 	.word	0x400200a0
 8003e50:	400200b8 	.word	0x400200b8
 8003e54:	40020410 	.word	0x40020410
 8003e58:	40020428 	.word	0x40020428
 8003e5c:	40020440 	.word	0x40020440
 8003e60:	40020458 	.word	0x40020458
 8003e64:	40020470 	.word	0x40020470
 8003e68:	40020488 	.word	0x40020488
 8003e6c:	400204a0 	.word	0x400204a0
 8003e70:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1c8      	bne.n	8003e14 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	4b83      	ldr	r3, [pc, #524]	@ (800409c <HAL_DMA_Init+0x420>)
 8003e8e:	4013      	ands	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003e9a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ea6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eb2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d107      	bne.n	8003ed8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b28      	cmp	r3, #40	@ 0x28
 8003ede:	d903      	bls.n	8003ee8 <HAL_DMA_Init+0x26c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ee6:	d91f      	bls.n	8003f28 <HAL_DMA_Init+0x2ac>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b3e      	cmp	r3, #62	@ 0x3e
 8003eee:	d903      	bls.n	8003ef8 <HAL_DMA_Init+0x27c>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	2b42      	cmp	r3, #66	@ 0x42
 8003ef6:	d917      	bls.n	8003f28 <HAL_DMA_Init+0x2ac>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b46      	cmp	r3, #70	@ 0x46
 8003efe:	d903      	bls.n	8003f08 <HAL_DMA_Init+0x28c>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b48      	cmp	r3, #72	@ 0x48
 8003f06:	d90f      	bls.n	8003f28 <HAL_DMA_Init+0x2ac>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	2b4e      	cmp	r3, #78	@ 0x4e
 8003f0e:	d903      	bls.n	8003f18 <HAL_DMA_Init+0x29c>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2b52      	cmp	r3, #82	@ 0x52
 8003f16:	d907      	bls.n	8003f28 <HAL_DMA_Init+0x2ac>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b73      	cmp	r3, #115	@ 0x73
 8003f1e:	d905      	bls.n	8003f2c <HAL_DMA_Init+0x2b0>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	2b77      	cmp	r3, #119	@ 0x77
 8003f26:	d801      	bhi.n	8003f2c <HAL_DMA_Init+0x2b0>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <HAL_DMA_Init+0x2b2>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f38:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f023 0307 	bic.w	r3, r3, #7
 8003f50:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d117      	bne.n	8003f94 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f68:	697a      	ldr	r2, [r7, #20]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00e      	beq.n	8003f94 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f001 fdca 	bl	8005b10 <DMA_CheckFifoParam>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d008      	beq.n	8003f94 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2240      	movs	r2, #64	@ 0x40
 8003f86:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e192      	b.n	80042ba <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f001 fd05 	bl	80059ac <DMA_CalcBaseAndBitshift>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003faa:	f003 031f 	and.w	r3, r3, #31
 8003fae:	223f      	movs	r2, #63	@ 0x3f
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	609a      	str	r2, [r3, #8]
 8003fb6:	e0c8      	b.n	800414a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a38      	ldr	r2, [pc, #224]	@ (80040a0 <HAL_DMA_Init+0x424>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d022      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a37      	ldr	r2, [pc, #220]	@ (80040a4 <HAL_DMA_Init+0x428>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d01d      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a35      	ldr	r2, [pc, #212]	@ (80040a8 <HAL_DMA_Init+0x42c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d018      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a34      	ldr	r2, [pc, #208]	@ (80040ac <HAL_DMA_Init+0x430>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d013      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a32      	ldr	r2, [pc, #200]	@ (80040b0 <HAL_DMA_Init+0x434>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00e      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a31      	ldr	r2, [pc, #196]	@ (80040b4 <HAL_DMA_Init+0x438>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d009      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a2f      	ldr	r2, [pc, #188]	@ (80040b8 <HAL_DMA_Init+0x43c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d004      	beq.n	8004008 <HAL_DMA_Init+0x38c>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a2e      	ldr	r2, [pc, #184]	@ (80040bc <HAL_DMA_Init+0x440>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d101      	bne.n	800400c <HAL_DMA_Init+0x390>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <HAL_DMA_Init+0x392>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	f000 8092 	beq.w	8004138 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a21      	ldr	r2, [pc, #132]	@ (80040a0 <HAL_DMA_Init+0x424>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d021      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a20      	ldr	r2, [pc, #128]	@ (80040a4 <HAL_DMA_Init+0x428>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d01c      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1e      	ldr	r2, [pc, #120]	@ (80040a8 <HAL_DMA_Init+0x42c>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d017      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1d      	ldr	r2, [pc, #116]	@ (80040ac <HAL_DMA_Init+0x430>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d012      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a1b      	ldr	r2, [pc, #108]	@ (80040b0 <HAL_DMA_Init+0x434>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d00d      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a1a      	ldr	r2, [pc, #104]	@ (80040b4 <HAL_DMA_Init+0x438>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d008      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a18      	ldr	r2, [pc, #96]	@ (80040b8 <HAL_DMA_Init+0x43c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d003      	beq.n	8004062 <HAL_DMA_Init+0x3e6>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a17      	ldr	r2, [pc, #92]	@ (80040bc <HAL_DMA_Init+0x440>)
 8004060:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2202      	movs	r2, #2
 8004066:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <HAL_DMA_Init+0x444>)
 800407e:	4013      	ands	r3, r2
 8004080:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b40      	cmp	r3, #64	@ 0x40
 8004088:	d01c      	beq.n	80040c4 <HAL_DMA_Init+0x448>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2b80      	cmp	r3, #128	@ 0x80
 8004090:	d102      	bne.n	8004098 <HAL_DMA_Init+0x41c>
 8004092:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004096:	e016      	b.n	80040c6 <HAL_DMA_Init+0x44a>
 8004098:	2300      	movs	r3, #0
 800409a:	e014      	b.n	80040c6 <HAL_DMA_Init+0x44a>
 800409c:	fe10803f 	.word	0xfe10803f
 80040a0:	58025408 	.word	0x58025408
 80040a4:	5802541c 	.word	0x5802541c
 80040a8:	58025430 	.word	0x58025430
 80040ac:	58025444 	.word	0x58025444
 80040b0:	58025458 	.word	0x58025458
 80040b4:	5802546c 	.word	0x5802546c
 80040b8:	58025480 	.word	0x58025480
 80040bc:	58025494 	.word	0x58025494
 80040c0:	fffe000f 	.word	0xfffe000f
 80040c4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68d2      	ldr	r2, [r2, #12]
 80040ca:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80040cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80040d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80040dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80040e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80040ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80040f4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	461a      	mov	r2, r3
 800410a:	4b6e      	ldr	r3, [pc, #440]	@ (80042c4 <HAL_DMA_Init+0x648>)
 800410c:	4413      	add	r3, r2
 800410e:	4a6e      	ldr	r2, [pc, #440]	@ (80042c8 <HAL_DMA_Init+0x64c>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	091b      	lsrs	r3, r3, #4
 8004116:	009a      	lsls	r2, r3, #2
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f001 fc45 	bl	80059ac <DMA_CalcBaseAndBitshift>
 8004122:	4603      	mov	r3, r0
 8004124:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412a:	f003 031f 	and.w	r3, r3, #31
 800412e:	2201      	movs	r2, #1
 8004130:	409a      	lsls	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	605a      	str	r2, [r3, #4]
 8004136:	e008      	b.n	800414a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2240      	movs	r2, #64	@ 0x40
 800413c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2203      	movs	r2, #3
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e0b7      	b.n	80042ba <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a5f      	ldr	r2, [pc, #380]	@ (80042cc <HAL_DMA_Init+0x650>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d072      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a5d      	ldr	r2, [pc, #372]	@ (80042d0 <HAL_DMA_Init+0x654>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d06d      	beq.n	800423a <HAL_DMA_Init+0x5be>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a5c      	ldr	r2, [pc, #368]	@ (80042d4 <HAL_DMA_Init+0x658>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d068      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a5a      	ldr	r2, [pc, #360]	@ (80042d8 <HAL_DMA_Init+0x65c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d063      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a59      	ldr	r2, [pc, #356]	@ (80042dc <HAL_DMA_Init+0x660>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d05e      	beq.n	800423a <HAL_DMA_Init+0x5be>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a57      	ldr	r2, [pc, #348]	@ (80042e0 <HAL_DMA_Init+0x664>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d059      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a56      	ldr	r2, [pc, #344]	@ (80042e4 <HAL_DMA_Init+0x668>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d054      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a54      	ldr	r2, [pc, #336]	@ (80042e8 <HAL_DMA_Init+0x66c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d04f      	beq.n	800423a <HAL_DMA_Init+0x5be>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a53      	ldr	r2, [pc, #332]	@ (80042ec <HAL_DMA_Init+0x670>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d04a      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a51      	ldr	r2, [pc, #324]	@ (80042f0 <HAL_DMA_Init+0x674>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d045      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a50      	ldr	r2, [pc, #320]	@ (80042f4 <HAL_DMA_Init+0x678>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d040      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a4e      	ldr	r2, [pc, #312]	@ (80042f8 <HAL_DMA_Init+0x67c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d03b      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a4d      	ldr	r2, [pc, #308]	@ (80042fc <HAL_DMA_Init+0x680>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d036      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004300 <HAL_DMA_Init+0x684>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d031      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a4a      	ldr	r2, [pc, #296]	@ (8004304 <HAL_DMA_Init+0x688>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d02c      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a48      	ldr	r2, [pc, #288]	@ (8004308 <HAL_DMA_Init+0x68c>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d027      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a47      	ldr	r2, [pc, #284]	@ (800430c <HAL_DMA_Init+0x690>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d022      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a45      	ldr	r2, [pc, #276]	@ (8004310 <HAL_DMA_Init+0x694>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d01d      	beq.n	800423a <HAL_DMA_Init+0x5be>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a44      	ldr	r2, [pc, #272]	@ (8004314 <HAL_DMA_Init+0x698>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d018      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a42      	ldr	r2, [pc, #264]	@ (8004318 <HAL_DMA_Init+0x69c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d013      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a41      	ldr	r2, [pc, #260]	@ (800431c <HAL_DMA_Init+0x6a0>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d00e      	beq.n	800423a <HAL_DMA_Init+0x5be>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a3f      	ldr	r2, [pc, #252]	@ (8004320 <HAL_DMA_Init+0x6a4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d009      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a3e      	ldr	r2, [pc, #248]	@ (8004324 <HAL_DMA_Init+0x6a8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d004      	beq.n	800423a <HAL_DMA_Init+0x5be>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a3c      	ldr	r2, [pc, #240]	@ (8004328 <HAL_DMA_Init+0x6ac>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d101      	bne.n	800423e <HAL_DMA_Init+0x5c2>
 800423a:	2301      	movs	r3, #1
 800423c:	e000      	b.n	8004240 <HAL_DMA_Init+0x5c4>
 800423e:	2300      	movs	r3, #0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d032      	beq.n	80042aa <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f001 fcdf 	bl	8005c08 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2b80      	cmp	r3, #128	@ 0x80
 8004250:	d102      	bne.n	8004258 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800426c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d010      	beq.n	8004298 <HAL_DMA_Init+0x61c>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b08      	cmp	r3, #8
 800427c:	d80c      	bhi.n	8004298 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f001 fd5c 	bl	8005d3c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	e008      	b.n	80042aa <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3718      	adds	r7, #24
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	a7fdabf8 	.word	0xa7fdabf8
 80042c8:	cccccccd 	.word	0xcccccccd
 80042cc:	40020010 	.word	0x40020010
 80042d0:	40020028 	.word	0x40020028
 80042d4:	40020040 	.word	0x40020040
 80042d8:	40020058 	.word	0x40020058
 80042dc:	40020070 	.word	0x40020070
 80042e0:	40020088 	.word	0x40020088
 80042e4:	400200a0 	.word	0x400200a0
 80042e8:	400200b8 	.word	0x400200b8
 80042ec:	40020410 	.word	0x40020410
 80042f0:	40020428 	.word	0x40020428
 80042f4:	40020440 	.word	0x40020440
 80042f8:	40020458 	.word	0x40020458
 80042fc:	40020470 	.word	0x40020470
 8004300:	40020488 	.word	0x40020488
 8004304:	400204a0 	.word	0x400204a0
 8004308:	400204b8 	.word	0x400204b8
 800430c:	58025408 	.word	0x58025408
 8004310:	5802541c 	.word	0x5802541c
 8004314:	58025430 	.word	0x58025430
 8004318:	58025444 	.word	0x58025444
 800431c:	58025458 	.word	0x58025458
 8004320:	5802546c 	.word	0x5802546c
 8004324:	58025480 	.word	0x58025480
 8004328:	58025494 	.word	0x58025494

0800432c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
 8004338:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e226      	b.n	8004796 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800434e:	2b01      	cmp	r3, #1
 8004350:	d101      	bne.n	8004356 <HAL_DMA_Start_IT+0x2a>
 8004352:	2302      	movs	r3, #2
 8004354:	e21f      	b.n	8004796 <HAL_DMA_Start_IT+0x46a>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b01      	cmp	r3, #1
 8004368:	f040 820a 	bne.w	8004780 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a68      	ldr	r2, [pc, #416]	@ (8004520 <HAL_DMA_Start_IT+0x1f4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d04a      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a66      	ldr	r2, [pc, #408]	@ (8004524 <HAL_DMA_Start_IT+0x1f8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d045      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a65      	ldr	r2, [pc, #404]	@ (8004528 <HAL_DMA_Start_IT+0x1fc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d040      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a63      	ldr	r2, [pc, #396]	@ (800452c <HAL_DMA_Start_IT+0x200>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d03b      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a62      	ldr	r2, [pc, #392]	@ (8004530 <HAL_DMA_Start_IT+0x204>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d036      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a60      	ldr	r2, [pc, #384]	@ (8004534 <HAL_DMA_Start_IT+0x208>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d031      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a5f      	ldr	r2, [pc, #380]	@ (8004538 <HAL_DMA_Start_IT+0x20c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d02c      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a5d      	ldr	r2, [pc, #372]	@ (800453c <HAL_DMA_Start_IT+0x210>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d027      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a5c      	ldr	r2, [pc, #368]	@ (8004540 <HAL_DMA_Start_IT+0x214>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d022      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a5a      	ldr	r2, [pc, #360]	@ (8004544 <HAL_DMA_Start_IT+0x218>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d01d      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a59      	ldr	r2, [pc, #356]	@ (8004548 <HAL_DMA_Start_IT+0x21c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d018      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a57      	ldr	r2, [pc, #348]	@ (800454c <HAL_DMA_Start_IT+0x220>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a56      	ldr	r2, [pc, #344]	@ (8004550 <HAL_DMA_Start_IT+0x224>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00e      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a54      	ldr	r2, [pc, #336]	@ (8004554 <HAL_DMA_Start_IT+0x228>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d009      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a53      	ldr	r2, [pc, #332]	@ (8004558 <HAL_DMA_Start_IT+0x22c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d004      	beq.n	800441a <HAL_DMA_Start_IT+0xee>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a51      	ldr	r2, [pc, #324]	@ (800455c <HAL_DMA_Start_IT+0x230>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d108      	bne.n	800442c <HAL_DMA_Start_IT+0x100>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0201 	bic.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	e007      	b.n	800443c <HAL_DMA_Start_IT+0x110>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0201 	bic.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f001 f906 	bl	8005654 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a34      	ldr	r2, [pc, #208]	@ (8004520 <HAL_DMA_Start_IT+0x1f4>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d04a      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a33      	ldr	r2, [pc, #204]	@ (8004524 <HAL_DMA_Start_IT+0x1f8>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d045      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a31      	ldr	r2, [pc, #196]	@ (8004528 <HAL_DMA_Start_IT+0x1fc>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d040      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a30      	ldr	r2, [pc, #192]	@ (800452c <HAL_DMA_Start_IT+0x200>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d03b      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a2e      	ldr	r2, [pc, #184]	@ (8004530 <HAL_DMA_Start_IT+0x204>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d036      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a2d      	ldr	r2, [pc, #180]	@ (8004534 <HAL_DMA_Start_IT+0x208>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d031      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a2b      	ldr	r2, [pc, #172]	@ (8004538 <HAL_DMA_Start_IT+0x20c>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d02c      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a2a      	ldr	r2, [pc, #168]	@ (800453c <HAL_DMA_Start_IT+0x210>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d027      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a28      	ldr	r2, [pc, #160]	@ (8004540 <HAL_DMA_Start_IT+0x214>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d022      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a27      	ldr	r2, [pc, #156]	@ (8004544 <HAL_DMA_Start_IT+0x218>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d01d      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a25      	ldr	r2, [pc, #148]	@ (8004548 <HAL_DMA_Start_IT+0x21c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d018      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a24      	ldr	r2, [pc, #144]	@ (800454c <HAL_DMA_Start_IT+0x220>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d013      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a22      	ldr	r2, [pc, #136]	@ (8004550 <HAL_DMA_Start_IT+0x224>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00e      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a21      	ldr	r2, [pc, #132]	@ (8004554 <HAL_DMA_Start_IT+0x228>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d009      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004558 <HAL_DMA_Start_IT+0x22c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d004      	beq.n	80044e8 <HAL_DMA_Start_IT+0x1bc>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a1e      	ldr	r2, [pc, #120]	@ (800455c <HAL_DMA_Start_IT+0x230>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d101      	bne.n	80044ec <HAL_DMA_Start_IT+0x1c0>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <HAL_DMA_Start_IT+0x1c2>
 80044ec:	2300      	movs	r3, #0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d036      	beq.n	8004560 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f023 021e 	bic.w	r2, r3, #30
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0216 	orr.w	r2, r2, #22
 8004504:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d03e      	beq.n	800458c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0208 	orr.w	r2, r2, #8
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	e035      	b.n	800458c <HAL_DMA_Start_IT+0x260>
 8004520:	40020010 	.word	0x40020010
 8004524:	40020028 	.word	0x40020028
 8004528:	40020040 	.word	0x40020040
 800452c:	40020058 	.word	0x40020058
 8004530:	40020070 	.word	0x40020070
 8004534:	40020088 	.word	0x40020088
 8004538:	400200a0 	.word	0x400200a0
 800453c:	400200b8 	.word	0x400200b8
 8004540:	40020410 	.word	0x40020410
 8004544:	40020428 	.word	0x40020428
 8004548:	40020440 	.word	0x40020440
 800454c:	40020458 	.word	0x40020458
 8004550:	40020470 	.word	0x40020470
 8004554:	40020488 	.word	0x40020488
 8004558:	400204a0 	.word	0x400204a0
 800455c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f023 020e 	bic.w	r2, r3, #14
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 020a 	orr.w	r2, r2, #10
 8004572:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	2b00      	cmp	r3, #0
 800457a:	d007      	beq.n	800458c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0204 	orr.w	r2, r2, #4
 800458a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a83      	ldr	r2, [pc, #524]	@ (80047a0 <HAL_DMA_Start_IT+0x474>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d072      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a82      	ldr	r2, [pc, #520]	@ (80047a4 <HAL_DMA_Start_IT+0x478>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d06d      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a80      	ldr	r2, [pc, #512]	@ (80047a8 <HAL_DMA_Start_IT+0x47c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d068      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a7f      	ldr	r2, [pc, #508]	@ (80047ac <HAL_DMA_Start_IT+0x480>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d063      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a7d      	ldr	r2, [pc, #500]	@ (80047b0 <HAL_DMA_Start_IT+0x484>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d05e      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a7c      	ldr	r2, [pc, #496]	@ (80047b4 <HAL_DMA_Start_IT+0x488>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d059      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a7a      	ldr	r2, [pc, #488]	@ (80047b8 <HAL_DMA_Start_IT+0x48c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d054      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a79      	ldr	r2, [pc, #484]	@ (80047bc <HAL_DMA_Start_IT+0x490>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d04f      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a77      	ldr	r2, [pc, #476]	@ (80047c0 <HAL_DMA_Start_IT+0x494>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d04a      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a76      	ldr	r2, [pc, #472]	@ (80047c4 <HAL_DMA_Start_IT+0x498>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d045      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a74      	ldr	r2, [pc, #464]	@ (80047c8 <HAL_DMA_Start_IT+0x49c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d040      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a73      	ldr	r2, [pc, #460]	@ (80047cc <HAL_DMA_Start_IT+0x4a0>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d03b      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a71      	ldr	r2, [pc, #452]	@ (80047d0 <HAL_DMA_Start_IT+0x4a4>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d036      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a70      	ldr	r2, [pc, #448]	@ (80047d4 <HAL_DMA_Start_IT+0x4a8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d031      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a6e      	ldr	r2, [pc, #440]	@ (80047d8 <HAL_DMA_Start_IT+0x4ac>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d02c      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a6d      	ldr	r2, [pc, #436]	@ (80047dc <HAL_DMA_Start_IT+0x4b0>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d027      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a6b      	ldr	r2, [pc, #428]	@ (80047e0 <HAL_DMA_Start_IT+0x4b4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d022      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a6a      	ldr	r2, [pc, #424]	@ (80047e4 <HAL_DMA_Start_IT+0x4b8>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d01d      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a68      	ldr	r2, [pc, #416]	@ (80047e8 <HAL_DMA_Start_IT+0x4bc>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d018      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a67      	ldr	r2, [pc, #412]	@ (80047ec <HAL_DMA_Start_IT+0x4c0>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d013      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a65      	ldr	r2, [pc, #404]	@ (80047f0 <HAL_DMA_Start_IT+0x4c4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d00e      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a64      	ldr	r2, [pc, #400]	@ (80047f4 <HAL_DMA_Start_IT+0x4c8>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d009      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a62      	ldr	r2, [pc, #392]	@ (80047f8 <HAL_DMA_Start_IT+0x4cc>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d004      	beq.n	800467c <HAL_DMA_Start_IT+0x350>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a61      	ldr	r2, [pc, #388]	@ (80047fc <HAL_DMA_Start_IT+0x4d0>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d101      	bne.n	8004680 <HAL_DMA_Start_IT+0x354>
 800467c:	2301      	movs	r3, #1
 800467e:	e000      	b.n	8004682 <HAL_DMA_Start_IT+0x356>
 8004680:	2300      	movs	r3, #0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d01a      	beq.n	80046bc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046ba:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a37      	ldr	r2, [pc, #220]	@ (80047a0 <HAL_DMA_Start_IT+0x474>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d04a      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a36      	ldr	r2, [pc, #216]	@ (80047a4 <HAL_DMA_Start_IT+0x478>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d045      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a34      	ldr	r2, [pc, #208]	@ (80047a8 <HAL_DMA_Start_IT+0x47c>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d040      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a33      	ldr	r2, [pc, #204]	@ (80047ac <HAL_DMA_Start_IT+0x480>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d03b      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a31      	ldr	r2, [pc, #196]	@ (80047b0 <HAL_DMA_Start_IT+0x484>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d036      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a30      	ldr	r2, [pc, #192]	@ (80047b4 <HAL_DMA_Start_IT+0x488>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d031      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a2e      	ldr	r2, [pc, #184]	@ (80047b8 <HAL_DMA_Start_IT+0x48c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d02c      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a2d      	ldr	r2, [pc, #180]	@ (80047bc <HAL_DMA_Start_IT+0x490>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d027      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a2b      	ldr	r2, [pc, #172]	@ (80047c0 <HAL_DMA_Start_IT+0x494>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d022      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a2a      	ldr	r2, [pc, #168]	@ (80047c4 <HAL_DMA_Start_IT+0x498>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d01d      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a28      	ldr	r2, [pc, #160]	@ (80047c8 <HAL_DMA_Start_IT+0x49c>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d018      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a27      	ldr	r2, [pc, #156]	@ (80047cc <HAL_DMA_Start_IT+0x4a0>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d013      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a25      	ldr	r2, [pc, #148]	@ (80047d0 <HAL_DMA_Start_IT+0x4a4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00e      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a24      	ldr	r2, [pc, #144]	@ (80047d4 <HAL_DMA_Start_IT+0x4a8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d009      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a22      	ldr	r2, [pc, #136]	@ (80047d8 <HAL_DMA_Start_IT+0x4ac>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d004      	beq.n	800475c <HAL_DMA_Start_IT+0x430>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a21      	ldr	r2, [pc, #132]	@ (80047dc <HAL_DMA_Start_IT+0x4b0>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d108      	bne.n	800476e <HAL_DMA_Start_IT+0x442>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0201 	orr.w	r2, r2, #1
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	e012      	b.n	8004794 <HAL_DMA_Start_IT+0x468>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	e009      	b.n	8004794 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004786:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004794:	7dfb      	ldrb	r3, [r7, #23]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3718      	adds	r7, #24
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	40020010 	.word	0x40020010
 80047a4:	40020028 	.word	0x40020028
 80047a8:	40020040 	.word	0x40020040
 80047ac:	40020058 	.word	0x40020058
 80047b0:	40020070 	.word	0x40020070
 80047b4:	40020088 	.word	0x40020088
 80047b8:	400200a0 	.word	0x400200a0
 80047bc:	400200b8 	.word	0x400200b8
 80047c0:	40020410 	.word	0x40020410
 80047c4:	40020428 	.word	0x40020428
 80047c8:	40020440 	.word	0x40020440
 80047cc:	40020458 	.word	0x40020458
 80047d0:	40020470 	.word	0x40020470
 80047d4:	40020488 	.word	0x40020488
 80047d8:	400204a0 	.word	0x400204a0
 80047dc:	400204b8 	.word	0x400204b8
 80047e0:	58025408 	.word	0x58025408
 80047e4:	5802541c 	.word	0x5802541c
 80047e8:	58025430 	.word	0x58025430
 80047ec:	58025444 	.word	0x58025444
 80047f0:	58025458 	.word	0x58025458
 80047f4:	5802546c 	.word	0x5802546c
 80047f8:	58025480 	.word	0x58025480
 80047fc:	58025494 	.word	0x58025494

08004800 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	@ 0x28
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800480c:	4b67      	ldr	r3, [pc, #412]	@ (80049ac <HAL_DMA_IRQHandler+0x1ac>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a67      	ldr	r2, [pc, #412]	@ (80049b0 <HAL_DMA_IRQHandler+0x1b0>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	0a9b      	lsrs	r3, r3, #10
 8004818:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004824:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004826:	6a3b      	ldr	r3, [r7, #32]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a5f      	ldr	r2, [pc, #380]	@ (80049b4 <HAL_DMA_IRQHandler+0x1b4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d04a      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a5d      	ldr	r2, [pc, #372]	@ (80049b8 <HAL_DMA_IRQHandler+0x1b8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d045      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a5c      	ldr	r2, [pc, #368]	@ (80049bc <HAL_DMA_IRQHandler+0x1bc>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d040      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a5a      	ldr	r2, [pc, #360]	@ (80049c0 <HAL_DMA_IRQHandler+0x1c0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d03b      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a59      	ldr	r2, [pc, #356]	@ (80049c4 <HAL_DMA_IRQHandler+0x1c4>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d036      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a57      	ldr	r2, [pc, #348]	@ (80049c8 <HAL_DMA_IRQHandler+0x1c8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d031      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a56      	ldr	r2, [pc, #344]	@ (80049cc <HAL_DMA_IRQHandler+0x1cc>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d02c      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a54      	ldr	r2, [pc, #336]	@ (80049d0 <HAL_DMA_IRQHandler+0x1d0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d027      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a53      	ldr	r2, [pc, #332]	@ (80049d4 <HAL_DMA_IRQHandler+0x1d4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d022      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a51      	ldr	r2, [pc, #324]	@ (80049d8 <HAL_DMA_IRQHandler+0x1d8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d01d      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a50      	ldr	r2, [pc, #320]	@ (80049dc <HAL_DMA_IRQHandler+0x1dc>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d018      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a4e      	ldr	r2, [pc, #312]	@ (80049e0 <HAL_DMA_IRQHandler+0x1e0>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d013      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a4d      	ldr	r2, [pc, #308]	@ (80049e4 <HAL_DMA_IRQHandler+0x1e4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00e      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a4b      	ldr	r2, [pc, #300]	@ (80049e8 <HAL_DMA_IRQHandler+0x1e8>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d009      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a4a      	ldr	r2, [pc, #296]	@ (80049ec <HAL_DMA_IRQHandler+0x1ec>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d004      	beq.n	80048d2 <HAL_DMA_IRQHandler+0xd2>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a48      	ldr	r2, [pc, #288]	@ (80049f0 <HAL_DMA_IRQHandler+0x1f0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d101      	bne.n	80048d6 <HAL_DMA_IRQHandler+0xd6>
 80048d2:	2301      	movs	r3, #1
 80048d4:	e000      	b.n	80048d8 <HAL_DMA_IRQHandler+0xd8>
 80048d6:	2300      	movs	r3, #0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 842b 	beq.w	8005134 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e2:	f003 031f 	and.w	r3, r3, #31
 80048e6:	2208      	movs	r2, #8
 80048e8:	409a      	lsls	r2, r3
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	4013      	ands	r3, r2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 80a2 	beq.w	8004a38 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a2e      	ldr	r2, [pc, #184]	@ (80049b4 <HAL_DMA_IRQHandler+0x1b4>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d04a      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a2d      	ldr	r2, [pc, #180]	@ (80049b8 <HAL_DMA_IRQHandler+0x1b8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d045      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a2b      	ldr	r2, [pc, #172]	@ (80049bc <HAL_DMA_IRQHandler+0x1bc>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d040      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a2a      	ldr	r2, [pc, #168]	@ (80049c0 <HAL_DMA_IRQHandler+0x1c0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d03b      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a28      	ldr	r2, [pc, #160]	@ (80049c4 <HAL_DMA_IRQHandler+0x1c4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d036      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a27      	ldr	r2, [pc, #156]	@ (80049c8 <HAL_DMA_IRQHandler+0x1c8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d031      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a25      	ldr	r2, [pc, #148]	@ (80049cc <HAL_DMA_IRQHandler+0x1cc>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d02c      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a24      	ldr	r2, [pc, #144]	@ (80049d0 <HAL_DMA_IRQHandler+0x1d0>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d027      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a22      	ldr	r2, [pc, #136]	@ (80049d4 <HAL_DMA_IRQHandler+0x1d4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d022      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a21      	ldr	r2, [pc, #132]	@ (80049d8 <HAL_DMA_IRQHandler+0x1d8>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d01d      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a1f      	ldr	r2, [pc, #124]	@ (80049dc <HAL_DMA_IRQHandler+0x1dc>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d018      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <HAL_DMA_IRQHandler+0x1e0>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d013      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1c      	ldr	r2, [pc, #112]	@ (80049e4 <HAL_DMA_IRQHandler+0x1e4>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00e      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a1b      	ldr	r2, [pc, #108]	@ (80049e8 <HAL_DMA_IRQHandler+0x1e8>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d009      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a19      	ldr	r2, [pc, #100]	@ (80049ec <HAL_DMA_IRQHandler+0x1ec>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d004      	beq.n	8004994 <HAL_DMA_IRQHandler+0x194>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a18      	ldr	r2, [pc, #96]	@ (80049f0 <HAL_DMA_IRQHandler+0x1f0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d12f      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x1f4>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	2b00      	cmp	r3, #0
 80049a0:	bf14      	ite	ne
 80049a2:	2301      	movne	r3, #1
 80049a4:	2300      	moveq	r3, #0
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	e02e      	b.n	8004a08 <HAL_DMA_IRQHandler+0x208>
 80049aa:	bf00      	nop
 80049ac:	24000000 	.word	0x24000000
 80049b0:	1b4e81b5 	.word	0x1b4e81b5
 80049b4:	40020010 	.word	0x40020010
 80049b8:	40020028 	.word	0x40020028
 80049bc:	40020040 	.word	0x40020040
 80049c0:	40020058 	.word	0x40020058
 80049c4:	40020070 	.word	0x40020070
 80049c8:	40020088 	.word	0x40020088
 80049cc:	400200a0 	.word	0x400200a0
 80049d0:	400200b8 	.word	0x400200b8
 80049d4:	40020410 	.word	0x40020410
 80049d8:	40020428 	.word	0x40020428
 80049dc:	40020440 	.word	0x40020440
 80049e0:	40020458 	.word	0x40020458
 80049e4:	40020470 	.word	0x40020470
 80049e8:	40020488 	.word	0x40020488
 80049ec:	400204a0 	.word	0x400204a0
 80049f0:	400204b8 	.word	0x400204b8
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	bf14      	ite	ne
 8004a02:	2301      	movne	r3, #1
 8004a04:	2300      	moveq	r3, #0
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d015      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0204 	bic.w	r2, r2, #4
 8004a1a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a20:	f003 031f 	and.w	r3, r3, #31
 8004a24:	2208      	movs	r2, #8
 8004a26:	409a      	lsls	r2, r3
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a30:	f043 0201 	orr.w	r2, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	fa22 f303 	lsr.w	r3, r2, r3
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d06e      	beq.n	8004b2c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a69      	ldr	r2, [pc, #420]	@ (8004bf8 <HAL_DMA_IRQHandler+0x3f8>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d04a      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a67      	ldr	r2, [pc, #412]	@ (8004bfc <HAL_DMA_IRQHandler+0x3fc>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d045      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a66      	ldr	r2, [pc, #408]	@ (8004c00 <HAL_DMA_IRQHandler+0x400>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d040      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a64      	ldr	r2, [pc, #400]	@ (8004c04 <HAL_DMA_IRQHandler+0x404>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d03b      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a63      	ldr	r2, [pc, #396]	@ (8004c08 <HAL_DMA_IRQHandler+0x408>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d036      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a61      	ldr	r2, [pc, #388]	@ (8004c0c <HAL_DMA_IRQHandler+0x40c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d031      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a60      	ldr	r2, [pc, #384]	@ (8004c10 <HAL_DMA_IRQHandler+0x410>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d02c      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a5e      	ldr	r2, [pc, #376]	@ (8004c14 <HAL_DMA_IRQHandler+0x414>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d027      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8004c18 <HAL_DMA_IRQHandler+0x418>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d022      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a5b      	ldr	r2, [pc, #364]	@ (8004c1c <HAL_DMA_IRQHandler+0x41c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d01d      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a5a      	ldr	r2, [pc, #360]	@ (8004c20 <HAL_DMA_IRQHandler+0x420>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d018      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a58      	ldr	r2, [pc, #352]	@ (8004c24 <HAL_DMA_IRQHandler+0x424>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d013      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a57      	ldr	r2, [pc, #348]	@ (8004c28 <HAL_DMA_IRQHandler+0x428>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d00e      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a55      	ldr	r2, [pc, #340]	@ (8004c2c <HAL_DMA_IRQHandler+0x42c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d009      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a54      	ldr	r2, [pc, #336]	@ (8004c30 <HAL_DMA_IRQHandler+0x430>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d004      	beq.n	8004aee <HAL_DMA_IRQHandler+0x2ee>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a52      	ldr	r2, [pc, #328]	@ (8004c34 <HAL_DMA_IRQHandler+0x434>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d10a      	bne.n	8004b04 <HAL_DMA_IRQHandler+0x304>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	bf14      	ite	ne
 8004afc:	2301      	movne	r3, #1
 8004afe:	2300      	moveq	r3, #0
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	e003      	b.n	8004b0c <HAL_DMA_IRQHandler+0x30c>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00d      	beq.n	8004b2c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b14:	f003 031f 	and.w	r3, r3, #31
 8004b18:	2201      	movs	r2, #1
 8004b1a:	409a      	lsls	r2, r3
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b24:	f043 0202 	orr.w	r2, r3, #2
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b30:	f003 031f 	and.w	r3, r3, #31
 8004b34:	2204      	movs	r2, #4
 8004b36:	409a      	lsls	r2, r3
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 808f 	beq.w	8004c60 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf8 <HAL_DMA_IRQHandler+0x3f8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d04a      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <HAL_DMA_IRQHandler+0x3fc>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d045      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a29      	ldr	r2, [pc, #164]	@ (8004c00 <HAL_DMA_IRQHandler+0x400>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d040      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a27      	ldr	r2, [pc, #156]	@ (8004c04 <HAL_DMA_IRQHandler+0x404>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d03b      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a26      	ldr	r2, [pc, #152]	@ (8004c08 <HAL_DMA_IRQHandler+0x408>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d036      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a24      	ldr	r2, [pc, #144]	@ (8004c0c <HAL_DMA_IRQHandler+0x40c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d031      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a23      	ldr	r2, [pc, #140]	@ (8004c10 <HAL_DMA_IRQHandler+0x410>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d02c      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a21      	ldr	r2, [pc, #132]	@ (8004c14 <HAL_DMA_IRQHandler+0x414>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d027      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a20      	ldr	r2, [pc, #128]	@ (8004c18 <HAL_DMA_IRQHandler+0x418>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d022      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a1e      	ldr	r2, [pc, #120]	@ (8004c1c <HAL_DMA_IRQHandler+0x41c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d01d      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a1d      	ldr	r2, [pc, #116]	@ (8004c20 <HAL_DMA_IRQHandler+0x420>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d018      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8004c24 <HAL_DMA_IRQHandler+0x424>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8004c28 <HAL_DMA_IRQHandler+0x428>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d00e      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a18      	ldr	r2, [pc, #96]	@ (8004c2c <HAL_DMA_IRQHandler+0x42c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d009      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a17      	ldr	r2, [pc, #92]	@ (8004c30 <HAL_DMA_IRQHandler+0x430>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d004      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x3e2>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a15      	ldr	r2, [pc, #84]	@ (8004c34 <HAL_DMA_IRQHandler+0x434>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d12a      	bne.n	8004c38 <HAL_DMA_IRQHandler+0x438>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	bf14      	ite	ne
 8004bf0:	2301      	movne	r3, #1
 8004bf2:	2300      	moveq	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	e023      	b.n	8004c40 <HAL_DMA_IRQHandler+0x440>
 8004bf8:	40020010 	.word	0x40020010
 8004bfc:	40020028 	.word	0x40020028
 8004c00:	40020040 	.word	0x40020040
 8004c04:	40020058 	.word	0x40020058
 8004c08:	40020070 	.word	0x40020070
 8004c0c:	40020088 	.word	0x40020088
 8004c10:	400200a0 	.word	0x400200a0
 8004c14:	400200b8 	.word	0x400200b8
 8004c18:	40020410 	.word	0x40020410
 8004c1c:	40020428 	.word	0x40020428
 8004c20:	40020440 	.word	0x40020440
 8004c24:	40020458 	.word	0x40020458
 8004c28:	40020470 	.word	0x40020470
 8004c2c:	40020488 	.word	0x40020488
 8004c30:	400204a0 	.word	0x400204a0
 8004c34:	400204b8 	.word	0x400204b8
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2300      	movs	r3, #0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00d      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c48:	f003 031f 	and.w	r3, r3, #31
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	409a      	lsls	r2, r3
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c58:	f043 0204 	orr.w	r2, r3, #4
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c64:	f003 031f 	and.w	r3, r3, #31
 8004c68:	2210      	movs	r2, #16
 8004c6a:	409a      	lsls	r2, r3
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 80a6 	beq.w	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a85      	ldr	r2, [pc, #532]	@ (8004e90 <HAL_DMA_IRQHandler+0x690>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d04a      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a83      	ldr	r2, [pc, #524]	@ (8004e94 <HAL_DMA_IRQHandler+0x694>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d045      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a82      	ldr	r2, [pc, #520]	@ (8004e98 <HAL_DMA_IRQHandler+0x698>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d040      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a80      	ldr	r2, [pc, #512]	@ (8004e9c <HAL_DMA_IRQHandler+0x69c>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d03b      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a7f      	ldr	r2, [pc, #508]	@ (8004ea0 <HAL_DMA_IRQHandler+0x6a0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d036      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a7d      	ldr	r2, [pc, #500]	@ (8004ea4 <HAL_DMA_IRQHandler+0x6a4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d031      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a7c      	ldr	r2, [pc, #496]	@ (8004ea8 <HAL_DMA_IRQHandler+0x6a8>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d02c      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a7a      	ldr	r2, [pc, #488]	@ (8004eac <HAL_DMA_IRQHandler+0x6ac>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d027      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a79      	ldr	r2, [pc, #484]	@ (8004eb0 <HAL_DMA_IRQHandler+0x6b0>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d022      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a77      	ldr	r2, [pc, #476]	@ (8004eb4 <HAL_DMA_IRQHandler+0x6b4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d01d      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a76      	ldr	r2, [pc, #472]	@ (8004eb8 <HAL_DMA_IRQHandler+0x6b8>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d018      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a74      	ldr	r2, [pc, #464]	@ (8004ebc <HAL_DMA_IRQHandler+0x6bc>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d013      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a73      	ldr	r2, [pc, #460]	@ (8004ec0 <HAL_DMA_IRQHandler+0x6c0>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00e      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a71      	ldr	r2, [pc, #452]	@ (8004ec4 <HAL_DMA_IRQHandler+0x6c4>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d009      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a70      	ldr	r2, [pc, #448]	@ (8004ec8 <HAL_DMA_IRQHandler+0x6c8>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d004      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x516>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a6e      	ldr	r2, [pc, #440]	@ (8004ecc <HAL_DMA_IRQHandler+0x6cc>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d10a      	bne.n	8004d2c <HAL_DMA_IRQHandler+0x52c>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	e009      	b.n	8004d40 <HAL_DMA_IRQHandler+0x540>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	bf14      	ite	ne
 8004d3a:	2301      	movne	r3, #1
 8004d3c:	2300      	moveq	r3, #0
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d03e      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d48:	f003 031f 	and.w	r3, r3, #31
 8004d4c:	2210      	movs	r2, #16
 8004d4e:	409a      	lsls	r2, r3
 8004d50:	6a3b      	ldr	r3, [r7, #32]
 8004d52:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d018      	beq.n	8004d94 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d108      	bne.n	8004d82 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d024      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	4798      	blx	r3
 8004d80:	e01f      	b.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d01b      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	4798      	blx	r3
 8004d92:	e016      	b.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d107      	bne.n	8004db2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0208 	bic.w	r2, r2, #8
 8004db0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc6:	f003 031f 	and.w	r3, r3, #31
 8004dca:	2220      	movs	r2, #32
 8004dcc:	409a      	lsls	r2, r3
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 8110 	beq.w	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8004e90 <HAL_DMA_IRQHandler+0x690>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d04a      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a2b      	ldr	r2, [pc, #172]	@ (8004e94 <HAL_DMA_IRQHandler+0x694>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d045      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a29      	ldr	r2, [pc, #164]	@ (8004e98 <HAL_DMA_IRQHandler+0x698>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d040      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a28      	ldr	r2, [pc, #160]	@ (8004e9c <HAL_DMA_IRQHandler+0x69c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d03b      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a26      	ldr	r2, [pc, #152]	@ (8004ea0 <HAL_DMA_IRQHandler+0x6a0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d036      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a25      	ldr	r2, [pc, #148]	@ (8004ea4 <HAL_DMA_IRQHandler+0x6a4>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d031      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a23      	ldr	r2, [pc, #140]	@ (8004ea8 <HAL_DMA_IRQHandler+0x6a8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d02c      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a22      	ldr	r2, [pc, #136]	@ (8004eac <HAL_DMA_IRQHandler+0x6ac>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d027      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a20      	ldr	r2, [pc, #128]	@ (8004eb0 <HAL_DMA_IRQHandler+0x6b0>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d022      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a1f      	ldr	r2, [pc, #124]	@ (8004eb4 <HAL_DMA_IRQHandler+0x6b4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d01d      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb8 <HAL_DMA_IRQHandler+0x6b8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d018      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ebc <HAL_DMA_IRQHandler+0x6bc>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec0 <HAL_DMA_IRQHandler+0x6c0>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d00e      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a19      	ldr	r2, [pc, #100]	@ (8004ec4 <HAL_DMA_IRQHandler+0x6c4>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d009      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a17      	ldr	r2, [pc, #92]	@ (8004ec8 <HAL_DMA_IRQHandler+0x6c8>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d004      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x678>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a16      	ldr	r2, [pc, #88]	@ (8004ecc <HAL_DMA_IRQHandler+0x6cc>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d12b      	bne.n	8004ed0 <HAL_DMA_IRQHandler+0x6d0>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0310 	and.w	r3, r3, #16
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	bf14      	ite	ne
 8004e86:	2301      	movne	r3, #1
 8004e88:	2300      	moveq	r3, #0
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	e02a      	b.n	8004ee4 <HAL_DMA_IRQHandler+0x6e4>
 8004e8e:	bf00      	nop
 8004e90:	40020010 	.word	0x40020010
 8004e94:	40020028 	.word	0x40020028
 8004e98:	40020040 	.word	0x40020040
 8004e9c:	40020058 	.word	0x40020058
 8004ea0:	40020070 	.word	0x40020070
 8004ea4:	40020088 	.word	0x40020088
 8004ea8:	400200a0 	.word	0x400200a0
 8004eac:	400200b8 	.word	0x400200b8
 8004eb0:	40020410 	.word	0x40020410
 8004eb4:	40020428 	.word	0x40020428
 8004eb8:	40020440 	.word	0x40020440
 8004ebc:	40020458 	.word	0x40020458
 8004ec0:	40020470 	.word	0x40020470
 8004ec4:	40020488 	.word	0x40020488
 8004ec8:	400204a0 	.word	0x400204a0
 8004ecc:	400204b8 	.word	0x400204b8
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	bf14      	ite	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	2300      	moveq	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f000 8087 	beq.w	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eee:	f003 031f 	and.w	r3, r3, #31
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	409a      	lsls	r2, r3
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d139      	bne.n	8004f7a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0216 	bic.w	r2, r2, #22
 8004f14:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	695a      	ldr	r2, [r3, #20]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f24:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d103      	bne.n	8004f36 <HAL_DMA_IRQHandler+0x736>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d007      	beq.n	8004f46 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0208 	bic.w	r2, r2, #8
 8004f44:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f4a:	f003 031f 	and.w	r3, r3, #31
 8004f4e:	223f      	movs	r2, #63	@ 0x3f
 8004f50:	409a      	lsls	r2, r3
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 834a 	beq.w	8005604 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	4798      	blx	r3
          }
          return;
 8004f78:	e344      	b.n	8005604 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d018      	beq.n	8004fba <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d108      	bne.n	8004fa8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d02c      	beq.n	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	4798      	blx	r3
 8004fa6:	e027      	b.n	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d023      	beq.n	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	4798      	blx	r3
 8004fb8:	e01e      	b.n	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10f      	bne.n	8004fe8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 0210 	bic.w	r2, r2, #16
 8004fd6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8306 	beq.w	800560e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 8088 	beq.w	8005120 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2204      	movs	r2, #4
 8005014:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a7a      	ldr	r2, [pc, #488]	@ (8005208 <HAL_DMA_IRQHandler+0xa08>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d04a      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a79      	ldr	r2, [pc, #484]	@ (800520c <HAL_DMA_IRQHandler+0xa0c>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d045      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a77      	ldr	r2, [pc, #476]	@ (8005210 <HAL_DMA_IRQHandler+0xa10>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d040      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a76      	ldr	r2, [pc, #472]	@ (8005214 <HAL_DMA_IRQHandler+0xa14>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d03b      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a74      	ldr	r2, [pc, #464]	@ (8005218 <HAL_DMA_IRQHandler+0xa18>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d036      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a73      	ldr	r2, [pc, #460]	@ (800521c <HAL_DMA_IRQHandler+0xa1c>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d031      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a71      	ldr	r2, [pc, #452]	@ (8005220 <HAL_DMA_IRQHandler+0xa20>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d02c      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a70      	ldr	r2, [pc, #448]	@ (8005224 <HAL_DMA_IRQHandler+0xa24>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d027      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a6e      	ldr	r2, [pc, #440]	@ (8005228 <HAL_DMA_IRQHandler+0xa28>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d022      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a6d      	ldr	r2, [pc, #436]	@ (800522c <HAL_DMA_IRQHandler+0xa2c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d01d      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a6b      	ldr	r2, [pc, #428]	@ (8005230 <HAL_DMA_IRQHandler+0xa30>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d018      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a6a      	ldr	r2, [pc, #424]	@ (8005234 <HAL_DMA_IRQHandler+0xa34>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d013      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a68      	ldr	r2, [pc, #416]	@ (8005238 <HAL_DMA_IRQHandler+0xa38>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00e      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a67      	ldr	r2, [pc, #412]	@ (800523c <HAL_DMA_IRQHandler+0xa3c>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d009      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a65      	ldr	r2, [pc, #404]	@ (8005240 <HAL_DMA_IRQHandler+0xa40>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d004      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x8b8>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a64      	ldr	r2, [pc, #400]	@ (8005244 <HAL_DMA_IRQHandler+0xa44>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d108      	bne.n	80050ca <HAL_DMA_IRQHandler+0x8ca>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 0201 	bic.w	r2, r2, #1
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	e007      	b.n	80050da <HAL_DMA_IRQHandler+0x8da>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0201 	bic.w	r2, r2, #1
 80050d8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3301      	adds	r3, #1
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d307      	bcc.n	80050f6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1f2      	bne.n	80050da <HAL_DMA_IRQHandler+0x8da>
 80050f4:	e000      	b.n	80050f8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80050f6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d004      	beq.n	8005110 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2203      	movs	r2, #3
 800510a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800510e:	e003      	b.n	8005118 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 8272 	beq.w	800560e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	4798      	blx	r3
 8005132:	e26c      	b.n	800560e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a43      	ldr	r2, [pc, #268]	@ (8005248 <HAL_DMA_IRQHandler+0xa48>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d022      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a42      	ldr	r2, [pc, #264]	@ (800524c <HAL_DMA_IRQHandler+0xa4c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d01d      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a40      	ldr	r2, [pc, #256]	@ (8005250 <HAL_DMA_IRQHandler+0xa50>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d018      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a3f      	ldr	r2, [pc, #252]	@ (8005254 <HAL_DMA_IRQHandler+0xa54>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d013      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a3d      	ldr	r2, [pc, #244]	@ (8005258 <HAL_DMA_IRQHandler+0xa58>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d00e      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a3c      	ldr	r2, [pc, #240]	@ (800525c <HAL_DMA_IRQHandler+0xa5c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d009      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a3a      	ldr	r2, [pc, #232]	@ (8005260 <HAL_DMA_IRQHandler+0xa60>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d004      	beq.n	8005184 <HAL_DMA_IRQHandler+0x984>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a39      	ldr	r2, [pc, #228]	@ (8005264 <HAL_DMA_IRQHandler+0xa64>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d101      	bne.n	8005188 <HAL_DMA_IRQHandler+0x988>
 8005184:	2301      	movs	r3, #1
 8005186:	e000      	b.n	800518a <HAL_DMA_IRQHandler+0x98a>
 8005188:	2300      	movs	r3, #0
 800518a:	2b00      	cmp	r3, #0
 800518c:	f000 823f 	beq.w	800560e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800519c:	f003 031f 	and.w	r3, r3, #31
 80051a0:	2204      	movs	r2, #4
 80051a2:	409a      	lsls	r2, r3
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	4013      	ands	r3, r2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 80cd 	beq.w	8005348 <HAL_DMA_IRQHandler+0xb48>
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80c7 	beq.w	8005348 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051be:	f003 031f 	and.w	r3, r3, #31
 80051c2:	2204      	movs	r2, #4
 80051c4:	409a      	lsls	r2, r3
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d049      	beq.n	8005268 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d109      	bne.n	80051f2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f000 8210 	beq.w	8005608 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80051f0:	e20a      	b.n	8005608 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	f000 8206 	beq.w	8005608 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005204:	e200      	b.n	8005608 <HAL_DMA_IRQHandler+0xe08>
 8005206:	bf00      	nop
 8005208:	40020010 	.word	0x40020010
 800520c:	40020028 	.word	0x40020028
 8005210:	40020040 	.word	0x40020040
 8005214:	40020058 	.word	0x40020058
 8005218:	40020070 	.word	0x40020070
 800521c:	40020088 	.word	0x40020088
 8005220:	400200a0 	.word	0x400200a0
 8005224:	400200b8 	.word	0x400200b8
 8005228:	40020410 	.word	0x40020410
 800522c:	40020428 	.word	0x40020428
 8005230:	40020440 	.word	0x40020440
 8005234:	40020458 	.word	0x40020458
 8005238:	40020470 	.word	0x40020470
 800523c:	40020488 	.word	0x40020488
 8005240:	400204a0 	.word	0x400204a0
 8005244:	400204b8 	.word	0x400204b8
 8005248:	58025408 	.word	0x58025408
 800524c:	5802541c 	.word	0x5802541c
 8005250:	58025430 	.word	0x58025430
 8005254:	58025444 	.word	0x58025444
 8005258:	58025458 	.word	0x58025458
 800525c:	5802546c 	.word	0x5802546c
 8005260:	58025480 	.word	0x58025480
 8005264:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f003 0320 	and.w	r3, r3, #32
 800526e:	2b00      	cmp	r3, #0
 8005270:	d160      	bne.n	8005334 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a7f      	ldr	r2, [pc, #508]	@ (8005474 <HAL_DMA_IRQHandler+0xc74>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d04a      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a7d      	ldr	r2, [pc, #500]	@ (8005478 <HAL_DMA_IRQHandler+0xc78>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d045      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a7c      	ldr	r2, [pc, #496]	@ (800547c <HAL_DMA_IRQHandler+0xc7c>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d040      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a7a      	ldr	r2, [pc, #488]	@ (8005480 <HAL_DMA_IRQHandler+0xc80>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d03b      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a79      	ldr	r2, [pc, #484]	@ (8005484 <HAL_DMA_IRQHandler+0xc84>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d036      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a77      	ldr	r2, [pc, #476]	@ (8005488 <HAL_DMA_IRQHandler+0xc88>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d031      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a76      	ldr	r2, [pc, #472]	@ (800548c <HAL_DMA_IRQHandler+0xc8c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d02c      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a74      	ldr	r2, [pc, #464]	@ (8005490 <HAL_DMA_IRQHandler+0xc90>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d027      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a73      	ldr	r2, [pc, #460]	@ (8005494 <HAL_DMA_IRQHandler+0xc94>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d022      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a71      	ldr	r2, [pc, #452]	@ (8005498 <HAL_DMA_IRQHandler+0xc98>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d01d      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a70      	ldr	r2, [pc, #448]	@ (800549c <HAL_DMA_IRQHandler+0xc9c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d018      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a6e      	ldr	r2, [pc, #440]	@ (80054a0 <HAL_DMA_IRQHandler+0xca0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d013      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a6d      	ldr	r2, [pc, #436]	@ (80054a4 <HAL_DMA_IRQHandler+0xca4>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00e      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a6b      	ldr	r2, [pc, #428]	@ (80054a8 <HAL_DMA_IRQHandler+0xca8>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d009      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a6a      	ldr	r2, [pc, #424]	@ (80054ac <HAL_DMA_IRQHandler+0xcac>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d004      	beq.n	8005312 <HAL_DMA_IRQHandler+0xb12>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a68      	ldr	r2, [pc, #416]	@ (80054b0 <HAL_DMA_IRQHandler+0xcb0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d108      	bne.n	8005324 <HAL_DMA_IRQHandler+0xb24>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0208 	bic.w	r2, r2, #8
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	e007      	b.n	8005334 <HAL_DMA_IRQHandler+0xb34>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0204 	bic.w	r2, r2, #4
 8005332:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8165 	beq.w	8005608 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005346:	e15f      	b.n	8005608 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800534c:	f003 031f 	and.w	r3, r3, #31
 8005350:	2202      	movs	r2, #2
 8005352:	409a      	lsls	r2, r3
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	4013      	ands	r3, r2
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 80c5 	beq.w	80054e8 <HAL_DMA_IRQHandler+0xce8>
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 80bf 	beq.w	80054e8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800536e:	f003 031f 	and.w	r3, r3, #31
 8005372:	2202      	movs	r2, #2
 8005374:	409a      	lsls	r2, r3
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d018      	beq.n	80053b6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d109      	bne.n	80053a2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 813a 	beq.w	800560c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053a0:	e134      	b.n	800560c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f000 8130 	beq.w	800560c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053b4:	e12a      	b.n	800560c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f040 8089 	bne.w	80054d4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a2b      	ldr	r2, [pc, #172]	@ (8005474 <HAL_DMA_IRQHandler+0xc74>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d04a      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a29      	ldr	r2, [pc, #164]	@ (8005478 <HAL_DMA_IRQHandler+0xc78>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d045      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a28      	ldr	r2, [pc, #160]	@ (800547c <HAL_DMA_IRQHandler+0xc7c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d040      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a26      	ldr	r2, [pc, #152]	@ (8005480 <HAL_DMA_IRQHandler+0xc80>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d03b      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a25      	ldr	r2, [pc, #148]	@ (8005484 <HAL_DMA_IRQHandler+0xc84>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d036      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a23      	ldr	r2, [pc, #140]	@ (8005488 <HAL_DMA_IRQHandler+0xc88>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d031      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a22      	ldr	r2, [pc, #136]	@ (800548c <HAL_DMA_IRQHandler+0xc8c>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d02c      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a20      	ldr	r2, [pc, #128]	@ (8005490 <HAL_DMA_IRQHandler+0xc90>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d027      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a1f      	ldr	r2, [pc, #124]	@ (8005494 <HAL_DMA_IRQHandler+0xc94>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d022      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a1d      	ldr	r2, [pc, #116]	@ (8005498 <HAL_DMA_IRQHandler+0xc98>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d01d      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a1c      	ldr	r2, [pc, #112]	@ (800549c <HAL_DMA_IRQHandler+0xc9c>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d018      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a1a      	ldr	r2, [pc, #104]	@ (80054a0 <HAL_DMA_IRQHandler+0xca0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d013      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a19      	ldr	r2, [pc, #100]	@ (80054a4 <HAL_DMA_IRQHandler+0xca4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00e      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a17      	ldr	r2, [pc, #92]	@ (80054a8 <HAL_DMA_IRQHandler+0xca8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d009      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a16      	ldr	r2, [pc, #88]	@ (80054ac <HAL_DMA_IRQHandler+0xcac>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d004      	beq.n	8005462 <HAL_DMA_IRQHandler+0xc62>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a14      	ldr	r2, [pc, #80]	@ (80054b0 <HAL_DMA_IRQHandler+0xcb0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d128      	bne.n	80054b4 <HAL_DMA_IRQHandler+0xcb4>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0214 	bic.w	r2, r2, #20
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	e027      	b.n	80054c4 <HAL_DMA_IRQHandler+0xcc4>
 8005474:	40020010 	.word	0x40020010
 8005478:	40020028 	.word	0x40020028
 800547c:	40020040 	.word	0x40020040
 8005480:	40020058 	.word	0x40020058
 8005484:	40020070 	.word	0x40020070
 8005488:	40020088 	.word	0x40020088
 800548c:	400200a0 	.word	0x400200a0
 8005490:	400200b8 	.word	0x400200b8
 8005494:	40020410 	.word	0x40020410
 8005498:	40020428 	.word	0x40020428
 800549c:	40020440 	.word	0x40020440
 80054a0:	40020458 	.word	0x40020458
 80054a4:	40020470 	.word	0x40020470
 80054a8:	40020488 	.word	0x40020488
 80054ac:	400204a0 	.word	0x400204a0
 80054b0:	400204b8 	.word	0x400204b8
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 020a 	bic.w	r2, r2, #10
 80054c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 8097 	beq.w	800560c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054e6:	e091      	b.n	800560c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	2208      	movs	r2, #8
 80054f2:	409a      	lsls	r2, r3
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 8088 	beq.w	800560e <HAL_DMA_IRQHandler+0xe0e>
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f003 0308 	and.w	r3, r3, #8
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 8082 	beq.w	800560e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a41      	ldr	r2, [pc, #260]	@ (8005614 <HAL_DMA_IRQHandler+0xe14>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d04a      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a3f      	ldr	r2, [pc, #252]	@ (8005618 <HAL_DMA_IRQHandler+0xe18>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d045      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a3e      	ldr	r2, [pc, #248]	@ (800561c <HAL_DMA_IRQHandler+0xe1c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d040      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a3c      	ldr	r2, [pc, #240]	@ (8005620 <HAL_DMA_IRQHandler+0xe20>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d03b      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a3b      	ldr	r2, [pc, #236]	@ (8005624 <HAL_DMA_IRQHandler+0xe24>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d036      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a39      	ldr	r2, [pc, #228]	@ (8005628 <HAL_DMA_IRQHandler+0xe28>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d031      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a38      	ldr	r2, [pc, #224]	@ (800562c <HAL_DMA_IRQHandler+0xe2c>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d02c      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a36      	ldr	r2, [pc, #216]	@ (8005630 <HAL_DMA_IRQHandler+0xe30>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d027      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a35      	ldr	r2, [pc, #212]	@ (8005634 <HAL_DMA_IRQHandler+0xe34>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d022      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a33      	ldr	r2, [pc, #204]	@ (8005638 <HAL_DMA_IRQHandler+0xe38>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01d      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a32      	ldr	r2, [pc, #200]	@ (800563c <HAL_DMA_IRQHandler+0xe3c>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d018      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a30      	ldr	r2, [pc, #192]	@ (8005640 <HAL_DMA_IRQHandler+0xe40>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d013      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a2f      	ldr	r2, [pc, #188]	@ (8005644 <HAL_DMA_IRQHandler+0xe44>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d00e      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a2d      	ldr	r2, [pc, #180]	@ (8005648 <HAL_DMA_IRQHandler+0xe48>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d009      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a2c      	ldr	r2, [pc, #176]	@ (800564c <HAL_DMA_IRQHandler+0xe4c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d004      	beq.n	80055aa <HAL_DMA_IRQHandler+0xdaa>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005650 <HAL_DMA_IRQHandler+0xe50>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d108      	bne.n	80055bc <HAL_DMA_IRQHandler+0xdbc>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 021c 	bic.w	r2, r2, #28
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	e007      	b.n	80055cc <HAL_DMA_IRQHandler+0xdcc>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f022 020e 	bic.w	r2, r2, #14
 80055ca:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d0:	f003 031f 	and.w	r3, r3, #31
 80055d4:	2201      	movs	r2, #1
 80055d6:	409a      	lsls	r2, r3
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d009      	beq.n	800560e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	4798      	blx	r3
 8005602:	e004      	b.n	800560e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005604:	bf00      	nop
 8005606:	e002      	b.n	800560e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005608:	bf00      	nop
 800560a:	e000      	b.n	800560e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800560c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800560e:	3728      	adds	r7, #40	@ 0x28
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40020010 	.word	0x40020010
 8005618:	40020028 	.word	0x40020028
 800561c:	40020040 	.word	0x40020040
 8005620:	40020058 	.word	0x40020058
 8005624:	40020070 	.word	0x40020070
 8005628:	40020088 	.word	0x40020088
 800562c:	400200a0 	.word	0x400200a0
 8005630:	400200b8 	.word	0x400200b8
 8005634:	40020410 	.word	0x40020410
 8005638:	40020428 	.word	0x40020428
 800563c:	40020440 	.word	0x40020440
 8005640:	40020458 	.word	0x40020458
 8005644:	40020470 	.word	0x40020470
 8005648:	40020488 	.word	0x40020488
 800564c:	400204a0 	.word	0x400204a0
 8005650:	400204b8 	.word	0x400204b8

08005654 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005666:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800566c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a7f      	ldr	r2, [pc, #508]	@ (8005870 <DMA_SetConfig+0x21c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d072      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a7d      	ldr	r2, [pc, #500]	@ (8005874 <DMA_SetConfig+0x220>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d06d      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a7c      	ldr	r2, [pc, #496]	@ (8005878 <DMA_SetConfig+0x224>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d068      	beq.n	800575e <DMA_SetConfig+0x10a>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a7a      	ldr	r2, [pc, #488]	@ (800587c <DMA_SetConfig+0x228>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d063      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a79      	ldr	r2, [pc, #484]	@ (8005880 <DMA_SetConfig+0x22c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d05e      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a77      	ldr	r2, [pc, #476]	@ (8005884 <DMA_SetConfig+0x230>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d059      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a76      	ldr	r2, [pc, #472]	@ (8005888 <DMA_SetConfig+0x234>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d054      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a74      	ldr	r2, [pc, #464]	@ (800588c <DMA_SetConfig+0x238>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d04f      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a73      	ldr	r2, [pc, #460]	@ (8005890 <DMA_SetConfig+0x23c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d04a      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a71      	ldr	r2, [pc, #452]	@ (8005894 <DMA_SetConfig+0x240>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d045      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a70      	ldr	r2, [pc, #448]	@ (8005898 <DMA_SetConfig+0x244>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d040      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a6e      	ldr	r2, [pc, #440]	@ (800589c <DMA_SetConfig+0x248>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d03b      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a6d      	ldr	r2, [pc, #436]	@ (80058a0 <DMA_SetConfig+0x24c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d036      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a6b      	ldr	r2, [pc, #428]	@ (80058a4 <DMA_SetConfig+0x250>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d031      	beq.n	800575e <DMA_SetConfig+0x10a>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a6a      	ldr	r2, [pc, #424]	@ (80058a8 <DMA_SetConfig+0x254>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d02c      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a68      	ldr	r2, [pc, #416]	@ (80058ac <DMA_SetConfig+0x258>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d027      	beq.n	800575e <DMA_SetConfig+0x10a>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a67      	ldr	r2, [pc, #412]	@ (80058b0 <DMA_SetConfig+0x25c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d022      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a65      	ldr	r2, [pc, #404]	@ (80058b4 <DMA_SetConfig+0x260>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d01d      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a64      	ldr	r2, [pc, #400]	@ (80058b8 <DMA_SetConfig+0x264>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d018      	beq.n	800575e <DMA_SetConfig+0x10a>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a62      	ldr	r2, [pc, #392]	@ (80058bc <DMA_SetConfig+0x268>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d013      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a61      	ldr	r2, [pc, #388]	@ (80058c0 <DMA_SetConfig+0x26c>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d00e      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a5f      	ldr	r2, [pc, #380]	@ (80058c4 <DMA_SetConfig+0x270>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d009      	beq.n	800575e <DMA_SetConfig+0x10a>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a5e      	ldr	r2, [pc, #376]	@ (80058c8 <DMA_SetConfig+0x274>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d004      	beq.n	800575e <DMA_SetConfig+0x10a>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a5c      	ldr	r2, [pc, #368]	@ (80058cc <DMA_SetConfig+0x278>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d101      	bne.n	8005762 <DMA_SetConfig+0x10e>
 800575e:	2301      	movs	r3, #1
 8005760:	e000      	b.n	8005764 <DMA_SetConfig+0x110>
 8005762:	2300      	movs	r3, #0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00d      	beq.n	8005784 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005770:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005776:	2b00      	cmp	r3, #0
 8005778:	d004      	beq.n	8005784 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005782:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a39      	ldr	r2, [pc, #228]	@ (8005870 <DMA_SetConfig+0x21c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d04a      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a38      	ldr	r2, [pc, #224]	@ (8005874 <DMA_SetConfig+0x220>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d045      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a36      	ldr	r2, [pc, #216]	@ (8005878 <DMA_SetConfig+0x224>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d040      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a35      	ldr	r2, [pc, #212]	@ (800587c <DMA_SetConfig+0x228>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d03b      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a33      	ldr	r2, [pc, #204]	@ (8005880 <DMA_SetConfig+0x22c>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d036      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a32      	ldr	r2, [pc, #200]	@ (8005884 <DMA_SetConfig+0x230>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d031      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a30      	ldr	r2, [pc, #192]	@ (8005888 <DMA_SetConfig+0x234>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d02c      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a2f      	ldr	r2, [pc, #188]	@ (800588c <DMA_SetConfig+0x238>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d027      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005890 <DMA_SetConfig+0x23c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d022      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005894 <DMA_SetConfig+0x240>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d01d      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a2a      	ldr	r2, [pc, #168]	@ (8005898 <DMA_SetConfig+0x244>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d018      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a29      	ldr	r2, [pc, #164]	@ (800589c <DMA_SetConfig+0x248>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d013      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a27      	ldr	r2, [pc, #156]	@ (80058a0 <DMA_SetConfig+0x24c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00e      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a26      	ldr	r2, [pc, #152]	@ (80058a4 <DMA_SetConfig+0x250>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d009      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a24      	ldr	r2, [pc, #144]	@ (80058a8 <DMA_SetConfig+0x254>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d004      	beq.n	8005824 <DMA_SetConfig+0x1d0>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a23      	ldr	r2, [pc, #140]	@ (80058ac <DMA_SetConfig+0x258>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d101      	bne.n	8005828 <DMA_SetConfig+0x1d4>
 8005824:	2301      	movs	r3, #1
 8005826:	e000      	b.n	800582a <DMA_SetConfig+0x1d6>
 8005828:	2300      	movs	r3, #0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d059      	beq.n	80058e2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005832:	f003 031f 	and.w	r3, r3, #31
 8005836:	223f      	movs	r2, #63	@ 0x3f
 8005838:	409a      	lsls	r2, r3
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800584c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	2b40      	cmp	r3, #64	@ 0x40
 800585c:	d138      	bne.n	80058d0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800586e:	e086      	b.n	800597e <DMA_SetConfig+0x32a>
 8005870:	40020010 	.word	0x40020010
 8005874:	40020028 	.word	0x40020028
 8005878:	40020040 	.word	0x40020040
 800587c:	40020058 	.word	0x40020058
 8005880:	40020070 	.word	0x40020070
 8005884:	40020088 	.word	0x40020088
 8005888:	400200a0 	.word	0x400200a0
 800588c:	400200b8 	.word	0x400200b8
 8005890:	40020410 	.word	0x40020410
 8005894:	40020428 	.word	0x40020428
 8005898:	40020440 	.word	0x40020440
 800589c:	40020458 	.word	0x40020458
 80058a0:	40020470 	.word	0x40020470
 80058a4:	40020488 	.word	0x40020488
 80058a8:	400204a0 	.word	0x400204a0
 80058ac:	400204b8 	.word	0x400204b8
 80058b0:	58025408 	.word	0x58025408
 80058b4:	5802541c 	.word	0x5802541c
 80058b8:	58025430 	.word	0x58025430
 80058bc:	58025444 	.word	0x58025444
 80058c0:	58025458 	.word	0x58025458
 80058c4:	5802546c 	.word	0x5802546c
 80058c8:	58025480 	.word	0x58025480
 80058cc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	60da      	str	r2, [r3, #12]
}
 80058e0:	e04d      	b.n	800597e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a29      	ldr	r2, [pc, #164]	@ (800598c <DMA_SetConfig+0x338>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d022      	beq.n	8005932 <DMA_SetConfig+0x2de>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a27      	ldr	r2, [pc, #156]	@ (8005990 <DMA_SetConfig+0x33c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d01d      	beq.n	8005932 <DMA_SetConfig+0x2de>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a26      	ldr	r2, [pc, #152]	@ (8005994 <DMA_SetConfig+0x340>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d018      	beq.n	8005932 <DMA_SetConfig+0x2de>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a24      	ldr	r2, [pc, #144]	@ (8005998 <DMA_SetConfig+0x344>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d013      	beq.n	8005932 <DMA_SetConfig+0x2de>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a23      	ldr	r2, [pc, #140]	@ (800599c <DMA_SetConfig+0x348>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00e      	beq.n	8005932 <DMA_SetConfig+0x2de>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a21      	ldr	r2, [pc, #132]	@ (80059a0 <DMA_SetConfig+0x34c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d009      	beq.n	8005932 <DMA_SetConfig+0x2de>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a20      	ldr	r2, [pc, #128]	@ (80059a4 <DMA_SetConfig+0x350>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d004      	beq.n	8005932 <DMA_SetConfig+0x2de>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a1e      	ldr	r2, [pc, #120]	@ (80059a8 <DMA_SetConfig+0x354>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d101      	bne.n	8005936 <DMA_SetConfig+0x2e2>
 8005932:	2301      	movs	r3, #1
 8005934:	e000      	b.n	8005938 <DMA_SetConfig+0x2e4>
 8005936:	2300      	movs	r3, #0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d020      	beq.n	800597e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	2201      	movs	r2, #1
 8005946:	409a      	lsls	r2, r3
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	683a      	ldr	r2, [r7, #0]
 8005952:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	2b40      	cmp	r3, #64	@ 0x40
 800595a:	d108      	bne.n	800596e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	60da      	str	r2, [r3, #12]
}
 800596c:	e007      	b.n	800597e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68ba      	ldr	r2, [r7, #8]
 8005974:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	60da      	str	r2, [r3, #12]
}
 800597e:	bf00      	nop
 8005980:	371c      	adds	r7, #28
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	58025408 	.word	0x58025408
 8005990:	5802541c 	.word	0x5802541c
 8005994:	58025430 	.word	0x58025430
 8005998:	58025444 	.word	0x58025444
 800599c:	58025458 	.word	0x58025458
 80059a0:	5802546c 	.word	0x5802546c
 80059a4:	58025480 	.word	0x58025480
 80059a8:	58025494 	.word	0x58025494

080059ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a42      	ldr	r2, [pc, #264]	@ (8005ac4 <DMA_CalcBaseAndBitshift+0x118>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d04a      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a41      	ldr	r2, [pc, #260]	@ (8005ac8 <DMA_CalcBaseAndBitshift+0x11c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d045      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a3f      	ldr	r2, [pc, #252]	@ (8005acc <DMA_CalcBaseAndBitshift+0x120>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d040      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad0 <DMA_CalcBaseAndBitshift+0x124>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d03b      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a3c      	ldr	r2, [pc, #240]	@ (8005ad4 <DMA_CalcBaseAndBitshift+0x128>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d036      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a3b      	ldr	r2, [pc, #236]	@ (8005ad8 <DMA_CalcBaseAndBitshift+0x12c>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d031      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a39      	ldr	r2, [pc, #228]	@ (8005adc <DMA_CalcBaseAndBitshift+0x130>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d02c      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a38      	ldr	r2, [pc, #224]	@ (8005ae0 <DMA_CalcBaseAndBitshift+0x134>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d027      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a36      	ldr	r2, [pc, #216]	@ (8005ae4 <DMA_CalcBaseAndBitshift+0x138>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d022      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a35      	ldr	r2, [pc, #212]	@ (8005ae8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d01d      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a33      	ldr	r2, [pc, #204]	@ (8005aec <DMA_CalcBaseAndBitshift+0x140>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d018      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a32      	ldr	r2, [pc, #200]	@ (8005af0 <DMA_CalcBaseAndBitshift+0x144>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d013      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a30      	ldr	r2, [pc, #192]	@ (8005af4 <DMA_CalcBaseAndBitshift+0x148>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d00e      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005af8 <DMA_CalcBaseAndBitshift+0x14c>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d009      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a2d      	ldr	r2, [pc, #180]	@ (8005afc <DMA_CalcBaseAndBitshift+0x150>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d004      	beq.n	8005a54 <DMA_CalcBaseAndBitshift+0xa8>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005b00 <DMA_CalcBaseAndBitshift+0x154>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d101      	bne.n	8005a58 <DMA_CalcBaseAndBitshift+0xac>
 8005a54:	2301      	movs	r3, #1
 8005a56:	e000      	b.n	8005a5a <DMA_CalcBaseAndBitshift+0xae>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d024      	beq.n	8005aa8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	3b10      	subs	r3, #16
 8005a66:	4a27      	ldr	r2, [pc, #156]	@ (8005b04 <DMA_CalcBaseAndBitshift+0x158>)
 8005a68:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6c:	091b      	lsrs	r3, r3, #4
 8005a6e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	4a24      	ldr	r2, [pc, #144]	@ (8005b08 <DMA_CalcBaseAndBitshift+0x15c>)
 8005a78:	5cd3      	ldrb	r3, [r2, r3]
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b03      	cmp	r3, #3
 8005a84:	d908      	bls.n	8005a98 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005b0c <DMA_CalcBaseAndBitshift+0x160>)
 8005a8e:	4013      	ands	r3, r2
 8005a90:	1d1a      	adds	r2, r3, #4
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a96:	e00d      	b.n	8005ab4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005b0c <DMA_CalcBaseAndBitshift+0x160>)
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa6:	e005      	b.n	8005ab4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	40020010 	.word	0x40020010
 8005ac8:	40020028 	.word	0x40020028
 8005acc:	40020040 	.word	0x40020040
 8005ad0:	40020058 	.word	0x40020058
 8005ad4:	40020070 	.word	0x40020070
 8005ad8:	40020088 	.word	0x40020088
 8005adc:	400200a0 	.word	0x400200a0
 8005ae0:	400200b8 	.word	0x400200b8
 8005ae4:	40020410 	.word	0x40020410
 8005ae8:	40020428 	.word	0x40020428
 8005aec:	40020440 	.word	0x40020440
 8005af0:	40020458 	.word	0x40020458
 8005af4:	40020470 	.word	0x40020470
 8005af8:	40020488 	.word	0x40020488
 8005afc:	400204a0 	.word	0x400204a0
 8005b00:	400204b8 	.word	0x400204b8
 8005b04:	aaaaaaab 	.word	0xaaaaaaab
 8005b08:	0800ba50 	.word	0x0800ba50
 8005b0c:	fffffc00 	.word	0xfffffc00

08005b10 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d120      	bne.n	8005b66 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d858      	bhi.n	8005bde <DMA_CheckFifoParam+0xce>
 8005b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <DMA_CheckFifoParam+0x24>)
 8005b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b32:	bf00      	nop
 8005b34:	08005b45 	.word	0x08005b45
 8005b38:	08005b57 	.word	0x08005b57
 8005b3c:	08005b45 	.word	0x08005b45
 8005b40:	08005bdf 	.word	0x08005bdf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d048      	beq.n	8005be2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b54:	e045      	b.n	8005be2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005b5e:	d142      	bne.n	8005be6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b64:	e03f      	b.n	8005be6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b6e:	d123      	bne.n	8005bb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b74:	2b03      	cmp	r3, #3
 8005b76:	d838      	bhi.n	8005bea <DMA_CheckFifoParam+0xda>
 8005b78:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <DMA_CheckFifoParam+0x70>)
 8005b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7e:	bf00      	nop
 8005b80:	08005b91 	.word	0x08005b91
 8005b84:	08005b97 	.word	0x08005b97
 8005b88:	08005b91 	.word	0x08005b91
 8005b8c:	08005ba9 	.word	0x08005ba9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	73fb      	strb	r3, [r7, #15]
        break;
 8005b94:	e030      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d025      	beq.n	8005bee <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005ba6:	e022      	b.n	8005bee <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005bb0:	d11f      	bne.n	8005bf2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bb6:	e01c      	b.n	8005bf2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d902      	bls.n	8005bc6 <DMA_CheckFifoParam+0xb6>
 8005bc0:	2b03      	cmp	r3, #3
 8005bc2:	d003      	beq.n	8005bcc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005bc4:	e018      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	73fb      	strb	r3, [r7, #15]
        break;
 8005bca:	e015      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00e      	beq.n	8005bf6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
    break;
 8005bdc:	e00b      	b.n	8005bf6 <DMA_CheckFifoParam+0xe6>
        break;
 8005bde:	bf00      	nop
 8005be0:	e00a      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        break;
 8005be2:	bf00      	nop
 8005be4:	e008      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        break;
 8005be6:	bf00      	nop
 8005be8:	e006      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        break;
 8005bea:	bf00      	nop
 8005bec:	e004      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        break;
 8005bee:	bf00      	nop
 8005bf0:	e002      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
        break;
 8005bf2:	bf00      	nop
 8005bf4:	e000      	b.n	8005bf8 <DMA_CheckFifoParam+0xe8>
    break;
 8005bf6:	bf00      	nop
    }
  }

  return status;
 8005bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop

08005c08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a38      	ldr	r2, [pc, #224]	@ (8005cfc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d022      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a36      	ldr	r2, [pc, #216]	@ (8005d00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d01d      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a35      	ldr	r2, [pc, #212]	@ (8005d04 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d018      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a33      	ldr	r2, [pc, #204]	@ (8005d08 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d013      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a32      	ldr	r2, [pc, #200]	@ (8005d0c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00e      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a30      	ldr	r2, [pc, #192]	@ (8005d10 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d009      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a2f      	ldr	r2, [pc, #188]	@ (8005d14 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d004      	beq.n	8005c66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a2d      	ldr	r2, [pc, #180]	@ (8005d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d101      	bne.n	8005c6a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d01a      	beq.n	8005ca6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	3b08      	subs	r3, #8
 8005c78:	4a28      	ldr	r2, [pc, #160]	@ (8005d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7e:	091b      	lsrs	r3, r3, #4
 8005c80:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4b26      	ldr	r3, [pc, #152]	@ (8005d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005c86:	4413      	add	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a24      	ldr	r2, [pc, #144]	@ (8005d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005c94:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f003 031f 	and.w	r3, r3, #31
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	409a      	lsls	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005ca4:	e024      	b.n	8005cf0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	3b10      	subs	r3, #16
 8005cae:	4a1e      	ldr	r2, [pc, #120]	@ (8005d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb4:	091b      	lsrs	r3, r3, #4
 8005cb6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	4a1c      	ldr	r2, [pc, #112]	@ (8005d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d806      	bhi.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8005d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d902      	bls.n	8005cce <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	3308      	adds	r3, #8
 8005ccc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4b18      	ldr	r3, [pc, #96]	@ (8005d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a16      	ldr	r2, [pc, #88]	@ (8005d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005ce0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f003 031f 	and.w	r3, r3, #31
 8005ce8:	2201      	movs	r2, #1
 8005cea:	409a      	lsls	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005cf0:	bf00      	nop
 8005cf2:	3714      	adds	r7, #20
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	58025408 	.word	0x58025408
 8005d00:	5802541c 	.word	0x5802541c
 8005d04:	58025430 	.word	0x58025430
 8005d08:	58025444 	.word	0x58025444
 8005d0c:	58025458 	.word	0x58025458
 8005d10:	5802546c 	.word	0x5802546c
 8005d14:	58025480 	.word	0x58025480
 8005d18:	58025494 	.word	0x58025494
 8005d1c:	cccccccd 	.word	0xcccccccd
 8005d20:	16009600 	.word	0x16009600
 8005d24:	58025880 	.word	0x58025880
 8005d28:	aaaaaaab 	.word	0xaaaaaaab
 8005d2c:	400204b8 	.word	0x400204b8
 8005d30:	4002040f 	.word	0x4002040f
 8005d34:	10008200 	.word	0x10008200
 8005d38:	40020880 	.word	0x40020880

08005d3c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d04a      	beq.n	8005de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d847      	bhi.n	8005de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a25      	ldr	r2, [pc, #148]	@ (8005df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d022      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a24      	ldr	r2, [pc, #144]	@ (8005df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d01d      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a22      	ldr	r2, [pc, #136]	@ (8005dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d018      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a21      	ldr	r2, [pc, #132]	@ (8005e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d013      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1f      	ldr	r2, [pc, #124]	@ (8005e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00e      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8005e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d009      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1c      	ldr	r2, [pc, #112]	@ (8005e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d004      	beq.n	8005da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1b      	ldr	r2, [pc, #108]	@ (8005e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d101      	bne.n	8005dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005da8:	2301      	movs	r3, #1
 8005daa:	e000      	b.n	8005dae <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005dac:	2300      	movs	r3, #0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00a      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	4b17      	ldr	r3, [pc, #92]	@ (8005e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005db6:	4413      	add	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	461a      	mov	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a15      	ldr	r2, [pc, #84]	@ (8005e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005dc4:	671a      	str	r2, [r3, #112]	@ 0x70
 8005dc6:	e009      	b.n	8005ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4b14      	ldr	r3, [pc, #80]	@ (8005e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005dcc:	4413      	add	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a11      	ldr	r2, [pc, #68]	@ (8005e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005dda:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	2201      	movs	r2, #1
 8005de2:	409a      	lsls	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005de8:	bf00      	nop
 8005dea:	3714      	adds	r7, #20
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	58025408 	.word	0x58025408
 8005df8:	5802541c 	.word	0x5802541c
 8005dfc:	58025430 	.word	0x58025430
 8005e00:	58025444 	.word	0x58025444
 8005e04:	58025458 	.word	0x58025458
 8005e08:	5802546c 	.word	0x5802546c
 8005e0c:	58025480 	.word	0x58025480
 8005e10:	58025494 	.word	0x58025494
 8005e14:	1600963f 	.word	0x1600963f
 8005e18:	58025940 	.word	0x58025940
 8005e1c:	1000823f 	.word	0x1000823f
 8005e20:	40020940 	.word	0x40020940

08005e24 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b098      	sub	sp, #96	@ 0x60
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005e2c:	4a84      	ldr	r2, [pc, #528]	@ (8006040 <HAL_FDCAN_Init+0x21c>)
 8005e2e:	f107 030c 	add.w	r3, r7, #12
 8005e32:	4611      	mov	r1, r2
 8005e34:	224c      	movs	r2, #76	@ 0x4c
 8005e36:	4618      	mov	r0, r3
 8005e38:	f005 fdc2 	bl	800b9c0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e1c6      	b.n	80061d4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a7e      	ldr	r2, [pc, #504]	@ (8006044 <HAL_FDCAN_Init+0x220>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d106      	bne.n	8005e5e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005e58:	461a      	mov	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fa fc94 	bl	80007a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	699a      	ldr	r2, [r3, #24]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0210 	bic.w	r2, r2, #16
 8005e86:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e88:	f7fb fcbe 	bl	8001808 <HAL_GetTick>
 8005e8c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e8e:	e014      	b.n	8005eba <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005e90:	f7fb fcba 	bl	8001808 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b0a      	cmp	r3, #10
 8005e9c:	d90d      	bls.n	8005eba <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ea4:	f043 0201 	orr.w	r2, r3, #1
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2203      	movs	r2, #3
 8005eb2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e18c      	b.n	80061d4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	f003 0308 	and.w	r3, r3, #8
 8005ec4:	2b08      	cmp	r3, #8
 8005ec6:	d0e3      	beq.n	8005e90 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0201 	orr.w	r2, r2, #1
 8005ed6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ed8:	f7fb fc96 	bl	8001808 <HAL_GetTick>
 8005edc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005ede:	e014      	b.n	8005f0a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005ee0:	f7fb fc92 	bl	8001808 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b0a      	cmp	r3, #10
 8005eec:	d90d      	bls.n	8005f0a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ef4:	f043 0201 	orr.w	r2, r3, #1
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2203      	movs	r2, #3
 8005f02:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e164      	b.n	80061d4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0e3      	beq.n	8005ee0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f042 0202 	orr.w	r2, r2, #2
 8005f26:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	7c1b      	ldrb	r3, [r3, #16]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d108      	bne.n	8005f42 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f3e:	619a      	str	r2, [r3, #24]
 8005f40:	e007      	b.n	8005f52 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f50:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	7c5b      	ldrb	r3, [r3, #17]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d108      	bne.n	8005f6c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	699a      	ldr	r2, [r3, #24]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f68:	619a      	str	r2, [r3, #24]
 8005f6a:	e007      	b.n	8005f7c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f7a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	7c9b      	ldrb	r3, [r3, #18]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d108      	bne.n	8005f96 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	699a      	ldr	r2, [r3, #24]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f92:	619a      	str	r2, [r3, #24]
 8005f94:	e007      	b.n	8005fa6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	699a      	ldr	r2, [r3, #24]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005fa4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689a      	ldr	r2, [r3, #8]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005fca:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	691a      	ldr	r2, [r3, #16]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0210 	bic.w	r2, r2, #16
 8005fda:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d108      	bne.n	8005ff6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699a      	ldr	r2, [r3, #24]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0204 	orr.w	r2, r2, #4
 8005ff2:	619a      	str	r2, [r3, #24]
 8005ff4:	e030      	b.n	8006058 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d02c      	beq.n	8006058 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	2b02      	cmp	r3, #2
 8006004:	d020      	beq.n	8006048 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	699a      	ldr	r2, [r3, #24]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006014:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	691a      	ldr	r2, [r3, #16]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f042 0210 	orr.w	r2, r2, #16
 8006024:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	2b03      	cmp	r3, #3
 800602c:	d114      	bne.n	8006058 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	699a      	ldr	r2, [r3, #24]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0220 	orr.w	r2, r2, #32
 800603c:	619a      	str	r2, [r3, #24]
 800603e:	e00b      	b.n	8006058 <HAL_FDCAN_Init+0x234>
 8006040:	0800b9f4 	.word	0x0800b9f4
 8006044:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699a      	ldr	r2, [r3, #24]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0220 	orr.w	r2, r2, #32
 8006056:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	3b01      	subs	r3, #1
 800605e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	3b01      	subs	r3, #1
 8006066:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006068:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006070:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	695b      	ldr	r3, [r3, #20]
 8006078:	3b01      	subs	r3, #1
 800607a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006080:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006082:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800608c:	d115      	bne.n	80060ba <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006092:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	3b01      	subs	r3, #1
 800609a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800609c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a2:	3b01      	subs	r3, #1
 80060a4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80060a6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ae:	3b01      	subs	r3, #1
 80060b0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80060b6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80060b8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00a      	beq.n	80060d8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	430a      	orrs	r2, r1
 80060d4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e0:	4413      	add	r3, r2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d011      	beq.n	800610a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80060ee:	f023 0107 	bic.w	r1, r3, #7
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	3360      	adds	r3, #96	@ 0x60
 80060fa:	443b      	add	r3, r7
 80060fc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	430a      	orrs	r2, r1
 8006106:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d011      	beq.n	8006136 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800611a:	f023 0107 	bic.w	r1, r3, #7
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	3360      	adds	r3, #96	@ 0x60
 8006126:	443b      	add	r3, r7
 8006128:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800613a:	2b00      	cmp	r3, #0
 800613c:	d012      	beq.n	8006164 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006146:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	3360      	adds	r3, #96	@ 0x60
 8006152:	443b      	add	r3, r7
 8006154:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006158:	011a      	lsls	r2, r3, #4
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006168:	2b00      	cmp	r3, #0
 800616a:	d012      	beq.n	8006192 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006174:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	3360      	adds	r3, #96	@ 0x60
 8006180:	443b      	add	r3, r7
 8006182:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006186:	021a      	lsls	r2, r3, #8
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	430a      	orrs	r2, r1
 800618e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a11      	ldr	r2, [pc, #68]	@ (80061dc <HAL_FDCAN_Init+0x3b8>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d107      	bne.n	80061ac <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	689a      	ldr	r2, [r3, #8]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f022 0203 	bic.w	r2, r2, #3
 80061aa:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fe19 	bl	8006dfc <FDCAN_CalcultateRamBlockAddresses>
 80061ca:	4603      	mov	r3, r0
 80061cc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80061d0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3760      	adds	r7, #96	@ 0x60
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	4000a000 	.word	0x4000a000

080061e0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80061f0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80061f2:	7bfb      	ldrb	r3, [r7, #15]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d002      	beq.n	80061fe <HAL_FDCAN_ConfigFilter+0x1e>
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d157      	bne.n	80062ae <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d12b      	bne.n	800625e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b07      	cmp	r3, #7
 800620c:	d10d      	bne.n	800622a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800621a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006220:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8006222:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8006226:	617b      	str	r3, [r7, #20]
 8006228:	e00e      	b.n	8006248 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006236:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800623e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006244:	4313      	orrs	r3, r2
 8006246:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	4413      	add	r3, r2
 8006254:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	e025      	b.n	80062aa <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	075a      	lsls	r2, r3, #29
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	2b07      	cmp	r3, #7
 8006272:	d103      	bne.n	800627c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	e006      	b.n	800628a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	079a      	lsls	r2, r3, #30
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	4313      	orrs	r3, r2
 8006288:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	4413      	add	r3, r2
 8006296:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	3304      	adds	r3, #4
 80062a2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	e008      	b.n	80062c0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062b4:	f043 0202 	orr.w	r2, r3, #2
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
  }
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d110      	bne.n	8006308 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80062ee:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80062f4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8006304:	2300      	movs	r3, #0
 8006306:	e008      	b.n	800631a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800630e:	f043 0204 	orr.w	r2, r3, #4
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
  }
}
 800631a:	4618      	mov	r0, r3
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b01      	cmp	r3, #1
 8006338:	d111      	bne.n	800635e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2202      	movs	r2, #2
 800633e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	699a      	ldr	r2, [r3, #24]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0201 	bic.w	r2, r2, #1
 8006350:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800635a:	2300      	movs	r3, #0
 800635c:	e008      	b.n	8006370 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006364:	f043 0204 	orr.w	r2, r3, #4
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
  }
}
 8006370:	4618      	mov	r0, r3
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b02      	cmp	r3, #2
 8006392:	d141      	bne.n	8006418 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800639c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d109      	bne.n	80063b8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063aa:	f043 0220 	orr.w	r2, r3, #32
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e038      	b.n	800642a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80063c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d009      	beq.n	80063dc <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063ce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e026      	b.n	800642a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80063e4:	0c1b      	lsrs	r3, r3, #16
 80063e6:	f003 031f 	and.w	r3, r3, #31
 80063ea:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	68b9      	ldr	r1, [r7, #8]
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f000 fe88 	bl	8007108 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2101      	movs	r1, #1
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	fa01 f202 	lsl.w	r2, r1, r2
 8006404:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006408:	2201      	movs	r2, #1
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	409a      	lsls	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	e008      	b.n	800642a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800641e:	f043 0208 	orr.w	r2, r3, #8
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
  }
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
	...

08006434 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006434:	b480      	push	{r7}
 8006436:	b08b      	sub	sp, #44	@ 0x2c
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
 8006440:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800644c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800644e:	7efb      	ldrb	r3, [r7, #27]
 8006450:	2b02      	cmp	r3, #2
 8006452:	f040 8149 	bne.w	80066e8 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2b40      	cmp	r3, #64	@ 0x40
 800645a:	d14c      	bne.n	80064f6 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006464:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d109      	bne.n	8006480 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006472:	f043 0220 	orr.w	r2, r3, #32
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e13c      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648c:	2b00      	cmp	r3, #0
 800648e:	d109      	bne.n	80064a4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006496:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e12a      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80064ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064b4:	d10a      	bne.n	80064cc <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064c6:	d101      	bne.n	80064cc <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80064c8:	2301      	movs	r3, #1
 80064ca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80064d4:	0a1b      	lsrs	r3, r3, #8
 80064d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064da:	69fa      	ldr	r2, [r7, #28]
 80064dc:	4413      	add	r3, r2
 80064de:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064e8:	69f9      	ldr	r1, [r7, #28]
 80064ea:	fb01 f303 	mul.w	r3, r1, r3
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f4:	e068      	b.n	80065c8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	2b41      	cmp	r3, #65	@ 0x41
 80064fa:	d14c      	bne.n	8006596 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006504:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d109      	bne.n	8006520 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006512:	f043 0220 	orr.w	r2, r3, #32
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e0ec      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800652c:	2b00      	cmp	r3, #0
 800652e:	d109      	bne.n	8006544 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006536:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e0da      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800654c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006554:	d10a      	bne.n	800656c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800655e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006562:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006566:	d101      	bne.n	800656c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006568:	2301      	movs	r3, #1
 800656a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006574:	0a1b      	lsrs	r3, r3, #8
 8006576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	4413      	add	r3, r2
 800657e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006588:	69f9      	ldr	r1, [r7, #28]
 800658a:	fb01 f303 	mul.w	r3, r1, r3
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	4413      	add	r3, r2
 8006592:	627b      	str	r3, [r7, #36]	@ 0x24
 8006594:	e018      	b.n	80065c8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	429a      	cmp	r2, r3
 800659e:	d309      	bcc.n	80065b4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065a6:	f043 0220 	orr.w	r2, r3, #32
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e0a2      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065bc:	68b9      	ldr	r1, [r7, #8]
 80065be:	fb01 f303 	mul.w	r3, r1, r3
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d107      	bne.n	80065ec <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80065dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	0c9b      	lsrs	r3, r3, #18
 80065e2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	e005      	b.n	80065f8 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80065f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006612:	3304      	adds	r3, #4
 8006614:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	b29a      	uxth	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8006620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	0c1b      	lsrs	r3, r3, #16
 8006626:	f003 020f 	and.w	r2, r3, #15
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800662e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800663a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	0e1b      	lsrs	r3, r3, #24
 800664c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	0fda      	lsrs	r2, r3, #31
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800665e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006660:	3304      	adds	r3, #4
 8006662:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006666:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006668:	2300      	movs	r3, #0
 800666a:	623b      	str	r3, [r7, #32]
 800666c:	e00a      	b.n	8006684 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	441a      	add	r2, r3
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6a3b      	ldr	r3, [r7, #32]
 8006678:	440b      	add	r3, r1
 800667a:	7812      	ldrb	r2, [r2, #0]
 800667c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	3301      	adds	r3, #1
 8006682:	623b      	str	r3, [r7, #32]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	4a1f      	ldr	r2, [pc, #124]	@ (8006708 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800668a:	5cd3      	ldrb	r3, [r2, r3]
 800668c:	461a      	mov	r2, r3
 800668e:	6a3b      	ldr	r3, [r7, #32]
 8006690:	4293      	cmp	r3, r2
 8006692:	d3ec      	bcc.n	800666e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b40      	cmp	r3, #64	@ 0x40
 8006698:	d105      	bne.n	80066a6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69fa      	ldr	r2, [r7, #28]
 80066a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80066a4:	e01e      	b.n	80066e4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b41      	cmp	r3, #65	@ 0x41
 80066aa:	d105      	bne.n	80066b8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	69fa      	ldr	r2, [r7, #28]
 80066b2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80066b6:	e015      	b.n	80066e4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	2b1f      	cmp	r3, #31
 80066bc:	d808      	bhi.n	80066d0 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2101      	movs	r1, #1
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	fa01 f202 	lsl.w	r2, r1, r2
 80066ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80066ce:	e009      	b.n	80066e4 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f003 021f 	and.w	r2, r3, #31
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2101      	movs	r1, #1
 80066dc:	fa01 f202 	lsl.w	r2, r1, r2
 80066e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e008      	b.n	80066fa <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066ee:	f043 0208 	orr.w	r2, r3, #8
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
  }
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	372c      	adds	r7, #44	@ 0x2c
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
 8006706:	bf00      	nop
 8006708:	0800ba58 	.word	0x0800ba58

0800670c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800671e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006720:	7dfb      	ldrb	r3, [r7, #23]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d002      	beq.n	800672c <HAL_FDCAN_ActivateNotification+0x20>
 8006726:	7dfb      	ldrb	r3, [r7, #23]
 8006728:	2b02      	cmp	r3, #2
 800672a:	d155      	bne.n	80067d8 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	4013      	ands	r3, r2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d108      	bne.n	800674c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0201 	orr.w	r2, r2, #1
 8006748:	65da      	str	r2, [r3, #92]	@ 0x5c
 800674a:	e014      	b.n	8006776 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	4013      	ands	r3, r2
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	429a      	cmp	r2, r3
 800675a:	d108      	bne.n	800676e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f042 0202 	orr.w	r2, r2, #2
 800676a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800676c:	e003      	b.n	8006776 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2203      	movs	r2, #3
 8006774:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800677c:	2b00      	cmp	r3, #0
 800677e:	d009      	beq.n	8006794 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	430a      	orrs	r2, r1
 8006790:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800679a:	2b00      	cmp	r3, #0
 800679c:	d009      	beq.n	80067b2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	430a      	orrs	r2, r1
 80067ae:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	4b0f      	ldr	r3, [pc, #60]	@ (80067f8 <HAL_FDCAN_ActivateNotification+0xec>)
 80067bc:	4013      	ands	r3, r2
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	6812      	ldr	r2, [r2, #0]
 80067c2:	430b      	orrs	r3, r1
 80067c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80067c6:	4b0d      	ldr	r3, [pc, #52]	@ (80067fc <HAL_FDCAN_ActivateNotification+0xf0>)
 80067c8:	695a      	ldr	r2, [r3, #20]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	0f9b      	lsrs	r3, r3, #30
 80067ce:	490b      	ldr	r1, [pc, #44]	@ (80067fc <HAL_FDCAN_ActivateNotification+0xf0>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	e008      	b.n	80067ea <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067de:	f043 0202 	orr.w	r2, r3, #2
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
  }
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	371c      	adds	r7, #28
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	3fcfffff 	.word	0x3fcfffff
 80067fc:	4000a800 	.word	0x4000a800

08006800 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b096      	sub	sp, #88	@ 0x58
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8006808:	4b9a      	ldr	r3, [pc, #616]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 800680a:	691b      	ldr	r3, [r3, #16]
 800680c:	079b      	lsls	r3, r3, #30
 800680e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8006810:	4b98      	ldr	r3, [pc, #608]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	079b      	lsls	r3, r3, #30
 8006816:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006818:	4013      	ands	r3, r2
 800681a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006822:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006826:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800682e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006830:	4013      	ands	r3, r2
 8006832:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800683a:	f003 030f 	and.w	r3, r3, #15
 800683e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006846:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006848:	4013      	ands	r3, r2
 800684a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006852:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006856:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006860:	4013      	ands	r3, r2
 8006862:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800686a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800686e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006878:	4013      	ands	r3, r2
 800687a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006882:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8006886:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800688e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006890:	4013      	ands	r3, r2
 8006892:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800689a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068a2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80068a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a6:	0a1b      	lsrs	r3, r3, #8
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d010      	beq.n	80068d2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	0a1b      	lsrs	r3, r3, #8
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00a      	beq.n	80068d2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80068c6:	4b6b      	ldr	r3, [pc, #428]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fa49 	bl	8006d64 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80068d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d4:	0a9b      	lsrs	r3, r3, #10
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d01d      	beq.n	800691a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80068de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e0:	0a9b      	lsrs	r3, r3, #10
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d017      	beq.n	800691a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80068f2:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068fe:	4013      	ands	r3, r2
 8006900:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800690a:	651a      	str	r2, [r3, #80]	@ 0x50
 800690c:	4b59      	ldr	r3, [pc, #356]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 800690e:	2200      	movs	r2, #0
 8006910:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006912:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f9fc 	bl	8006d12 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800691a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00d      	beq.n	800693c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006926:	4b54      	ldr	r3, [pc, #336]	@ (8006a78 <HAL_FDCAN_IRQHandler+0x278>)
 8006928:	400b      	ands	r3, r1
 800692a:	6513      	str	r3, [r2, #80]	@ 0x50
 800692c:	4a51      	ldr	r2, [pc, #324]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 800692e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006930:	0f9b      	lsrs	r3, r3, #30
 8006932:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8006934:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f9c0 	bl	8006cbc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800693c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00d      	beq.n	800695e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006948:	4b4b      	ldr	r3, [pc, #300]	@ (8006a78 <HAL_FDCAN_IRQHandler+0x278>)
 800694a:	400b      	ands	r3, r1
 800694c:	6513      	str	r3, [r2, #80]	@ 0x50
 800694e:	4a49      	ldr	r2, [pc, #292]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006952:	0f9b      	lsrs	r3, r3, #30
 8006954:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006956:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f9ba 	bl	8006cd2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800695e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00d      	beq.n	8006980 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800696a:	4b43      	ldr	r3, [pc, #268]	@ (8006a78 <HAL_FDCAN_IRQHandler+0x278>)
 800696c:	400b      	ands	r3, r1
 800696e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006970:	4a40      	ldr	r2, [pc, #256]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006974:	0f9b      	lsrs	r3, r3, #30
 8006976:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006978:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7fa fad0 	bl	8000f20 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00d      	beq.n	80069a2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800698c:	4b3a      	ldr	r3, [pc, #232]	@ (8006a78 <HAL_FDCAN_IRQHandler+0x278>)
 800698e:	400b      	ands	r3, r1
 8006990:	6513      	str	r3, [r2, #80]	@ 0x50
 8006992:	4a38      	ldr	r2, [pc, #224]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006996:	0f9b      	lsrs	r3, r3, #30
 8006998:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800699a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7fa faf1 	bl	8000f84 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80069a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069a4:	0adb      	lsrs	r3, r3, #11
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d010      	beq.n	80069d0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80069ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b0:	0adb      	lsrs	r3, r3, #11
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80069c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f98c 	bl	8006ce8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80069d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069d2:	0a5b      	lsrs	r3, r3, #9
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01d      	beq.n	8006a18 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80069dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069de:	0a5b      	lsrs	r3, r3, #9
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d017      	beq.n	8006a18 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069f0:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069fc:	4013      	ands	r3, r2
 80069fe:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a08:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006a10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f972 	bl	8006cfc <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a1a:	0cdb      	lsrs	r3, r3, #19
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d010      	beq.n	8006a46 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a26:	0cdb      	lsrs	r3, r3, #19
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00a      	beq.n	8006a46 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006a38:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f971 	bl	8006d28 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a48:	0c1b      	lsrs	r3, r3, #16
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a54:	0c1b      	lsrs	r3, r3, #16
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d010      	beq.n	8006a80 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006a66:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a68:	4b02      	ldr	r3, [pc, #8]	@ (8006a74 <HAL_FDCAN_IRQHandler+0x274>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	e004      	b.n	8006a7c <HAL_FDCAN_IRQHandler+0x27c>
 8006a72:	bf00      	nop
 8006a74:	4000a800 	.word	0x4000a800
 8006a78:	3fcfffff 	.word	0x3fcfffff
 8006a7c:	f000 f95e 	bl	8006d3c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a82:	0c9b      	lsrs	r3, r3, #18
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d010      	beq.n	8006aae <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a8e:	0c9b      	lsrs	r3, r3, #18
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00a      	beq.n	8006aae <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006aa0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006aa2:	4b83      	ldr	r3, [pc, #524]	@ (8006cb0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 f951 	bl	8006d50 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab0:	0c5b      	lsrs	r3, r3, #17
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d015      	beq.n	8006ae6 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abc:	0c5b      	lsrs	r3, r3, #17
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00f      	beq.n	8006ae6 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006ace:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ad0:	4b77      	ldr	r3, [pc, #476]	@ (8006cb0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006adc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00d      	beq.n	8006b08 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006af2:	4b70      	ldr	r3, [pc, #448]	@ (8006cb4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8006af4:	400b      	ands	r3, r1
 8006af6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006af8:	4a6d      	ldr	r2, [pc, #436]	@ (8006cb0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006afc:	0f9b      	lsrs	r3, r3, #30
 8006afe:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006b00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f942 	bl	8006d8c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d011      	beq.n	8006b32 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006b14:	4b67      	ldr	r3, [pc, #412]	@ (8006cb4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8006b16:	400b      	ands	r3, r1
 8006b18:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b1a:	4a65      	ldr	r2, [pc, #404]	@ (8006cb0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b1e:	0f9b      	lsrs	r3, r3, #30
 8006b20:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006b28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a60      	ldr	r2, [pc, #384]	@ (8006cb8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	f040 80ac 	bne.w	8006c96 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 80a4 	beq.w	8006c96 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b62:	4013      	ands	r3, r2
 8006b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	6a1b      	ldr	r3, [r3, #32]
 8006b6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b70:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	6a1b      	ldr	r3, [r3, #32]
 8006b84:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006b88:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b92:	4013      	ands	r3, r2
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006ba0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba8:	6a3a      	ldr	r2, [r7, #32]
 8006baa:	4013      	ands	r3, r2
 8006bac:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006bb8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc0:	69fa      	ldr	r2, [r7, #28]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bcc:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8006bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d007      	beq.n	8006bec <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006be2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8006be4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f8db 	bl	8006da2 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8006bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d007      	beq.n	8006c02 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bf8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8006bfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f8db 	bl	8006db8 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	099b      	lsrs	r3, r3, #6
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d01a      	beq.n	8006c44 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	099b      	lsrs	r3, r3, #6
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d014      	beq.n	8006c44 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c20:	0c1b      	lsrs	r3, r3, #16
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c30:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2240      	movs	r2, #64	@ 0x40
 8006c38:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	6939      	ldr	r1, [r7, #16]
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f8c5 	bl	8006dce <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d007      	beq.n	8006c5a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c50:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006c52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f8c6 	bl	8006de6 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006c5a:	6a3b      	ldr	r3, [r7, #32]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00b      	beq.n	8006c78 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	6a3a      	ldr	r2, [r7, #32]
 8006c66:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	431a      	orrs	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00b      	beq.n	8006c96 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	69fa      	ldr	r2, [r7, #28]
 8006c84:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d002      	beq.n	8006ca6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f869 	bl	8006d78 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006ca6:	bf00      	nop
 8006ca8:	3758      	adds	r7, #88	@ 0x58
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	4000a800 	.word	0x4000a800
 8006cb4:	3fcfffff 	.word	0x3fcfffff
 8006cb8:	4000a000 	.word	0x4000a000

08006cbc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8006cc6:	bf00      	nop
 8006cc8:	370c      	adds	r7, #12
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr

08006cd2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
 8006cda:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006cf0:	bf00      	nop
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b083      	sub	sp, #12
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8006da2:	b480      	push	{r7}
 8006da4:	b083      	sub	sp, #12
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8006dc2:	bf00      	nop
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8006dce:	b480      	push	{r7}
 8006dd0:	b085      	sub	sp, #20
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	60f8      	str	r0, [r7, #12]
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b083      	sub	sp, #12
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e08:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006e12:	4ba7      	ldr	r3, [pc, #668]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	0091      	lsls	r1, r2, #2
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6812      	ldr	r2, [r2, #0]
 8006e1e:	430b      	orrs	r3, r1
 8006e20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e2c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e34:	041a      	lsls	r2, r3, #16
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	4413      	add	r3, r2
 8006e48:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006e52:	4b97      	ldr	r3, [pc, #604]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006e54:	4013      	ands	r3, r2
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	0091      	lsls	r1, r2, #2
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	6812      	ldr	r2, [r2, #0]
 8006e5e:	430b      	orrs	r3, r1
 8006e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e6c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e74:	041a      	lsls	r2, r3, #16
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	4413      	add	r3, r2
 8006e8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006e94:	4b86      	ldr	r3, [pc, #536]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006e96:	4013      	ands	r3, r2
 8006e98:	68ba      	ldr	r2, [r7, #8]
 8006e9a:	0091      	lsls	r1, r2, #2
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	6812      	ldr	r2, [r2, #0]
 8006ea0:	430b      	orrs	r3, r1
 8006ea2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006eae:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb6:	041a      	lsls	r2, r3, #16
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006eca:	fb02 f303 	mul.w	r3, r2, r3
 8006ece:	68ba      	ldr	r2, [r7, #8]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006edc:	4b74      	ldr	r3, [pc, #464]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	0091      	lsls	r1, r2, #2
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6812      	ldr	r2, [r2, #0]
 8006ee8:	430b      	orrs	r3, r1
 8006eea:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ef6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006efe:	041a      	lsls	r2, r3, #16
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	430a      	orrs	r2, r1
 8006f06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006f12:	fb02 f303 	mul.w	r3, r2, r3
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	4413      	add	r3, r2
 8006f1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8006f24:	4b62      	ldr	r3, [pc, #392]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f26:	4013      	ands	r3, r2
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	0091      	lsls	r1, r2, #2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6812      	ldr	r2, [r2, #0]
 8006f30:	430b      	orrs	r3, r1
 8006f32:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006f3e:	fb02 f303 	mul.w	r3, r2, r3
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	4413      	add	r3, r2
 8006f46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8006f50:	4b57      	ldr	r3, [pc, #348]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f52:	4013      	ands	r3, r2
 8006f54:	68ba      	ldr	r2, [r7, #8]
 8006f56:	0091      	lsls	r1, r2, #2
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	6812      	ldr	r2, [r2, #0]
 8006f5c:	430b      	orrs	r3, r1
 8006f5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f6a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f72:	041a      	lsls	r2, r3, #16
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	4413      	add	r3, r2
 8006f88:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006f92:	4b47      	ldr	r3, [pc, #284]	@ (80070b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f94:	4013      	ands	r3, r2
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	0091      	lsls	r1, r2, #2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6812      	ldr	r2, [r2, #0]
 8006f9e:	430b      	orrs	r3, r1
 8006fa0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006fac:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb4:	041a      	lsls	r2, r3, #16
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006fc8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fd0:	061a      	lsls	r2, r3, #24
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fe0:	4b34      	ldr	r3, [pc, #208]	@ (80070b4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8006fe2:	4413      	add	r3, r2
 8006fe4:	009a      	lsls	r2, r3, #2
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	441a      	add	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	441a      	add	r2, r3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007012:	6879      	ldr	r1, [r7, #4]
 8007014:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8007016:	fb01 f303 	mul.w	r3, r1, r3
 800701a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800701c:	441a      	add	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800702a:	6879      	ldr	r1, [r7, #4]
 800702c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800702e:	fb01 f303 	mul.w	r3, r1, r3
 8007032:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007034:	441a      	add	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8007046:	fb01 f303 	mul.w	r3, r1, r3
 800704a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800704c:	441a      	add	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	00db      	lsls	r3, r3, #3
 8007060:	441a      	add	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007072:	6879      	ldr	r1, [r7, #4]
 8007074:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007076:	fb01 f303 	mul.w	r3, r1, r3
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	441a      	add	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800708e:	6879      	ldr	r1, [r7, #4]
 8007090:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007092:	fb01 f303 	mul.w	r3, r1, r3
 8007096:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007098:	441a      	add	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a6:	4a04      	ldr	r2, [pc, #16]	@ (80070b8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d915      	bls.n	80070d8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80070ac:	e006      	b.n	80070bc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80070ae:	bf00      	nop
 80070b0:	ffff0003 	.word	0xffff0003
 80070b4:	10002b00 	.word	0x10002b00
 80070b8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070c2:	f043 0220 	orr.w	r2, r3, #32
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2203      	movs	r2, #3
 80070d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e010      	b.n	80070fa <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070dc:	60fb      	str	r3, [r7, #12]
 80070de:	e005      	b.n	80070ec <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3304      	adds	r3, #4
 80070ea:	60fb      	str	r3, [r7, #12]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d3f3      	bcc.n	80070e0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop

08007108 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8007108:	b480      	push	{r7}
 800710a:	b089      	sub	sp, #36	@ 0x24
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
 8007114:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10a      	bne.n	8007134 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8007126:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800712e:	4313      	orrs	r3, r2
 8007130:	61fb      	str	r3, [r7, #28]
 8007132:	e00a      	b.n	800714a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800713c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8007142:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007144:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007148:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007154:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800715a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8007160:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007176:	6839      	ldr	r1, [r7, #0]
 8007178:	fb01 f303 	mul.w	r3, r1, r3
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	69fa      	ldr	r2, [r7, #28]
 8007186:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	3304      	adds	r3, #4
 800718c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	3304      	adds	r3, #4
 8007198:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800719a:	2300      	movs	r3, #0
 800719c:	617b      	str	r3, [r7, #20]
 800719e:	e020      	b.n	80071e2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	3303      	adds	r3, #3
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	4413      	add	r3, r2
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	3302      	adds	r3, #2
 80071b0:	6879      	ldr	r1, [r7, #4]
 80071b2:	440b      	add	r3, r1
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80071b8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	3301      	adds	r3, #1
 80071be:	6879      	ldr	r1, [r7, #4]
 80071c0:	440b      	add	r3, r1
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80071c6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80071c8:	6879      	ldr	r1, [r7, #4]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	440a      	add	r2, r1
 80071ce:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80071d0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	3304      	adds	r3, #4
 80071da:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	3304      	adds	r3, #4
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	4a06      	ldr	r2, [pc, #24]	@ (8007200 <FDCAN_CopyMessageToRAM+0xf8>)
 80071e8:	5cd3      	ldrb	r3, [r2, r3]
 80071ea:	461a      	mov	r2, r3
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d3d6      	bcc.n	80071a0 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80071f2:	bf00      	nop
 80071f4:	bf00      	nop
 80071f6:	3724      	adds	r7, #36	@ 0x24
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr
 8007200:	0800ba58 	.word	0x0800ba58

08007204 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007204:	b480      	push	{r7}
 8007206:	b089      	sub	sp, #36	@ 0x24
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007212:	4b86      	ldr	r3, [pc, #536]	@ (800742c <HAL_GPIO_Init+0x228>)
 8007214:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007216:	e18c      	b.n	8007532 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	2101      	movs	r1, #1
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	fa01 f303 	lsl.w	r3, r1, r3
 8007224:	4013      	ands	r3, r2
 8007226:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 817e 	beq.w	800752c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f003 0303 	and.w	r3, r3, #3
 8007238:	2b01      	cmp	r3, #1
 800723a:	d005      	beq.n	8007248 <HAL_GPIO_Init+0x44>
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f003 0303 	and.w	r3, r3, #3
 8007244:	2b02      	cmp	r3, #2
 8007246:	d130      	bne.n	80072aa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	2203      	movs	r2, #3
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	43db      	mvns	r3, r3
 800725a:	69ba      	ldr	r2, [r7, #24]
 800725c:	4013      	ands	r3, r2
 800725e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	68da      	ldr	r2, [r3, #12]
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	69ba      	ldr	r2, [r7, #24]
 800726e:	4313      	orrs	r3, r2
 8007270:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800727e:	2201      	movs	r2, #1
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	fa02 f303 	lsl.w	r3, r2, r3
 8007286:	43db      	mvns	r3, r3
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	4013      	ands	r3, r2
 800728c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	091b      	lsrs	r3, r3, #4
 8007294:	f003 0201 	and.w	r2, r3, #1
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	69ba      	ldr	r2, [r7, #24]
 80072a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	f003 0303 	and.w	r3, r3, #3
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d017      	beq.n	80072e6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	005b      	lsls	r3, r3, #1
 80072c0:	2203      	movs	r2, #3
 80072c2:	fa02 f303 	lsl.w	r3, r2, r3
 80072c6:	43db      	mvns	r3, r3
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	4013      	ands	r3, r2
 80072cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	689a      	ldr	r2, [r3, #8]
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	005b      	lsls	r3, r3, #1
 80072d6:	fa02 f303 	lsl.w	r3, r2, r3
 80072da:	69ba      	ldr	r2, [r7, #24]
 80072dc:	4313      	orrs	r3, r2
 80072de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d123      	bne.n	800733a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	08da      	lsrs	r2, r3, #3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	3208      	adds	r2, #8
 80072fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	f003 0307 	and.w	r3, r3, #7
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	220f      	movs	r2, #15
 800730a:	fa02 f303 	lsl.w	r3, r2, r3
 800730e:	43db      	mvns	r3, r3
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	4013      	ands	r3, r2
 8007314:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	f003 0307 	and.w	r3, r3, #7
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	fa02 f303 	lsl.w	r3, r2, r3
 8007326:	69ba      	ldr	r2, [r7, #24]
 8007328:	4313      	orrs	r3, r2
 800732a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	08da      	lsrs	r2, r3, #3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3208      	adds	r2, #8
 8007334:	69b9      	ldr	r1, [r7, #24]
 8007336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	005b      	lsls	r3, r3, #1
 8007344:	2203      	movs	r2, #3
 8007346:	fa02 f303 	lsl.w	r3, r2, r3
 800734a:	43db      	mvns	r3, r3
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	4013      	ands	r3, r2
 8007350:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f003 0203 	and.w	r2, r3, #3
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	fa02 f303 	lsl.w	r3, r2, r3
 8007362:	69ba      	ldr	r2, [r7, #24]
 8007364:	4313      	orrs	r3, r2
 8007366:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	69ba      	ldr	r2, [r7, #24]
 800736c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 80d8 	beq.w	800752c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800737c:	4b2c      	ldr	r3, [pc, #176]	@ (8007430 <HAL_GPIO_Init+0x22c>)
 800737e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007382:	4a2b      	ldr	r2, [pc, #172]	@ (8007430 <HAL_GPIO_Init+0x22c>)
 8007384:	f043 0302 	orr.w	r3, r3, #2
 8007388:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800738c:	4b28      	ldr	r3, [pc, #160]	@ (8007430 <HAL_GPIO_Init+0x22c>)
 800738e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	60fb      	str	r3, [r7, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800739a:	4a26      	ldr	r2, [pc, #152]	@ (8007434 <HAL_GPIO_Init+0x230>)
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	089b      	lsrs	r3, r3, #2
 80073a0:	3302      	adds	r3, #2
 80073a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f003 0303 	and.w	r3, r3, #3
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	220f      	movs	r2, #15
 80073b2:	fa02 f303 	lsl.w	r3, r2, r3
 80073b6:	43db      	mvns	r3, r3
 80073b8:	69ba      	ldr	r2, [r7, #24]
 80073ba:	4013      	ands	r3, r2
 80073bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007438 <HAL_GPIO_Init+0x234>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d04a      	beq.n	800745c <HAL_GPIO_Init+0x258>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a1c      	ldr	r2, [pc, #112]	@ (800743c <HAL_GPIO_Init+0x238>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d02b      	beq.n	8007426 <HAL_GPIO_Init+0x222>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007440 <HAL_GPIO_Init+0x23c>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d025      	beq.n	8007422 <HAL_GPIO_Init+0x21e>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a1a      	ldr	r2, [pc, #104]	@ (8007444 <HAL_GPIO_Init+0x240>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d01f      	beq.n	800741e <HAL_GPIO_Init+0x21a>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a19      	ldr	r2, [pc, #100]	@ (8007448 <HAL_GPIO_Init+0x244>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d019      	beq.n	800741a <HAL_GPIO_Init+0x216>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a18      	ldr	r2, [pc, #96]	@ (800744c <HAL_GPIO_Init+0x248>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d013      	beq.n	8007416 <HAL_GPIO_Init+0x212>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a17      	ldr	r2, [pc, #92]	@ (8007450 <HAL_GPIO_Init+0x24c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d00d      	beq.n	8007412 <HAL_GPIO_Init+0x20e>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a16      	ldr	r2, [pc, #88]	@ (8007454 <HAL_GPIO_Init+0x250>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d007      	beq.n	800740e <HAL_GPIO_Init+0x20a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a15      	ldr	r2, [pc, #84]	@ (8007458 <HAL_GPIO_Init+0x254>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d101      	bne.n	800740a <HAL_GPIO_Init+0x206>
 8007406:	2309      	movs	r3, #9
 8007408:	e029      	b.n	800745e <HAL_GPIO_Init+0x25a>
 800740a:	230a      	movs	r3, #10
 800740c:	e027      	b.n	800745e <HAL_GPIO_Init+0x25a>
 800740e:	2307      	movs	r3, #7
 8007410:	e025      	b.n	800745e <HAL_GPIO_Init+0x25a>
 8007412:	2306      	movs	r3, #6
 8007414:	e023      	b.n	800745e <HAL_GPIO_Init+0x25a>
 8007416:	2305      	movs	r3, #5
 8007418:	e021      	b.n	800745e <HAL_GPIO_Init+0x25a>
 800741a:	2304      	movs	r3, #4
 800741c:	e01f      	b.n	800745e <HAL_GPIO_Init+0x25a>
 800741e:	2303      	movs	r3, #3
 8007420:	e01d      	b.n	800745e <HAL_GPIO_Init+0x25a>
 8007422:	2302      	movs	r3, #2
 8007424:	e01b      	b.n	800745e <HAL_GPIO_Init+0x25a>
 8007426:	2301      	movs	r3, #1
 8007428:	e019      	b.n	800745e <HAL_GPIO_Init+0x25a>
 800742a:	bf00      	nop
 800742c:	58000080 	.word	0x58000080
 8007430:	58024400 	.word	0x58024400
 8007434:	58000400 	.word	0x58000400
 8007438:	58020000 	.word	0x58020000
 800743c:	58020400 	.word	0x58020400
 8007440:	58020800 	.word	0x58020800
 8007444:	58020c00 	.word	0x58020c00
 8007448:	58021000 	.word	0x58021000
 800744c:	58021400 	.word	0x58021400
 8007450:	58021800 	.word	0x58021800
 8007454:	58021c00 	.word	0x58021c00
 8007458:	58022400 	.word	0x58022400
 800745c:	2300      	movs	r3, #0
 800745e:	69fa      	ldr	r2, [r7, #28]
 8007460:	f002 0203 	and.w	r2, r2, #3
 8007464:	0092      	lsls	r2, r2, #2
 8007466:	4093      	lsls	r3, r2
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	4313      	orrs	r3, r2
 800746c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800746e:	4938      	ldr	r1, [pc, #224]	@ (8007550 <HAL_GPIO_Init+0x34c>)
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	089b      	lsrs	r3, r3, #2
 8007474:	3302      	adds	r3, #2
 8007476:	69ba      	ldr	r2, [r7, #24]
 8007478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800747c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	43db      	mvns	r3, r3
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	4013      	ands	r3, r2
 800748c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800749a:	69ba      	ldr	r2, [r7, #24]
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	4313      	orrs	r3, r2
 80074a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80074a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80074aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	43db      	mvns	r3, r3
 80074b6:	69ba      	ldr	r2, [r7, #24]
 80074b8:	4013      	ands	r3, r2
 80074ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80074c8:	69ba      	ldr	r2, [r7, #24]
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	4313      	orrs	r3, r2
 80074ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80074d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	43db      	mvns	r3, r3
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	4013      	ands	r3, r2
 80074e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80074f4:	69ba      	ldr	r2, [r7, #24]
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	43db      	mvns	r3, r3
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	4013      	ands	r3, r2
 8007510:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800751e:	69ba      	ldr	r2, [r7, #24]
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	4313      	orrs	r3, r2
 8007524:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	3301      	adds	r3, #1
 8007530:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	fa22 f303 	lsr.w	r3, r2, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	f47f ae6b 	bne.w	8007218 <HAL_GPIO_Init+0x14>
  }
}
 8007542:	bf00      	nop
 8007544:	bf00      	nop
 8007546:	3724      	adds	r7, #36	@ 0x24
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr
 8007550:	58000400 	.word	0x58000400

08007554 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	460b      	mov	r3, r1
 800755e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691a      	ldr	r2, [r3, #16]
 8007564:	887b      	ldrh	r3, [r7, #2]
 8007566:	4013      	ands	r3, r2
 8007568:	2b00      	cmp	r3, #0
 800756a:	d002      	beq.n	8007572 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800756c:	2301      	movs	r3, #1
 800756e:	73fb      	strb	r3, [r7, #15]
 8007570:	e001      	b.n	8007576 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007572:	2300      	movs	r3, #0
 8007574:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007576:	7bfb      	ldrb	r3, [r7, #15]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	4603      	mov	r3, r0
 800758c:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800758e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007592:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007596:	88fb      	ldrh	r3, [r7, #6]
 8007598:	4013      	ands	r3, r2
 800759a:	2b00      	cmp	r3, #0
 800759c:	d008      	beq.n	80075b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800759e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075a2:	88fb      	ldrh	r3, [r7, #6]
 80075a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80075a8:	88fb      	ldrh	r3, [r7, #6]
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7f9 fc08 	bl	8000dc0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80075b0:	bf00      	nop
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b088      	sub	sp, #32
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e11a      	b.n	8007800 <HAL_I2S_Init+0x248>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d106      	bne.n	80075e4 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7f9 fad0 	bl	8000b84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2202      	movs	r2, #2
 80075e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d107      	bne.n	800760a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2200      	movs	r2, #0
 8007610:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2b04      	cmp	r3, #4
 8007618:	d008      	beq.n	800762c <HAL_I2S_Init+0x74>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	2b06      	cmp	r3, #6
 8007620:	d004      	beq.n	800762c <HAL_I2S_Init+0x74>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	2b0a      	cmp	r3, #10
 8007628:	f040 8094 	bne.w	8007754 <HAL_I2S_Init+0x19c>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	2b02      	cmp	r3, #2
 8007632:	d067      	beq.n	8007704 <HAL_I2S_Init+0x14c>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800763c:	2302      	movs	r3, #2
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e001      	b.n	8007646 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8007642:	2301      	movs	r3, #1
 8007644:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	2b30      	cmp	r3, #48	@ 0x30
 800764c:	d003      	beq.n	8007656 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8007652:	2bb0      	cmp	r3, #176	@ 0xb0
 8007654:	d102      	bne.n	800765c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8007656:	2301      	movs	r3, #1
 8007658:	60bb      	str	r3, [r7, #8]
 800765a:	e001      	b.n	8007660 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 800765c:	2300      	movs	r3, #0
 800765e:	60bb      	str	r3, [r7, #8]
      }

      /* Get the source clock value: based on System Clock value */
#if defined (SPI_SPI6I2S_SUPPORT)
      if (hi2s->Instance == SPI6)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a68      	ldr	r2, [pc, #416]	@ (8007808 <HAL_I2S_Init+0x250>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d107      	bne.n	800767a <HAL_I2S_Init+0xc2>
      {
        /* SPI6 source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI6);
 800766a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800766e:	f04f 0100 	mov.w	r1, #0
 8007672:	f002 f9fb 	bl	8009a6c <HAL_RCCEx_GetPeriphCLKFreq>
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	e006      	b.n	8007688 <HAL_I2S_Init+0xd0>
      }
      else
      {
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 800767a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800767e:	f04f 0100 	mov.w	r1, #0
 8007682:	f002 f9f3 	bl	8009a6c <HAL_RCCEx_GetPeriphCLKFreq>
 8007686:	60f8      	str	r0, [r7, #12]
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007690:	d113      	bne.n	80076ba <HAL_I2S_Init+0x102>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8007692:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	fa22 f303 	lsr.w	r3, r2, r3
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	fbb2 f2f3 	udiv	r2, r2, r3
 80076a2:	4613      	mov	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	461a      	mov	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b4:	3305      	adds	r3, #5
 80076b6:	613b      	str	r3, [r7, #16]
 80076b8:	e014      	b.n	80076e4 <HAL_I2S_Init+0x12c>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80076ba:	2220      	movs	r2, #32
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	fa22 f303 	lsr.w	r3, r2, r3
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	fb02 f303 	mul.w	r3, r2, r3
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80076ce:	4613      	mov	r3, r2
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	4413      	add	r3, r2
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	461a      	mov	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	695b      	ldr	r3, [r3, #20]
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	3305      	adds	r3, #5
 80076e2:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	4a49      	ldr	r2, [pc, #292]	@ (800780c <HAL_I2S_Init+0x254>)
 80076e8:	fba2 2303 	umull	r2, r3, r2, r3
 80076ec:	08db      	lsrs	r3, r3, #3
 80076ee:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 80076f8:	693a      	ldr	r2, [r7, #16]
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	085b      	lsrs	r3, r3, #1
 8007700:	61fb      	str	r3, [r7, #28]
 8007702:	e003      	b.n	800770c <HAL_I2S_Init+0x154>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8007704:	2302      	movs	r3, #2
 8007706:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8007708:	2300      	movs	r3, #0
 800770a:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d102      	bne.n	8007718 <HAL_I2S_Init+0x160>
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d002      	beq.n	800771e <HAL_I2S_Init+0x166>
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	2bff      	cmp	r3, #255	@ 0xff
 800771c:	d907      	bls.n	800772e <HAL_I2S_Init+0x176>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007722:	f043 0210 	orr.w	r2, r3, #16
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e068      	b.n	8007800 <HAL_I2S_Init+0x248>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d101      	bne.n	8007738 <HAL_I2S_Init+0x180>
    {
      i2sodd = 1UL;
 8007734:	2301      	movs	r3, #1
 8007736:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800773e:	4b34      	ldr	r3, [pc, #208]	@ (8007810 <HAL_I2S_Init+0x258>)
 8007740:	4013      	ands	r3, r2
 8007742:	69fa      	ldr	r2, [r7, #28]
 8007744:	0411      	lsls	r1, r2, #16
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	0612      	lsls	r2, r2, #24
 800774a:	4311      	orrs	r1, r2
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	6812      	ldr	r2, [r2, #0]
 8007750:	430b      	orrs	r3, r1
 8007752:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800775a:	4b2e      	ldr	r3, [pc, #184]	@ (8007814 <HAL_I2S_Init+0x25c>)
 800775c:	4013      	ands	r3, r2
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	6851      	ldr	r1, [r2, #4]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	6892      	ldr	r2, [r2, #8]
 8007766:	4311      	orrs	r1, r2
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68d2      	ldr	r2, [r2, #12]
 800776c:	4311      	orrs	r1, r2
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6992      	ldr	r2, [r2, #24]
 8007772:	4311      	orrs	r1, r2
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	6a12      	ldr	r2, [r2, #32]
 8007778:	4311      	orrs	r1, r2
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800777e:	4311      	orrs	r1, r2
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6912      	ldr	r2, [r2, #16]
 8007784:	430a      	orrs	r2, r1
 8007786:	431a      	orrs	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f042 0201 	orr.w	r2, r2, #1
 8007790:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800779a:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80077aa:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	69da      	ldr	r2, [r3, #28]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	430a      	orrs	r2, r1
 80077c0:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	d007      	beq.n	80077da <HAL_I2S_Init+0x222>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	2b06      	cmp	r3, #6
 80077d0:	d003      	beq.n	80077da <HAL_I2S_Init+0x222>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	2b0a      	cmp	r3, #10
 80077d8:	d10a      	bne.n	80077f0 <HAL_I2S_Init+0x238>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2201      	movs	r2, #1
 80077fa:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3720      	adds	r7, #32
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	58001400 	.word	0x58001400
 800780c:	cccccccd 	.word	0xcccccccd
 8007810:	fe00ffff 	.word	0xfe00ffff
 8007814:	fdff9040 	.word	0xfdff9040

08007818 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007820:	4b19      	ldr	r3, [pc, #100]	@ (8007888 <HAL_PWREx_ConfigSupply+0x70>)
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b04      	cmp	r3, #4
 800782a:	d00a      	beq.n	8007842 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800782c:	4b16      	ldr	r3, [pc, #88]	@ (8007888 <HAL_PWREx_ConfigSupply+0x70>)
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	f003 0307 	and.w	r3, r3, #7
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	429a      	cmp	r2, r3
 8007838:	d001      	beq.n	800783e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e01f      	b.n	800787e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	e01d      	b.n	800787e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007842:	4b11      	ldr	r3, [pc, #68]	@ (8007888 <HAL_PWREx_ConfigSupply+0x70>)
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f023 0207 	bic.w	r2, r3, #7
 800784a:	490f      	ldr	r1, [pc, #60]	@ (8007888 <HAL_PWREx_ConfigSupply+0x70>)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4313      	orrs	r3, r2
 8007850:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007852:	f7f9 ffd9 	bl	8001808 <HAL_GetTick>
 8007856:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007858:	e009      	b.n	800786e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800785a:	f7f9 ffd5 	bl	8001808 <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007868:	d901      	bls.n	800786e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e007      	b.n	800787e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800786e:	4b06      	ldr	r3, [pc, #24]	@ (8007888 <HAL_PWREx_ConfigSupply+0x70>)
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787a:	d1ee      	bne.n	800785a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	58024800 	.word	0x58024800

0800788c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b08c      	sub	sp, #48	@ 0x30
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e3c8      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 8087 	beq.w	80079ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078ac:	4b88      	ldr	r3, [pc, #544]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078b6:	4b86      	ldr	r3, [pc, #536]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80078b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80078bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078be:	2b10      	cmp	r3, #16
 80078c0:	d007      	beq.n	80078d2 <HAL_RCC_OscConfig+0x46>
 80078c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c4:	2b18      	cmp	r3, #24
 80078c6:	d110      	bne.n	80078ea <HAL_RCC_OscConfig+0x5e>
 80078c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ca:	f003 0303 	and.w	r3, r3, #3
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d10b      	bne.n	80078ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078d2:	4b7f      	ldr	r3, [pc, #508]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d06c      	beq.n	80079b8 <HAL_RCC_OscConfig+0x12c>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d168      	bne.n	80079b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e3a2      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078f2:	d106      	bne.n	8007902 <HAL_RCC_OscConfig+0x76>
 80078f4:	4b76      	ldr	r3, [pc, #472]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a75      	ldr	r2, [pc, #468]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80078fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	e02e      	b.n	8007960 <HAL_RCC_OscConfig+0xd4>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10c      	bne.n	8007924 <HAL_RCC_OscConfig+0x98>
 800790a:	4b71      	ldr	r3, [pc, #452]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a70      	ldr	r2, [pc, #448]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007910:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007914:	6013      	str	r3, [r2, #0]
 8007916:	4b6e      	ldr	r3, [pc, #440]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a6d      	ldr	r2, [pc, #436]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800791c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007920:	6013      	str	r3, [r2, #0]
 8007922:	e01d      	b.n	8007960 <HAL_RCC_OscConfig+0xd4>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800792c:	d10c      	bne.n	8007948 <HAL_RCC_OscConfig+0xbc>
 800792e:	4b68      	ldr	r3, [pc, #416]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a67      	ldr	r2, [pc, #412]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007938:	6013      	str	r3, [r2, #0]
 800793a:	4b65      	ldr	r3, [pc, #404]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a64      	ldr	r2, [pc, #400]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	e00b      	b.n	8007960 <HAL_RCC_OscConfig+0xd4>
 8007948:	4b61      	ldr	r3, [pc, #388]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a60      	ldr	r2, [pc, #384]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800794e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007952:	6013      	str	r3, [r2, #0]
 8007954:	4b5e      	ldr	r3, [pc, #376]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a5d      	ldr	r2, [pc, #372]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 800795a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800795e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d013      	beq.n	8007990 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007968:	f7f9 ff4e 	bl	8001808 <HAL_GetTick>
 800796c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800796e:	e008      	b.n	8007982 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007970:	f7f9 ff4a 	bl	8001808 <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	2b64      	cmp	r3, #100	@ 0x64
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e356      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007982:	4b53      	ldr	r3, [pc, #332]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0f0      	beq.n	8007970 <HAL_RCC_OscConfig+0xe4>
 800798e:	e014      	b.n	80079ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007990:	f7f9 ff3a 	bl	8001808 <HAL_GetTick>
 8007994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007996:	e008      	b.n	80079aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007998:	f7f9 ff36 	bl	8001808 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	2b64      	cmp	r3, #100	@ 0x64
 80079a4:	d901      	bls.n	80079aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e342      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079aa:	4b49      	ldr	r3, [pc, #292]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1f0      	bne.n	8007998 <HAL_RCC_OscConfig+0x10c>
 80079b6:	e000      	b.n	80079ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f000 808c 	beq.w	8007ae0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079c8:	4b41      	ldr	r3, [pc, #260]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80079d2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80079d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80079d8:	6a3b      	ldr	r3, [r7, #32]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d007      	beq.n	80079ee <HAL_RCC_OscConfig+0x162>
 80079de:	6a3b      	ldr	r3, [r7, #32]
 80079e0:	2b18      	cmp	r3, #24
 80079e2:	d137      	bne.n	8007a54 <HAL_RCC_OscConfig+0x1c8>
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f003 0303 	and.w	r3, r3, #3
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d132      	bne.n	8007a54 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079ee:	4b38      	ldr	r3, [pc, #224]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0304 	and.w	r3, r3, #4
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d005      	beq.n	8007a06 <HAL_RCC_OscConfig+0x17a>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e314      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a06:	4b32      	ldr	r3, [pc, #200]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f023 0219 	bic.w	r2, r3, #25
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	492f      	ldr	r1, [pc, #188]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a18:	f7f9 fef6 	bl	8001808 <HAL_GetTick>
 8007a1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a1e:	e008      	b.n	8007a32 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a20:	f7f9 fef2 	bl	8001808 <HAL_GetTick>
 8007a24:	4602      	mov	r2, r0
 8007a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d901      	bls.n	8007a32 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e2fe      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a32:	4b27      	ldr	r3, [pc, #156]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0304 	and.w	r3, r3, #4
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d0f0      	beq.n	8007a20 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a3e:	4b24      	ldr	r3, [pc, #144]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	061b      	lsls	r3, r3, #24
 8007a4c:	4920      	ldr	r1, [pc, #128]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a52:	e045      	b.n	8007ae0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d026      	beq.n	8007aaa <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f023 0219 	bic.w	r2, r3, #25
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	4919      	ldr	r1, [pc, #100]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a6e:	f7f9 fecb 	bl	8001808 <HAL_GetTick>
 8007a72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a74:	e008      	b.n	8007a88 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a76:	f7f9 fec7 	bl	8001808 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d901      	bls.n	8007a88 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	e2d3      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a88:	4b11      	ldr	r3, [pc, #68]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d0f0      	beq.n	8007a76 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a94:	4b0e      	ldr	r3, [pc, #56]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	061b      	lsls	r3, r3, #24
 8007aa2:	490b      	ldr	r1, [pc, #44]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	604b      	str	r3, [r1, #4]
 8007aa8:	e01a      	b.n	8007ae0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007aaa:	4b09      	ldr	r3, [pc, #36]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a08      	ldr	r2, [pc, #32]	@ (8007ad0 <HAL_RCC_OscConfig+0x244>)
 8007ab0:	f023 0301 	bic.w	r3, r3, #1
 8007ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ab6:	f7f9 fea7 	bl	8001808 <HAL_GetTick>
 8007aba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007abc:	e00a      	b.n	8007ad4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007abe:	f7f9 fea3 	bl	8001808 <HAL_GetTick>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d903      	bls.n	8007ad4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e2af      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
 8007ad0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ad4:	4b96      	ldr	r3, [pc, #600]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0304 	and.w	r3, r3, #4
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1ee      	bne.n	8007abe <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0310 	and.w	r3, r3, #16
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d06a      	beq.n	8007bc2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007aec:	4b90      	ldr	r3, [pc, #576]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007af4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007af6:	4b8e      	ldr	r3, [pc, #568]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afa:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	2b08      	cmp	r3, #8
 8007b00:	d007      	beq.n	8007b12 <HAL_RCC_OscConfig+0x286>
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	2b18      	cmp	r3, #24
 8007b06:	d11b      	bne.n	8007b40 <HAL_RCC_OscConfig+0x2b4>
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	f003 0303 	and.w	r3, r3, #3
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d116      	bne.n	8007b40 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b12:	4b87      	ldr	r3, [pc, #540]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d005      	beq.n	8007b2a <HAL_RCC_OscConfig+0x29e>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	69db      	ldr	r3, [r3, #28]
 8007b22:	2b80      	cmp	r3, #128	@ 0x80
 8007b24:	d001      	beq.n	8007b2a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e282      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b2a:	4b81      	ldr	r3, [pc, #516]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a1b      	ldr	r3, [r3, #32]
 8007b36:	061b      	lsls	r3, r3, #24
 8007b38:	497d      	ldr	r1, [pc, #500]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007b3e:	e040      	b.n	8007bc2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d023      	beq.n	8007b90 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007b48:	4b79      	ldr	r3, [pc, #484]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a78      	ldr	r2, [pc, #480]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b54:	f7f9 fe58 	bl	8001808 <HAL_GetTick>
 8007b58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b5a:	e008      	b.n	8007b6e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007b5c:	f7f9 fe54 	bl	8001808 <HAL_GetTick>
 8007b60:	4602      	mov	r2, r0
 8007b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b64:	1ad3      	subs	r3, r2, r3
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	d901      	bls.n	8007b6e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e260      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b6e:	4b70      	ldr	r3, [pc, #448]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d0f0      	beq.n	8007b5c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b7a:	4b6d      	ldr	r3, [pc, #436]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	061b      	lsls	r3, r3, #24
 8007b88:	4969      	ldr	r1, [pc, #420]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60cb      	str	r3, [r1, #12]
 8007b8e:	e018      	b.n	8007bc2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007b90:	4b67      	ldr	r3, [pc, #412]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a66      	ldr	r2, [pc, #408]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007b96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b9c:	f7f9 fe34 	bl	8001808 <HAL_GetTick>
 8007ba0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007ba2:	e008      	b.n	8007bb6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007ba4:	f7f9 fe30 	bl	8001808 <HAL_GetTick>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bac:	1ad3      	subs	r3, r2, r3
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d901      	bls.n	8007bb6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e23c      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bb6:	4b5e      	ldr	r3, [pc, #376]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1f0      	bne.n	8007ba4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0308 	and.w	r3, r3, #8
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d036      	beq.n	8007c3c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d019      	beq.n	8007c0a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bd6:	4b56      	ldr	r3, [pc, #344]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bda:	4a55      	ldr	r2, [pc, #340]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007bdc:	f043 0301 	orr.w	r3, r3, #1
 8007be0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007be2:	f7f9 fe11 	bl	8001808 <HAL_GetTick>
 8007be6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007be8:	e008      	b.n	8007bfc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bea:	f7f9 fe0d 	bl	8001808 <HAL_GetTick>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d901      	bls.n	8007bfc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e219      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007bfc:	4b4c      	ldr	r3, [pc, #304]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c00:	f003 0302 	and.w	r3, r3, #2
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0f0      	beq.n	8007bea <HAL_RCC_OscConfig+0x35e>
 8007c08:	e018      	b.n	8007c3c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c0a:	4b49      	ldr	r3, [pc, #292]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c0e:	4a48      	ldr	r2, [pc, #288]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c10:	f023 0301 	bic.w	r3, r3, #1
 8007c14:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c16:	f7f9 fdf7 	bl	8001808 <HAL_GetTick>
 8007c1a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007c1c:	e008      	b.n	8007c30 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c1e:	f7f9 fdf3 	bl	8001808 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e1ff      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007c30:	4b3f      	ldr	r3, [pc, #252]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c34:	f003 0302 	and.w	r3, r3, #2
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1f0      	bne.n	8007c1e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f003 0320 	and.w	r3, r3, #32
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d036      	beq.n	8007cb6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	699b      	ldr	r3, [r3, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d019      	beq.n	8007c84 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007c50:	4b37      	ldr	r3, [pc, #220]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a36      	ldr	r2, [pc, #216]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c56:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007c5a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007c5c:	f7f9 fdd4 	bl	8001808 <HAL_GetTick>
 8007c60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c62:	e008      	b.n	8007c76 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007c64:	f7f9 fdd0 	bl	8001808 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e1dc      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c76:	4b2e      	ldr	r3, [pc, #184]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d0f0      	beq.n	8007c64 <HAL_RCC_OscConfig+0x3d8>
 8007c82:	e018      	b.n	8007cb6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007c84:	4b2a      	ldr	r3, [pc, #168]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a29      	ldr	r2, [pc, #164]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007c8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c8e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007c90:	f7f9 fdba 	bl	8001808 <HAL_GetTick>
 8007c94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007c96:	e008      	b.n	8007caa <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007c98:	f7f9 fdb6 	bl	8001808 <HAL_GetTick>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d901      	bls.n	8007caa <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	e1c2      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007caa:	4b21      	ldr	r3, [pc, #132]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d1f0      	bne.n	8007c98 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 0304 	and.w	r3, r3, #4
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f000 8086 	beq.w	8007dd0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d34 <HAL_RCC_OscConfig+0x4a8>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8007d34 <HAL_RCC_OscConfig+0x4a8>)
 8007cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007cd0:	f7f9 fd9a 	bl	8001808 <HAL_GetTick>
 8007cd4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cd8:	f7f9 fd96 	bl	8001808 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b64      	cmp	r3, #100	@ 0x64
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e1a2      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cea:	4b12      	ldr	r3, [pc, #72]	@ (8007d34 <HAL_RCC_OscConfig+0x4a8>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0f0      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d106      	bne.n	8007d0c <HAL_RCC_OscConfig+0x480>
 8007cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d02:	4a0b      	ldr	r2, [pc, #44]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d0a:	e032      	b.n	8007d72 <HAL_RCC_OscConfig+0x4e6>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d111      	bne.n	8007d38 <HAL_RCC_OscConfig+0x4ac>
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d18:	4a05      	ldr	r2, [pc, #20]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d1a:	f023 0301 	bic.w	r3, r3, #1
 8007d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d20:	4b03      	ldr	r3, [pc, #12]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d24:	4a02      	ldr	r2, [pc, #8]	@ (8007d30 <HAL_RCC_OscConfig+0x4a4>)
 8007d26:	f023 0304 	bic.w	r3, r3, #4
 8007d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d2c:	e021      	b.n	8007d72 <HAL_RCC_OscConfig+0x4e6>
 8007d2e:	bf00      	nop
 8007d30:	58024400 	.word	0x58024400
 8007d34:	58024800 	.word	0x58024800
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	2b05      	cmp	r3, #5
 8007d3e:	d10c      	bne.n	8007d5a <HAL_RCC_OscConfig+0x4ce>
 8007d40:	4b83      	ldr	r3, [pc, #524]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d44:	4a82      	ldr	r2, [pc, #520]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d46:	f043 0304 	orr.w	r3, r3, #4
 8007d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d4c:	4b80      	ldr	r3, [pc, #512]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d50:	4a7f      	ldr	r2, [pc, #508]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d52:	f043 0301 	orr.w	r3, r3, #1
 8007d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d58:	e00b      	b.n	8007d72 <HAL_RCC_OscConfig+0x4e6>
 8007d5a:	4b7d      	ldr	r3, [pc, #500]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d60:	f023 0301 	bic.w	r3, r3, #1
 8007d64:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d66:	4b7a      	ldr	r3, [pc, #488]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d6a:	4a79      	ldr	r2, [pc, #484]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d6c:	f023 0304 	bic.w	r3, r3, #4
 8007d70:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d015      	beq.n	8007da6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d7a:	f7f9 fd45 	bl	8001808 <HAL_GetTick>
 8007d7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d80:	e00a      	b.n	8007d98 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d82:	f7f9 fd41 	bl	8001808 <HAL_GetTick>
 8007d86:	4602      	mov	r2, r0
 8007d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8a:	1ad3      	subs	r3, r2, r3
 8007d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d901      	bls.n	8007d98 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e14b      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d98:	4b6d      	ldr	r3, [pc, #436]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d9c:	f003 0302 	and.w	r3, r3, #2
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d0ee      	beq.n	8007d82 <HAL_RCC_OscConfig+0x4f6>
 8007da4:	e014      	b.n	8007dd0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007da6:	f7f9 fd2f 	bl	8001808 <HAL_GetTick>
 8007daa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dac:	e00a      	b.n	8007dc4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dae:	f7f9 fd2b 	bl	8001808 <HAL_GetTick>
 8007db2:	4602      	mov	r2, r0
 8007db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db6:	1ad3      	subs	r3, r2, r3
 8007db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d901      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e135      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dc4:	4b62      	ldr	r3, [pc, #392]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1ee      	bne.n	8007dae <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 812a 	beq.w	800802e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007dda:	4b5d      	ldr	r3, [pc, #372]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007de2:	2b18      	cmp	r3, #24
 8007de4:	f000 80ba 	beq.w	8007f5c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	f040 8095 	bne.w	8007f1c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007df2:	4b57      	ldr	r3, [pc, #348]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a56      	ldr	r2, [pc, #344]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfe:	f7f9 fd03 	bl	8001808 <HAL_GetTick>
 8007e02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e04:	e008      	b.n	8007e18 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e06:	f7f9 fcff 	bl	8001808 <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d901      	bls.n	8007e18 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e10b      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e18:	4b4d      	ldr	r3, [pc, #308]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1f0      	bne.n	8007e06 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e24:	4b4a      	ldr	r3, [pc, #296]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e28:	4b4a      	ldr	r3, [pc, #296]	@ (8007f54 <HAL_RCC_OscConfig+0x6c8>)
 8007e2a:	4013      	ands	r3, r2
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007e30:	687a      	ldr	r2, [r7, #4]
 8007e32:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e34:	0112      	lsls	r2, r2, #4
 8007e36:	430a      	orrs	r2, r1
 8007e38:	4945      	ldr	r1, [pc, #276]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e42:	3b01      	subs	r3, #1
 8007e44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	025b      	lsls	r3, r3, #9
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	041b      	lsls	r3, r3, #16
 8007e5c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e60:	431a      	orrs	r2, r3
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e66:	3b01      	subs	r3, #1
 8007e68:	061b      	lsls	r3, r3, #24
 8007e6a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e6e:	4938      	ldr	r1, [pc, #224]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007e74:	4b36      	ldr	r3, [pc, #216]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e78:	4a35      	ldr	r2, [pc, #212]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e7a:	f023 0301 	bic.w	r3, r3, #1
 8007e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007e80:	4b33      	ldr	r3, [pc, #204]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e84:	4b34      	ldr	r3, [pc, #208]	@ (8007f58 <HAL_RCC_OscConfig+0x6cc>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007e8c:	00d2      	lsls	r2, r2, #3
 8007e8e:	4930      	ldr	r1, [pc, #192]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e90:	4313      	orrs	r3, r2
 8007e92:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007e94:	4b2e      	ldr	r3, [pc, #184]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e98:	f023 020c 	bic.w	r2, r3, #12
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea0:	492b      	ldr	r1, [pc, #172]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eaa:	f023 0202 	bic.w	r2, r3, #2
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb2:	4927      	ldr	r1, [pc, #156]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007eb8:	4b25      	ldr	r3, [pc, #148]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ebc:	4a24      	ldr	r2, [pc, #144]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ec4:	4b22      	ldr	r3, [pc, #136]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec8:	4a21      	ldr	r2, [pc, #132]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ece:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ed6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007edc:	4b1c      	ldr	r3, [pc, #112]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007ee2:	f043 0301 	orr.w	r3, r3, #1
 8007ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ee8:	4b19      	ldr	r3, [pc, #100]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a18      	ldr	r2, [pc, #96]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ef4:	f7f9 fc88 	bl	8001808 <HAL_GetTick>
 8007ef8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007efa:	e008      	b.n	8007f0e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007efc:	f7f9 fc84 	bl	8001808 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d901      	bls.n	8007f0e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e090      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f0e:	4b10      	ldr	r3, [pc, #64]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0f0      	beq.n	8007efc <HAL_RCC_OscConfig+0x670>
 8007f1a:	e088      	b.n	800802e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a0b      	ldr	r2, [pc, #44]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007f22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f28:	f7f9 fc6e 	bl	8001808 <HAL_GetTick>
 8007f2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f2e:	e008      	b.n	8007f42 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f30:	f7f9 fc6a 	bl	8001808 <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e076      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f42:	4b03      	ldr	r3, [pc, #12]	@ (8007f50 <HAL_RCC_OscConfig+0x6c4>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1f0      	bne.n	8007f30 <HAL_RCC_OscConfig+0x6a4>
 8007f4e:	e06e      	b.n	800802e <HAL_RCC_OscConfig+0x7a2>
 8007f50:	58024400 	.word	0x58024400
 8007f54:	fffffc0c 	.word	0xfffffc0c
 8007f58:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007f5c:	4b36      	ldr	r3, [pc, #216]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8007f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007f62:	4b35      	ldr	r3, [pc, #212]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8007f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f66:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d031      	beq.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	f003 0203 	and.w	r2, r3, #3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d12a      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	091b      	lsrs	r3, r3, #4
 8007f82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d122      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f98:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d11a      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	0a5b      	lsrs	r3, r3, #9
 8007fa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007faa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d111      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	0c1b      	lsrs	r3, r3, #16
 8007fb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fbc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d108      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	0e1b      	lsrs	r3, r3, #24
 8007fc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fce:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d001      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e02b      	b.n	8008030 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007fd8:	4b17      	ldr	r3, [pc, #92]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8007fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fdc:	08db      	lsrs	r3, r3, #3
 8007fde:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007fe2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d01f      	beq.n	800802e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007fee:	4b12      	ldr	r3, [pc, #72]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8007ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff2:	4a11      	ldr	r2, [pc, #68]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8007ff4:	f023 0301 	bic.w	r3, r3, #1
 8007ff8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007ffa:	f7f9 fc05 	bl	8001808 <HAL_GetTick>
 8007ffe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008000:	bf00      	nop
 8008002:	f7f9 fc01 	bl	8001808 <HAL_GetTick>
 8008006:	4602      	mov	r2, r0
 8008008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800a:	4293      	cmp	r3, r2
 800800c:	d0f9      	beq.n	8008002 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800800e:	4b0a      	ldr	r3, [pc, #40]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8008010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008012:	4b0a      	ldr	r3, [pc, #40]	@ (800803c <HAL_RCC_OscConfig+0x7b0>)
 8008014:	4013      	ands	r3, r2
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800801a:	00d2      	lsls	r2, r2, #3
 800801c:	4906      	ldr	r1, [pc, #24]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 800801e:	4313      	orrs	r3, r2
 8008020:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008022:	4b05      	ldr	r3, [pc, #20]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8008024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008026:	4a04      	ldr	r2, [pc, #16]	@ (8008038 <HAL_RCC_OscConfig+0x7ac>)
 8008028:	f043 0301 	orr.w	r3, r3, #1
 800802c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800802e:	2300      	movs	r3, #0
}
 8008030:	4618      	mov	r0, r3
 8008032:	3730      	adds	r7, #48	@ 0x30
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	58024400 	.word	0x58024400
 800803c:	ffff0007 	.word	0xffff0007

08008040 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e19c      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008054:	4b8a      	ldr	r3, [pc, #552]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 030f 	and.w	r3, r3, #15
 800805c:	683a      	ldr	r2, [r7, #0]
 800805e:	429a      	cmp	r2, r3
 8008060:	d910      	bls.n	8008084 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008062:	4b87      	ldr	r3, [pc, #540]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f023 020f 	bic.w	r2, r3, #15
 800806a:	4985      	ldr	r1, [pc, #532]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	4313      	orrs	r3, r2
 8008070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008072:	4b83      	ldr	r3, [pc, #524]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 030f 	and.w	r3, r3, #15
 800807a:	683a      	ldr	r2, [r7, #0]
 800807c:	429a      	cmp	r2, r3
 800807e:	d001      	beq.n	8008084 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e184      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b00      	cmp	r3, #0
 800808e:	d010      	beq.n	80080b2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	691a      	ldr	r2, [r3, #16]
 8008094:	4b7b      	ldr	r3, [pc, #492]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800809c:	429a      	cmp	r2, r3
 800809e:	d908      	bls.n	80080b2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80080a0:	4b78      	ldr	r3, [pc, #480]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	4975      	ldr	r1, [pc, #468]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080ae:	4313      	orrs	r3, r2
 80080b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 0308 	and.w	r3, r3, #8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d010      	beq.n	80080e0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	695a      	ldr	r2, [r3, #20]
 80080c2:	4b70      	ldr	r3, [pc, #448]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080c4:	69db      	ldr	r3, [r3, #28]
 80080c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d908      	bls.n	80080e0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80080ce:	4b6d      	ldr	r3, [pc, #436]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080d0:	69db      	ldr	r3, [r3, #28]
 80080d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	695b      	ldr	r3, [r3, #20]
 80080da:	496a      	ldr	r1, [pc, #424]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080dc:	4313      	orrs	r3, r2
 80080de:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d010      	beq.n	800810e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	699a      	ldr	r2, [r3, #24]
 80080f0:	4b64      	ldr	r3, [pc, #400]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d908      	bls.n	800810e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80080fc:	4b61      	ldr	r3, [pc, #388]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80080fe:	69db      	ldr	r3, [r3, #28]
 8008100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	495e      	ldr	r1, [pc, #376]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 800810a:	4313      	orrs	r3, r2
 800810c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d010      	beq.n	800813c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	69da      	ldr	r2, [r3, #28]
 800811e:	4b59      	ldr	r3, [pc, #356]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008126:	429a      	cmp	r2, r3
 8008128:	d908      	bls.n	800813c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800812a:	4b56      	ldr	r3, [pc, #344]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	4953      	ldr	r1, [pc, #332]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008138:	4313      	orrs	r3, r2
 800813a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0302 	and.w	r3, r3, #2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d010      	beq.n	800816a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68da      	ldr	r2, [r3, #12]
 800814c:	4b4d      	ldr	r3, [pc, #308]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	f003 030f 	and.w	r3, r3, #15
 8008154:	429a      	cmp	r2, r3
 8008156:	d908      	bls.n	800816a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008158:	4b4a      	ldr	r3, [pc, #296]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	f023 020f 	bic.w	r2, r3, #15
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	4947      	ldr	r1, [pc, #284]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008166:	4313      	orrs	r3, r2
 8008168:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0301 	and.w	r3, r3, #1
 8008172:	2b00      	cmp	r3, #0
 8008174:	d055      	beq.n	8008222 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008176:	4b43      	ldr	r3, [pc, #268]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	4940      	ldr	r1, [pc, #256]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008184:	4313      	orrs	r3, r2
 8008186:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b02      	cmp	r3, #2
 800818e:	d107      	bne.n	80081a0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008190:	4b3c      	ldr	r3, [pc, #240]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008198:	2b00      	cmp	r3, #0
 800819a:	d121      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e0f6      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	2b03      	cmp	r3, #3
 80081a6:	d107      	bne.n	80081b8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80081a8:	4b36      	ldr	r3, [pc, #216]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d115      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e0ea      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d107      	bne.n	80081d0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081c0:	4b30      	ldr	r3, [pc, #192]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d109      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e0de      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80081d0:	4b2c      	ldr	r3, [pc, #176]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f003 0304 	and.w	r3, r3, #4
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e0d6      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80081e0:	4b28      	ldr	r3, [pc, #160]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	f023 0207 	bic.w	r2, r3, #7
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	4925      	ldr	r1, [pc, #148]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081f2:	f7f9 fb09 	bl	8001808 <HAL_GetTick>
 80081f6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081f8:	e00a      	b.n	8008210 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081fa:	f7f9 fb05 	bl	8001808 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008208:	4293      	cmp	r3, r2
 800820a:	d901      	bls.n	8008210 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800820c:	2303      	movs	r3, #3
 800820e:	e0be      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008210:	4b1c      	ldr	r3, [pc, #112]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	00db      	lsls	r3, r3, #3
 800821e:	429a      	cmp	r2, r3
 8008220:	d1eb      	bne.n	80081fa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 0302 	and.w	r3, r3, #2
 800822a:	2b00      	cmp	r3, #0
 800822c:	d010      	beq.n	8008250 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	68da      	ldr	r2, [r3, #12]
 8008232:	4b14      	ldr	r3, [pc, #80]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008234:	699b      	ldr	r3, [r3, #24]
 8008236:	f003 030f 	and.w	r3, r3, #15
 800823a:	429a      	cmp	r2, r3
 800823c:	d208      	bcs.n	8008250 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800823e:	4b11      	ldr	r3, [pc, #68]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	f023 020f 	bic.w	r2, r3, #15
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	490e      	ldr	r1, [pc, #56]	@ (8008284 <HAL_RCC_ClockConfig+0x244>)
 800824c:	4313      	orrs	r3, r2
 800824e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008250:	4b0b      	ldr	r3, [pc, #44]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 030f 	and.w	r3, r3, #15
 8008258:	683a      	ldr	r2, [r7, #0]
 800825a:	429a      	cmp	r2, r3
 800825c:	d214      	bcs.n	8008288 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800825e:	4b08      	ldr	r3, [pc, #32]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f023 020f 	bic.w	r2, r3, #15
 8008266:	4906      	ldr	r1, [pc, #24]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	4313      	orrs	r3, r2
 800826c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800826e:	4b04      	ldr	r3, [pc, #16]	@ (8008280 <HAL_RCC_ClockConfig+0x240>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 030f 	and.w	r3, r3, #15
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	429a      	cmp	r2, r3
 800827a:	d005      	beq.n	8008288 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	e086      	b.n	800838e <HAL_RCC_ClockConfig+0x34e>
 8008280:	52002000 	.word	0x52002000
 8008284:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f003 0304 	and.w	r3, r3, #4
 8008290:	2b00      	cmp	r3, #0
 8008292:	d010      	beq.n	80082b6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	691a      	ldr	r2, [r3, #16]
 8008298:	4b3f      	ldr	r3, [pc, #252]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d208      	bcs.n	80082b6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80082a4:	4b3c      	ldr	r3, [pc, #240]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	4939      	ldr	r1, [pc, #228]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082b2:	4313      	orrs	r3, r2
 80082b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d010      	beq.n	80082e4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	695a      	ldr	r2, [r3, #20]
 80082c6:	4b34      	ldr	r3, [pc, #208]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082c8:	69db      	ldr	r3, [r3, #28]
 80082ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d208      	bcs.n	80082e4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80082d2:	4b31      	ldr	r3, [pc, #196]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082d4:	69db      	ldr	r3, [r3, #28]
 80082d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	492e      	ldr	r1, [pc, #184]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0310 	and.w	r3, r3, #16
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d010      	beq.n	8008312 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	699a      	ldr	r2, [r3, #24]
 80082f4:	4b28      	ldr	r3, [pc, #160]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 80082f6:	69db      	ldr	r3, [r3, #28]
 80082f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d208      	bcs.n	8008312 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008300:	4b25      	ldr	r3, [pc, #148]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 8008302:	69db      	ldr	r3, [r3, #28]
 8008304:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	4922      	ldr	r1, [pc, #136]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 800830e:	4313      	orrs	r3, r2
 8008310:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0320 	and.w	r3, r3, #32
 800831a:	2b00      	cmp	r3, #0
 800831c:	d010      	beq.n	8008340 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	69da      	ldr	r2, [r3, #28]
 8008322:	4b1d      	ldr	r3, [pc, #116]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800832a:	429a      	cmp	r2, r3
 800832c:	d208      	bcs.n	8008340 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800832e:	4b1a      	ldr	r3, [pc, #104]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 8008330:	6a1b      	ldr	r3, [r3, #32]
 8008332:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	4917      	ldr	r1, [pc, #92]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 800833c:	4313      	orrs	r3, r2
 800833e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008340:	f000 f834 	bl	80083ac <HAL_RCC_GetSysClockFreq>
 8008344:	4602      	mov	r2, r0
 8008346:	4b14      	ldr	r3, [pc, #80]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	0a1b      	lsrs	r3, r3, #8
 800834c:	f003 030f 	and.w	r3, r3, #15
 8008350:	4912      	ldr	r1, [pc, #72]	@ (800839c <HAL_RCC_ClockConfig+0x35c>)
 8008352:	5ccb      	ldrb	r3, [r1, r3]
 8008354:	f003 031f 	and.w	r3, r3, #31
 8008358:	fa22 f303 	lsr.w	r3, r2, r3
 800835c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800835e:	4b0e      	ldr	r3, [pc, #56]	@ (8008398 <HAL_RCC_ClockConfig+0x358>)
 8008360:	699b      	ldr	r3, [r3, #24]
 8008362:	f003 030f 	and.w	r3, r3, #15
 8008366:	4a0d      	ldr	r2, [pc, #52]	@ (800839c <HAL_RCC_ClockConfig+0x35c>)
 8008368:	5cd3      	ldrb	r3, [r2, r3]
 800836a:	f003 031f 	and.w	r3, r3, #31
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	fa22 f303 	lsr.w	r3, r2, r3
 8008374:	4a0a      	ldr	r2, [pc, #40]	@ (80083a0 <HAL_RCC_ClockConfig+0x360>)
 8008376:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008378:	4a0a      	ldr	r2, [pc, #40]	@ (80083a4 <HAL_RCC_ClockConfig+0x364>)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800837e:	4b0a      	ldr	r3, [pc, #40]	@ (80083a8 <HAL_RCC_ClockConfig+0x368>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4618      	mov	r0, r3
 8008384:	f7f9 f9f6 	bl	8001774 <HAL_InitTick>
 8008388:	4603      	mov	r3, r0
 800838a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800838c:	7bfb      	ldrb	r3, [r7, #15]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	58024400 	.word	0x58024400
 800839c:	0800ba40 	.word	0x0800ba40
 80083a0:	24000004 	.word	0x24000004
 80083a4:	24000000 	.word	0x24000000
 80083a8:	24000008 	.word	0x24000008

080083ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b089      	sub	sp, #36	@ 0x24
 80083b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083b2:	4bb3      	ldr	r3, [pc, #716]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083ba:	2b18      	cmp	r3, #24
 80083bc:	f200 8155 	bhi.w	800866a <HAL_RCC_GetSysClockFreq+0x2be>
 80083c0:	a201      	add	r2, pc, #4	@ (adr r2, 80083c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80083c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c6:	bf00      	nop
 80083c8:	0800842d 	.word	0x0800842d
 80083cc:	0800866b 	.word	0x0800866b
 80083d0:	0800866b 	.word	0x0800866b
 80083d4:	0800866b 	.word	0x0800866b
 80083d8:	0800866b 	.word	0x0800866b
 80083dc:	0800866b 	.word	0x0800866b
 80083e0:	0800866b 	.word	0x0800866b
 80083e4:	0800866b 	.word	0x0800866b
 80083e8:	08008453 	.word	0x08008453
 80083ec:	0800866b 	.word	0x0800866b
 80083f0:	0800866b 	.word	0x0800866b
 80083f4:	0800866b 	.word	0x0800866b
 80083f8:	0800866b 	.word	0x0800866b
 80083fc:	0800866b 	.word	0x0800866b
 8008400:	0800866b 	.word	0x0800866b
 8008404:	0800866b 	.word	0x0800866b
 8008408:	08008459 	.word	0x08008459
 800840c:	0800866b 	.word	0x0800866b
 8008410:	0800866b 	.word	0x0800866b
 8008414:	0800866b 	.word	0x0800866b
 8008418:	0800866b 	.word	0x0800866b
 800841c:	0800866b 	.word	0x0800866b
 8008420:	0800866b 	.word	0x0800866b
 8008424:	0800866b 	.word	0x0800866b
 8008428:	0800845f 	.word	0x0800845f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800842c:	4b94      	ldr	r3, [pc, #592]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0320 	and.w	r3, r3, #32
 8008434:	2b00      	cmp	r3, #0
 8008436:	d009      	beq.n	800844c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008438:	4b91      	ldr	r3, [pc, #580]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	08db      	lsrs	r3, r3, #3
 800843e:	f003 0303 	and.w	r3, r3, #3
 8008442:	4a90      	ldr	r2, [pc, #576]	@ (8008684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008444:	fa22 f303 	lsr.w	r3, r2, r3
 8008448:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800844a:	e111      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800844c:	4b8d      	ldr	r3, [pc, #564]	@ (8008684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800844e:	61bb      	str	r3, [r7, #24]
      break;
 8008450:	e10e      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008452:	4b8d      	ldr	r3, [pc, #564]	@ (8008688 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008454:	61bb      	str	r3, [r7, #24]
      break;
 8008456:	e10b      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008458:	4b8c      	ldr	r3, [pc, #560]	@ (800868c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800845a:	61bb      	str	r3, [r7, #24]
      break;
 800845c:	e108      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800845e:	4b88      	ldr	r3, [pc, #544]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008462:	f003 0303 	and.w	r3, r3, #3
 8008466:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008468:	4b85      	ldr	r3, [pc, #532]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800846a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846c:	091b      	lsrs	r3, r3, #4
 800846e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008472:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008474:	4b82      	ldr	r3, [pc, #520]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008478:	f003 0301 	and.w	r3, r3, #1
 800847c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800847e:	4b80      	ldr	r3, [pc, #512]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008482:	08db      	lsrs	r3, r3, #3
 8008484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	fb02 f303 	mul.w	r3, r2, r3
 800848e:	ee07 3a90 	vmov	s15, r3
 8008492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008496:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 80e1 	beq.w	8008664 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	f000 8083 	beq.w	80085b0 <HAL_RCC_GetSysClockFreq+0x204>
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	f200 80a1 	bhi.w	80085f4 <HAL_RCC_GetSysClockFreq+0x248>
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d003      	beq.n	80084c0 <HAL_RCC_GetSysClockFreq+0x114>
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d056      	beq.n	800856c <HAL_RCC_GetSysClockFreq+0x1c0>
 80084be:	e099      	b.n	80085f4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0320 	and.w	r3, r3, #32
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d02d      	beq.n	8008528 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084cc:	4b6c      	ldr	r3, [pc, #432]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	08db      	lsrs	r3, r3, #3
 80084d2:	f003 0303 	and.w	r3, r3, #3
 80084d6:	4a6b      	ldr	r2, [pc, #428]	@ (8008684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084d8:	fa22 f303 	lsr.w	r3, r2, r3
 80084dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	ee07 3a90 	vmov	s15, r3
 80084e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	ee07 3a90 	vmov	s15, r3
 80084ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084f6:	4b62      	ldr	r3, [pc, #392]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084fe:	ee07 3a90 	vmov	s15, r3
 8008502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008506:	ed97 6a02 	vldr	s12, [r7, #8]
 800850a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008690 <HAL_RCC_GetSysClockFreq+0x2e4>
 800850e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800851a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800851e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008522:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008526:	e087      	b.n	8008638 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	ee07 3a90 	vmov	s15, r3
 800852e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008532:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008694 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800853a:	4b51      	ldr	r3, [pc, #324]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800853c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800853e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008542:	ee07 3a90 	vmov	s15, r3
 8008546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800854a:	ed97 6a02 	vldr	s12, [r7, #8]
 800854e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008690 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800855a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800855e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008566:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800856a:	e065      	b.n	8008638 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	ee07 3a90 	vmov	s15, r3
 8008572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008576:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008698 <HAL_RCC_GetSysClockFreq+0x2ec>
 800857a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800857e:	4b40      	ldr	r3, [pc, #256]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008586:	ee07 3a90 	vmov	s15, r3
 800858a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800858e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008592:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008690 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800859a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800859e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80085ae:	e043      	b.n	8008638 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	ee07 3a90 	vmov	s15, r3
 80085b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085ba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800869c <HAL_RCC_GetSysClockFreq+0x2f0>
 80085be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085c2:	4b2f      	ldr	r3, [pc, #188]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ca:	ee07 3a90 	vmov	s15, r3
 80085ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80085d6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008690 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80085f2:	e021      	b.n	8008638 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	ee07 3a90 	vmov	s15, r3
 80085fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085fe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008698 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008606:	4b1e      	ldr	r3, [pc, #120]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800860a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860e:	ee07 3a90 	vmov	s15, r3
 8008612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008616:	ed97 6a02 	vldr	s12, [r7, #8]
 800861a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008690 <HAL_RCC_GetSysClockFreq+0x2e4>
 800861e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800862a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800862e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008632:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008636:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008638:	4b11      	ldr	r3, [pc, #68]	@ (8008680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800863a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800863c:	0a5b      	lsrs	r3, r3, #9
 800863e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008642:	3301      	adds	r3, #1
 8008644:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	ee07 3a90 	vmov	s15, r3
 800864c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008650:	edd7 6a07 	vldr	s13, [r7, #28]
 8008654:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008658:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800865c:	ee17 3a90 	vmov	r3, s15
 8008660:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008662:	e005      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	61bb      	str	r3, [r7, #24]
      break;
 8008668:	e002      	b.n	8008670 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800866a:	4b07      	ldr	r3, [pc, #28]	@ (8008688 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800866c:	61bb      	str	r3, [r7, #24]
      break;
 800866e:	bf00      	nop
  }

  return sysclockfreq;
 8008670:	69bb      	ldr	r3, [r7, #24]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3724      	adds	r7, #36	@ 0x24
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	58024400 	.word	0x58024400
 8008684:	03d09000 	.word	0x03d09000
 8008688:	003d0900 	.word	0x003d0900
 800868c:	00f42400 	.word	0x00f42400
 8008690:	46000000 	.word	0x46000000
 8008694:	4c742400 	.word	0x4c742400
 8008698:	4a742400 	.word	0x4a742400
 800869c:	4b742400 	.word	0x4b742400

080086a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80086a6:	f7ff fe81 	bl	80083ac <HAL_RCC_GetSysClockFreq>
 80086aa:	4602      	mov	r2, r0
 80086ac:	4b10      	ldr	r3, [pc, #64]	@ (80086f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	0a1b      	lsrs	r3, r3, #8
 80086b2:	f003 030f 	and.w	r3, r3, #15
 80086b6:	490f      	ldr	r1, [pc, #60]	@ (80086f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80086b8:	5ccb      	ldrb	r3, [r1, r3]
 80086ba:	f003 031f 	and.w	r3, r3, #31
 80086be:	fa22 f303 	lsr.w	r3, r2, r3
 80086c2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80086c4:	4b0a      	ldr	r3, [pc, #40]	@ (80086f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	f003 030f 	and.w	r3, r3, #15
 80086cc:	4a09      	ldr	r2, [pc, #36]	@ (80086f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80086ce:	5cd3      	ldrb	r3, [r2, r3]
 80086d0:	f003 031f 	and.w	r3, r3, #31
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	fa22 f303 	lsr.w	r3, r2, r3
 80086da:	4a07      	ldr	r2, [pc, #28]	@ (80086f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80086dc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80086de:	4a07      	ldr	r2, [pc, #28]	@ (80086fc <HAL_RCC_GetHCLKFreq+0x5c>)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80086e4:	4b04      	ldr	r3, [pc, #16]	@ (80086f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80086e6:	681b      	ldr	r3, [r3, #0]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3708      	adds	r7, #8
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}
 80086f0:	58024400 	.word	0x58024400
 80086f4:	0800ba40 	.word	0x0800ba40
 80086f8:	24000004 	.word	0x24000004
 80086fc:	24000000 	.word	0x24000000

08008700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008704:	f7ff ffcc 	bl	80086a0 <HAL_RCC_GetHCLKFreq>
 8008708:	4602      	mov	r2, r0
 800870a:	4b06      	ldr	r3, [pc, #24]	@ (8008724 <HAL_RCC_GetPCLK1Freq+0x24>)
 800870c:	69db      	ldr	r3, [r3, #28]
 800870e:	091b      	lsrs	r3, r3, #4
 8008710:	f003 0307 	and.w	r3, r3, #7
 8008714:	4904      	ldr	r1, [pc, #16]	@ (8008728 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008716:	5ccb      	ldrb	r3, [r1, r3]
 8008718:	f003 031f 	and.w	r3, r3, #31
 800871c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008720:	4618      	mov	r0, r3
 8008722:	bd80      	pop	{r7, pc}
 8008724:	58024400 	.word	0x58024400
 8008728:	0800ba40 	.word	0x0800ba40

0800872c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800872c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008730:	b0c6      	sub	sp, #280	@ 0x118
 8008732:	af00      	add	r7, sp, #0
 8008734:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008738:	2300      	movs	r3, #0
 800873a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800873e:	2300      	movs	r3, #0
 8008740:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008750:	2500      	movs	r5, #0
 8008752:	ea54 0305 	orrs.w	r3, r4, r5
 8008756:	d049      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800875c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800875e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008762:	d02f      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008764:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008768:	d828      	bhi.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800876a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800876e:	d01a      	beq.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008770:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008774:	d822      	bhi.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008776:	2b00      	cmp	r3, #0
 8008778:	d003      	beq.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800877a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800877e:	d007      	beq.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008780:	e01c      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008782:	4bab      	ldr	r3, [pc, #684]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008786:	4aaa      	ldr	r2, [pc, #680]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800878c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800878e:	e01a      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008794:	3308      	adds	r3, #8
 8008796:	2102      	movs	r1, #2
 8008798:	4618      	mov	r0, r3
 800879a:	f002 fa49 	bl	800ac30 <RCCEx_PLL2_Config>
 800879e:	4603      	mov	r3, r0
 80087a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80087a4:	e00f      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80087a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087aa:	3328      	adds	r3, #40	@ 0x28
 80087ac:	2102      	movs	r1, #2
 80087ae:	4618      	mov	r0, r3
 80087b0:	f002 faf0 	bl	800ad94 <RCCEx_PLL3_Config>
 80087b4:	4603      	mov	r3, r0
 80087b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80087ba:	e004      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80087c2:	e000      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80087c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d10a      	bne.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80087ce:	4b98      	ldr	r3, [pc, #608]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80087d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087dc:	4a94      	ldr	r2, [pc, #592]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087de:	430b      	orrs	r3, r1
 80087e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80087e2:	e003      	b.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80087ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80087f8:	f04f 0900 	mov.w	r9, #0
 80087fc:	ea58 0309 	orrs.w	r3, r8, r9
 8008800:	d047      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008808:	2b04      	cmp	r3, #4
 800880a:	d82a      	bhi.n	8008862 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800880c:	a201      	add	r2, pc, #4	@ (adr r2, 8008814 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008812:	bf00      	nop
 8008814:	08008829 	.word	0x08008829
 8008818:	08008837 	.word	0x08008837
 800881c:	0800884d 	.word	0x0800884d
 8008820:	0800886b 	.word	0x0800886b
 8008824:	0800886b 	.word	0x0800886b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008828:	4b81      	ldr	r3, [pc, #516]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800882a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882c:	4a80      	ldr	r2, [pc, #512]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800882e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008832:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008834:	e01a      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800883a:	3308      	adds	r3, #8
 800883c:	2100      	movs	r1, #0
 800883e:	4618      	mov	r0, r3
 8008840:	f002 f9f6 	bl	800ac30 <RCCEx_PLL2_Config>
 8008844:	4603      	mov	r3, r0
 8008846:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800884a:	e00f      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800884c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008850:	3328      	adds	r3, #40	@ 0x28
 8008852:	2100      	movs	r1, #0
 8008854:	4618      	mov	r0, r3
 8008856:	f002 fa9d 	bl	800ad94 <RCCEx_PLL3_Config>
 800885a:	4603      	mov	r3, r0
 800885c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008860:	e004      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008868:	e000      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800886a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800886c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10a      	bne.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008874:	4b6e      	ldr	r3, [pc, #440]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008878:	f023 0107 	bic.w	r1, r3, #7
 800887c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008882:	4a6b      	ldr	r2, [pc, #428]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008884:	430b      	orrs	r3, r1
 8008886:	6513      	str	r3, [r2, #80]	@ 0x50
 8008888:	e003      	b.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800888a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800888e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800889e:	f04f 0b00 	mov.w	fp, #0
 80088a2:	ea5a 030b 	orrs.w	r3, sl, fp
 80088a6:	d05b      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80088a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80088b0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80088b4:	d03b      	beq.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80088b6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80088ba:	d834      	bhi.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80088bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80088c0:	d037      	beq.n	8008932 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80088c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80088c6:	d82e      	bhi.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80088c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80088cc:	d033      	beq.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80088ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80088d2:	d828      	bhi.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80088d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088d8:	d01a      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80088da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088de:	d822      	bhi.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d003      	beq.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80088e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088e8:	d007      	beq.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80088ea:	e01c      	b.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088ec:	4b50      	ldr	r3, [pc, #320]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f0:	4a4f      	ldr	r2, [pc, #316]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088f8:	e01e      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088fe:	3308      	adds	r3, #8
 8008900:	2100      	movs	r1, #0
 8008902:	4618      	mov	r0, r3
 8008904:	f002 f994 	bl	800ac30 <RCCEx_PLL2_Config>
 8008908:	4603      	mov	r3, r0
 800890a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800890e:	e013      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008910:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008914:	3328      	adds	r3, #40	@ 0x28
 8008916:	2100      	movs	r1, #0
 8008918:	4618      	mov	r0, r3
 800891a:	f002 fa3b 	bl	800ad94 <RCCEx_PLL3_Config>
 800891e:	4603      	mov	r3, r0
 8008920:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008924:	e008      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800892c:	e004      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800892e:	bf00      	nop
 8008930:	e002      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008932:	bf00      	nop
 8008934:	e000      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8008936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008938:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800893c:	2b00      	cmp	r3, #0
 800893e:	d10b      	bne.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008940:	4b3b      	ldr	r3, [pc, #236]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008944:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008948:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800894c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008950:	4a37      	ldr	r2, [pc, #220]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008952:	430b      	orrs	r3, r1
 8008954:	6593      	str	r3, [r2, #88]	@ 0x58
 8008956:	e003      	b.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008958:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800895c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008968:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800896c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008970:	2300      	movs	r3, #0
 8008972:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008976:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800897a:	460b      	mov	r3, r1
 800897c:	4313      	orrs	r3, r2
 800897e:	d05d      	beq.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008984:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008988:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800898c:	d03b      	beq.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800898e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008992:	d834      	bhi.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008994:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008998:	d037      	beq.n	8008a0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800899a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800899e:	d82e      	bhi.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80089a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80089a4:	d033      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80089a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80089aa:	d828      	bhi.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80089ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089b0:	d01a      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80089b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089b6:	d822      	bhi.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d003      	beq.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80089bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089c0:	d007      	beq.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80089c2:	e01c      	b.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c8:	4a19      	ldr	r2, [pc, #100]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089d0:	e01e      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d6:	3308      	adds	r3, #8
 80089d8:	2100      	movs	r1, #0
 80089da:	4618      	mov	r0, r3
 80089dc:	f002 f928 	bl	800ac30 <RCCEx_PLL2_Config>
 80089e0:	4603      	mov	r3, r0
 80089e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80089e6:	e013      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ec:	3328      	adds	r3, #40	@ 0x28
 80089ee:	2100      	movs	r1, #0
 80089f0:	4618      	mov	r0, r3
 80089f2:	f002 f9cf 	bl	800ad94 <RCCEx_PLL3_Config>
 80089f6:	4603      	mov	r3, r0
 80089f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089fc:	e008      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a04:	e004      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008a06:	bf00      	nop
 8008a08:	e002      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008a0a:	bf00      	nop
 8008a0c:	e000      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10d      	bne.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008a18:	4b05      	ldr	r3, [pc, #20]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a1c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008a28:	4a01      	ldr	r2, [pc, #4]	@ (8008a30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a2e:	e005      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008a30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a44:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008a48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a52:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008a56:	460b      	mov	r3, r1
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	d03a      	beq.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8008a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a62:	2b30      	cmp	r3, #48	@ 0x30
 8008a64:	d01f      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8008a66:	2b30      	cmp	r3, #48	@ 0x30
 8008a68:	d819      	bhi.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008a6a:	2b20      	cmp	r3, #32
 8008a6c:	d00c      	beq.n	8008a88 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008a6e:	2b20      	cmp	r3, #32
 8008a70:	d815      	bhi.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d019      	beq.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008a76:	2b10      	cmp	r3, #16
 8008a78:	d111      	bne.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a7a:	4baa      	ldr	r3, [pc, #680]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a7e:	4aa9      	ldr	r2, [pc, #676]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008a86:	e011      	b.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a8c:	3308      	adds	r3, #8
 8008a8e:	2102      	movs	r1, #2
 8008a90:	4618      	mov	r0, r3
 8008a92:	f002 f8cd 	bl	800ac30 <RCCEx_PLL2_Config>
 8008a96:	4603      	mov	r3, r0
 8008a98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008a9c:	e006      	b.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008aa4:	e002      	b.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008aa6:	bf00      	nop
 8008aa8:	e000      	b.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008aaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008aac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d10a      	bne.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008ab4:	4b9b      	ldr	r3, [pc, #620]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ac2:	4a98      	ldr	r2, [pc, #608]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ac4:	430b      	orrs	r3, r1
 8008ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ac8:	e003      	b.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ace:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008ad2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008ade:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008ae8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008aec:	460b      	mov	r3, r1
 8008aee:	4313      	orrs	r3, r2
 8008af0:	d051      	beq.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008af8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008afc:	d035      	beq.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8008afe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b02:	d82e      	bhi.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008b04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b08:	d031      	beq.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8008b0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b0e:	d828      	bhi.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b14:	d01a      	beq.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b1a:	d822      	bhi.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d003      	beq.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8008b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b24:	d007      	beq.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008b26:	e01c      	b.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b28:	4b7e      	ldr	r3, [pc, #504]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2c:	4a7d      	ldr	r2, [pc, #500]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b34:	e01c      	b.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b3a:	3308      	adds	r3, #8
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f002 f876 	bl	800ac30 <RCCEx_PLL2_Config>
 8008b44:	4603      	mov	r3, r0
 8008b46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b4a:	e011      	b.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b50:	3328      	adds	r3, #40	@ 0x28
 8008b52:	2100      	movs	r1, #0
 8008b54:	4618      	mov	r0, r3
 8008b56:	f002 f91d 	bl	800ad94 <RCCEx_PLL3_Config>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008b60:	e006      	b.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b68:	e002      	b.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008b6a:	bf00      	nop
 8008b6c:	e000      	b.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008b6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d10a      	bne.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008b78:	4b6a      	ldr	r3, [pc, #424]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b86:	4a67      	ldr	r2, [pc, #412]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b88:	430b      	orrs	r3, r1
 8008b8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8008b8c:	e003      	b.n	8008b96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b92:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008ba2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bac:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	d053      	beq.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008bc0:	d033      	beq.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008bc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008bc6:	d82c      	bhi.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008bc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008bcc:	d02f      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008bce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008bd2:	d826      	bhi.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008bd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008bd8:	d02b      	beq.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008bda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008bde:	d820      	bhi.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008be0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008be4:	d012      	beq.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8008be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bea:	d81a      	bhi.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d022      	beq.n	8008c36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bf4:	d115      	bne.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bfa:	3308      	adds	r3, #8
 8008bfc:	2101      	movs	r1, #1
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f002 f816 	bl	800ac30 <RCCEx_PLL2_Config>
 8008c04:	4603      	mov	r3, r0
 8008c06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008c0a:	e015      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c10:	3328      	adds	r3, #40	@ 0x28
 8008c12:	2101      	movs	r1, #1
 8008c14:	4618      	mov	r0, r3
 8008c16:	f002 f8bd 	bl	800ad94 <RCCEx_PLL3_Config>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008c20:	e00a      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c28:	e006      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008c2a:	bf00      	nop
 8008c2c:	e004      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008c2e:	bf00      	nop
 8008c30:	e002      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008c32:	bf00      	nop
 8008c34:	e000      	b.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d10a      	bne.n	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008c40:	4b38      	ldr	r3, [pc, #224]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c44:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c4e:	4a35      	ldr	r2, [pc, #212]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c50:	430b      	orrs	r3, r1
 8008c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8008c54:	e003      	b.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c66:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008c6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008c74:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	d058      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008c86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c8a:	d033      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c90:	d82c      	bhi.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c96:	d02f      	beq.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c9c:	d826      	bhi.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ca2:	d02b      	beq.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008ca4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ca8:	d820      	bhi.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008caa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cae:	d012      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008cb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cb4:	d81a      	bhi.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d022      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008cba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cbe:	d115      	bne.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cc4:	3308      	adds	r3, #8
 8008cc6:	2101      	movs	r1, #1
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f001 ffb1 	bl	800ac30 <RCCEx_PLL2_Config>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008cd4:	e015      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cda:	3328      	adds	r3, #40	@ 0x28
 8008cdc:	2101      	movs	r1, #1
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f002 f858 	bl	800ad94 <RCCEx_PLL3_Config>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008cea:	e00a      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008cf2:	e006      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008cf4:	bf00      	nop
 8008cf6:	e004      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008cf8:	bf00      	nop
 8008cfa:	e002      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008cfc:	bf00      	nop
 8008cfe:	e000      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d10e      	bne.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008d0a:	4b06      	ldr	r3, [pc, #24]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d0e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008d12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008d1a:	4a02      	ldr	r2, [pc, #8]	@ (8008d24 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d1c:	430b      	orrs	r3, r1
 8008d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d20:	e006      	b.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008d22:	bf00      	nop
 8008d24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d38:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008d3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d40:	2300      	movs	r3, #0
 8008d42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008d46:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	d037      	beq.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d5a:	d00e      	beq.n	8008d7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008d5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d60:	d816      	bhi.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d018      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8008d66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d6a:	d111      	bne.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d6c:	4bc4      	ldr	r3, [pc, #784]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d70:	4ac3      	ldr	r2, [pc, #780]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d78:	e00f      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d7e:	3308      	adds	r3, #8
 8008d80:	2101      	movs	r1, #1
 8008d82:	4618      	mov	r0, r3
 8008d84:	f001 ff54 	bl	800ac30 <RCCEx_PLL2_Config>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d8e:	e004      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d96:	e000      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10a      	bne.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008da2:	4bb7      	ldr	r3, [pc, #732]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008da6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008db0:	4ab3      	ldr	r2, [pc, #716]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008db2:	430b      	orrs	r3, r1
 8008db4:	6513      	str	r3, [r2, #80]	@ 0x50
 8008db6:	e003      	b.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008db8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008dbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008dcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008dd6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008dda:	460b      	mov	r3, r1
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	d039      	beq.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008de6:	2b03      	cmp	r3, #3
 8008de8:	d81c      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008dea:	a201      	add	r2, pc, #4	@ (adr r2, 8008df0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df0:	08008e2d 	.word	0x08008e2d
 8008df4:	08008e01 	.word	0x08008e01
 8008df8:	08008e0f 	.word	0x08008e0f
 8008dfc:	08008e2d 	.word	0x08008e2d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e00:	4b9f      	ldr	r3, [pc, #636]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e04:	4a9e      	ldr	r2, [pc, #632]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008e0c:	e00f      	b.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e12:	3308      	adds	r3, #8
 8008e14:	2102      	movs	r1, #2
 8008e16:	4618      	mov	r0, r3
 8008e18:	f001 ff0a 	bl	800ac30 <RCCEx_PLL2_Config>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008e22:	e004      	b.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e2a:	e000      	b.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10a      	bne.n	8008e4c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008e36:	4b92      	ldr	r3, [pc, #584]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e3a:	f023 0103 	bic.w	r1, r3, #3
 8008e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e44:	4a8e      	ldr	r2, [pc, #568]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e46:	430b      	orrs	r3, r1
 8008e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e4a:	e003      	b.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008e60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e64:	2300      	movs	r3, #0
 8008e66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e6a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008e6e:	460b      	mov	r3, r1
 8008e70:	4313      	orrs	r3, r2
 8008e72:	f000 8099 	beq.w	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e76:	4b83      	ldr	r3, [pc, #524]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a82      	ldr	r2, [pc, #520]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e82:	f7f8 fcc1 	bl	8001808 <HAL_GetTick>
 8008e86:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e8a:	e00b      	b.n	8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e8c:	f7f8 fcbc 	bl	8001808 <HAL_GetTick>
 8008e90:	4602      	mov	r2, r0
 8008e92:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	2b64      	cmp	r3, #100	@ 0x64
 8008e9a:	d903      	bls.n	8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ea2:	e005      	b.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ea4:	4b77      	ldr	r3, [pc, #476]	@ (8009084 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d0ed      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008eb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d173      	bne.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008eb8:	4b71      	ldr	r3, [pc, #452]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008eba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ec0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008ec4:	4053      	eors	r3, r2
 8008ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d015      	beq.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ece:	4b6c      	ldr	r3, [pc, #432]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ed6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008eda:	4b69      	ldr	r3, [pc, #420]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ede:	4a68      	ldr	r2, [pc, #416]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ee4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008ee6:	4b66      	ldr	r3, [pc, #408]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eea:	4a65      	ldr	r2, [pc, #404]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ef0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008ef2:	4a63      	ldr	r2, [pc, #396]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ef8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008efe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f06:	d118      	bne.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f08:	f7f8 fc7e 	bl	8001808 <HAL_GetTick>
 8008f0c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f10:	e00d      	b.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f12:	f7f8 fc79 	bl	8001808 <HAL_GetTick>
 8008f16:	4602      	mov	r2, r0
 8008f18:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008f1c:	1ad2      	subs	r2, r2, r3
 8008f1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d903      	bls.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008f26:	2303      	movs	r3, #3
 8008f28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008f2c:	e005      	b.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008f2e:	4b54      	ldr	r3, [pc, #336]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f32:	f003 0302 	and.w	r3, r3, #2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d0eb      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008f3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d129      	bne.n	8008f96 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f46:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f52:	d10e      	bne.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8008f54:	4b4a      	ldr	r3, [pc, #296]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f64:	091a      	lsrs	r2, r3, #4
 8008f66:	4b48      	ldr	r3, [pc, #288]	@ (8009088 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8008f68:	4013      	ands	r3, r2
 8008f6a:	4a45      	ldr	r2, [pc, #276]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f6c:	430b      	orrs	r3, r1
 8008f6e:	6113      	str	r3, [r2, #16]
 8008f70:	e005      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008f72:	4b43      	ldr	r3, [pc, #268]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	4a42      	ldr	r2, [pc, #264]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008f7c:	6113      	str	r3, [r2, #16]
 8008f7e:	4b40      	ldr	r3, [pc, #256]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f80:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008f82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f8e:	4a3c      	ldr	r2, [pc, #240]	@ (8009080 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f90:	430b      	orrs	r3, r1
 8008f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f94:	e008      	b.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008f96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8008f9e:	e003      	b.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fa4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb0:	f002 0301 	and.w	r3, r2, #1
 8008fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008fbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	f000 808f 	beq.w	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008fd0:	2b28      	cmp	r3, #40	@ 0x28
 8008fd2:	d871      	bhi.n	80090b8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fdc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8008fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fda:	bf00      	nop
 8008fdc:	080090c1 	.word	0x080090c1
 8008fe0:	080090b9 	.word	0x080090b9
 8008fe4:	080090b9 	.word	0x080090b9
 8008fe8:	080090b9 	.word	0x080090b9
 8008fec:	080090b9 	.word	0x080090b9
 8008ff0:	080090b9 	.word	0x080090b9
 8008ff4:	080090b9 	.word	0x080090b9
 8008ff8:	080090b9 	.word	0x080090b9
 8008ffc:	0800908d 	.word	0x0800908d
 8009000:	080090b9 	.word	0x080090b9
 8009004:	080090b9 	.word	0x080090b9
 8009008:	080090b9 	.word	0x080090b9
 800900c:	080090b9 	.word	0x080090b9
 8009010:	080090b9 	.word	0x080090b9
 8009014:	080090b9 	.word	0x080090b9
 8009018:	080090b9 	.word	0x080090b9
 800901c:	080090a3 	.word	0x080090a3
 8009020:	080090b9 	.word	0x080090b9
 8009024:	080090b9 	.word	0x080090b9
 8009028:	080090b9 	.word	0x080090b9
 800902c:	080090b9 	.word	0x080090b9
 8009030:	080090b9 	.word	0x080090b9
 8009034:	080090b9 	.word	0x080090b9
 8009038:	080090b9 	.word	0x080090b9
 800903c:	080090c1 	.word	0x080090c1
 8009040:	080090b9 	.word	0x080090b9
 8009044:	080090b9 	.word	0x080090b9
 8009048:	080090b9 	.word	0x080090b9
 800904c:	080090b9 	.word	0x080090b9
 8009050:	080090b9 	.word	0x080090b9
 8009054:	080090b9 	.word	0x080090b9
 8009058:	080090b9 	.word	0x080090b9
 800905c:	080090c1 	.word	0x080090c1
 8009060:	080090b9 	.word	0x080090b9
 8009064:	080090b9 	.word	0x080090b9
 8009068:	080090b9 	.word	0x080090b9
 800906c:	080090b9 	.word	0x080090b9
 8009070:	080090b9 	.word	0x080090b9
 8009074:	080090b9 	.word	0x080090b9
 8009078:	080090b9 	.word	0x080090b9
 800907c:	080090c1 	.word	0x080090c1
 8009080:	58024400 	.word	0x58024400
 8009084:	58024800 	.word	0x58024800
 8009088:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800908c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009090:	3308      	adds	r3, #8
 8009092:	2101      	movs	r1, #1
 8009094:	4618      	mov	r0, r3
 8009096:	f001 fdcb 	bl	800ac30 <RCCEx_PLL2_Config>
 800909a:	4603      	mov	r3, r0
 800909c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80090a0:	e00f      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80090a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a6:	3328      	adds	r3, #40	@ 0x28
 80090a8:	2101      	movs	r1, #1
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 fe72 	bl	800ad94 <RCCEx_PLL3_Config>
 80090b0:	4603      	mov	r3, r0
 80090b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80090b6:	e004      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80090be:	e000      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80090c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10a      	bne.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80090ca:	4bbf      	ldr	r3, [pc, #764]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80090cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80090d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090d8:	4abb      	ldr	r2, [pc, #748]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80090da:	430b      	orrs	r3, r1
 80090dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80090de:	e003      	b.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80090e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f0:	f002 0302 	and.w	r3, r2, #2
 80090f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090f8:	2300      	movs	r3, #0
 80090fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80090fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009102:	460b      	mov	r3, r1
 8009104:	4313      	orrs	r3, r2
 8009106:	d041      	beq.n	800918c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800910c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800910e:	2b05      	cmp	r3, #5
 8009110:	d824      	bhi.n	800915c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8009112:	a201      	add	r2, pc, #4	@ (adr r2, 8009118 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8009114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009118:	08009165 	.word	0x08009165
 800911c:	08009131 	.word	0x08009131
 8009120:	08009147 	.word	0x08009147
 8009124:	08009165 	.word	0x08009165
 8009128:	08009165 	.word	0x08009165
 800912c:	08009165 	.word	0x08009165
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009134:	3308      	adds	r3, #8
 8009136:	2101      	movs	r1, #1
 8009138:	4618      	mov	r0, r3
 800913a:	f001 fd79 	bl	800ac30 <RCCEx_PLL2_Config>
 800913e:	4603      	mov	r3, r0
 8009140:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009144:	e00f      	b.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800914a:	3328      	adds	r3, #40	@ 0x28
 800914c:	2101      	movs	r1, #1
 800914e:	4618      	mov	r0, r3
 8009150:	f001 fe20 	bl	800ad94 <RCCEx_PLL3_Config>
 8009154:	4603      	mov	r3, r0
 8009156:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800915a:	e004      	b.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009162:	e000      	b.n	8009166 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8009164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10a      	bne.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800916e:	4b96      	ldr	r3, [pc, #600]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009172:	f023 0107 	bic.w	r1, r3, #7
 8009176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800917a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800917c:	4a92      	ldr	r2, [pc, #584]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800917e:	430b      	orrs	r3, r1
 8009180:	6553      	str	r3, [r2, #84]	@ 0x54
 8009182:	e003      	b.n	800918c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009184:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009188:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800918c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009194:	f002 0304 	and.w	r3, r2, #4
 8009198:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800919c:	2300      	movs	r3, #0
 800919e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091a2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80091a6:	460b      	mov	r3, r1
 80091a8:	4313      	orrs	r3, r2
 80091aa:	d044      	beq.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80091ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091b4:	2b05      	cmp	r3, #5
 80091b6:	d825      	bhi.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80091b8:	a201      	add	r2, pc, #4	@ (adr r2, 80091c0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80091ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091be:	bf00      	nop
 80091c0:	0800920d 	.word	0x0800920d
 80091c4:	080091d9 	.word	0x080091d9
 80091c8:	080091ef 	.word	0x080091ef
 80091cc:	0800920d 	.word	0x0800920d
 80091d0:	0800920d 	.word	0x0800920d
 80091d4:	0800920d 	.word	0x0800920d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091dc:	3308      	adds	r3, #8
 80091de:	2101      	movs	r1, #1
 80091e0:	4618      	mov	r0, r3
 80091e2:	f001 fd25 	bl	800ac30 <RCCEx_PLL2_Config>
 80091e6:	4603      	mov	r3, r0
 80091e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80091ec:	e00f      	b.n	800920e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f2:	3328      	adds	r3, #40	@ 0x28
 80091f4:	2101      	movs	r1, #1
 80091f6:	4618      	mov	r0, r3
 80091f8:	f001 fdcc 	bl	800ad94 <RCCEx_PLL3_Config>
 80091fc:	4603      	mov	r3, r0
 80091fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009202:	e004      	b.n	800920e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009204:	2301      	movs	r3, #1
 8009206:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800920a:	e000      	b.n	800920e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800920c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800920e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009212:	2b00      	cmp	r3, #0
 8009214:	d10b      	bne.n	800922e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009216:	4b6c      	ldr	r3, [pc, #432]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800921a:	f023 0107 	bic.w	r1, r3, #7
 800921e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009226:	4a68      	ldr	r2, [pc, #416]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009228:	430b      	orrs	r3, r1
 800922a:	6593      	str	r3, [r2, #88]	@ 0x58
 800922c:	e003      	b.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800922e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009232:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800923a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923e:	f002 0320 	and.w	r3, r2, #32
 8009242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009246:	2300      	movs	r3, #0
 8009248:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800924c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009250:	460b      	mov	r3, r1
 8009252:	4313      	orrs	r3, r2
 8009254:	d055      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800925a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800925e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009262:	d033      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8009264:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009268:	d82c      	bhi.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800926a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800926e:	d02f      	beq.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009274:	d826      	bhi.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009276:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800927a:	d02b      	beq.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800927c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009280:	d820      	bhi.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009286:	d012      	beq.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800928c:	d81a      	bhi.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800928e:	2b00      	cmp	r3, #0
 8009290:	d022      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8009292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009296:	d115      	bne.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800929c:	3308      	adds	r3, #8
 800929e:	2100      	movs	r1, #0
 80092a0:	4618      	mov	r0, r3
 80092a2:	f001 fcc5 	bl	800ac30 <RCCEx_PLL2_Config>
 80092a6:	4603      	mov	r3, r0
 80092a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80092ac:	e015      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80092ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092b2:	3328      	adds	r3, #40	@ 0x28
 80092b4:	2102      	movs	r1, #2
 80092b6:	4618      	mov	r0, r3
 80092b8:	f001 fd6c 	bl	800ad94 <RCCEx_PLL3_Config>
 80092bc:	4603      	mov	r3, r0
 80092be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80092c2:	e00a      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80092ca:	e006      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80092cc:	bf00      	nop
 80092ce:	e004      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80092d0:	bf00      	nop
 80092d2:	e002      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80092d4:	bf00      	nop
 80092d6:	e000      	b.n	80092da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80092d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d10b      	bne.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092e2:	4b39      	ldr	r3, [pc, #228]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80092ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092f2:	4a35      	ldr	r2, [pc, #212]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092f4:	430b      	orrs	r3, r1
 80092f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80092f8:	e003      	b.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80092fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800930e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009312:	2300      	movs	r3, #0
 8009314:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009318:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800931c:	460b      	mov	r3, r1
 800931e:	4313      	orrs	r3, r2
 8009320:	d058      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009326:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800932a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800932e:	d033      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8009330:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009334:	d82c      	bhi.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800933a:	d02f      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800933c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009340:	d826      	bhi.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009342:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009346:	d02b      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800934c:	d820      	bhi.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800934e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009352:	d012      	beq.n	800937a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8009354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009358:	d81a      	bhi.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800935a:	2b00      	cmp	r3, #0
 800935c:	d022      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800935e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009362:	d115      	bne.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009368:	3308      	adds	r3, #8
 800936a:	2100      	movs	r1, #0
 800936c:	4618      	mov	r0, r3
 800936e:	f001 fc5f 	bl	800ac30 <RCCEx_PLL2_Config>
 8009372:	4603      	mov	r3, r0
 8009374:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009378:	e015      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800937a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800937e:	3328      	adds	r3, #40	@ 0x28
 8009380:	2102      	movs	r1, #2
 8009382:	4618      	mov	r0, r3
 8009384:	f001 fd06 	bl	800ad94 <RCCEx_PLL3_Config>
 8009388:	4603      	mov	r3, r0
 800938a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800938e:	e00a      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009390:	2301      	movs	r3, #1
 8009392:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009396:	e006      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009398:	bf00      	nop
 800939a:	e004      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800939c:	bf00      	nop
 800939e:	e002      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80093a0:	bf00      	nop
 80093a2:	e000      	b.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80093a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d10e      	bne.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80093ae:	4b06      	ldr	r3, [pc, #24]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80093b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80093b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093be:	4a02      	ldr	r2, [pc, #8]	@ (80093c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80093c0:	430b      	orrs	r3, r1
 80093c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80093c4:	e006      	b.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80093c6:	bf00      	nop
 80093c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80093d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80093e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093e4:	2300      	movs	r3, #0
 80093e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80093ea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80093ee:	460b      	mov	r3, r1
 80093f0:	4313      	orrs	r3, r2
 80093f2:	d055      	beq.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80093f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80093fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009400:	d033      	beq.n	800946a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8009402:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009406:	d82c      	bhi.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800940c:	d02f      	beq.n	800946e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800940e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009412:	d826      	bhi.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009414:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009418:	d02b      	beq.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800941a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800941e:	d820      	bhi.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009420:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009424:	d012      	beq.n	800944c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009426:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800942a:	d81a      	bhi.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800942c:	2b00      	cmp	r3, #0
 800942e:	d022      	beq.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009430:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009434:	d115      	bne.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800943a:	3308      	adds	r3, #8
 800943c:	2100      	movs	r1, #0
 800943e:	4618      	mov	r0, r3
 8009440:	f001 fbf6 	bl	800ac30 <RCCEx_PLL2_Config>
 8009444:	4603      	mov	r3, r0
 8009446:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800944a:	e015      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800944c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009450:	3328      	adds	r3, #40	@ 0x28
 8009452:	2102      	movs	r1, #2
 8009454:	4618      	mov	r0, r3
 8009456:	f001 fc9d 	bl	800ad94 <RCCEx_PLL3_Config>
 800945a:	4603      	mov	r3, r0
 800945c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009460:	e00a      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009462:	2301      	movs	r3, #1
 8009464:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009468:	e006      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800946a:	bf00      	nop
 800946c:	e004      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800946e:	bf00      	nop
 8009470:	e002      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009472:	bf00      	nop
 8009474:	e000      	b.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009476:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800947c:	2b00      	cmp	r3, #0
 800947e:	d10b      	bne.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009480:	4ba0      	ldr	r3, [pc, #640]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009484:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009490:	4a9c      	ldr	r2, [pc, #624]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009492:	430b      	orrs	r3, r1
 8009494:	6593      	str	r3, [r2, #88]	@ 0x58
 8009496:	e003      	b.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009498:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800949c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80094a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a8:	f002 0308 	and.w	r3, r2, #8
 80094ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094b0:	2300      	movs	r3, #0
 80094b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80094b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80094ba:	460b      	mov	r3, r1
 80094bc:	4313      	orrs	r3, r2
 80094be:	d01e      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80094c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094cc:	d10c      	bne.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80094ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094d2:	3328      	adds	r3, #40	@ 0x28
 80094d4:	2102      	movs	r1, #2
 80094d6:	4618      	mov	r0, r3
 80094d8:	f001 fc5c 	bl	800ad94 <RCCEx_PLL3_Config>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d002      	beq.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80094e8:	4b86      	ldr	r3, [pc, #536]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094f8:	4a82      	ldr	r2, [pc, #520]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094fa:	430b      	orrs	r3, r1
 80094fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80094fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009506:	f002 0310 	and.w	r3, r2, #16
 800950a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800950e:	2300      	movs	r3, #0
 8009510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009514:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009518:	460b      	mov	r3, r1
 800951a:	4313      	orrs	r3, r2
 800951c:	d01e      	beq.n	800955c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800951e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009522:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800952a:	d10c      	bne.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800952c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009530:	3328      	adds	r3, #40	@ 0x28
 8009532:	2102      	movs	r1, #2
 8009534:	4618      	mov	r0, r3
 8009536:	f001 fc2d 	bl	800ad94 <RCCEx_PLL3_Config>
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009546:	4b6f      	ldr	r3, [pc, #444]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800954a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800954e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009556:	4a6b      	ldr	r2, [pc, #428]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009558:	430b      	orrs	r3, r1
 800955a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800955c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009564:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009568:	67bb      	str	r3, [r7, #120]	@ 0x78
 800956a:	2300      	movs	r3, #0
 800956c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800956e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009572:	460b      	mov	r3, r1
 8009574:	4313      	orrs	r3, r2
 8009576:	d03e      	beq.n	80095f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800957c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009584:	d022      	beq.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800958a:	d81b      	bhi.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800958c:	2b00      	cmp	r3, #0
 800958e:	d003      	beq.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009594:	d00b      	beq.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8009596:	e015      	b.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800959c:	3308      	adds	r3, #8
 800959e:	2100      	movs	r1, #0
 80095a0:	4618      	mov	r0, r3
 80095a2:	f001 fb45 	bl	800ac30 <RCCEx_PLL2_Config>
 80095a6:	4603      	mov	r3, r0
 80095a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80095ac:	e00f      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80095ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095b2:	3328      	adds	r3, #40	@ 0x28
 80095b4:	2102      	movs	r1, #2
 80095b6:	4618      	mov	r0, r3
 80095b8:	f001 fbec 	bl	800ad94 <RCCEx_PLL3_Config>
 80095bc:	4603      	mov	r3, r0
 80095be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80095c2:	e004      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80095ca:	e000      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80095cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10b      	bne.n	80095ee <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80095d6:	4b4b      	ldr	r3, [pc, #300]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80095de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80095e6:	4a47      	ldr	r2, [pc, #284]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095e8:	430b      	orrs	r3, r1
 80095ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80095ec:	e003      	b.n	80095f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80095f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009602:	673b      	str	r3, [r7, #112]	@ 0x70
 8009604:	2300      	movs	r3, #0
 8009606:	677b      	str	r3, [r7, #116]	@ 0x74
 8009608:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800960c:	460b      	mov	r3, r1
 800960e:	4313      	orrs	r3, r2
 8009610:	d03b      	beq.n	800968a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009616:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800961a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800961e:	d01f      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8009620:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009624:	d818      	bhi.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8009626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800962a:	d003      	beq.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800962c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009630:	d007      	beq.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8009632:	e011      	b.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009634:	4b33      	ldr	r3, [pc, #204]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009638:	4a32      	ldr	r2, [pc, #200]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800963a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800963e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009640:	e00f      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009646:	3328      	adds	r3, #40	@ 0x28
 8009648:	2101      	movs	r1, #1
 800964a:	4618      	mov	r0, r3
 800964c:	f001 fba2 	bl	800ad94 <RCCEx_PLL3_Config>
 8009650:	4603      	mov	r3, r0
 8009652:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8009656:	e004      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800965e:	e000      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8009660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009662:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10b      	bne.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800966a:	4b26      	ldr	r3, [pc, #152]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800966c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800966e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009676:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800967a:	4a22      	ldr	r2, [pc, #136]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800967c:	430b      	orrs	r3, r1
 800967e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009680:	e003      	b.n	800968a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009682:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009686:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800968a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800968e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009692:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009696:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009698:	2300      	movs	r3, #0
 800969a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800969c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80096a0:	460b      	mov	r3, r1
 80096a2:	4313      	orrs	r3, r2
 80096a4:	d034      	beq.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80096a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d003      	beq.n	80096b8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80096b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096b4:	d007      	beq.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80096b6:	e011      	b.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096b8:	4b12      	ldr	r3, [pc, #72]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096bc:	4a11      	ldr	r2, [pc, #68]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80096c4:	e00e      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80096c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ca:	3308      	adds	r3, #8
 80096cc:	2102      	movs	r1, #2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f001 faae 	bl	800ac30 <RCCEx_PLL2_Config>
 80096d4:	4603      	mov	r3, r0
 80096d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80096da:	e003      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80096e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10d      	bne.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80096ec:	4b05      	ldr	r3, [pc, #20]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096fa:	4a02      	ldr	r2, [pc, #8]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096fc:	430b      	orrs	r3, r1
 80096fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009700:	e006      	b.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8009702:	bf00      	nop
 8009704:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009708:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800970c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009718:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800971c:	663b      	str	r3, [r7, #96]	@ 0x60
 800971e:	2300      	movs	r3, #0
 8009720:	667b      	str	r3, [r7, #100]	@ 0x64
 8009722:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009726:	460b      	mov	r3, r1
 8009728:	4313      	orrs	r3, r2
 800972a:	d00c      	beq.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800972c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009730:	3328      	adds	r3, #40	@ 0x28
 8009732:	2102      	movs	r1, #2
 8009734:	4618      	mov	r0, r3
 8009736:	f001 fb2d 	bl	800ad94 <RCCEx_PLL3_Config>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d002      	beq.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8009740:	2301      	movs	r3, #1
 8009742:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009752:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009754:	2300      	movs	r3, #0
 8009756:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009758:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800975c:	460b      	mov	r3, r1
 800975e:	4313      	orrs	r3, r2
 8009760:	d036      	beq.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009762:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009766:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009768:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800976c:	d018      	beq.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800976e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009772:	d811      	bhi.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009778:	d014      	beq.n	80097a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800977a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800977e:	d80b      	bhi.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009780:	2b00      	cmp	r3, #0
 8009782:	d011      	beq.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8009784:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009788:	d106      	bne.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800978a:	4bb7      	ldr	r3, [pc, #732]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800978c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978e:	4ab6      	ldr	r2, [pc, #728]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009794:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009796:	e008      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800979e:	e004      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80097a0:	bf00      	nop
 80097a2:	e002      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80097a4:	bf00      	nop
 80097a6:	e000      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80097a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d10a      	bne.n	80097c8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80097b2:	4bad      	ldr	r3, [pc, #692]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80097ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097c0:	4aa9      	ldr	r2, [pc, #676]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097c2:	430b      	orrs	r3, r1
 80097c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80097c6:	e003      	b.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80097d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80097dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80097de:	2300      	movs	r3, #0
 80097e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80097e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80097e6:	460b      	mov	r3, r1
 80097e8:	4313      	orrs	r3, r2
 80097ea:	d009      	beq.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80097ec:	4b9e      	ldr	r3, [pc, #632]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80097f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097fa:	4a9b      	ldr	r2, [pc, #620]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097fc:	430b      	orrs	r3, r1
 80097fe:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009808:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800980c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800980e:	2300      	movs	r3, #0
 8009810:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009812:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009816:	460b      	mov	r3, r1
 8009818:	4313      	orrs	r3, r2
 800981a:	d009      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800981c:	4b92      	ldr	r3, [pc, #584]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800981e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009820:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009828:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800982a:	4a8f      	ldr	r2, [pc, #572]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800982c:	430b      	orrs	r3, r1
 800982e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800983c:	643b      	str	r3, [r7, #64]	@ 0x40
 800983e:	2300      	movs	r3, #0
 8009840:	647b      	str	r3, [r7, #68]	@ 0x44
 8009842:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009846:	460b      	mov	r3, r1
 8009848:	4313      	orrs	r3, r2
 800984a:	d00e      	beq.n	800986a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800984c:	4b86      	ldr	r3, [pc, #536]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	4a85      	ldr	r2, [pc, #532]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009852:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009856:	6113      	str	r3, [r2, #16]
 8009858:	4b83      	ldr	r3, [pc, #524]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800985a:	6919      	ldr	r1, [r3, #16]
 800985c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009860:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009864:	4a80      	ldr	r2, [pc, #512]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009866:	430b      	orrs	r3, r1
 8009868:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800986a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800986e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009872:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009876:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009878:	2300      	movs	r3, #0
 800987a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800987c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009880:	460b      	mov	r3, r1
 8009882:	4313      	orrs	r3, r2
 8009884:	d009      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009886:	4b78      	ldr	r3, [pc, #480]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800988a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800988e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009894:	4a74      	ldr	r2, [pc, #464]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009896:	430b      	orrs	r3, r1
 8009898:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800989a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800989e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80098a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80098a8:	2300      	movs	r3, #0
 80098aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ac:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80098b0:	460b      	mov	r3, r1
 80098b2:	4313      	orrs	r3, r2
 80098b4:	d00a      	beq.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80098b6:	4b6c      	ldr	r3, [pc, #432]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ba:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80098be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098c6:	4a68      	ldr	r2, [pc, #416]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098c8:	430b      	orrs	r3, r1
 80098ca:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80098cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	2100      	movs	r1, #0
 80098d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80098d8:	f003 0301 	and.w	r3, r3, #1
 80098dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098de:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80098e2:	460b      	mov	r3, r1
 80098e4:	4313      	orrs	r3, r2
 80098e6:	d011      	beq.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098ec:	3308      	adds	r3, #8
 80098ee:	2100      	movs	r1, #0
 80098f0:	4618      	mov	r0, r3
 80098f2:	f001 f99d 	bl	800ac30 <RCCEx_PLL2_Config>
 80098f6:	4603      	mov	r3, r0
 80098f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80098fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009900:	2b00      	cmp	r3, #0
 8009902:	d003      	beq.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009904:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009908:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800990c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009914:	2100      	movs	r1, #0
 8009916:	6239      	str	r1, [r7, #32]
 8009918:	f003 0302 	and.w	r3, r3, #2
 800991c:	627b      	str	r3, [r7, #36]	@ 0x24
 800991e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009922:	460b      	mov	r3, r1
 8009924:	4313      	orrs	r3, r2
 8009926:	d011      	beq.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800992c:	3308      	adds	r3, #8
 800992e:	2101      	movs	r1, #1
 8009930:	4618      	mov	r0, r3
 8009932:	f001 f97d 	bl	800ac30 <RCCEx_PLL2_Config>
 8009936:	4603      	mov	r3, r0
 8009938:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800993c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009940:	2b00      	cmp	r3, #0
 8009942:	d003      	beq.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009944:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009948:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800994c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009954:	2100      	movs	r1, #0
 8009956:	61b9      	str	r1, [r7, #24]
 8009958:	f003 0304 	and.w	r3, r3, #4
 800995c:	61fb      	str	r3, [r7, #28]
 800995e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009962:	460b      	mov	r3, r1
 8009964:	4313      	orrs	r3, r2
 8009966:	d011      	beq.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800996c:	3308      	adds	r3, #8
 800996e:	2102      	movs	r1, #2
 8009970:	4618      	mov	r0, r3
 8009972:	f001 f95d 	bl	800ac30 <RCCEx_PLL2_Config>
 8009976:	4603      	mov	r3, r0
 8009978:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800997c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009980:	2b00      	cmp	r3, #0
 8009982:	d003      	beq.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009984:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009988:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800998c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009994:	2100      	movs	r1, #0
 8009996:	6139      	str	r1, [r7, #16]
 8009998:	f003 0308 	and.w	r3, r3, #8
 800999c:	617b      	str	r3, [r7, #20]
 800999e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80099a2:	460b      	mov	r3, r1
 80099a4:	4313      	orrs	r3, r2
 80099a6:	d011      	beq.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099ac:	3328      	adds	r3, #40	@ 0x28
 80099ae:	2100      	movs	r1, #0
 80099b0:	4618      	mov	r0, r3
 80099b2:	f001 f9ef 	bl	800ad94 <RCCEx_PLL3_Config>
 80099b6:	4603      	mov	r3, r0
 80099b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80099bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d003      	beq.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80099cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d4:	2100      	movs	r1, #0
 80099d6:	60b9      	str	r1, [r7, #8]
 80099d8:	f003 0310 	and.w	r3, r3, #16
 80099dc:	60fb      	str	r3, [r7, #12]
 80099de:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80099e2:	460b      	mov	r3, r1
 80099e4:	4313      	orrs	r3, r2
 80099e6:	d011      	beq.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099ec:	3328      	adds	r3, #40	@ 0x28
 80099ee:	2101      	movs	r1, #1
 80099f0:	4618      	mov	r0, r3
 80099f2:	f001 f9cf 	bl	800ad94 <RCCEx_PLL3_Config>
 80099f6:	4603      	mov	r3, r0
 80099f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80099fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d003      	beq.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a14:	2100      	movs	r1, #0
 8009a16:	6039      	str	r1, [r7, #0]
 8009a18:	f003 0320 	and.w	r3, r3, #32
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009a22:	460b      	mov	r3, r1
 8009a24:	4313      	orrs	r3, r2
 8009a26:	d011      	beq.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a2c:	3328      	adds	r3, #40	@ 0x28
 8009a2e:	2102      	movs	r1, #2
 8009a30:	4618      	mov	r0, r3
 8009a32:	f001 f9af 	bl	800ad94 <RCCEx_PLL3_Config>
 8009a36:	4603      	mov	r3, r0
 8009a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009a3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d003      	beq.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8009a4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8009a54:	2300      	movs	r3, #0
 8009a56:	e000      	b.n	8009a5a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8009a60:	46bd      	mov	sp, r7
 8009a62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a66:	bf00      	nop
 8009a68:	58024400 	.word	0x58024400

08009a6c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b090      	sub	sp, #64	@ 0x40
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a7a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009a7e:	430b      	orrs	r3, r1
 8009a80:	f040 8094 	bne.w	8009bac <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009a84:	4b9b      	ldr	r3, [pc, #620]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a88:	f003 0307 	and.w	r3, r3, #7
 8009a8c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a90:	2b04      	cmp	r3, #4
 8009a92:	f200 8087 	bhi.w	8009ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009a96:	a201      	add	r2, pc, #4	@ (adr r2, 8009a9c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9c:	08009ab1 	.word	0x08009ab1
 8009aa0:	08009ad9 	.word	0x08009ad9
 8009aa4:	08009b01 	.word	0x08009b01
 8009aa8:	08009b9d 	.word	0x08009b9d
 8009aac:	08009b29 	.word	0x08009b29
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009ab0:	4b90      	ldr	r3, [pc, #576]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ab8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009abc:	d108      	bne.n	8009ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f000 ff62 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009acc:	f000 bc93 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ad4:	f000 bc8f 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ad8:	4b86      	ldr	r3, [pc, #536]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ae0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ae4:	d108      	bne.n	8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ae6:	f107 0318 	add.w	r3, r7, #24
 8009aea:	4618      	mov	r0, r3
 8009aec:	f000 fca6 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009af4:	f000 bc7f 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009af8:	2300      	movs	r3, #0
 8009afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009afc:	f000 bc7b 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009b00:	4b7c      	ldr	r3, [pc, #496]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b0c:	d108      	bne.n	8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b0e:	f107 030c 	add.w	r3, r7, #12
 8009b12:	4618      	mov	r0, r3
 8009b14:	f000 fde6 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b1c:	f000 bc6b 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009b20:	2300      	movs	r3, #0
 8009b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b24:	f000 bc67 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009b28:	4b72      	ldr	r3, [pc, #456]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009b30:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b32:	4b70      	ldr	r3, [pc, #448]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f003 0304 	and.w	r3, r3, #4
 8009b3a:	2b04      	cmp	r3, #4
 8009b3c:	d10c      	bne.n	8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d109      	bne.n	8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b44:	4b6b      	ldr	r3, [pc, #428]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	08db      	lsrs	r3, r3, #3
 8009b4a:	f003 0303 	and.w	r3, r3, #3
 8009b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009b50:	fa22 f303 	lsr.w	r3, r2, r3
 8009b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b56:	e01f      	b.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009b58:	4b66      	ldr	r3, [pc, #408]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b64:	d106      	bne.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b6c:	d102      	bne.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009b6e:	4b63      	ldr	r3, [pc, #396]	@ (8009cfc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b72:	e011      	b.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009b74:	4b5f      	ldr	r3, [pc, #380]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b80:	d106      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b88:	d102      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b8e:	e003      	b.n	8009b98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009b94:	f000 bc2f 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009b98:	f000 bc2d 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009b9c:	4b59      	ldr	r3, [pc, #356]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ba0:	f000 bc29 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ba8:	f000 bc25 	b.w	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009bac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bb0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009bb4:	430b      	orrs	r3, r1
 8009bb6:	f040 80a7 	bne.w	8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009bba:	4b4e      	ldr	r3, [pc, #312]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bbe:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009bc2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009bca:	d054      	beq.n	8009c76 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8009bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009bd2:	f200 808b 	bhi.w	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009bdc:	f000 8083 	beq.w	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8009be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009be6:	f200 8081 	bhi.w	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bf0:	d02f      	beq.n	8009c52 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bf8:	d878      	bhi.n	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d004      	beq.n	8009c0a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c06:	d012      	beq.n	8009c2e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8009c08:	e070      	b.n	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c16:	d107      	bne.n	8009c28 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f000 feb5 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c26:	e3e6      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c2c:	e3e3      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c2e:	4b31      	ldr	r3, [pc, #196]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c3a:	d107      	bne.n	8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c3c:	f107 0318 	add.w	r3, r7, #24
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 fbfb 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009c46:	69bb      	ldr	r3, [r7, #24]
 8009c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c4a:	e3d4      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c50:	e3d1      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009c52:	4b28      	ldr	r3, [pc, #160]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c5e:	d107      	bne.n	8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c60:	f107 030c 	add.w	r3, r7, #12
 8009c64:	4618      	mov	r0, r3
 8009c66:	f000 fd3d 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c6e:	e3c2      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009c70:	2300      	movs	r3, #0
 8009c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c74:	e3bf      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009c76:	4b1f      	ldr	r3, [pc, #124]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009c7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009c80:	4b1c      	ldr	r3, [pc, #112]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 0304 	and.w	r3, r3, #4
 8009c88:	2b04      	cmp	r3, #4
 8009c8a:	d10c      	bne.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8009c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d109      	bne.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009c92:	4b18      	ldr	r3, [pc, #96]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	08db      	lsrs	r3, r3, #3
 8009c98:	f003 0303 	and.w	r3, r3, #3
 8009c9c:	4a16      	ldr	r2, [pc, #88]	@ (8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ca4:	e01e      	b.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ca6:	4b13      	ldr	r3, [pc, #76]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cb2:	d106      	bne.n	8009cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8009cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cba:	d102      	bne.n	8009cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8009cfc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cc0:	e010      	b.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cce:	d106      	bne.n	8009cde <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009cd6:	d102      	bne.n	8009cde <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009cd8:	4b09      	ldr	r3, [pc, #36]	@ (8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cdc:	e002      	b.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ce2:	e388      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009ce4:	e387      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009ce6:	4b07      	ldr	r3, [pc, #28]	@ (8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cea:	e384      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009cec:	2300      	movs	r3, #0
 8009cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cf0:	e381      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009cf2:	bf00      	nop
 8009cf4:	58024400 	.word	0x58024400
 8009cf8:	03d09000 	.word	0x03d09000
 8009cfc:	003d0900 	.word	0x003d0900
 8009d00:	00f42400 	.word	0x00f42400
 8009d04:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009d08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d0c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009d10:	430b      	orrs	r3, r1
 8009d12:	f040 809c 	bne.w	8009e4e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009d16:	4b9e      	ldr	r3, [pc, #632]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d1a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009d1e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009d26:	d054      	beq.n	8009dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009d2e:	f200 808b 	bhi.w	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d38:	f000 8083 	beq.w	8009e42 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8009d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d42:	f200 8081 	bhi.w	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d4c:	d02f      	beq.n	8009dae <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d54:	d878      	bhi.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d004      	beq.n	8009d66 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d62:	d012      	beq.n	8009d8a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8009d64:	e070      	b.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009d66:	4b8a      	ldr	r3, [pc, #552]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d72:	d107      	bne.n	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f000 fe07 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d82:	e338      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009d84:	2300      	movs	r3, #0
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d88:	e335      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009d8a:	4b81      	ldr	r3, [pc, #516]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d96:	d107      	bne.n	8009da8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d98:	f107 0318 	add.w	r3, r7, #24
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f000 fb4d 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009da6:	e326      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009da8:	2300      	movs	r3, #0
 8009daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dac:	e323      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009dae:	4b78      	ldr	r3, [pc, #480]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009db6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dba:	d107      	bne.n	8009dcc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009dbc:	f107 030c 	add.w	r3, r7, #12
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f000 fc8f 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009dca:	e314      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dd0:	e311      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009dda:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009ddc:	4b6c      	ldr	r3, [pc, #432]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 0304 	and.w	r3, r3, #4
 8009de4:	2b04      	cmp	r3, #4
 8009de6:	d10c      	bne.n	8009e02 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d109      	bne.n	8009e02 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009dee:	4b68      	ldr	r3, [pc, #416]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	08db      	lsrs	r3, r3, #3
 8009df4:	f003 0303 	and.w	r3, r3, #3
 8009df8:	4a66      	ldr	r2, [pc, #408]	@ (8009f94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8009dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e00:	e01e      	b.n	8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e02:	4b63      	ldr	r3, [pc, #396]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e0e:	d106      	bne.n	8009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8009e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e16:	d102      	bne.n	8009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009e18:	4b5f      	ldr	r3, [pc, #380]	@ (8009f98 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e1c:	e010      	b.n	8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009e1e:	4b5c      	ldr	r3, [pc, #368]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e2a:	d106      	bne.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e32:	d102      	bne.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009e34:	4b59      	ldr	r3, [pc, #356]	@ (8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e38:	e002      	b.n	8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009e3e:	e2da      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009e40:	e2d9      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009e42:	4b57      	ldr	r3, [pc, #348]	@ (8009fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e46:	e2d6      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e4c:	e2d3      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e52:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009e56:	430b      	orrs	r3, r1
 8009e58:	f040 80a7 	bne.w	8009faa <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009e5c:	4b4c      	ldr	r3, [pc, #304]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e60:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009e64:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e6c:	d055      	beq.n	8009f1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8009e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e74:	f200 8096 	bhi.w	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e7a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009e7e:	f000 8084 	beq.w	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8009e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009e88:	f200 808c 	bhi.w	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e92:	d030      	beq.n	8009ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e9a:	f200 8083 	bhi.w	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d004      	beq.n	8009eae <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eaa:	d012      	beq.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009eac:	e07a      	b.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009eae:	4b38      	ldr	r3, [pc, #224]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009eb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009eba:	d107      	bne.n	8009ecc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 fd63 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009eca:	e294      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ed0:	e291      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009eda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ede:	d107      	bne.n	8009ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ee0:	f107 0318 	add.w	r3, r7, #24
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f000 faa9 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009eee:	e282      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ef4:	e27f      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ef6:	4b26      	ldr	r3, [pc, #152]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009efe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f02:	d107      	bne.n	8009f14 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f04:	f107 030c 	add.w	r3, r7, #12
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f000 fbeb 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f12:	e270      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009f14:	2300      	movs	r3, #0
 8009f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f18:	e26d      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009f22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f24:	4b1a      	ldr	r3, [pc, #104]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b04      	cmp	r3, #4
 8009f2e:	d10c      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8009f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d109      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f36:	4b16      	ldr	r3, [pc, #88]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	08db      	lsrs	r3, r3, #3
 8009f3c:	f003 0303 	and.w	r3, r3, #3
 8009f40:	4a14      	ldr	r2, [pc, #80]	@ (8009f94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009f42:	fa22 f303 	lsr.w	r3, r2, r3
 8009f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f48:	e01e      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009f4a:	4b11      	ldr	r3, [pc, #68]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f56:	d106      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8009f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f5e:	d102      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009f60:	4b0d      	ldr	r3, [pc, #52]	@ (8009f98 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f64:	e010      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f66:	4b0a      	ldr	r3, [pc, #40]	@ (8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f72:	d106      	bne.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8009f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f7a:	d102      	bne.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009f7c:	4b07      	ldr	r3, [pc, #28]	@ (8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f80:	e002      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009f82:	2300      	movs	r3, #0
 8009f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009f86:	e236      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009f88:	e235      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009f8a:	4b05      	ldr	r3, [pc, #20]	@ (8009fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f8e:	e232      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009f90:	58024400 	.word	0x58024400
 8009f94:	03d09000 	.word	0x03d09000
 8009f98:	003d0900 	.word	0x003d0900
 8009f9c:	00f42400 	.word	0x00f42400
 8009fa0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fa8:	e225      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fae:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009fb2:	430b      	orrs	r3, r1
 8009fb4:	f040 8085 	bne.w	800a0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009fb8:	4b9c      	ldr	r3, [pc, #624]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fbc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009fc8:	d06b      	beq.n	800a0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009fd0:	d874      	bhi.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009fd8:	d056      	beq.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8009fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009fe0:	d86c      	bhi.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009fe8:	d03b      	beq.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8009fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009ff0:	d864      	bhi.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8009ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ff4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ff8:	d021      	beq.n	800a03e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a000:	d85c      	bhi.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a004:	2b00      	cmp	r3, #0
 800a006:	d004      	beq.n	800a012 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800a008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a00a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a00e:	d004      	beq.n	800a01a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800a010:	e054      	b.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a012:	f7fe fb75 	bl	8008700 <HAL_RCC_GetPCLK1Freq>
 800a016:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a018:	e1ed      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a01a:	4b84      	ldr	r3, [pc, #528]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a026:	d107      	bne.n	800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a028:	f107 0318 	add.w	r3, r7, #24
 800a02c:	4618      	mov	r0, r3
 800a02e:	f000 fa05 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a036:	e1de      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a038:	2300      	movs	r3, #0
 800a03a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a03c:	e1db      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a03e:	4b7b      	ldr	r3, [pc, #492]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a046:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a04a:	d107      	bne.n	800a05c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a04c:	f107 030c 	add.w	r3, r7, #12
 800a050:	4618      	mov	r0, r3
 800a052:	f000 fb47 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a05a:	e1cc      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a05c:	2300      	movs	r3, #0
 800a05e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a060:	e1c9      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a062:	4b72      	ldr	r3, [pc, #456]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0304 	and.w	r3, r3, #4
 800a06a:	2b04      	cmp	r3, #4
 800a06c:	d109      	bne.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a06e:	4b6f      	ldr	r3, [pc, #444]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	08db      	lsrs	r3, r3, #3
 800a074:	f003 0303 	and.w	r3, r3, #3
 800a078:	4a6d      	ldr	r2, [pc, #436]	@ (800a230 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a07a:	fa22 f303 	lsr.w	r3, r2, r3
 800a07e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a080:	e1b9      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a082:	2300      	movs	r3, #0
 800a084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a086:	e1b6      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a088:	4b68      	ldr	r3, [pc, #416]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a094:	d102      	bne.n	800a09c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800a096:	4b67      	ldr	r3, [pc, #412]	@ (800a234 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a09a:	e1ac      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a09c:	2300      	movs	r3, #0
 800a09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0a0:	e1a9      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a0a2:	4b62      	ldr	r3, [pc, #392]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0ae:	d102      	bne.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800a0b0:	4b61      	ldr	r3, [pc, #388]	@ (800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0b4:	e19f      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0ba:	e19c      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0c0:	e199      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a0c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0c6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a0ca:	430b      	orrs	r3, r1
 800a0cc:	d173      	bne.n	800a1b6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a0ce:	4b57      	ldr	r3, [pc, #348]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a0d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0de:	d02f      	beq.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800a0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0e6:	d863      	bhi.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800a0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d004      	beq.n	800a0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0f4:	d012      	beq.n	800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800a0f6:	e05b      	b.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0f8:	4b4c      	ldr	r3, [pc, #304]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a100:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a104:	d107      	bne.n	800a116 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a106:	f107 0318 	add.w	r3, r7, #24
 800a10a:	4618      	mov	r0, r3
 800a10c:	f000 f996 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a114:	e16f      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a116:	2300      	movs	r3, #0
 800a118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a11a:	e16c      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a11c:	4b43      	ldr	r3, [pc, #268]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a128:	d107      	bne.n	800a13a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a12a:	f107 030c 	add.w	r3, r7, #12
 800a12e:	4618      	mov	r0, r3
 800a130:	f000 fad8 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a138:	e15d      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a13a:	2300      	movs	r3, #0
 800a13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a13e:	e15a      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a140:	4b3a      	ldr	r3, [pc, #232]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a144:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a148:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a14a:	4b38      	ldr	r3, [pc, #224]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f003 0304 	and.w	r3, r3, #4
 800a152:	2b04      	cmp	r3, #4
 800a154:	d10c      	bne.n	800a170 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800a156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d109      	bne.n	800a170 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a15c:	4b33      	ldr	r3, [pc, #204]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	08db      	lsrs	r3, r3, #3
 800a162:	f003 0303 	and.w	r3, r3, #3
 800a166:	4a32      	ldr	r2, [pc, #200]	@ (800a230 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a168:	fa22 f303 	lsr.w	r3, r2, r3
 800a16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a16e:	e01e      	b.n	800a1ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a170:	4b2e      	ldr	r3, [pc, #184]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a17c:	d106      	bne.n	800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800a17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a180:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a184:	d102      	bne.n	800a18c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a186:	4b2b      	ldr	r3, [pc, #172]	@ (800a234 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a18a:	e010      	b.n	800a1ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a18c:	4b27      	ldr	r3, [pc, #156]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a194:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a198:	d106      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800a19a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a19c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1a0:	d102      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a1a2:	4b25      	ldr	r3, [pc, #148]	@ (800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a1a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1a6:	e002      	b.n	800a1ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a1ac:	e123      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a1ae:	e122      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1b4:	e11f      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a1b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1ba:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a1be:	430b      	orrs	r3, r1
 800a1c0:	d13c      	bne.n	800a23c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a1c2:	4b1a      	ldr	r3, [pc, #104]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d004      	beq.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800a1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1d8:	d012      	beq.n	800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a1da:	e023      	b.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1dc:	4b13      	ldr	r3, [pc, #76]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1e8:	d107      	bne.n	800a1fa <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f000 fbcc 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1f8:	e0fd      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1fe:	e0fa      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a200:	4b0a      	ldr	r3, [pc, #40]	@ (800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a208:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a20c:	d107      	bne.n	800a21e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a20e:	f107 0318 	add.w	r3, r7, #24
 800a212:	4618      	mov	r0, r3
 800a214:	f000 f912 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a21c:	e0eb      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a222:	e0e8      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a224:	2300      	movs	r3, #0
 800a226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a228:	e0e5      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a22a:	bf00      	nop
 800a22c:	58024400 	.word	0x58024400
 800a230:	03d09000 	.word	0x03d09000
 800a234:	003d0900 	.word	0x003d0900
 800a238:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a23c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a240:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a244:	430b      	orrs	r3, r1
 800a246:	f040 8085 	bne.w	800a354 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a24a:	4b6d      	ldr	r3, [pc, #436]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a24c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a24e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a252:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a25a:	d06b      	beq.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800a25c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a25e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a262:	d874      	bhi.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a26a:	d056      	beq.n	800a31a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a26e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a272:	d86c      	bhi.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a276:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a27a:	d03b      	beq.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800a27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a27e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a282:	d864      	bhi.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a28a:	d021      	beq.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800a28c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a28e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a292:	d85c      	bhi.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a296:	2b00      	cmp	r3, #0
 800a298:	d004      	beq.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800a29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2a0:	d004      	beq.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a2a2:	e054      	b.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a2a4:	f000 f8b4 	bl	800a410 <HAL_RCCEx_GetD3PCLK1Freq>
 800a2a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a2aa:	e0a4      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a2ac:	4b54      	ldr	r3, [pc, #336]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a2b8:	d107      	bne.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2ba:	f107 0318 	add.w	r3, r7, #24
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f000 f8bc 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a2c4:	69fb      	ldr	r3, [r7, #28]
 800a2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2c8:	e095      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2ce:	e092      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a2d0:	4b4b      	ldr	r3, [pc, #300]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2dc:	d107      	bne.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2de:	f107 030c 	add.w	r3, r7, #12
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f000 f9fe 	bl	800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2ec:	e083      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2f2:	e080      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a2f4:	4b42      	ldr	r3, [pc, #264]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f003 0304 	and.w	r3, r3, #4
 800a2fc:	2b04      	cmp	r3, #4
 800a2fe:	d109      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a300:	4b3f      	ldr	r3, [pc, #252]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	08db      	lsrs	r3, r3, #3
 800a306:	f003 0303 	and.w	r3, r3, #3
 800a30a:	4a3e      	ldr	r2, [pc, #248]	@ (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800a30c:	fa22 f303 	lsr.w	r3, r2, r3
 800a310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a312:	e070      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a314:	2300      	movs	r3, #0
 800a316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a318:	e06d      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a31a:	4b39      	ldr	r3, [pc, #228]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a326:	d102      	bne.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800a328:	4b37      	ldr	r3, [pc, #220]	@ (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800a32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a32c:	e063      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a32e:	2300      	movs	r3, #0
 800a330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a332:	e060      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a334:	4b32      	ldr	r3, [pc, #200]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a33c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a340:	d102      	bne.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800a342:	4b32      	ldr	r3, [pc, #200]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a346:	e056      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a348:	2300      	movs	r3, #0
 800a34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a34c:	e053      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a34e:	2300      	movs	r3, #0
 800a350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a352:	e050      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a354:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a358:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800a35c:	430b      	orrs	r3, r1
 800a35e:	d148      	bne.n	800a3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a360:	4b27      	ldr	r3, [pc, #156]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a364:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a368:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a36c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a370:	d02a      	beq.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800a372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a374:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a378:	d838      	bhi.n	800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800a37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d004      	beq.n	800a38a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800a380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a382:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a386:	d00d      	beq.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800a388:	e030      	b.n	800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a38a:	4b1d      	ldr	r3, [pc, #116]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a392:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a396:	d102      	bne.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800a398:	4b1c      	ldr	r3, [pc, #112]	@ (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a39c:	e02b      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3a2:	e028      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a3a4:	4b16      	ldr	r3, [pc, #88]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3b0:	d107      	bne.n	800a3c2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f000 fae8 	bl	800a98c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3c0:	e019      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c6:	e016      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3d4:	d107      	bne.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3d6:	f107 0318 	add.w	r3, r7, #24
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f000 f82e 	bl	800a43c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3e4:	e007      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ea:	e004      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3f0:	e001      	b.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800a3f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3740      	adds	r7, #64	@ 0x40
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}
 800a400:	58024400 	.word	0x58024400
 800a404:	03d09000 	.word	0x03d09000
 800a408:	003d0900 	.word	0x003d0900
 800a40c:	00f42400 	.word	0x00f42400

0800a410 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a414:	f7fe f944 	bl	80086a0 <HAL_RCC_GetHCLKFreq>
 800a418:	4602      	mov	r2, r0
 800a41a:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a41c:	6a1b      	ldr	r3, [r3, #32]
 800a41e:	091b      	lsrs	r3, r3, #4
 800a420:	f003 0307 	and.w	r3, r3, #7
 800a424:	4904      	ldr	r1, [pc, #16]	@ (800a438 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a426:	5ccb      	ldrb	r3, [r1, r3]
 800a428:	f003 031f 	and.w	r3, r3, #31
 800a42c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a430:	4618      	mov	r0, r3
 800a432:	bd80      	pop	{r7, pc}
 800a434:	58024400 	.word	0x58024400
 800a438:	0800ba40 	.word	0x0800ba40

0800a43c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b089      	sub	sp, #36	@ 0x24
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a444:	4ba1      	ldr	r3, [pc, #644]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a448:	f003 0303 	and.w	r3, r3, #3
 800a44c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a44e:	4b9f      	ldr	r3, [pc, #636]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a452:	0b1b      	lsrs	r3, r3, #12
 800a454:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a458:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a45a:	4b9c      	ldr	r3, [pc, #624]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a45c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a45e:	091b      	lsrs	r3, r3, #4
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a466:	4b99      	ldr	r3, [pc, #612]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a46a:	08db      	lsrs	r3, r3, #3
 800a46c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a470:	693a      	ldr	r2, [r7, #16]
 800a472:	fb02 f303 	mul.w	r3, r2, r3
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a47e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	2b00      	cmp	r3, #0
 800a486:	f000 8111 	beq.w	800a6ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	f000 8083 	beq.w	800a598 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a492:	69bb      	ldr	r3, [r7, #24]
 800a494:	2b02      	cmp	r3, #2
 800a496:	f200 80a1 	bhi.w	800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a49a:	69bb      	ldr	r3, [r7, #24]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d003      	beq.n	800a4a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d056      	beq.n	800a554 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a4a6:	e099      	b.n	800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4a8:	4b88      	ldr	r3, [pc, #544]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f003 0320 	and.w	r3, r3, #32
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d02d      	beq.n	800a510 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4b4:	4b85      	ldr	r3, [pc, #532]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	08db      	lsrs	r3, r3, #3
 800a4ba:	f003 0303 	and.w	r3, r3, #3
 800a4be:	4a84      	ldr	r2, [pc, #528]	@ (800a6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a4c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	ee07 3a90 	vmov	s15, r3
 800a4cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	ee07 3a90 	vmov	s15, r3
 800a4d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4de:	4b7b      	ldr	r3, [pc, #492]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4e6:	ee07 3a90 	vmov	s15, r3
 800a4ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a4f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a502:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a50a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a50e:	e087      	b.n	800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	ee07 3a90 	vmov	s15, r3
 800a516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a51a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a6d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a51e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a522:	4b6a      	ldr	r3, [pc, #424]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a52a:	ee07 3a90 	vmov	s15, r3
 800a52e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a532:	ed97 6a03 	vldr	s12, [r7, #12]
 800a536:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a53a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a53e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a542:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a54a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a54e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a552:	e065      	b.n	800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	ee07 3a90 	vmov	s15, r3
 800a55a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a55e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a6dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a566:	4b59      	ldr	r3, [pc, #356]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a56a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a56e:	ee07 3a90 	vmov	s15, r3
 800a572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a576:	ed97 6a03 	vldr	s12, [r7, #12]
 800a57a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a57e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a586:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a58a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a58e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a592:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a596:	e043      	b.n	800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	ee07 3a90 	vmov	s15, r3
 800a59e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a6e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a5a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5aa:	4b48      	ldr	r3, [pc, #288]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a5ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5b2:	ee07 3a90 	vmov	s15, r3
 800a5b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800a5be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a5c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a5da:	e021      	b.n	800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	ee07 3a90 	vmov	s15, r3
 800a5e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a6dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a5ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5ee:	4b37      	ldr	r3, [pc, #220]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a5f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5f6:	ee07 3a90 	vmov	s15, r3
 800a5fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800a602:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a60a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a60e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a61a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a61e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a620:	4b2a      	ldr	r3, [pc, #168]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a624:	0a5b      	lsrs	r3, r3, #9
 800a626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a62a:	ee07 3a90 	vmov	s15, r3
 800a62e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a632:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a636:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a63a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a63e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a646:	ee17 2a90 	vmov	r2, s15
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a64e:	4b1f      	ldr	r3, [pc, #124]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a652:	0c1b      	lsrs	r3, r3, #16
 800a654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a658:	ee07 3a90 	vmov	s15, r3
 800a65c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a660:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a664:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a668:	edd7 6a07 	vldr	s13, [r7, #28]
 800a66c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a674:	ee17 2a90 	vmov	r2, s15
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a67c:	4b13      	ldr	r3, [pc, #76]	@ (800a6cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a67e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a680:	0e1b      	lsrs	r3, r3, #24
 800a682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a686:	ee07 3a90 	vmov	s15, r3
 800a68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a68e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a692:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a696:	edd7 6a07 	vldr	s13, [r7, #28]
 800a69a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a69e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6a2:	ee17 2a90 	vmov	r2, s15
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a6aa:	e008      	b.n	800a6be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	609a      	str	r2, [r3, #8]
}
 800a6be:	bf00      	nop
 800a6c0:	3724      	adds	r7, #36	@ 0x24
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	58024400 	.word	0x58024400
 800a6d0:	03d09000 	.word	0x03d09000
 800a6d4:	46000000 	.word	0x46000000
 800a6d8:	4c742400 	.word	0x4c742400
 800a6dc:	4a742400 	.word	0x4a742400
 800a6e0:	4b742400 	.word	0x4b742400

0800a6e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b089      	sub	sp, #36	@ 0x24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a6ec:	4ba1      	ldr	r3, [pc, #644]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f0:	f003 0303 	and.w	r3, r3, #3
 800a6f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a6f6:	4b9f      	ldr	r3, [pc, #636]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6fa:	0d1b      	lsrs	r3, r3, #20
 800a6fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a700:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a702:	4b9c      	ldr	r3, [pc, #624]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a706:	0a1b      	lsrs	r3, r3, #8
 800a708:	f003 0301 	and.w	r3, r3, #1
 800a70c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a70e:	4b99      	ldr	r3, [pc, #612]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a712:	08db      	lsrs	r3, r3, #3
 800a714:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a718:	693a      	ldr	r2, [r7, #16]
 800a71a:	fb02 f303 	mul.w	r3, r2, r3
 800a71e:	ee07 3a90 	vmov	s15, r3
 800a722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a726:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	f000 8111 	beq.w	800a954 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	2b02      	cmp	r3, #2
 800a736:	f000 8083 	beq.w	800a840 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	2b02      	cmp	r3, #2
 800a73e:	f200 80a1 	bhi.w	800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a742:	69bb      	ldr	r3, [r7, #24]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d003      	beq.n	800a750 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d056      	beq.n	800a7fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a74e:	e099      	b.n	800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a750:	4b88      	ldr	r3, [pc, #544]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f003 0320 	and.w	r3, r3, #32
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d02d      	beq.n	800a7b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a75c:	4b85      	ldr	r3, [pc, #532]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	08db      	lsrs	r3, r3, #3
 800a762:	f003 0303 	and.w	r3, r3, #3
 800a766:	4a84      	ldr	r2, [pc, #528]	@ (800a978 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a768:	fa22 f303 	lsr.w	r3, r2, r3
 800a76c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	ee07 3a90 	vmov	s15, r3
 800a774:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	ee07 3a90 	vmov	s15, r3
 800a77e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a786:	4b7b      	ldr	r3, [pc, #492]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a78a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a78e:	ee07 3a90 	vmov	s15, r3
 800a792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a796:	ed97 6a03 	vldr	s12, [r7, #12]
 800a79a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a97c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a79e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a7aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a7b6:	e087      	b.n	800a8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	ee07 3a90 	vmov	s15, r3
 800a7be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a980 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a7c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7ca:	4b6a      	ldr	r3, [pc, #424]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7d2:	ee07 3a90 	vmov	s15, r3
 800a7d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7da:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a97c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a7e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a7ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a7fa:	e065      	b.n	800a8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	ee07 3a90 	vmov	s15, r3
 800a802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a806:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a984 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a80a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a80e:	4b59      	ldr	r3, [pc, #356]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a816:	ee07 3a90 	vmov	s15, r3
 800a81a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a81e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a822:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a97c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a82a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a82e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a83a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a83e:	e043      	b.n	800a8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	ee07 3a90 	vmov	s15, r3
 800a846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a84a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a988 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a852:	4b48      	ldr	r3, [pc, #288]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a85a:	ee07 3a90 	vmov	s15, r3
 800a85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a862:	ed97 6a03 	vldr	s12, [r7, #12]
 800a866:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a97c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a87e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a882:	e021      	b.n	800a8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	ee07 3a90 	vmov	s15, r3
 800a88a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a88e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a984 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a896:	4b37      	ldr	r3, [pc, #220]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a89a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a89e:	ee07 3a90 	vmov	s15, r3
 800a8a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a97c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a8ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a8c8:	4b2a      	ldr	r3, [pc, #168]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a8ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8cc:	0a5b      	lsrs	r3, r3, #9
 800a8ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8d2:	ee07 3a90 	vmov	s15, r3
 800a8d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a8de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a8e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a8e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a8ee:	ee17 2a90 	vmov	r2, s15
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a8f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8fa:	0c1b      	lsrs	r3, r3, #16
 800a8fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a900:	ee07 3a90 	vmov	s15, r3
 800a904:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a908:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a90c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a910:	edd7 6a07 	vldr	s13, [r7, #28]
 800a914:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a91c:	ee17 2a90 	vmov	r2, s15
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a924:	4b13      	ldr	r3, [pc, #76]	@ (800a974 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a928:	0e1b      	lsrs	r3, r3, #24
 800a92a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a92e:	ee07 3a90 	vmov	s15, r3
 800a932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a936:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a93a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a93e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a94a:	ee17 2a90 	vmov	r2, s15
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a952:	e008      	b.n	800a966 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	609a      	str	r2, [r3, #8]
}
 800a966:	bf00      	nop
 800a968:	3724      	adds	r7, #36	@ 0x24
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	58024400 	.word	0x58024400
 800a978:	03d09000 	.word	0x03d09000
 800a97c:	46000000 	.word	0x46000000
 800a980:	4c742400 	.word	0x4c742400
 800a984:	4a742400 	.word	0x4a742400
 800a988:	4b742400 	.word	0x4b742400

0800a98c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b089      	sub	sp, #36	@ 0x24
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a994:	4ba0      	ldr	r3, [pc, #640]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a998:	f003 0303 	and.w	r3, r3, #3
 800a99c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a99e:	4b9e      	ldr	r3, [pc, #632]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9a2:	091b      	lsrs	r3, r3, #4
 800a9a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a9a8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a9aa:	4b9b      	ldr	r3, [pc, #620]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ae:	f003 0301 	and.w	r3, r3, #1
 800a9b2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a9b4:	4b98      	ldr	r3, [pc, #608]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9b8:	08db      	lsrs	r3, r3, #3
 800a9ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a9be:	693a      	ldr	r2, [r7, #16]
 800a9c0:	fb02 f303 	mul.w	r3, r2, r3
 800a9c4:	ee07 3a90 	vmov	s15, r3
 800a9c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9cc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	f000 8111 	beq.w	800abfa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	f000 8083 	beq.w	800aae6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	2b02      	cmp	r3, #2
 800a9e4:	f200 80a1 	bhi.w	800ab2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d003      	beq.n	800a9f6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a9ee:	69bb      	ldr	r3, [r7, #24]
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d056      	beq.n	800aaa2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a9f4:	e099      	b.n	800ab2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a9f6:	4b88      	ldr	r3, [pc, #544]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0320 	and.w	r3, r3, #32
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d02d      	beq.n	800aa5e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa02:	4b85      	ldr	r3, [pc, #532]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	08db      	lsrs	r3, r3, #3
 800aa08:	f003 0303 	and.w	r3, r3, #3
 800aa0c:	4a83      	ldr	r2, [pc, #524]	@ (800ac1c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800aa0e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa12:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	ee07 3a90 	vmov	s15, r3
 800aa1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	ee07 3a90 	vmov	s15, r3
 800aa24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa2c:	4b7a      	ldr	r3, [pc, #488]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa34:	ee07 3a90 	vmov	s15, r3
 800aa38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa3c:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa40:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ac20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aa44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa54:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa58:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aa5c:	e087      	b.n	800ab6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	ee07 3a90 	vmov	s15, r3
 800aa64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa68:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ac24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800aa6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa70:	4b69      	ldr	r3, [pc, #420]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa78:	ee07 3a90 	vmov	s15, r3
 800aa7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa80:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa84:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ac20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aa88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa98:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa9c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aaa0:	e065      	b.n	800ab6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	ee07 3a90 	vmov	s15, r3
 800aaa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ac28 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800aab0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aab4:	4b58      	ldr	r3, [pc, #352]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aabc:	ee07 3a90 	vmov	s15, r3
 800aac0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aac4:	ed97 6a03 	vldr	s12, [r7, #12]
 800aac8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ac20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aacc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aad0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aad4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aad8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aadc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aae0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aae4:	e043      	b.n	800ab6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	ee07 3a90 	vmov	s15, r3
 800aaec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaf0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ac2c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800aaf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aaf8:	4b47      	ldr	r3, [pc, #284]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aafa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aafc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab00:	ee07 3a90 	vmov	s15, r3
 800ab04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab08:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab0c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ac20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ab10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab24:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab28:	e021      	b.n	800ab6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	ee07 3a90 	vmov	s15, r3
 800ab30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab34:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ac24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ab38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab3c:	4b36      	ldr	r3, [pc, #216]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab44:	ee07 3a90 	vmov	s15, r3
 800ab48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab4c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab50:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ac20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ab54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab64:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab6c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ab6e:	4b2a      	ldr	r3, [pc, #168]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab72:	0a5b      	lsrs	r3, r3, #9
 800ab74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab78:	ee07 3a90 	vmov	s15, r3
 800ab7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab84:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ab88:	edd7 6a07 	vldr	s13, [r7, #28]
 800ab8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab94:	ee17 2a90 	vmov	r2, s15
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ab9c:	4b1e      	ldr	r3, [pc, #120]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aba0:	0c1b      	lsrs	r3, r3, #16
 800aba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aba6:	ee07 3a90 	vmov	s15, r3
 800abaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800abb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800abb6:	edd7 6a07 	vldr	s13, [r7, #28]
 800abba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abc2:	ee17 2a90 	vmov	r2, s15
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800abca:	4b13      	ldr	r3, [pc, #76]	@ (800ac18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800abcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abce:	0e1b      	lsrs	r3, r3, #24
 800abd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800abd4:	ee07 3a90 	vmov	s15, r3
 800abd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800abe0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800abe4:	edd7 6a07 	vldr	s13, [r7, #28]
 800abe8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abf0:	ee17 2a90 	vmov	r2, s15
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800abf8:	e008      	b.n	800ac0c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2200      	movs	r2, #0
 800abfe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	609a      	str	r2, [r3, #8]
}
 800ac0c:	bf00      	nop
 800ac0e:	3724      	adds	r7, #36	@ 0x24
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr
 800ac18:	58024400 	.word	0x58024400
 800ac1c:	03d09000 	.word	0x03d09000
 800ac20:	46000000 	.word	0x46000000
 800ac24:	4c742400 	.word	0x4c742400
 800ac28:	4a742400 	.word	0x4a742400
 800ac2c:	4b742400 	.word	0x4b742400

0800ac30 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ac3e:	4b53      	ldr	r3, [pc, #332]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac42:	f003 0303 	and.w	r3, r3, #3
 800ac46:	2b03      	cmp	r3, #3
 800ac48:	d101      	bne.n	800ac4e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e099      	b.n	800ad82 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ac4e:	4b4f      	ldr	r3, [pc, #316]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a4e      	ldr	r2, [pc, #312]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac54:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ac58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac5a:	f7f6 fdd5 	bl	8001808 <HAL_GetTick>
 800ac5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ac60:	e008      	b.n	800ac74 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ac62:	f7f6 fdd1 	bl	8001808 <HAL_GetTick>
 800ac66:	4602      	mov	r2, r0
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	1ad3      	subs	r3, r2, r3
 800ac6c:	2b02      	cmp	r3, #2
 800ac6e:	d901      	bls.n	800ac74 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ac70:	2303      	movs	r3, #3
 800ac72:	e086      	b.n	800ad82 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ac74:	4b45      	ldr	r3, [pc, #276]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1f0      	bne.n	800ac62 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ac80:	4b42      	ldr	r3, [pc, #264]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac84:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	031b      	lsls	r3, r3, #12
 800ac8e:	493f      	ldr	r1, [pc, #252]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ac90:	4313      	orrs	r3, r2
 800ac92:	628b      	str	r3, [r1, #40]	@ 0x28
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	3b01      	subs	r3, #1
 800ac9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	3b01      	subs	r3, #1
 800aca4:	025b      	lsls	r3, r3, #9
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	431a      	orrs	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	3b01      	subs	r3, #1
 800acb0:	041b      	lsls	r3, r3, #16
 800acb2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800acb6:	431a      	orrs	r2, r3
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	3b01      	subs	r3, #1
 800acbe:	061b      	lsls	r3, r3, #24
 800acc0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800acc4:	4931      	ldr	r1, [pc, #196]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acc6:	4313      	orrs	r3, r2
 800acc8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800acca:	4b30      	ldr	r3, [pc, #192]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800accc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	695b      	ldr	r3, [r3, #20]
 800acd6:	492d      	ldr	r1, [pc, #180]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acd8:	4313      	orrs	r3, r2
 800acda:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800acdc:	4b2b      	ldr	r3, [pc, #172]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace0:	f023 0220 	bic.w	r2, r3, #32
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	699b      	ldr	r3, [r3, #24]
 800ace8:	4928      	ldr	r1, [pc, #160]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acea:	4313      	orrs	r3, r2
 800acec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800acee:	4b27      	ldr	r3, [pc, #156]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acf2:	4a26      	ldr	r2, [pc, #152]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acf4:	f023 0310 	bic.w	r3, r3, #16
 800acf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800acfa:	4b24      	ldr	r3, [pc, #144]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800acfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800acfe:	4b24      	ldr	r3, [pc, #144]	@ (800ad90 <RCCEx_PLL2_Config+0x160>)
 800ad00:	4013      	ands	r3, r2
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	69d2      	ldr	r2, [r2, #28]
 800ad06:	00d2      	lsls	r2, r2, #3
 800ad08:	4920      	ldr	r1, [pc, #128]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad0a:	4313      	orrs	r3, r2
 800ad0c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ad0e:	4b1f      	ldr	r3, [pc, #124]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad12:	4a1e      	ldr	r2, [pc, #120]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad14:	f043 0310 	orr.w	r3, r3, #16
 800ad18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d106      	bne.n	800ad2e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ad20:	4b1a      	ldr	r3, [pc, #104]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad24:	4a19      	ldr	r2, [pc, #100]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad26:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ad2c:	e00f      	b.n	800ad4e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d106      	bne.n	800ad42 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ad34:	4b15      	ldr	r3, [pc, #84]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad38:	4a14      	ldr	r2, [pc, #80]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ad40:	e005      	b.n	800ad4e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ad42:	4b12      	ldr	r3, [pc, #72]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad46:	4a11      	ldr	r2, [pc, #68]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ad4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ad4e:	4b0f      	ldr	r3, [pc, #60]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a0e      	ldr	r2, [pc, #56]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad54:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ad58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad5a:	f7f6 fd55 	bl	8001808 <HAL_GetTick>
 800ad5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ad60:	e008      	b.n	800ad74 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ad62:	f7f6 fd51 	bl	8001808 <HAL_GetTick>
 800ad66:	4602      	mov	r2, r0
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	1ad3      	subs	r3, r2, r3
 800ad6c:	2b02      	cmp	r3, #2
 800ad6e:	d901      	bls.n	800ad74 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ad70:	2303      	movs	r3, #3
 800ad72:	e006      	b.n	800ad82 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ad74:	4b05      	ldr	r3, [pc, #20]	@ (800ad8c <RCCEx_PLL2_Config+0x15c>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d0f0      	beq.n	800ad62 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ad80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3710      	adds	r7, #16
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	bf00      	nop
 800ad8c:	58024400 	.word	0x58024400
 800ad90:	ffff0007 	.word	0xffff0007

0800ad94 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ada2:	4b53      	ldr	r3, [pc, #332]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ada4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ada6:	f003 0303 	and.w	r3, r3, #3
 800adaa:	2b03      	cmp	r3, #3
 800adac:	d101      	bne.n	800adb2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800adae:	2301      	movs	r3, #1
 800adb0:	e099      	b.n	800aee6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800adb2:	4b4f      	ldr	r3, [pc, #316]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a4e      	ldr	r2, [pc, #312]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800adb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800adbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800adbe:	f7f6 fd23 	bl	8001808 <HAL_GetTick>
 800adc2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800adc4:	e008      	b.n	800add8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800adc6:	f7f6 fd1f 	bl	8001808 <HAL_GetTick>
 800adca:	4602      	mov	r2, r0
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	1ad3      	subs	r3, r2, r3
 800add0:	2b02      	cmp	r3, #2
 800add2:	d901      	bls.n	800add8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800add4:	2303      	movs	r3, #3
 800add6:	e086      	b.n	800aee6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800add8:	4b45      	ldr	r3, [pc, #276]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d1f0      	bne.n	800adc6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ade4:	4b42      	ldr	r3, [pc, #264]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ade6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	051b      	lsls	r3, r3, #20
 800adf2:	493f      	ldr	r1, [pc, #252]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800adf4:	4313      	orrs	r3, r2
 800adf6:	628b      	str	r3, [r1, #40]	@ 0x28
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	3b01      	subs	r3, #1
 800adfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	3b01      	subs	r3, #1
 800ae08:	025b      	lsls	r3, r3, #9
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	431a      	orrs	r2, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	3b01      	subs	r3, #1
 800ae14:	041b      	lsls	r3, r3, #16
 800ae16:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ae1a:	431a      	orrs	r2, r3
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	691b      	ldr	r3, [r3, #16]
 800ae20:	3b01      	subs	r3, #1
 800ae22:	061b      	lsls	r3, r3, #24
 800ae24:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ae28:	4931      	ldr	r1, [pc, #196]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ae2e:	4b30      	ldr	r3, [pc, #192]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae32:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	695b      	ldr	r3, [r3, #20]
 800ae3a:	492d      	ldr	r1, [pc, #180]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ae40:	4b2b      	ldr	r3, [pc, #172]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae44:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	4928      	ldr	r1, [pc, #160]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae4e:	4313      	orrs	r3, r2
 800ae50:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ae52:	4b27      	ldr	r3, [pc, #156]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae56:	4a26      	ldr	r2, [pc, #152]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ae5e:	4b24      	ldr	r3, [pc, #144]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae62:	4b24      	ldr	r3, [pc, #144]	@ (800aef4 <RCCEx_PLL3_Config+0x160>)
 800ae64:	4013      	ands	r3, r2
 800ae66:	687a      	ldr	r2, [r7, #4]
 800ae68:	69d2      	ldr	r2, [r2, #28]
 800ae6a:	00d2      	lsls	r2, r2, #3
 800ae6c:	4920      	ldr	r1, [pc, #128]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ae72:	4b1f      	ldr	r3, [pc, #124]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae76:	4a1e      	ldr	r2, [pc, #120]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d106      	bne.n	800ae92 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ae84:	4b1a      	ldr	r3, [pc, #104]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae88:	4a19      	ldr	r2, [pc, #100]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ae8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ae90:	e00f      	b.n	800aeb2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d106      	bne.n	800aea6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ae98:	4b15      	ldr	r3, [pc, #84]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae9c:	4a14      	ldr	r2, [pc, #80]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800ae9e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800aea2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aea4:	e005      	b.n	800aeb2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800aea6:	4b12      	ldr	r3, [pc, #72]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800aea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeaa:	4a11      	ldr	r2, [pc, #68]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800aeac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aeb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800aeb2:	4b0f      	ldr	r3, [pc, #60]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4a0e      	ldr	r2, [pc, #56]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800aeb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aebc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aebe:	f7f6 fca3 	bl	8001808 <HAL_GetTick>
 800aec2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aec4:	e008      	b.n	800aed8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800aec6:	f7f6 fc9f 	bl	8001808 <HAL_GetTick>
 800aeca:	4602      	mov	r2, r0
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	1ad3      	subs	r3, r2, r3
 800aed0:	2b02      	cmp	r3, #2
 800aed2:	d901      	bls.n	800aed8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800aed4:	2303      	movs	r3, #3
 800aed6:	e006      	b.n	800aee6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aed8:	4b05      	ldr	r3, [pc, #20]	@ (800aef0 <RCCEx_PLL3_Config+0x15c>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d0f0      	beq.n	800aec6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800aee4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3710      	adds	r7, #16
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}
 800aeee:	bf00      	nop
 800aef0:	58024400 	.word	0x58024400
 800aef4:	ffff0007 	.word	0xffff0007

0800aef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d101      	bne.n	800af0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	e049      	b.n	800af9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	d106      	bne.n	800af24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f7f6 fb98 	bl	8001654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2202      	movs	r2, #2
 800af28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681a      	ldr	r2, [r3, #0]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	3304      	adds	r3, #4
 800af34:	4619      	mov	r1, r3
 800af36:	4610      	mov	r0, r2
 800af38:	f000 fb12 	bl	800b560 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2201      	movs	r2, #1
 800af40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2201      	movs	r2, #1
 800af48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2201      	movs	r2, #1
 800af50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2201      	movs	r2, #1
 800af60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2201      	movs	r2, #1
 800af68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2201      	movs	r2, #1
 800af70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2201      	movs	r2, #1
 800af78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2201      	movs	r2, #1
 800af80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2201      	movs	r2, #1
 800af88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2201      	movs	r2, #1
 800af98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800af9c:	2300      	movs	r3, #0
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3708      	adds	r7, #8
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
	...

0800afa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afb6:	b2db      	uxtb	r3, r3
 800afb8:	2b01      	cmp	r3, #1
 800afba:	d001      	beq.n	800afc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800afbc:	2301      	movs	r3, #1
 800afbe:	e05e      	b.n	800b07e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2202      	movs	r2, #2
 800afc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68da      	ldr	r2, [r3, #12]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f042 0201 	orr.w	r2, r2, #1
 800afd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a2b      	ldr	r2, [pc, #172]	@ (800b08c <HAL_TIM_Base_Start_IT+0xe4>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d02c      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afea:	d027      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a27      	ldr	r2, [pc, #156]	@ (800b090 <HAL_TIM_Base_Start_IT+0xe8>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d022      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a26      	ldr	r2, [pc, #152]	@ (800b094 <HAL_TIM_Base_Start_IT+0xec>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d01d      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a24      	ldr	r2, [pc, #144]	@ (800b098 <HAL_TIM_Base_Start_IT+0xf0>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d018      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	4a23      	ldr	r2, [pc, #140]	@ (800b09c <HAL_TIM_Base_Start_IT+0xf4>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d013      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a21      	ldr	r2, [pc, #132]	@ (800b0a0 <HAL_TIM_Base_Start_IT+0xf8>)
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d00e      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a20      	ldr	r2, [pc, #128]	@ (800b0a4 <HAL_TIM_Base_Start_IT+0xfc>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d009      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	4a1e      	ldr	r2, [pc, #120]	@ (800b0a8 <HAL_TIM_Base_Start_IT+0x100>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d004      	beq.n	800b03c <HAL_TIM_Base_Start_IT+0x94>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a1d      	ldr	r2, [pc, #116]	@ (800b0ac <HAL_TIM_Base_Start_IT+0x104>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d115      	bne.n	800b068 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	689a      	ldr	r2, [r3, #8]
 800b042:	4b1b      	ldr	r3, [pc, #108]	@ (800b0b0 <HAL_TIM_Base_Start_IT+0x108>)
 800b044:	4013      	ands	r3, r2
 800b046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2b06      	cmp	r3, #6
 800b04c:	d015      	beq.n	800b07a <HAL_TIM_Base_Start_IT+0xd2>
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b054:	d011      	beq.n	800b07a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	681a      	ldr	r2, [r3, #0]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f042 0201 	orr.w	r2, r2, #1
 800b064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b066:	e008      	b.n	800b07a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f042 0201 	orr.w	r2, r2, #1
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	e000      	b.n	800b07c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b07a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b07c:	2300      	movs	r3, #0
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3714      	adds	r7, #20
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr
 800b08a:	bf00      	nop
 800b08c:	40010000 	.word	0x40010000
 800b090:	40000400 	.word	0x40000400
 800b094:	40000800 	.word	0x40000800
 800b098:	40000c00 	.word	0x40000c00
 800b09c:	40010400 	.word	0x40010400
 800b0a0:	40001800 	.word	0x40001800
 800b0a4:	40014000 	.word	0x40014000
 800b0a8:	4000e000 	.word	0x4000e000
 800b0ac:	4000e400 	.word	0x4000e400
 800b0b0:	00010007 	.word	0x00010007

0800b0b4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68da      	ldr	r2, [r3, #12]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f022 0201 	bic.w	r2, r2, #1
 800b0ca:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	6a1a      	ldr	r2, [r3, #32]
 800b0d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b0d6:	4013      	ands	r3, r2
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d10f      	bne.n	800b0fc <HAL_TIM_Base_Stop_IT+0x48>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	6a1a      	ldr	r2, [r3, #32]
 800b0e2:	f240 4344 	movw	r3, #1092	@ 0x444
 800b0e6:	4013      	ands	r3, r2
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d107      	bne.n	800b0fc <HAL_TIM_Base_Stop_IT+0x48>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	681a      	ldr	r2, [r3, #0]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f022 0201 	bic.w	r2, r2, #1
 800b0fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2201      	movs	r2, #1
 800b100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	370c      	adds	r7, #12
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr

0800b112 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b112:	b580      	push	{r7, lr}
 800b114:	b084      	sub	sp, #16
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	68db      	ldr	r3, [r3, #12]
 800b120:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	691b      	ldr	r3, [r3, #16]
 800b128:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	f003 0302 	and.w	r3, r3, #2
 800b130:	2b00      	cmp	r3, #0
 800b132:	d020      	beq.n	800b176 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f003 0302 	and.w	r3, r3, #2
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d01b      	beq.n	800b176 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f06f 0202 	mvn.w	r2, #2
 800b146:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2201      	movs	r2, #1
 800b14c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	699b      	ldr	r3, [r3, #24]
 800b154:	f003 0303 	and.w	r3, r3, #3
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d003      	beq.n	800b164 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 f9e1 	bl	800b524 <HAL_TIM_IC_CaptureCallback>
 800b162:	e005      	b.n	800b170 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 f9d3 	bl	800b510 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 f9e4 	bl	800b538 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	f003 0304 	and.w	r3, r3, #4
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d020      	beq.n	800b1c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f003 0304 	and.w	r3, r3, #4
 800b186:	2b00      	cmp	r3, #0
 800b188:	d01b      	beq.n	800b1c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f06f 0204 	mvn.w	r2, #4
 800b192:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2202      	movs	r2, #2
 800b198:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	699b      	ldr	r3, [r3, #24]
 800b1a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d003      	beq.n	800b1b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f9bb 	bl	800b524 <HAL_TIM_IC_CaptureCallback>
 800b1ae:	e005      	b.n	800b1bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 f9ad 	bl	800b510 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f9be 	bl	800b538 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	f003 0308 	and.w	r3, r3, #8
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d020      	beq.n	800b20e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f003 0308 	and.w	r3, r3, #8
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d01b      	beq.n	800b20e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f06f 0208 	mvn.w	r2, #8
 800b1de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2204      	movs	r2, #4
 800b1e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	69db      	ldr	r3, [r3, #28]
 800b1ec:	f003 0303 	and.w	r3, r3, #3
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d003      	beq.n	800b1fc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 f995 	bl	800b524 <HAL_TIM_IC_CaptureCallback>
 800b1fa:	e005      	b.n	800b208 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 f987 	bl	800b510 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 f998 	bl	800b538 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	f003 0310 	and.w	r3, r3, #16
 800b214:	2b00      	cmp	r3, #0
 800b216:	d020      	beq.n	800b25a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f003 0310 	and.w	r3, r3, #16
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d01b      	beq.n	800b25a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f06f 0210 	mvn.w	r2, #16
 800b22a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2208      	movs	r2, #8
 800b230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	69db      	ldr	r3, [r3, #28]
 800b238:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d003      	beq.n	800b248 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f96f 	bl	800b524 <HAL_TIM_IC_CaptureCallback>
 800b246:	e005      	b.n	800b254 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f961 	bl	800b510 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f972 	bl	800b538 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2200      	movs	r2, #0
 800b258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	f003 0301 	and.w	r3, r3, #1
 800b260:	2b00      	cmp	r3, #0
 800b262:	d00c      	beq.n	800b27e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f003 0301 	and.w	r3, r3, #1
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d007      	beq.n	800b27e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f06f 0201 	mvn.w	r2, #1
 800b276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f7f5 fe1f 	bl	8000ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b284:	2b00      	cmp	r3, #0
 800b286:	d104      	bne.n	800b292 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00c      	beq.n	800b2ac <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d007      	beq.n	800b2ac <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b2a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f000 fb4a 	bl	800b940 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00c      	beq.n	800b2d0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d007      	beq.n	800b2d0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b2c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fb42 	bl	800b954 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d00c      	beq.n	800b2f4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d007      	beq.n	800b2f4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b2ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f92c 	bl	800b54c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	f003 0320 	and.w	r3, r3, #32
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d00c      	beq.n	800b318 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f003 0320 	and.w	r3, r3, #32
 800b304:	2b00      	cmp	r3, #0
 800b306:	d007      	beq.n	800b318 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f06f 0220 	mvn.w	r2, #32
 800b310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fb0a 	bl	800b92c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b318:	bf00      	nop
 800b31a:	3710      	adds	r7, #16
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b32a:	2300      	movs	r3, #0
 800b32c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b334:	2b01      	cmp	r3, #1
 800b336:	d101      	bne.n	800b33c <HAL_TIM_ConfigClockSource+0x1c>
 800b338:	2302      	movs	r3, #2
 800b33a:	e0dc      	b.n	800b4f6 <HAL_TIM_ConfigClockSource+0x1d6>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2201      	movs	r2, #1
 800b340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2202      	movs	r2, #2
 800b348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	4b6a      	ldr	r3, [pc, #424]	@ (800b500 <HAL_TIM_ConfigClockSource+0x1e0>)
 800b358:	4013      	ands	r3, r2
 800b35a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b362:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68ba      	ldr	r2, [r7, #8]
 800b36a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a64      	ldr	r2, [pc, #400]	@ (800b504 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b372:	4293      	cmp	r3, r2
 800b374:	f000 80a9 	beq.w	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b378:	4a62      	ldr	r2, [pc, #392]	@ (800b504 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	f200 80ae 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b380:	4a61      	ldr	r2, [pc, #388]	@ (800b508 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b382:	4293      	cmp	r3, r2
 800b384:	f000 80a1 	beq.w	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b388:	4a5f      	ldr	r2, [pc, #380]	@ (800b508 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	f200 80a6 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b390:	4a5e      	ldr	r2, [pc, #376]	@ (800b50c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b392:	4293      	cmp	r3, r2
 800b394:	f000 8099 	beq.w	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b398:	4a5c      	ldr	r2, [pc, #368]	@ (800b50c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	f200 809e 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b3a4:	f000 8091 	beq.w	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b3a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b3ac:	f200 8096 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3b4:	f000 8089 	beq.w	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b3b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3bc:	f200 808e 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b3c4:	d03e      	beq.n	800b444 <HAL_TIM_ConfigClockSource+0x124>
 800b3c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b3ca:	f200 8087 	bhi.w	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3d2:	f000 8086 	beq.w	800b4e2 <HAL_TIM_ConfigClockSource+0x1c2>
 800b3d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3da:	d87f      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3dc:	2b70      	cmp	r3, #112	@ 0x70
 800b3de:	d01a      	beq.n	800b416 <HAL_TIM_ConfigClockSource+0xf6>
 800b3e0:	2b70      	cmp	r3, #112	@ 0x70
 800b3e2:	d87b      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3e4:	2b60      	cmp	r3, #96	@ 0x60
 800b3e6:	d050      	beq.n	800b48a <HAL_TIM_ConfigClockSource+0x16a>
 800b3e8:	2b60      	cmp	r3, #96	@ 0x60
 800b3ea:	d877      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3ec:	2b50      	cmp	r3, #80	@ 0x50
 800b3ee:	d03c      	beq.n	800b46a <HAL_TIM_ConfigClockSource+0x14a>
 800b3f0:	2b50      	cmp	r3, #80	@ 0x50
 800b3f2:	d873      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3f4:	2b40      	cmp	r3, #64	@ 0x40
 800b3f6:	d058      	beq.n	800b4aa <HAL_TIM_ConfigClockSource+0x18a>
 800b3f8:	2b40      	cmp	r3, #64	@ 0x40
 800b3fa:	d86f      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b3fc:	2b30      	cmp	r3, #48	@ 0x30
 800b3fe:	d064      	beq.n	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b400:	2b30      	cmp	r3, #48	@ 0x30
 800b402:	d86b      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b404:	2b20      	cmp	r3, #32
 800b406:	d060      	beq.n	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b408:	2b20      	cmp	r3, #32
 800b40a:	d867      	bhi.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d05c      	beq.n	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b410:	2b10      	cmp	r3, #16
 800b412:	d05a      	beq.n	800b4ca <HAL_TIM_ConfigClockSource+0x1aa>
 800b414:	e062      	b.n	800b4dc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b426:	f000 f9c5 	bl	800b7b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	689b      	ldr	r3, [r3, #8]
 800b430:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b438:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	609a      	str	r2, [r3, #8]
      break;
 800b442:	e04f      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b454:	f000 f9ae 	bl	800b7b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	689a      	ldr	r2, [r3, #8]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b466:	609a      	str	r2, [r3, #8]
      break;
 800b468:	e03c      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b476:	461a      	mov	r2, r3
 800b478:	f000 f91e 	bl	800b6b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2150      	movs	r1, #80	@ 0x50
 800b482:	4618      	mov	r0, r3
 800b484:	f000 f978 	bl	800b778 <TIM_ITRx_SetConfig>
      break;
 800b488:	e02c      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b496:	461a      	mov	r2, r3
 800b498:	f000 f93d 	bl	800b716 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2160      	movs	r1, #96	@ 0x60
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f000 f968 	bl	800b778 <TIM_ITRx_SetConfig>
      break;
 800b4a8:	e01c      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	f000 f8fe 	bl	800b6b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2140      	movs	r1, #64	@ 0x40
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f000 f958 	bl	800b778 <TIM_ITRx_SetConfig>
      break;
 800b4c8:	e00c      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681a      	ldr	r2, [r3, #0]
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	4619      	mov	r1, r3
 800b4d4:	4610      	mov	r0, r2
 800b4d6:	f000 f94f 	bl	800b778 <TIM_ITRx_SetConfig>
      break;
 800b4da:	e003      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	73fb      	strb	r3, [r7, #15]
      break;
 800b4e0:	e000      	b.n	800b4e4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b4e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b4f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3710      	adds	r7, #16
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	ffceff88 	.word	0xffceff88
 800b504:	00100040 	.word	0x00100040
 800b508:	00100030 	.word	0x00100030
 800b50c:	00100020 	.word	0x00100020

0800b510 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b510:	b480      	push	{r7}
 800b512:	b083      	sub	sp, #12
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b518:	bf00      	nop
 800b51a:	370c      	adds	r7, #12
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b52c:	bf00      	nop
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr

0800b538 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b540:	bf00      	nop
 800b542:	370c      	adds	r7, #12
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b083      	sub	sp, #12
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b554:	bf00      	nop
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
 800b568:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a47      	ldr	r2, [pc, #284]	@ (800b690 <TIM_Base_SetConfig+0x130>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d013      	beq.n	800b5a0 <TIM_Base_SetConfig+0x40>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b57e:	d00f      	beq.n	800b5a0 <TIM_Base_SetConfig+0x40>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	4a44      	ldr	r2, [pc, #272]	@ (800b694 <TIM_Base_SetConfig+0x134>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d00b      	beq.n	800b5a0 <TIM_Base_SetConfig+0x40>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	4a43      	ldr	r2, [pc, #268]	@ (800b698 <TIM_Base_SetConfig+0x138>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d007      	beq.n	800b5a0 <TIM_Base_SetConfig+0x40>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	4a42      	ldr	r2, [pc, #264]	@ (800b69c <TIM_Base_SetConfig+0x13c>)
 800b594:	4293      	cmp	r3, r2
 800b596:	d003      	beq.n	800b5a0 <TIM_Base_SetConfig+0x40>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	4a41      	ldr	r2, [pc, #260]	@ (800b6a0 <TIM_Base_SetConfig+0x140>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d108      	bne.n	800b5b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	68fa      	ldr	r2, [r7, #12]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a36      	ldr	r2, [pc, #216]	@ (800b690 <TIM_Base_SetConfig+0x130>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d027      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5c0:	d023      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	4a33      	ldr	r2, [pc, #204]	@ (800b694 <TIM_Base_SetConfig+0x134>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d01f      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4a32      	ldr	r2, [pc, #200]	@ (800b698 <TIM_Base_SetConfig+0x138>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d01b      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	4a31      	ldr	r2, [pc, #196]	@ (800b69c <TIM_Base_SetConfig+0x13c>)
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	d017      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	4a30      	ldr	r2, [pc, #192]	@ (800b6a0 <TIM_Base_SetConfig+0x140>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d013      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	4a2f      	ldr	r2, [pc, #188]	@ (800b6a4 <TIM_Base_SetConfig+0x144>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d00f      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	4a2e      	ldr	r2, [pc, #184]	@ (800b6a8 <TIM_Base_SetConfig+0x148>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d00b      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4a2d      	ldr	r2, [pc, #180]	@ (800b6ac <TIM_Base_SetConfig+0x14c>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d007      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	4a2c      	ldr	r2, [pc, #176]	@ (800b6b0 <TIM_Base_SetConfig+0x150>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d003      	beq.n	800b60a <TIM_Base_SetConfig+0xaa>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	4a2b      	ldr	r2, [pc, #172]	@ (800b6b4 <TIM_Base_SetConfig+0x154>)
 800b606:	4293      	cmp	r3, r2
 800b608:	d108      	bne.n	800b61c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	68fa      	ldr	r2, [r7, #12]
 800b618:	4313      	orrs	r3, r2
 800b61a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	4313      	orrs	r3, r2
 800b628:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	689a      	ldr	r2, [r3, #8]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	681a      	ldr	r2, [r3, #0]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	4a14      	ldr	r2, [pc, #80]	@ (800b690 <TIM_Base_SetConfig+0x130>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d00f      	beq.n	800b662 <TIM_Base_SetConfig+0x102>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a16      	ldr	r2, [pc, #88]	@ (800b6a0 <TIM_Base_SetConfig+0x140>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d00b      	beq.n	800b662 <TIM_Base_SetConfig+0x102>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a15      	ldr	r2, [pc, #84]	@ (800b6a4 <TIM_Base_SetConfig+0x144>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d007      	beq.n	800b662 <TIM_Base_SetConfig+0x102>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a14      	ldr	r2, [pc, #80]	@ (800b6a8 <TIM_Base_SetConfig+0x148>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d003      	beq.n	800b662 <TIM_Base_SetConfig+0x102>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a13      	ldr	r2, [pc, #76]	@ (800b6ac <TIM_Base_SetConfig+0x14c>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d103      	bne.n	800b66a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	691a      	ldr	r2, [r3, #16]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f043 0204 	orr.w	r2, r3, #4
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2201      	movs	r2, #1
 800b67a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	601a      	str	r2, [r3, #0]
}
 800b682:	bf00      	nop
 800b684:	3714      	adds	r7, #20
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	40010000 	.word	0x40010000
 800b694:	40000400 	.word	0x40000400
 800b698:	40000800 	.word	0x40000800
 800b69c:	40000c00 	.word	0x40000c00
 800b6a0:	40010400 	.word	0x40010400
 800b6a4:	40014000 	.word	0x40014000
 800b6a8:	40014400 	.word	0x40014400
 800b6ac:	40014800 	.word	0x40014800
 800b6b0:	4000e000 	.word	0x4000e000
 800b6b4:	4000e400 	.word	0x4000e400

0800b6b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b087      	sub	sp, #28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	6a1b      	ldr	r3, [r3, #32]
 800b6c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6a1b      	ldr	r3, [r3, #32]
 800b6ce:	f023 0201 	bic.w	r2, r3, #1
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	699b      	ldr	r3, [r3, #24]
 800b6da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	011b      	lsls	r3, r3, #4
 800b6e8:	693a      	ldr	r2, [r7, #16]
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	f023 030a 	bic.w	r3, r3, #10
 800b6f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	693a      	ldr	r2, [r7, #16]
 800b702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	697a      	ldr	r2, [r7, #20]
 800b708:	621a      	str	r2, [r3, #32]
}
 800b70a:	bf00      	nop
 800b70c:	371c      	adds	r7, #28
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr

0800b716 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b716:	b480      	push	{r7}
 800b718:	b087      	sub	sp, #28
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	60f8      	str	r0, [r7, #12]
 800b71e:	60b9      	str	r1, [r7, #8]
 800b720:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	6a1b      	ldr	r3, [r3, #32]
 800b726:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	6a1b      	ldr	r3, [r3, #32]
 800b72c:	f023 0210 	bic.w	r2, r3, #16
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	699b      	ldr	r3, [r3, #24]
 800b738:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b740:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	031b      	lsls	r3, r3, #12
 800b746:	693a      	ldr	r2, [r7, #16]
 800b748:	4313      	orrs	r3, r2
 800b74a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b752:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	011b      	lsls	r3, r3, #4
 800b758:	697a      	ldr	r2, [r7, #20]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	693a      	ldr	r2, [r7, #16]
 800b762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	697a      	ldr	r2, [r7, #20]
 800b768:	621a      	str	r2, [r3, #32]
}
 800b76a:	bf00      	nop
 800b76c:	371c      	adds	r7, #28
 800b76e:	46bd      	mov	sp, r7
 800b770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b774:	4770      	bx	lr
	...

0800b778 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	689b      	ldr	r3, [r3, #8]
 800b786:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b788:	68fa      	ldr	r2, [r7, #12]
 800b78a:	4b09      	ldr	r3, [pc, #36]	@ (800b7b0 <TIM_ITRx_SetConfig+0x38>)
 800b78c:	4013      	ands	r3, r2
 800b78e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b790:	683a      	ldr	r2, [r7, #0]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	4313      	orrs	r3, r2
 800b796:	f043 0307 	orr.w	r3, r3, #7
 800b79a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	609a      	str	r2, [r3, #8]
}
 800b7a2:	bf00      	nop
 800b7a4:	3714      	adds	r7, #20
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	ffcfff8f 	.word	0xffcfff8f

0800b7b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b087      	sub	sp, #28
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	607a      	str	r2, [r7, #4]
 800b7c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b7ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	021a      	lsls	r2, r3, #8
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	431a      	orrs	r2, r3
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	697a      	ldr	r2, [r7, #20]
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	697a      	ldr	r2, [r7, #20]
 800b7e6:	609a      	str	r2, [r3, #8]
}
 800b7e8:	bf00      	nop
 800b7ea:	371c      	adds	r7, #28
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b804:	2b01      	cmp	r3, #1
 800b806:	d101      	bne.n	800b80c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b808:	2302      	movs	r3, #2
 800b80a:	e077      	b.n	800b8fc <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	689b      	ldr	r3, [r3, #8]
 800b82a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a35      	ldr	r2, [pc, #212]	@ (800b908 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d004      	beq.n	800b840 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a34      	ldr	r2, [pc, #208]	@ (800b90c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d108      	bne.n	800b852 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b846:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	68fa      	ldr	r2, [r7, #12]
 800b84e:	4313      	orrs	r3, r2
 800b850:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b858:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	4313      	orrs	r3, r2
 800b862:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a25      	ldr	r2, [pc, #148]	@ (800b908 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d02c      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b87e:	d027      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	4a22      	ldr	r2, [pc, #136]	@ (800b910 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d022      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	4a21      	ldr	r2, [pc, #132]	@ (800b914 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d01d      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	4a1f      	ldr	r2, [pc, #124]	@ (800b918 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d018      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4a1a      	ldr	r2, [pc, #104]	@ (800b90c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d013      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4a1b      	ldr	r2, [pc, #108]	@ (800b91c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d00e      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4a1a      	ldr	r2, [pc, #104]	@ (800b920 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d009      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4a18      	ldr	r2, [pc, #96]	@ (800b924 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d004      	beq.n	800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a17      	ldr	r2, [pc, #92]	@ (800b928 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d10c      	bne.n	800b8ea <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	68ba      	ldr	r2, [r7, #8]
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	68ba      	ldr	r2, [r7, #8]
 800b8e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8fa:	2300      	movs	r3, #0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3714      	adds	r7, #20
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr
 800b908:	40010000 	.word	0x40010000
 800b90c:	40010400 	.word	0x40010400
 800b910:	40000400 	.word	0x40000400
 800b914:	40000800 	.word	0x40000800
 800b918:	40000c00 	.word	0x40000c00
 800b91c:	40001800 	.word	0x40001800
 800b920:	40014000 	.word	0x40014000
 800b924:	4000e000 	.word	0x4000e000
 800b928:	4000e400 	.word	0x4000e400

0800b92c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b92c:	b480      	push	{r7}
 800b92e:	b083      	sub	sp, #12
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b934:	bf00      	nop
 800b936:	370c      	adds	r7, #12
 800b938:	46bd      	mov	sp, r7
 800b93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93e:	4770      	bx	lr

0800b940 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b940:	b480      	push	{r7}
 800b942:	b083      	sub	sp, #12
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b948:	bf00      	nop
 800b94a:	370c      	adds	r7, #12
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr

0800b954 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b95c:	bf00      	nop
 800b95e:	370c      	adds	r7, #12
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <memset>:
 800b968:	4402      	add	r2, r0
 800b96a:	4603      	mov	r3, r0
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d100      	bne.n	800b972 <memset+0xa>
 800b970:	4770      	bx	lr
 800b972:	f803 1b01 	strb.w	r1, [r3], #1
 800b976:	e7f9      	b.n	800b96c <memset+0x4>

0800b978 <__libc_init_array>:
 800b978:	b570      	push	{r4, r5, r6, lr}
 800b97a:	4d0d      	ldr	r5, [pc, #52]	@ (800b9b0 <__libc_init_array+0x38>)
 800b97c:	4c0d      	ldr	r4, [pc, #52]	@ (800b9b4 <__libc_init_array+0x3c>)
 800b97e:	1b64      	subs	r4, r4, r5
 800b980:	10a4      	asrs	r4, r4, #2
 800b982:	2600      	movs	r6, #0
 800b984:	42a6      	cmp	r6, r4
 800b986:	d109      	bne.n	800b99c <__libc_init_array+0x24>
 800b988:	4d0b      	ldr	r5, [pc, #44]	@ (800b9b8 <__libc_init_array+0x40>)
 800b98a:	4c0c      	ldr	r4, [pc, #48]	@ (800b9bc <__libc_init_array+0x44>)
 800b98c:	f000 f826 	bl	800b9dc <_init>
 800b990:	1b64      	subs	r4, r4, r5
 800b992:	10a4      	asrs	r4, r4, #2
 800b994:	2600      	movs	r6, #0
 800b996:	42a6      	cmp	r6, r4
 800b998:	d105      	bne.n	800b9a6 <__libc_init_array+0x2e>
 800b99a:	bd70      	pop	{r4, r5, r6, pc}
 800b99c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9a0:	4798      	blx	r3
 800b9a2:	3601      	adds	r6, #1
 800b9a4:	e7ee      	b.n	800b984 <__libc_init_array+0xc>
 800b9a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9aa:	4798      	blx	r3
 800b9ac:	3601      	adds	r6, #1
 800b9ae:	e7f2      	b.n	800b996 <__libc_init_array+0x1e>
 800b9b0:	0800ba68 	.word	0x0800ba68
 800b9b4:	0800ba68 	.word	0x0800ba68
 800b9b8:	0800ba68 	.word	0x0800ba68
 800b9bc:	0800ba6c 	.word	0x0800ba6c

0800b9c0 <memcpy>:
 800b9c0:	440a      	add	r2, r1
 800b9c2:	4291      	cmp	r1, r2
 800b9c4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b9c8:	d100      	bne.n	800b9cc <memcpy+0xc>
 800b9ca:	4770      	bx	lr
 800b9cc:	b510      	push	{r4, lr}
 800b9ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9d6:	4291      	cmp	r1, r2
 800b9d8:	d1f9      	bne.n	800b9ce <memcpy+0xe>
 800b9da:	bd10      	pop	{r4, pc}

0800b9dc <_init>:
 800b9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9de:	bf00      	nop
 800b9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9e2:	bc08      	pop	{r3}
 800b9e4:	469e      	mov	lr, r3
 800b9e6:	4770      	bx	lr

0800b9e8 <_fini>:
 800b9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ea:	bf00      	nop
 800b9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ee:	bc08      	pop	{r3}
 800b9f0:	469e      	mov	lr, r3
 800b9f2:	4770      	bx	lr
