Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 21 16:01:46 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_4port_timing_summary_routed.rpt -rpx ethernet_4port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_4port
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.795        0.000                      0                18532        0.048        0.000                      0                18532        3.500        0.000                       0                 11076  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
e1_rx_clk  {0.000 4.000}        8.000           125.000         
e1_tx_clk  {0.000 4.000}        8.000           125.000         
e2_rx_clk  {0.000 4.000}        8.000           125.000         
e2_tx_clk  {0.000 4.000}        8.000           125.000         
e3_rx_clk  {0.000 4.000}        8.000           125.000         
e3_tx_clk  {0.000 4.000}        8.000           125.000         
e4_rx_clk  {0.000 4.000}        8.000           125.000         
e4_tx_clk  {0.000 4.000}        8.000           125.000         
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e1_rx_clk           0.795        0.000                      0                 4569        0.048        0.000                      0                 4569        3.500        0.000                       0                  2769  
e2_rx_clk           1.324        0.000                      0                 4569        0.078        0.000                      0                 4569        3.500        0.000                       0                  2769  
e3_rx_clk           1.534        0.000                      0                 4569        0.102        0.000                      0                 4569        3.500        0.000                       0                  2769  
e4_rx_clk           1.242        0.000                      0                 4569        0.069        0.000                      0                 4569        3.500        0.000                       0                  2769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e1_rx_clk          e1_rx_clk                6.126        0.000                      0                   64        0.390        0.000                      0                   64  
**async_default**  e2_rx_clk          e2_rx_clk                5.972        0.000                      0                   64        0.385        0.000                      0                   64  
**async_default**  e3_rx_clk          e3_rx_clk                6.228        0.000                      0                   64        0.406        0.000                      0                   64  
**async_default**  e4_rx_clk          e4_rx_clk                6.159        0.000                      0                   64        0.382        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.398ns (5.815%)  route 6.446ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 12.291 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          6.446    11.417    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X57Y136        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.240    12.291    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y136        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[11]/C
                         clock pessimism              0.165    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X57Y136        FDCE (Setup_fdce_C_D)       -0.207    12.213    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.398ns (5.814%)  route 6.448ns (94.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          6.448    11.419    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X57Y135        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.239    12.290    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y135        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[27]/C
                         clock pessimism              0.165    12.454    
                         clock uncertainty           -0.035    12.419    
    SLICE_X57Y135        FDCE (Setup_fdce_C_D)       -0.203    12.216    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.815ns (25.256%)  route 5.371ns (74.744%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.494 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.495    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.760 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.760    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_6
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.410    12.460    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
                         clock pessimism              0.165    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X37Y150        FDCE (Setup_fdce_C_D)        0.059    12.649    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.717ns (24.225%)  route 5.371ns (75.775%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 12.306 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.661 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.661    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_6
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.255    12.306    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[25]/C
                         clock pessimism              0.224    12.530    
                         clock uncertainty           -0.035    12.494    
    SLICE_X37Y149        FDCE (Setup_fdce_C_D)        0.059    12.553    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 1.810ns (25.204%)  route 5.371ns (74.796%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.494 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.495    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.755 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.755    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_4
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.410    12.460    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/C
                         clock pessimism              0.165    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X37Y150        FDCE (Setup_fdce_C_D)        0.059    12.649    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.712ns (24.171%)  route 5.371ns (75.829%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 12.306 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.656 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.656    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_4
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.255    12.306    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]/C
                         clock pessimism              0.224    12.530    
                         clock uncertainty           -0.035    12.494    
    SLICE_X37Y149        FDCE (Setup_fdce_C_D)        0.059    12.553    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 1.750ns (24.574%)  route 5.371ns (75.426%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.494 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.495    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.695 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.695    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_5
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.410    12.460    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/C
                         clock pessimism              0.165    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X37Y150        FDCE (Setup_fdce_C_D)        0.059    12.649    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.652ns (23.523%)  route 5.371ns (76.477%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 12.306 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.596 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.596    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_5
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.255    12.306    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[26]/C
                         clock pessimism              0.224    12.530    
                         clock uncertainty           -0.035    12.494    
    SLICE_X37Y149        FDCE (Setup_fdce_C_D)        0.059    12.553    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.398ns (5.915%)  route 6.331ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 12.291 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          6.331    11.303    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X58Y135        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.240    12.291    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y135        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[3]/C
                         clock pessimism              0.165    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X58Y135        FDCE (Setup_fdce_C_D)       -0.154    12.266    u1/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.731ns (24.372%)  route 5.371ns (75.628%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.364     4.574    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X8Y135         FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.398     4.972 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          5.371    10.342    u1/mac_test0/mac_top0/mac_rx0/ip0/mac_rx_data_d2_reg[7][3]
    SLICE_X37Y143        LUT3 (Prop_lut3_I2_O)        0.232    10.574 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000    10.574    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[3]_i_6_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.906 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.906    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[3]_i_1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.004 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]_i_1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.102 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.102    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[11]_i_1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.200 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]_i_1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.298 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.298    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]_i_1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.396 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[23]_i_1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.494 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.495    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.676 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.676    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_7
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.410    12.460    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/C
                         clock pessimism              0.165    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X37Y150        FDCE (Setup_fdce_C_D)        0.059    12.649    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  0.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.355ns (70.232%)  route 0.150ns (29.768%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.565     1.487    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X36Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.150     1.778    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X37Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7/O
                         net (fo=1, routed)           0.000     1.823    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.938 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.992 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.992    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_7
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.922     2.090    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/C
                         clock pessimism             -0.251     1.839    
    SLICE_X37Y150        FDCE (Hold_fdce_C_D)         0.105     1.944    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.366ns (70.866%)  route 0.150ns (29.134%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.565     1.487    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X36Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.150     1.778    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X37Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7/O
                         net (fo=1, routed)           0.000     1.823    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.938 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.003 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.003    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_5
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.922     2.090    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/C
                         clock pessimism             -0.251     1.839    
    SLICE_X37Y150        FDCE (Hold_fdce_C_D)         0.105     1.944    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.391ns (72.211%)  route 0.150ns (27.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.565     1.487    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X36Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.150     1.778    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X37Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7/O
                         net (fo=1, routed)           0.000     1.823    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.938 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.028 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.028    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_6
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.922     2.090    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
                         clock pessimism             -0.251     1.839    
    SLICE_X37Y150        FDCE (Hold_fdce_C_D)         0.105     1.944    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.391ns (72.211%)  route 0.150ns (27.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.565     1.487    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X36Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.150     1.778    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X37Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7/O
                         net (fo=1, routed)           0.000     1.823    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.938 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.028 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.028    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2_n_4
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.922     2.090    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/C
                         clock pessimism             -0.251     1.839    
    SLICE_X37Y150        FDCE (Hold_fdce_C_D)         0.105     1.944    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.814%)  route 0.149ns (50.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.562     1.484    u1/mac_test0/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X62Y145        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.148     1.632 r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.149     1.781    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y58         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.872     2.040    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y58         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.540    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.670    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.252ns (57.519%)  route 0.186ns (42.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.648     1.570    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X37Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141     1.711 r  u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/Q
                         net (fo=2, routed)           0.186     1.897    u1/mac_test0/mac_top0/mac_rx0/ip0/p_0_in[13]
    SLICE_X38Y147        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  u1/mac_test0/mac_top0/mac_rx0/ip0/check_out[15]_i_5/O
                         net (fo=1, routed)           0.000     1.942    u1/mac_test0/mac_top0/mac_rx0/ip0/check_out[15]_i_5_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.008 r  u1/mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.008    u1/mac_test0/mac_top0/mac_rx0/ip0/checksum_out_return[13]
    SLICE_X38Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.835     2.002    u1/mac_test0/mac_top0/mac_rx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X38Y147        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[13]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X38Y147        FDCE (Hold_fdce_C_D)         0.134     1.886    u1/mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.448%)  route 0.387ns (67.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.566     1.488    u1/mac_test0/mac_top0/mac_tx0/ipmode/e1_gtxc_OBUF_BUFG
    SLICE_X28Y145        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type_reg[4]/Q
                         net (fo=2, routed)           0.387     2.016    u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[0]
    SLICE_X22Y150        LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  u1/mac_test0/mac_top0/mac_tx0/ipmode/checksum_tmp2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.061    u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0]
    SLICE_X22Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.927     2.095    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X22Y150        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[4]/C
                         clock pessimism             -0.251     1.844    
    SLICE_X22Y150        FDCE (Hold_fdce_C_D)         0.092     1.936    u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.602%)  route 0.385ns (67.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.566     1.488    u1/mac_test0/mac_top0/mac_tx0/ipmode/e1_gtxc_OBUF_BUFG
    SLICE_X29Y146        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u1/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.385     2.013    u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data_reg[7]_0[4]
    SLICE_X24Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.058 r  u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.058    u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data[4]_i_1_n_0
    SLICE_X24Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.925     2.093    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X24Y154        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/C
                         clock pessimism             -0.251     1.842    
    SLICE_X24Y154        FDCE (Hold_fdce_C_D)         0.091     1.933    u1/mac_test0/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.340%)  route 0.215ns (53.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.652     1.574    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X11Y151        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.215     1.931    u1/mac_test0/mac_top0/mac_tx0/ip0/state[2]
    SLICE_X11Y149        LUT4 (Prop_lut4_I2_O)        0.045     1.976 r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout[0]_i_1__15/O
                         net (fo=1, routed)           0.000     1.976    u1/mac_test0/mac_top0/mac_tx0/ip0/timeout[0]_i_1__15_n_0
    SLICE_X11Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.841     2.008    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[0]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X11Y149        FDCE (Hold_fdce_C_D)         0.091     1.849    u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.224%)  route 0.216ns (53.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.652     1.574    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X11Y151        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  u1/mac_test0/mac_top0/mac_tx0/ip0/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.216     1.932    u1/mac_test0/mac_top0/mac_tx0/ip0/state[2]
    SLICE_X11Y149        LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout[1]_i_1__15/O
                         net (fo=1, routed)           0.000     1.977    u1/mac_test0/mac_top0/mac_tx0/ip0/timeout[1]_i_1__15_n_0
    SLICE_X11Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.841     2.008    u1/mac_test0/mac_top0/mac_tx0/ip0/e1_gtxc_OBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[1]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X11Y149        FDCE (Hold_fdce_C_D)         0.092     1.850    u1/mac_test0/mac_top0/mac_tx0/ip0/timeout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e1_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y58    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y58    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y52    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y52    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y26    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y26    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y56    u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y56    u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  e1_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X47Y141   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y128   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp7_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X40Y159   u1/mac_test0/ax0/DFF1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X40Y157   u1/mac_test0/ax0/DFF2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y157   u1/mac_test0/ax0/button_negedge_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y157   u1/mac_test0/ax0/button_out_d0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y128   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp7_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y128   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp7_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y128   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp7_reg[17]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y158   u1/mac_test0/ax0/button_out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y128   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp8_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y141   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y143   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y126   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp6_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y126   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp6_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y126   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp6_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y127   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp6_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X40Y129   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp6_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y143   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y144   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y144   u1/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.340ns (35.902%)  route 4.178ns (64.098%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.407 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.672 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.189    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0_n_6
    SLICE_X52Y116        LUT4 (Prop_lut4_I2_O)        0.250    10.439 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0/O
                         net (fo=1, routed)           0.000    10.439    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.879 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.879    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.144 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    11.144    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0_n_6
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.235    12.280    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/C
                         clock pessimism              0.165    12.445    
                         clock uncertainty           -0.035    12.409    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.059    12.468    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.335ns (35.853%)  route 4.178ns (64.147%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.407 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.672 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.189    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0_n_6
    SLICE_X52Y116        LUT4 (Prop_lut4_I2_O)        0.250    10.439 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0/O
                         net (fo=1, routed)           0.000    10.439    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.879 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.879    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.139 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    11.139    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0_n_4
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.235    12.280    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/C
                         clock pessimism              0.165    12.445    
                         clock uncertainty           -0.035    12.409    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.059    12.468    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.275ns (35.257%)  route 4.178ns (64.743%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.407 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.672 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.189    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0_n_6
    SLICE_X52Y116        LUT4 (Prop_lut4_I2_O)        0.250    10.439 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0/O
                         net (fo=1, routed)           0.000    10.439    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.879 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.879    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.079 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    11.079    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0_n_5
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.235    12.280    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/C
                         clock pessimism              0.165    12.445    
                         clock uncertainty           -0.035    12.409    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.059    12.468    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.256ns (35.066%)  route 4.178ns (64.934%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.407 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.672 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.189    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_10__0_n_6
    SLICE_X52Y116        LUT4 (Prop_lut4_I2_O)        0.250    10.439 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0/O
                         net (fo=1, routed)           0.000    10.439    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[27]_i_9__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.879 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.879    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.060 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    11.060    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__0_n_7
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.235    12.280    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y117        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/C
                         clock pessimism              0.165    12.445    
                         clock uncertainty           -0.035    12.409    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.059    12.468    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 2.242ns (34.924%)  route 4.178ns (65.076%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.574 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.091    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_6
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.250    10.341 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0/O
                         net (fo=1, routed)           0.000    10.341    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.781 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.781    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.046 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.046    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_6
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.237ns (34.873%)  route 4.178ns (65.127%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.574 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.091    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_6
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.250    10.341 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0/O
                         net (fo=1, routed)           0.000    10.341    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.781 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.781    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.041 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.041    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_4
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 2.177ns (34.258%)  route 4.178ns (65.742%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.574 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.091    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_6
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.250    10.341 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0/O
                         net (fo=1, routed)           0.000    10.341    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.781 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.781    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.981 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.981    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_5
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[26]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[26]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.158ns (34.061%)  route 4.178ns (65.939%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.309 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.309    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.574 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0/O[1]
                         net (fo=1, routed)           0.517    10.091    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__0_n_6
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.250    10.341 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0/O
                         net (fo=1, routed)           0.000    10.341    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.781 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.781    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.962 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.962    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__0_n_7
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[24]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[24]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.144ns (33.915%)  route 4.178ns (66.085%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.476 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/O[1]
                         net (fo=1, routed)           0.517     9.993    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7]_1[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I2_O)        0.250    10.243 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_9__0/O
                         net (fo=1, routed)           0.000    10.243    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_9__0_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.683 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.683    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.948 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.948    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_6
    SLICE_X52Y115        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y115        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[21]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y115        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[21]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.139ns (33.863%)  route 4.178ns (66.137%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.423     4.627    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_fdce_C_Q)         0.379     5.006 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=56, routed)          3.661     8.666    u2/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[3]
    SLICE_X53Y113        LUT2 (Prop_lut2_I0_O)        0.105     8.771 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0/O
                         net (fo=1, routed)           0.000     8.771    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_14__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.211 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.476 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__0/O[1]
                         net (fo=1, routed)           0.517     9.993    u2/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7]_1[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I2_O)        0.250    10.243 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_9__0/O
                         net (fo=1, routed)           0.000    10.243    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[19]_i_9__0_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.683 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.683    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.943 r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.943    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__0_n_4
    SLICE_X52Y115        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.236    12.281    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X52Y115        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]/C
                         clock pessimism              0.165    12.446    
                         clock uncertainty           -0.035    12.410    
    SLICE_X52Y115        FDCE (Setup_fdce_C_D)        0.059    12.469    u2/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  1.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.187ns (41.758%)  route 0.261ns (58.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.572     1.488    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[1]/Q
                         net (fo=7, routed)           0.261     1.890    u2/mac_test0/mac_top0/mac_tx0/udp0/state[1]
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.046     1.936 r  u2/mac_test0/mac_top0/mac_tx0/udp0/state[2]_i_1__10/O
                         net (fo=1, routed)           0.000     1.936    u2/mac_test0/mac_top0/mac_tx0/udp0/state[2]_i_1__10_n_0
    SLICE_X31Y100        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.837     1.999    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X31Y100        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X31Y100        FDCE (Hold_fdce_C_D)         0.105     1.858    u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.852%)  route 0.257ns (55.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.558     1.474    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164     1.638 r  u2/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg[7]/Q
                         net (fo=11, routed)          0.257     1.895    u2/mac_test0/mac_top0/mac_rx0/udp0/udp_rx_cnt_reg__0[7]
    SLICE_X54Y109        LUT6 (Prop_lut6_I1_O)        0.045     1.940 r  u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.940    u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr[7]_i_1__1_n_0
    SLICE_X54Y109        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.826     1.989    u2/mac_test0/mac_top0/mac_rx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X54Y109        FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[7]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X54Y109        FDCE (Hold_fdce_C_D)         0.121     1.859    u2/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_req_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.339%)  route 0.275ns (59.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.598     1.514    u2/mac_test0/mac_top0/mac_tx0/mode0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_req_reg/Q
                         net (fo=2, routed)           0.275     1.930    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_req
    SLICE_X4Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.975 r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.975    u2/mac_test0/mac_top0/mac_tx0/mac0/send_next_state[1]
    SLICE_X4Y98          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.875     2.037    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y98          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.092     1.883    u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_finish_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.313%)  route 0.264ns (58.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.569     1.485    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_finish_reg/Q
                         net (fo=3, routed)           0.151     1.777    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_finish
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_i_1__0/O
                         net (fo=1, routed)           0.113     1.935    u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state[5]_i_1__0_n_0
    SLICE_X45Y101        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.833     1.995    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X45Y101        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state_reg[5]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X45Y101        FDCE (Hold_fdce_C_D)         0.075     1.824    u2/mac_test0/mac_top0/mac_tx0/udp0/ck_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/udp_ram_data_req_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.555%)  route 0.284ns (60.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.569     1.485    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_ram_data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_ram_data_req_reg/Q
                         net (fo=3, routed)           0.284     1.910    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_ram_data_req
    SLICE_X37Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  u2/mac_test0/mac_top0/mac_tx0/udp0/state[5]_i_1__6/O
                         net (fo=1, routed)           0.000     1.955    u2/mac_test0/mac_top0_n_12
    SLICE_X37Y104        FDCE                                         r  u2/mac_test0/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.835     1.997    u2/mac_test0/e2_gtxc_OBUF_BUFG
    SLICE_X37Y104        FDCE                                         r  u2/mac_test0/state_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X37Y104        FDCE (Hold_fdce_C_D)         0.091     1.842    u2/mac_test0/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.583%)  route 0.310ns (65.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.596     1.512    u2/mac_test0/mac_top0/mac_tx0/mode0/e2_gtxc_OBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_data_reg[6]/Q
                         net (fo=2, routed)           0.310     1.986    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_reg[7]_1[6]
    SLICE_X4Y98          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.875     2.037    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.075     1.866    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.587%)  route 0.306ns (59.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.571     1.487    u2/mac_test0/mac_top0/mac_tx0/udp0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y95         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.306     1.957    u2/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_data_reg[7][0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I0_O)        0.045     2.002 r  u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.002    u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[0]_i_1__2_n_0
    SLICE_X30Y105        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.836     1.998    u2/mac_test0/mac_top0/mac_tx0/ipmode/e2_gtxc_OBUF_BUFG
    SLICE_X30Y105        FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X30Y105        FDCE (Hold_fdce_C_D)         0.120     1.872    u2/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/ip0/checksum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.899%)  route 0.286ns (69.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.604     1.520    u2/mac_test0/mac_top0/mac_tx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X7Y99          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDPE (Prop_fdpe_C_Q)         0.128     1.648 r  u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv/Q
                         net (fo=1, routed)           0.286     1.934    u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv_n_0
    SLICE_X7Y103         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/ip0/checksum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.867     2.030    u2/mac_test0/mac_top0/mac_tx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X7Y103         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/ip0/checksum_reg[2]/C
                         clock pessimism             -0.245     1.784    
    SLICE_X7Y103         FDCE (Hold_fdce_C_D)         0.018     1.802    u2/mac_test0/mac_top0/mac_tx0/ip0/checksum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.900%)  route 0.318ns (63.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.597     1.513    u2/mac_test0/mac_top0/mac_tx0/mode0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u2/mac_test0/mac_top0/mac_tx0/mode0/mac_tx_ready_reg/Q
                         net (fo=2, routed)           0.318     1.972    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_ready
    SLICE_X4Y98          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.017    u2/mac_test0/mac_top0/mac_tx0/mac0/send_next_state[2]
    SLICE_X4Y98          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.875     2.037    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.092     1.883    u2/mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.604     1.520    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]/Q
                         net (fo=1, routed)           0.057     1.718    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_frame_data_dly[7]
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.763    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp[7]
    SLICE_X4Y97          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.875     2.037    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)         0.092     1.625    u2/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e2_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y48    u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y48    u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y36    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y36    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y19    u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y19    u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y44    u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y44    u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  e2_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X61Y124   u2/mac_test0/ax0/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y127   u2/mac_test0/ax0/q_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y127   u2/mac_test0/ax0/q_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y127   u2/mac_test0/ax0/q_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y127   u2/mac_test0/ax0/q_reg_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y112   u2/mac_test0/mac_top0/mac_rx0/ip0/icmp_rx_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y112   u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y112   u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y113   u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y113   u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y113   u2/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y124   u2/mac_test0/ax0/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y126   u2/mac_test0/ax0/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y126   u2/mac_test0/ax0/q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y126   u2/mac_test0/ax0/q_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X59Y128   u2/mac_test0/ax0/q_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y127   u2/mac_test0/ax0/q_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y124   u2/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y124   u2/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y117   u2/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y124   u2/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 3.303ns (51.579%)  route 3.101ns (48.421%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.762    11.183    u3/mac_test0/wait_cnt2
    SLICE_X45Y20         LUT5 (Prop_lut5_I0_O)        0.261    11.444 r  u3/mac_test0/wait_cnt[27]_i_1__1/O
                         net (fo=1, routed)           0.000    11.444    u3/mac_test0/wait_cnt[27]_i_1__1_n_0
    SLICE_X45Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.395    12.738    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[27]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.030    12.978    u3/mac_test0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.303ns (51.591%)  route 3.099ns (48.409%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.760    11.182    u3/mac_test0/wait_cnt2
    SLICE_X45Y20         LUT5 (Prop_lut5_I0_O)        0.261    11.443 r  u3/mac_test0/wait_cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000    11.443    u3/mac_test0/wait_cnt[28]_i_1__1_n_0
    SLICE_X45Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.395    12.738    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[28]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.032    12.980    u3/mac_test0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 3.303ns (51.799%)  route 3.074ns (48.201%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.734    11.156    u3/mac_test0/wait_cnt2
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.261    11.417 r  u3/mac_test0/wait_cnt[24]_i_1__1/O
                         net (fo=1, routed)           0.000    11.417    u3/mac_test0/wait_cnt[24]_i_1__1_n_0
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.396    12.739    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[24]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.032    12.981    u3/mac_test0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 3.303ns (51.807%)  route 3.073ns (48.193%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.733    11.155    u3/mac_test0/wait_cnt2
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.261    11.416 r  u3/mac_test0/wait_cnt[31]_i_1__1/O
                         net (fo=1, routed)           0.000    11.416    u3/mac_test0/wait_cnt[31]_i_1__1_n_0
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.396    12.739    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[31]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.033    12.982    u3/mac_test0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 3.303ns (51.887%)  route 3.063ns (48.113%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.724    11.145    u3/mac_test0/wait_cnt2
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.261    11.406 r  u3/mac_test0/wait_cnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000    11.406    u3/mac_test0/wait_cnt[10]_i_1__1_n_0
    SLICE_X45Y16         FDCE                                         r  u3/mac_test0/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.399    12.742    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  u3/mac_test0/wait_cnt_reg[10]/C
                         clock pessimism              0.245    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X45Y16         FDCE (Setup_fdce_C_D)        0.030    12.982    u3/mac_test0/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.303ns (51.912%)  route 3.060ns (48.088%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.721    11.142    u3/mac_test0/wait_cnt2
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.261    11.403 r  u3/mac_test0/wait_cnt[12]_i_1__1/O
                         net (fo=1, routed)           0.000    11.403    u3/mac_test0/wait_cnt[12]_i_1__1_n_0
    SLICE_X45Y16         FDCE                                         r  u3/mac_test0/wait_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.399    12.742    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  u3/mac_test0/wait_cnt_reg[12]/C
                         clock pessimism              0.245    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X45Y16         FDCE (Setup_fdce_C_D)        0.032    12.984    u3/mac_test0/wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 3.303ns (52.208%)  route 3.024ns (47.792%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.685    11.106    u3/mac_test0/wait_cnt2
    SLICE_X45Y18         LUT5 (Prop_lut5_I0_O)        0.261    11.367 r  u3/mac_test0/wait_cnt[22]_i_1__1/O
                         net (fo=1, routed)           0.000    11.367    u3/mac_test0/wait_cnt[22]_i_1__1_n_0
    SLICE_X45Y18         FDCE                                         r  u3/mac_test0/wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.397    12.740    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u3/mac_test0/wait_cnt_reg[22]/C
                         clock pessimism              0.245    12.985    
                         clock uncertainty           -0.035    12.950    
    SLICE_X45Y18         FDCE (Setup_fdce_C_D)        0.033    12.983    u3/mac_test0/wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 3.303ns (52.241%)  route 3.020ns (47.759%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.681    11.102    u3/mac_test0/wait_cnt2
    SLICE_X45Y18         LUT5 (Prop_lut5_I0_O)        0.261    11.363 r  u3/mac_test0/wait_cnt[20]_i_1__1/O
                         net (fo=1, routed)           0.000    11.363    u3/mac_test0/wait_cnt[20]_i_1__1_n_0
    SLICE_X45Y18         FDCE                                         r  u3/mac_test0/wait_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.397    12.740    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u3/mac_test0/wait_cnt_reg[20]/C
                         clock pessimism              0.245    12.985    
                         clock uncertainty           -0.035    12.950    
    SLICE_X45Y18         FDCE (Setup_fdce_C_D)        0.032    12.982    u3/mac_test0/wait_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 3.303ns (52.323%)  route 3.010ns (47.677%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.671    11.092    u3/mac_test0/wait_cnt2
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.261    11.353 r  u3/mac_test0/wait_cnt[23]_i_1__1/O
                         net (fo=1, routed)           0.000    11.353    u3/mac_test0/wait_cnt[23]_i_1__1_n_0
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.396    12.739    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  u3/mac_test0/wait_cnt_reg[23]/C
                         clock pessimism              0.245    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.032    12.981    u3/mac_test0/wait_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 u3/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 3.303ns (52.359%)  route 3.005ns (47.641%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.738 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.525     5.040    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  u3/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.348     5.388 f  u3/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.693     6.082    u3/mac_test0/udp_send_data_length[1]
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.242     6.324 r  u3/mac_test0/next_state2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     6.324    u3/mac_test0/next_state2_carry_i_4__4_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.764 r  u3/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    u3/mac_test0/next_state2_carry_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.862 r  u3/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.862    u3/mac_test0/next_state2_carry__0_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.062 r  u3/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.657     7.718    u3/mac_test0/next_state2[11]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.253     7.971 r  u3/mac_test0/next_state1_carry_i_1__4/O
                         net (fo=1, routed)           0.000     7.971    u3/mac_test0/next_state1_carry_i_1__4_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.303 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.303    u3/mac_test0/next_state1_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.401 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.401    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.591 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.525     9.116    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15]_0[0]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.261     9.377 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6/O
                         net (fo=1, routed)           0.464     9.841    u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_7__6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.105     9.946 r  u3/mac_test0/mac_top0/mac_tx0/udp0/i__carry_i_2__13/O
                         net (fo=1, routed)           0.000     9.946    u3/mac_test0/mac_top0_n_8
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    10.421 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.666    11.088    u3/mac_test0/wait_cnt2
    SLICE_X43Y20         LUT5 (Prop_lut5_I0_O)        0.261    11.349 r  u3/mac_test0/wait_cnt[30]_i_1__1/O
                         net (fo=1, routed)           0.000    11.349    u3/mac_test0/wait_cnt[30]_i_1__1_n_0
    SLICE_X43Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.395    12.738    u3/mac_test0/e3_gtxc_OBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  u3/mac_test0/wait_cnt_reg[30]/C
                         clock pessimism              0.245    12.983    
                         clock uncertainty           -0.035    12.948    
    SLICE_X43Y20         FDCE (Setup_fdce_C_D)        0.032    12.980    u3/mac_test0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.512%)  route 0.199ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.627     1.735    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.876 r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/Q
                         net (fo=1, routed)           0.199     2.075    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.940     2.302    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.790    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.973    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.340%)  route 0.200ns (58.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.627     1.735    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.876 r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/Q
                         net (fo=1, routed)           0.200     2.076    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.940     2.302    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.790    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.973    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.844%)  route 0.222ns (61.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.626     1.734    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.875 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/Q
                         net (fo=1, routed)           0.222     2.097    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.991    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.353%)  route 0.206ns (55.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.629     1.737    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.901 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]/Q
                         net (fo=1, routed)           0.206     2.107    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.991    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.379%)  route 0.236ns (62.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.626     1.734    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.875 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]/Q
                         net (fo=1, routed)           0.236     2.111    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.991    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.730%)  route 0.073ns (28.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.661     1.769    u3/mac_test0/mac_top0/mac_rx0/arp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.910 r  u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[0]/Q
                         net (fo=11, routed)          0.073     1.983    u3/mac_test0/mac_top0/mac_rx0/arp0/state[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.045     2.028 r  u3/mac_test0/mac_top0/mac_rx0/arp0/state[1]_i_1__21/O
                         net (fo=1, routed)           0.000     2.028    u3/mac_test0/mac_top0/mac_rx0/arp0/state[1]_i_1__21_n_0
    SLICE_X2Y31          FDCE                                         r  u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.936     2.297    u3/mac_test0/mac_top0/mac_rx0/arp0/e3_gtxc_OBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[1]/C
                         clock pessimism             -0.515     1.782    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.903    u3/mac_test0/mac_top0/mac_rx0/arp0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.191%)  route 0.216ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.629     1.737    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.901 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/Q
                         net (fo=1, routed)           0.216     2.117    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.991    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.191%)  route 0.216ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.629     1.737    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.901 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.216     2.117    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.991    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.333%)  route 0.223ns (57.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.627     1.735    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     1.899 r  u3/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/Q
                         net (fo=1, routed)           0.223     2.122    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.940     2.302    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.491     1.811    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.994    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.093%)  route 0.208ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.626     1.734    u3/mac_test0/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.862 r  u3/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]/Q
                         net (fo=1, routed)           0.208     2.070    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.937     2.299    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.808    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.938    u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e3_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e3_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y10   u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y10   u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y0    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y0    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y0    u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y0    u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y6    u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y6    u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0  e3_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X53Y26   u3/mac_test0/ax0/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y30   u3/mac_test0/ax0/q_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y30   u3/mac_test0/ax0/q_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y30   u3/mac_test0/ax0/q_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y30   u3/mac_test0/ax0/q_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y26   u3/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y26   u3/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y26   u3/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y26   u3/mac_test0/mac_top0/mac_rx0/ip0/checksum_tmp_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y30   u3/mac_test0/ax0/q_reg_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y30   u3/mac_test0/ax0/q_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y32   u3/mac_test0/ax0/q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y32   u3/mac_test0/ax0/q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y32   u3/mac_test0/ax0/q_reg_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y32   u3/mac_test0/ax0/q_reg_reg[28]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X5Y23    u3/mac_test0/mac_top0/cache0/arp_cache_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X5Y23    u3/mac_test0/mac_top0/cache0/arp_cache_reg[18]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X5Y23    u3/mac_test0/mac_top0/cache0/arp_cache_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y16   u3/mac_test0/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y24    u3/mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_ip_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y25    u3/mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_ip_addr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 2.214ns (33.370%)  route 4.421ns (66.630%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.094 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.094    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.356 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2/O[3]
                         net (fo=1, routed)           0.000    11.356    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2_n_4
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y51         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.209ns (33.319%)  route 4.421ns (66.681%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.094 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.094    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.351 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    11.351    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2_n_6
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y51         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.151ns (32.731%)  route 4.421ns (67.269%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.094 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.094    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.293 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2/O[2]
                         net (fo=1, routed)           0.000    11.293    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2_n_5
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y51         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.130ns (32.515%)  route 4.421ns (67.485%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.094 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.094    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.272 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2/O[0]
                         net (fo=1, routed)           0.000    11.272    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2__2_n_7
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y51         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u4/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.218ns (49.890%)  route 3.232ns (50.110%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.521     4.787    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  u4/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.348     5.135 f  u4/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.496     5.631    u4/mac_test0/udp_send_data_length[1]
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.242     5.873 r  u4/mac_test0/next_state2_carry_i_4__6/O
                         net (fo=1, routed)           0.000     5.873    u4/mac_test0/next_state2_carry_i_4__6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.296 r  u4/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.296    u4/mac_test0/next_state2_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.396 r  u4/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    u4/mac_test0/next_state2_carry__0_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.595 r  u4/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.689     7.284    u4/mac_test0/next_state2[11]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.244     7.528 r  u4/mac_test0/next_state1_carry_i_1__6/O
                         net (fo=1, routed)           0.000     7.528    u4/mac_test0/next_state1_carry_i_1__6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.860 r  u4/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.860    u4/mac_test0/next_state1_carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.958    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.148 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.673     8.821    u4/mac_test0/mac_top0/mac_rx0/arp0/udp_send_data_length_reg[15][0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I2_O)        0.261     9.082 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10/O
                         net (fo=1, routed)           0.470     9.553    u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I2_O)        0.264     9.817 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.817    u4/mac_test0/mac_top0_n_8
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    10.082 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.903    10.985    u4/mac_test0/wait_cnt2
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.252    11.237 r  u4/mac_test0/wait_cnt[31]_i_1__2/O
                         net (fo=1, routed)           0.000    11.237    u4/mac_test0/wait_cnt[31]_i_1__2_n_0
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[31]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X46Y61         FDCE (Setup_fdce_C_D)        0.074    12.571    u4/mac_test0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u4/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.218ns (49.876%)  route 3.234ns (50.124%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.521     4.787    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  u4/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.348     5.135 f  u4/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.496     5.631    u4/mac_test0/udp_send_data_length[1]
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.242     5.873 r  u4/mac_test0/next_state2_carry_i_4__6/O
                         net (fo=1, routed)           0.000     5.873    u4/mac_test0/next_state2_carry_i_4__6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.296 r  u4/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.296    u4/mac_test0/next_state2_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.396 r  u4/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    u4/mac_test0/next_state2_carry__0_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.595 r  u4/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.689     7.284    u4/mac_test0/next_state2[11]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.244     7.528 r  u4/mac_test0/next_state1_carry_i_1__6/O
                         net (fo=1, routed)           0.000     7.528    u4/mac_test0/next_state1_carry_i_1__6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.860 r  u4/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.860    u4/mac_test0/next_state1_carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.958    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.148 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.673     8.821    u4/mac_test0/mac_top0/mac_rx0/arp0/udp_send_data_length_reg[15][0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I2_O)        0.261     9.082 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10/O
                         net (fo=1, routed)           0.470     9.553    u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I2_O)        0.264     9.817 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.817    u4/mac_test0/mac_top0_n_8
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    10.082 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.905    10.987    u4/mac_test0/wait_cnt2
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.252    11.239 r  u4/mac_test0/wait_cnt[30]_i_1__2/O
                         net (fo=1, routed)           0.000    11.239    u4/mac_test0/wait_cnt[30]_i_1__2_n_0
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[30]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X46Y61         FDCE (Setup_fdce_C_D)        0.076    12.573    u4/mac_test0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 u4/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 3.218ns (49.930%)  route 3.227ns (50.070%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.521     4.787    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  u4/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.348     5.135 f  u4/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.496     5.631    u4/mac_test0/udp_send_data_length[1]
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.242     5.873 r  u4/mac_test0/next_state2_carry_i_4__6/O
                         net (fo=1, routed)           0.000     5.873    u4/mac_test0/next_state2_carry_i_4__6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.296 r  u4/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.296    u4/mac_test0/next_state2_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.396 r  u4/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    u4/mac_test0/next_state2_carry__0_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.595 r  u4/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.689     7.284    u4/mac_test0/next_state2[11]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.244     7.528 r  u4/mac_test0/next_state1_carry_i_1__6/O
                         net (fo=1, routed)           0.000     7.528    u4/mac_test0/next_state1_carry_i_1__6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.860 r  u4/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.860    u4/mac_test0/next_state1_carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.958    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.148 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.673     8.821    u4/mac_test0/mac_top0/mac_rx0/arp0/udp_send_data_length_reg[15][0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I2_O)        0.261     9.082 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10/O
                         net (fo=1, routed)           0.470     9.553    u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I2_O)        0.264     9.817 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.817    u4/mac_test0/mac_top0_n_8
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    10.082 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.898    10.980    u4/mac_test0/wait_cnt2
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.252    11.232 r  u4/mac_test0/wait_cnt[27]_i_1__2/O
                         net (fo=1, routed)           0.000    11.232    u4/mac_test0/wait_cnt[27]_i_1__2_n_0
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  u4/mac_test0/wait_cnt_reg[27]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X46Y61         FDCE (Setup_fdce_C_D)        0.072    12.569    u4/mac_test0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.114ns (32.350%)  route 4.421ns (67.650%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.256 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    11.256    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_4
    SLICE_X58Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y50         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 2.109ns (32.298%)  route 4.421ns (67.702%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.456     4.722    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     5.101 r  u4/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[5]/Q
                         net (fo=55, routed)          3.890     8.991    u4/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[5]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.105     9.096 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2/O
                         net (fo=1, routed)           0.000     9.096    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[15]_i_12__2_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.428 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.428    u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10__2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.526 r  u4/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[19]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     9.526    u4/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[7][0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.791 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2/O[1]
                         net (fo=1, routed)           0.530    10.321    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_10__2_n_6
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.250    10.571 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2/O
                         net (fo=1, routed)           0.000    10.571    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[23]_i_9__2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.994 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    10.994    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.251 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    11.251    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1__2_n_6
    SLICE_X58Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.261    12.367    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]/C
                         clock pessimism              0.165    12.533    
                         clock uncertainty           -0.035    12.497    
    SLICE_X58Y50         FDCE (Setup_fdce_C_D)        0.101    12.598    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[25]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 u4/mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.218ns (50.564%)  route 3.146ns (49.436%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 12.372 - 8.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.521     4.787    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  u4/mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.348     5.135 f  u4/mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=4, routed)           0.496     5.631    u4/mac_test0/udp_send_data_length[1]
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.242     5.873 r  u4/mac_test0/next_state2_carry_i_4__6/O
                         net (fo=1, routed)           0.000     5.873    u4/mac_test0/next_state2_carry_i_4__6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.296 r  u4/mac_test0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.296    u4/mac_test0/next_state2_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.396 r  u4/mac_test0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    u4/mac_test0/next_state2_carry__0_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.595 r  u4/mac_test0/next_state2_carry__1/O[2]
                         net (fo=1, routed)           0.689     7.284    u4/mac_test0/next_state2[11]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.244     7.528 r  u4/mac_test0/next_state1_carry_i_1__6/O
                         net (fo=1, routed)           0.000     7.528    u4/mac_test0/next_state1_carry_i_1__6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.860 r  u4/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.860    u4/mac_test0/next_state1_carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.958    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.148 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=5, routed)           0.673     8.821    u4/mac_test0/mac_top0/mac_rx0/arp0/udp_send_data_length_reg[15][0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I2_O)        0.261     9.082 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10/O
                         net (fo=1, routed)           0.470     9.553    u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_5__10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I2_O)        0.264     9.817 r  u4/mac_test0/mac_top0/mac_rx0/arp0/i__carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.817    u4/mac_test0/mac_top0_n_8
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.265    10.082 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          0.817    10.899    u4/mac_test0/wait_cnt2
    SLICE_X45Y60         LUT5 (Prop_lut5_I0_O)        0.252    11.151 r  u4/mac_test0/wait_cnt[26]_i_1__2/O
                         net (fo=1, routed)           0.000    11.151    u4/mac_test0/wait_cnt[26]_i_1__2_n_0
    SLICE_X45Y60         FDCE                                         r  u4/mac_test0/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.266    12.372    u4/mac_test0/e4_gtxc_OBUF_BUFG
    SLICE_X45Y60         FDCE                                         r  u4/mac_test0/wait_cnt_reg[26]/C
                         clock pessimism              0.165    12.538    
                         clock uncertainty           -0.035    12.502    
    SLICE_X45Y60         FDCE (Setup_fdce_C_D)        0.033    12.535    u4/mac_test0/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mode0/arp_tx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.789%)  route 0.180ns (46.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.668     1.646    u4/mac_test0/mac_top0/mac_tx0/mode0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/mode0/arp_tx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     1.810 f  u4/mac_test0/mac_top0/mac_tx0/mode0/arp_tx_ack_reg/Q
                         net (fo=4, routed)           0.180     1.990    u4/mac_test0/mac_top0/mac_tx0/arp_tx0/mac_arp_tx_ack
    SLICE_X6Y50          LUT5 (Prop_lut5_I3_O)        0.045     2.035 r  u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state[1]_i_1__24/O
                         net (fo=1, routed)           0.000     2.035    u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state[1]_i_1__24_n_0
    SLICE_X6Y50          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.873     2.097    u4/mac_test0/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[1]/C
                         clock pessimism             -0.251     1.846    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.120     1.966    u4/mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.188ns (37.473%)  route 0.314ns (62.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.624     1.602    u4/mac_test0/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X49Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.743 r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/Q
                         net (fo=1, routed)           0.314     2.057    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf[15]
    SLICE_X56Y32         LUT2 (Prop_lut2_I1_O)        0.047     2.104 r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in[15]_i_1__2/O
                         net (fo=1, routed)           0.000     2.104    u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in[15]
    SLICE_X56Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.895     2.119    u4/mac_test0/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/C
                         clock pessimism             -0.255     1.864    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.131     1.995    u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.184ns (36.577%)  route 0.319ns (63.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.623     1.601    u4/mac_test0/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/Q
                         net (fo=1, routed)           0.319     2.062    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf[13]
    SLICE_X56Y32         LUT2 (Prop_lut2_I1_O)        0.043     2.105 r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.105    u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in[13]
    SLICE_X56Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.895     2.119    u4/mac_test0/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[13]/C
                         clock pessimism             -0.255     1.864    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.131     1.995    u4/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.252%)  route 0.357ns (65.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.569     1.547    u4/mac_test0/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X31Y54         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.357     2.045    u4/mac_test0/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][2]
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.090 r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.090    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[2]_i_1__6_n_0
    SLICE_X29Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.136    u4/mac_test0/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[2]/C
                         clock pessimism             -0.251     1.885    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.092     1.977    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.633     1.611    u4/mac_test0/mac_top0/mac_rx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[15]/Q
                         net (fo=2, routed)           0.244     1.996    u4/mac_test0/mac_top0/icmp0/upper_layer_data_length[15]
    SLICE_X43Y50         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.837     2.061    u4/mac_test0/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[15]/C
                         clock pessimism             -0.251     1.810    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.072     1.882    u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/udp0/check_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.192ns (45.378%)  route 0.231ns (54.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.633     1.611    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_cnt_reg[1]/Q
                         net (fo=37, routed)          0.231     1.984    u4/mac_test0/mac_top0/mac_rx0/udp0/checksum_cnt_reg_n_0_[1]
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.051     2.035 r  u4/mac_test0/mac_top0/mac_rx0/udp0/check_out[9]_i_1__13/O
                         net (fo=1, routed)           0.000     2.035    u4/mac_test0/mac_top0/mac_rx0/udp0/check_out[9]_i_1__13_n_0
    SLICE_X65Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/check_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.839     2.063    u4/mac_test0/mac_top0/mac_rx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X65Y50         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/udp0/check_out_reg[9]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.107     1.919    u4/mac_test0/mac_top0/mac_rx0/udp0/check_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/cache0/arp_cache_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.574     1.552    u4/mac_test0/mac_top0/mac_rx0/arp0/e4_gtxc_OBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  u4/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[12]/Q
                         net (fo=2, routed)           0.065     1.758    u4/mac_test0/mac_top0/cache0/arp_rec_source_ip_addr_reg[31][12]
    SLICE_X14Y52         FDPE                                         r  u4/mac_test0/mac_top0/cache0/arp_cache_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.845     2.069    u4/mac_test0/mac_top0/cache0/e4_gtxc_OBUF_BUFG
    SLICE_X14Y52         FDPE                                         r  u4/mac_test0/mac_top0/cache0/arp_cache_reg[12]/C
                         clock pessimism             -0.504     1.565    
    SLICE_X14Y52         FDPE (Hold_fdpe_C_D)         0.076     1.641    u4/mac_test0/mac_top0/cache0/arp_cache_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.273%)  route 0.337ns (61.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.569     1.547    u4/mac_test0/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X30Y54         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.337     2.048    u4/mac_test0/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][1]
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.093 r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.093    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[1]_i_1__6_n_0
    SLICE_X28Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.136    u4/mac_test0/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[1]/C
                         clock pessimism             -0.251     1.885    
    SLICE_X28Y48         FDCE (Hold_fdce_C_D)         0.091     1.976    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.387%)  route 0.246ns (63.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.632     1.610    u4/mac_test0/mac_top0/mac_rx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  u4/mac_test0/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[12]/Q
                         net (fo=2, routed)           0.246     1.998    u4/mac_test0/mac_top0/icmp0/upper_layer_data_length[12]
    SLICE_X43Y50         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.837     2.061    u4/mac_test0/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[12]/C
                         clock pessimism             -0.251     1.810    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.066     1.876    u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.651%)  route 0.367ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.569     1.547    u4/mac_test0/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X31Y54         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u4/mac_test0/mac_top0/icmp0/icmp_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.367     2.055    u4/mac_test0/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][6]
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.100 r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.100    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data[6]_i_1__6_n_0
    SLICE_X29Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.136    u4/mac_test0/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/C
                         clock pessimism             -0.251     1.885    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.092     1.977    u4/mac_test0/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e4_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e4_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y22   u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y22   u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y12   u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y12   u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y7    u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y7    u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y16   u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y16   u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1  e4_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/check_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/check_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/check_out_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/check_out_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y59   u4/mac_test0/mac_top0/icmp0/check_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y59   u4/mac_test0/mac_top0/icmp0/reply_check_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/reply_check_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/reply_check_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y59   u4/mac_test0/mac_top0/icmp0/reply_check_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y58   u4/mac_test0/mac_top0/icmp0/reply_check_out_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y72   u4/mac_test0/ax0/q_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y71   u4/mac_test0/ax0/q_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y72   u4/mac_test0/ax0/q_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y73   u4/mac_test0/ax0/q_reg_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y72   u4/mac_test0/ax0/q_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.348ns (25.139%)  route 1.036ns (74.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.435     4.645    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.348     4.993 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.036     6.029    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y142         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.329    12.380    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y142         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism              0.240    12.620    
                         clock uncertainty           -0.035    12.584    
    SLICE_X4Y142         FDPE (Recov_fdpe_C_PRE)     -0.429    12.155    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.348ns (25.139%)  route 1.036ns (74.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.435     4.645    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.348     4.993 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.036     6.029    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y142         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.329    12.380    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y142         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism              0.240    12.620    
                         clock uncertainty           -0.035    12.584    
    SLICE_X4Y142         FDPE (Recov_fdpe_C_PRE)     -0.429    12.155    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.348ns (25.139%)  route 1.036ns (74.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.435     4.645    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.348     4.993 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.036     6.029    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y142         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.329    12.380    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y142         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism              0.240    12.620    
                         clock uncertainty           -0.035    12.584    
    SLICE_X4Y142         FDPE (Recov_fdpe_C_PRE)     -0.429    12.155    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.348ns (25.139%)  route 1.036ns (74.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.435     4.645    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.348     4.993 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.036     6.029    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y142         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.329    12.380    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y142         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/C
                         clock pessimism              0.240    12.620    
                         clock uncertainty           -0.035    12.584    
    SLICE_X4Y142         FDPE (Recov_fdpe_C_PRE)     -0.429    12.155    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.763%)  route 1.037ns (73.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.067    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y145         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y145         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X2Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.763%)  route 1.037ns (73.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.067    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y145         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y145         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X2Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.763%)  route 1.037ns (73.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.067    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y145         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y145         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X2Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.763%)  route 1.037ns (73.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.067    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y145         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y145         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X2Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.379ns (27.191%)  route 1.015ns (72.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.015     6.044    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y147         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X0Y147         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.379ns (27.191%)  route 1.015ns (72.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.441     4.651    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.379     5.030 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.015     6.044    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y147         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.331    12.382    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/C
                         clock pessimism              0.241    12.623    
                         clock uncertainty           -0.035    12.587    
    SLICE_X0Y147         FDPE (Recov_fdpe_C_PRE)     -0.292    12.295    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.599     1.521    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.856    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y147         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.872     2.039    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y147         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.599     1.521    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.856    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y147         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.872     2.039    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y147         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.599     1.521    u1/mac_test0/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y149         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.856    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y147         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.872     2.039    u1/mac_test0/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y147         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.707%)  route 0.140ns (52.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.140     1.785    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.707%)  route 0.140ns (52.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.140     1.785    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.707%)  route 0.140ns (52.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.140     1.785    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.707%)  route 0.140ns (52.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.140     1.785    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.052%)  route 0.144ns (52.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.144     1.789    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.052%)  route 0.144ns (52.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.144     1.789    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.052%)  route 0.144ns (52.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.517    u1/mac_test0/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y139         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDPE (Prop_fdpe_C_Q)         0.128     1.645 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.144     1.789    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y140         FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.866     2.034    u1/mac_test0/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y140         FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y140         FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X3Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X2Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X2Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X2Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X3Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X3Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X3Y95          FDPE (Recov_fdpe_C_PRE)     -0.292    12.309    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X2Y95          FDPE (Recov_fdpe_C_PRE)     -0.258    12.343    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.379ns (22.653%)  route 1.294ns (77.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.461     4.664    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.379     5.043 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.294     6.337    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y95          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.349    12.394    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y95          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism              0.243    12.636    
                         clock uncertainty           -0.035    12.601    
    SLICE_X2Y95          FDPE (Recov_fdpe_C_PRE)     -0.258    12.343    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.379ns (28.482%)  route 0.952ns (71.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 12.299 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.357     4.561    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.379     4.940 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.952     5.891    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X14Y131        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.254    12.299    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X14Y131        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism              0.224    12.523    
                         clock uncertainty           -0.035    12.487    
    SLICE_X14Y131        FDPE (Recov_fdpe_C_PRE)     -0.292    12.195    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  6.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.368%)  route 0.208ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     1.825    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y128        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.828     1.990    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X12Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X12Y128        FDPE (Remov_fdpe_C_PRE)     -0.071     1.439    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.368%)  route 0.208ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.208     1.825    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y128        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.828     1.990    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X12Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X12Y128        FDPE (Remov_fdpe_C_PRE)     -0.071     1.439    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.191     1.807    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X13Y132        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.832     1.994    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X13Y132        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X13Y132        FDPE (Remov_fdpe_C_PRE)     -0.095     1.419    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.191     1.807    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X13Y132        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.832     1.994    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X13Y132        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X13Y132        FDPE (Remov_fdpe_C_PRE)     -0.095     1.419    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.605     1.521    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.237     1.899    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y96          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.877     2.039    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X2Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.605     1.521    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.237     1.899    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y96          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.877     2.039    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X2Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.605     1.521    u2/mac_test0/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y97          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.662 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.237     1.899    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y96          FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.877     2.039    u2/mac_test0/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X2Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.165%)  route 0.284ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.284     1.900    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y130        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.830     1.992    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X12Y130        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X12Y130        FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.165%)  route 0.284ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.284     1.900    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y130        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.830     1.992    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X12Y130        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X12Y130        FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.165%)  route 0.284ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.559     1.475    u2/mac_test0/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X11Y128        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  u2/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.284     1.900    u2/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y130        FDPE                                         f  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.830     1.992    u2/mac_test0/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X12Y130        FDPE                                         r  u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X12Y130        FDPE (Remov_fdpe_C_PRE)     -0.071     1.441    u2/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.379ns (27.043%)  route 1.022ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.022     6.446    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X20Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.379ns (27.043%)  route 1.022ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.022     6.446    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X20Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.379ns (27.043%)  route 1.022ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.022     6.446    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X20Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.115%)  route 1.019ns (72.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.019     6.442    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X21Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.115%)  route 1.019ns (72.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.019     6.442    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[21]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X21Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.115%)  route 1.019ns (72.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.019     6.442    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X21Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.115%)  route 1.019ns (72.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.019     6.442    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y41         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.413    12.756    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y41         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism              0.245    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X21Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    12.674    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.379ns (26.858%)  route 1.032ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.032     6.455    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X19Y40         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.414    12.757    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X19Y40         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism              0.262    13.019    
                         clock uncertainty           -0.035    12.984    
    SLICE_X19Y40         FDPE (Recov_fdpe_C_PRE)     -0.292    12.692    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.379ns (26.858%)  route 1.032ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.032     6.455    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X19Y40         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.414    12.757    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X19Y40         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism              0.262    13.019    
                         clock uncertainty           -0.035    12.984    
    SLICE_X19Y40         FDPE (Recov_fdpe_C_PRE)     -0.292    12.692    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.379ns (29.973%)  route 0.885ns (70.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 12.754 - 8.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.529     5.044    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.379     5.423 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.885     6.309    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X24Y39         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.411    12.754    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X24Y39         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism              0.245    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X24Y39         FDPE (Recov_fdpe_C_PRE)     -0.292    12.672    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  6.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.666     1.774    u3/mac_test0/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y8           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.187     2.126    u3/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y7           FDPE                                         f  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.943     2.304    u3/mac_test0/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y7           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.514     1.790    
    SLICE_X6Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.719    u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.666     1.774    u3/mac_test0/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y8           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.187     2.126    u3/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y7           FDPE                                         f  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.943     2.304    u3/mac_test0/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y7           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.514     1.790    
    SLICE_X6Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.719    u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.666     1.774    u3/mac_test0/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y8           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.187     2.126    u3/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y7           FDPE                                         f  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.943     2.304    u3/mac_test0/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y7           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.514     1.790    
    SLICE_X6Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.719    u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.636     1.744    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.246     2.131    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y38         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.273    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.491     1.782    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.636     1.744    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.246     2.131    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y38         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.273    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.491     1.782    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.636     1.744    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.246     2.131    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y38         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.273    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.491     1.782    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.636     1.744    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.246     2.131    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y38         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.273    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/C
                         clock pessimism             -0.491     1.782    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.636     1.744    u3/mac_test0/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.246     2.131    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y38         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.912     2.273    u3/mac_test0/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y38         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.491     1.782    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.264%)  route 0.265ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.666     1.774    u3/mac_test0/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y8           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.265     2.203    u3/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y7           FDPE                                         f  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.944     2.305    u3/mac_test0/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X2Y7           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.491     1.814    
    SLICE_X2Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.743    u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.264%)  route 0.265ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.666     1.774    u3/mac_test0/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y8           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  u3/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.265     2.203    u3/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y7           FDPE                                         f  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.944     2.305    u3/mac_test0/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X2Y7           FDPE                                         r  u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.491     1.814    
    SLICE_X2Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.743    u3/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X7Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X7Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X7Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X7Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X7Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X7Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X6Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X7Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X7Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X7Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X7Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X7Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X7Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X6Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X6Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.348ns (25.780%)  route 1.002ns (74.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.002     6.060    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y69          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.336    12.442    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y69          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism              0.241    12.684    
                         clock uncertainty           -0.035    12.648    
    SLICE_X6Y69          FDPE (Recov_fdpe_C_PRE)     -0.429    12.219    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.348ns (28.177%)  route 0.887ns (71.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.887     5.946    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y68          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.337    12.443    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y68          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/C
                         clock pessimism              0.241    12.685    
                         clock uncertainty           -0.035    12.649    
    SLICE_X6Y68          FDPE (Recov_fdpe_C_PRE)     -0.429    12.220    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.348ns (28.177%)  route 0.887ns (71.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.445     4.711    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.348     5.059 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.887     5.946    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y68          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        1.337    12.443    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y68          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism              0.241    12.685    
                         clock uncertainty           -0.035    12.649    
    SLICE_X6Y68          FDPE (Recov_fdpe_C_PRE)     -0.429    12.220    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.166%)  route 0.210ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.667     1.645    u4/mac_test0/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.786 f  u4/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.210     1.997    u4/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y45          FDPE                                         f  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.945     2.169    u4/mac_test0/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y45          FDPE                                         r  u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.484     1.685    
    SLICE_X2Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     1.614    u4/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.602%)  route 0.130ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.573    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.128     1.701 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.130     1.831    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y68          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.863     2.087    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X5Y68          FDPE (Remov_fdpe_C_PRE)     -0.149     1.437    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.602%)  route 0.130ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.573    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.128     1.701 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.130     1.831    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y68          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.863     2.087    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X5Y68          FDPE (Remov_fdpe_C_PRE)     -0.149     1.437    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.602%)  route 0.130ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.595     1.573    u4/mac_test0/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y67          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.128     1.701 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.130     1.831    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y68          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2769, routed)        0.863     2.087    u4/mac_test0/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y68          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X5Y68          FDPE (Remov_fdpe_C_PRE)     -0.149     1.437    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.394    





