==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:01:48 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21802 ; free virtual = 44671
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:01:48 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21802 ; free virtual = 44671
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21802 ; free virtual = 44671
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21802 ; free virtual = 44671
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21785 ; free virtual = 44654
WARNING: [XFORM 203-631] Renaming function '_ccv_sparse_matrix_index_for_hash' to '_ccv_sparse_matrix_i' (extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c:18:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21782 ; free virtual = 44651
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.29 seconds; current allocated memory: 111.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 111.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 111.389 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21776 ; free virtual = 44645
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:03:27 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27278 ; free virtual = 37476
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:03:27 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27278 ; free virtual = 37476
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:03:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27279 ; free virtual = 37477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:03:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27279 ; free virtual = 37477
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:03:29 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27272 ; free virtual = 37470
WARNING: [XFORM 203-631] Renaming function '_ccv_sparse_matrix_index_for_hash' to '_ccv_sparse_matrix_i' (extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c:18:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:03:29 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27270 ; free virtual = 37468
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.05 seconds; current allocated memory: 121.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 121.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 121.293 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:03:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27266 ; free virtual = 37465
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:04:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27266 ; free virtual = 37464
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:04:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27266 ; free virtual = 37464
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function '_ccv_sparse_matrix_index_for_hash' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:01 ; elapsed = 00:05:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37462
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:01 ; elapsed = 00:05:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37462
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:05:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37462
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:05:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37463
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:05:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37463
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:05:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27264 ; free virtual = 37463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing '_ccv_sparse_matrix_index_for_hash' ...
WARNING: [SYN 201-103] Top function name '_ccv_sparse_matrix_index_for_hash' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name '_ccv_sparse_matrix_index_for_hash' is not a legal RTL name and is changed to 'p_ccv_sparse_matrix_index_for_hash'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_ccv_sparse_matrix_index_for_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.99 seconds; current allocated memory: 116.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 122.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_ccv_sparse_matrix_index_for_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_ccv_sparse_matrix_index_for_hash/hash' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_ccv_sparse_matrix_index_for_hash/prime_index' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'p_ccv_sparse_matrix_index_for_hash' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_10ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_11ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_12ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_13ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_14ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_15ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_16ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_17ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_18ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_19ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_20ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_21ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_22ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_23ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_24ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_25ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_26ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_27ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_28ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_29ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_30ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_31ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_32ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_3ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_4ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_5ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_6ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_7ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_8ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_9ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_ccv_sparse_matrix_index_for_hash'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 127.321 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_32ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_31ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_30ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_29ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_28ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_27ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_26ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_25ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_24ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_23ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_22ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_21ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_20ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_19ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_18ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_17ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_16ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_15ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_14ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_13ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_12ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_11ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_10ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_9ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_8ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_7ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_6ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_5ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_4ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_ccv_sparse_matrix_index_for_hash_urem_32ns_3ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:05:21 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27226 ; free virtual = 37443
INFO: [VHDL 208-304] Generating VHDL RTL for p_ccv_sparse_matrix_index_for_hash.
INFO: [VLOG 209-307] Generating Verilog RTL for p_ccv_sparse_matrix_index_for_hash.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c/extr_.Craftdepsglfwsrccontext.c__glfwChooseFBConfig_with_main'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.Craftdepsglfwsrccontext.c__glfwChooseFBConfig_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.Craftdepsglfwsrccontext.c__glfwChooseFBConfig_with_main.c/solution1'.
