

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      647|      647|  6.470 us|  6.470 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_47_2  |      645|      645|         7|          1|          1|   640|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 10 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 12 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 0, i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 15 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln47 = store i7 0, i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 16 'store' 'store_ln47' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln46 = store i16 0, i16 %acc" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 17 'store' 'store_ln46' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i40.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.12ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten_load, i10 640" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.12ns)   --->   "%add_ln45_1 = add i10 %indvar_flatten_load, i10 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 21 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.end.i43.i, void %_Z6layer2P8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_.exit.i.exitStub" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln45 = store i10 %add_ln45_1, i10 %indvar_flatten" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 23 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 24 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 25 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%add_ln45 = add i4 %i_2_load, i4 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 26 'add' 'add_ln45' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.03ns)   --->   "%icmp_ln47 = icmp_eq  i7 %j_load, i7 64" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 27 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln45 = select i1 %icmp_ln47, i7 0, i7 %j_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 28 'select' 'select_ln45' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln45_1 = select i1 %icmp_ln47, i4 %add_ln45, i4 %i_2_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 29 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.03ns)   --->   "%add_ln47 = add i7 %select_ln45, i7 1" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 30 'add' 'add_ln47' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.03ns)   --->   "%icmp_ln47_1 = icmp_eq  i7 %add_ln47, i7 64" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 31 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_1, void %new.latch.for.body4.i40.i.split, void %last.iter.for.body4.i40.i.split" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 32 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 %select_ln45_1, i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 33 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln47 = store i7 %add_ln47, i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 34 'store' 'store_ln47' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln45_1, i6 0" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln45" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 36 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %select_ln45" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 37 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.12ns)   --->   "%add_ln49_1 = add i10 %tmp, i10 %zext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 38 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %add_ln49_1" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 39 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%W2_addr = getelementptr i9 %W2, i64 0, i64 %zext_ln49_1" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 40 'getelementptr' 'W2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i16 %h1, i64 0, i64 %zext_ln47" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 41 'getelementptr' 'h1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%h1_load = load i6 %h1_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 42 'load' 'h1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%W2_load = load i10 %W2_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 43 'load' 'W2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 640> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%h1_load = load i6 %h1_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 44 'load' 'h1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %h1_load" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 45 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%W2_load = load i10 %W2_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 46 'load' 'W2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 640> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i9 %W2_load" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 47 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [3/3] (1.45ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 48 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 49 [2/3] (1.45ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 49 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%acc_load = load i16 %acc" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 50 'load' 'acc_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %select_ln45_1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 51 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 52 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (1.29ns)   --->   "%select_ln45_2 = select i1 %icmp_ln47, i16 0, i16 %acc_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 53 'select' 'select_ln45_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln45_2, i8 0" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i24 %shl_ln, i24 %mul_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 55 'add' 'add_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%B2_addr = getelementptr i7 %B2, i64 0, i64 %zext_ln45" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 56 'getelementptr' 'B2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.15ns)   --->   "%B2_load = load i4 %B2_addr" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 57 'load' 'B2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln45" [mlp.cpp:54->mlp.cpp:72->mlp.cpp:95]   --->   Operation 58 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_47_2_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:48->mlp.cpp:72->mlp.cpp:95]   --->   Operation 61 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i24 %shl_ln, i24 %mul_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 62 'add' 'add_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%acc_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49, i32 8, i32 23" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 63 'partselect' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%B2_load = load i4 %B2_addr" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 64 'load' 'B2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i7 %B2_load" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 65 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.14ns)   --->   "%acc_2 = add i16 %sext_ln51, i16 %acc_1" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 66 'add' 'acc_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln54 = store i16 %acc_2, i4 %output_addr" [mlp.cpp:54->mlp.cpp:72->mlp.cpp:95]   --->   Operation 67 'store' 'store_ln54' <Predicate = (icmp_ln47_1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln47 = br void %new.latch.for.body4.i40.i.split" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 68 'br' 'br_ln47' <Predicate = (icmp_ln47_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln46 = store i16 %acc_1, i16 %acc" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 69 'store' 'store_ln46' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body4.i40.i" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 70 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.343ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [9]  (1.610 ns)
	'load' operation 10 bit ('indvar_flatten_load', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) on local variable 'indvar_flatten' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) [16]  (2.123 ns)
	'store' operation 0 bit ('store_ln45', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) of variable 'add_ln45_1', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95 on local variable 'indvar_flatten' [59]  (1.610 ns)

 <State 2>: 7.082ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', mlp.cpp:47->mlp.cpp:72->mlp.cpp:95) on local variable 'j', mlp.cpp:47->mlp.cpp:72->mlp.cpp:95 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln47', mlp.cpp:47->mlp.cpp:72->mlp.cpp:95) [26]  (2.030 ns)
	'select' operation 7 bit ('select_ln45', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) [27]  (0.990 ns)
	'add' operation 7 bit ('add_ln47', mlp.cpp:47->mlp.cpp:72->mlp.cpp:95) [47]  (2.030 ns)
	'icmp' operation 1 bit ('icmp_ln47_1', mlp.cpp:47->mlp.cpp:72->mlp.cpp:95) [48]  (2.030 ns)

 <State 3>: 5.380ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_1', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) [33]  (2.123 ns)
	'getelementptr' operation 10 bit ('W2_addr', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) [35]  (0.000 ns)
	'load' operation 9 bit ('W2_load', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) on array 'W2' [40]  (3.257 ns)

 <State 4>: 4.707ns
The critical path consists of the following:
	'load' operation 16 bit ('h1_load', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) on array 'h1' [38]  (3.257 ns)
	'mul' operation 24 bit of DSP[45] ('mul_ln49', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) [42]  (1.450 ns)

 <State 5>: 1.450ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[45] ('mul_ln49', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) [42]  (1.450 ns)

 <State 6>: 3.393ns
The critical path consists of the following:
	'load' operation 16 bit ('acc_load', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) on local variable 'acc', mlp.cpp:46->mlp.cpp:72->mlp.cpp:95 [20]  (0.000 ns)
	'select' operation 16 bit ('select_ln45_2', mlp.cpp:45->mlp.cpp:72->mlp.cpp:95) [43]  (1.293 ns)
	'add' operation 24 bit of DSP[45] ('add_ln49', mlp.cpp:49->mlp.cpp:72->mlp.cpp:95) [45]  (2.100 ns)

 <State 7>: 6.450ns
The critical path consists of the following:
	'load' operation 7 bit ('B2_load', mlp.cpp:51->mlp.cpp:72->mlp.cpp:95) on array 'B2' [50]  (2.152 ns)
	'add' operation 16 bit ('acc', mlp.cpp:51->mlp.cpp:72->mlp.cpp:95) [52]  (2.146 ns)
	'store' operation 0 bit ('store_ln54', mlp.cpp:54->mlp.cpp:72->mlp.cpp:95) of variable 'acc', mlp.cpp:51->mlp.cpp:72->mlp.cpp:95 on array 'output_r' [56]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
