# This is a Makefile that compiles and links multiple source files using gcc
# -g flag enables debugging, -Wall flag enables all compiler warnings
CC=gcc
CFLAGS=-g -Wall 
# List of source files to be compiled and linked
SRCS=main.c helper.c
# Generate object files by replacing .c extension with .o
OBJS=$(SRCS:.c=.o)
# Specify the name of the executable file
EXEC=program
# Default target
$(EXEC): $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $(EXEC)
# Compile each source file into an object file
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@
# Clean function to remove object files and executable
clean:
	rm -f $(OBJS) $(EXEC)