#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 28 21:46:46 2017
# Process ID: 127640
# Log file: D:/9361_fpga/project_CMOS_FDD/vivado.log
# Journal file: D:/9361_fpga/project_CMOS_FDD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.xpr
generate_target Simulation [get_files D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_simulation
source Teset4Vadj.tcl
close_sim
