[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NegParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 312
LIB: work
FILE: ${SURELOG_DIR}/tests/NegParam/dut.sv
n<> u<311> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<311> s<310> l<1:1>
  n<> u<310> t<Source_text> p<311> c<51> l<1:1> el<31:10>
    n<> u<51> t<Description> p<310> c<50> s<309> l<1:1> el<9:10>
      n<> u<50> t<Module_declaration> p<51> c<5> l<1:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<50> c<2> s<22> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<22> t<Module_item> p<50> c<21> s<48> l<2:2> el<2:58>
          n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:2> el<2:58>
            n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:2> el<2:58>
              n<> u<19> t<Module_common_item> p<20> c<18> l<2:2> el<2:58>
                n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:2> el<2:58>
                  n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:2> el<2:58>
                    n<> u<16> t<Local_parameter_declaration> p<17> c<6> l<2:2> el<2:57>
                      n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<2:13> el<2:13>
                      n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:13> el<2:57>
                        n<> u<14> t<Param_assignment> p<15> c<7> l<2:13> el<2:57>
                          n<dram_base_addr_gp> u<7> t<STRING_CONST> p<14> s<13> l<2:13> el<2:30>
                          n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:41> el<2:57>
                            n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:41> el<2:57>
                              n<> u<11> t<Constant_expression> p<12> c<10> l<2:41> el<2:57>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<2:41> el<2:57>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<2:41> el<2:57>
                                    n<40'h00_8000_0000> u<8> t<INT_CONST> p<9> l<2:41> el<2:57>
        n<> u<48> t<Module_item> p<50> c<47> s<49> l<4:2> el<7:7>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<4:2> el<7:7>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<4:2> el<7:7>
              n<> u<45> t<Module_common_item> p<46> c<44> l<4:2> el<7:7>
                n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<4:2> el<7:7>
                  n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<4:2> el<7:7>
                    n<> u<42> t<Local_parameter_declaration> p<43> c<25> l<4:2> el<7:6>
                      n<> u<25> t<Data_type_or_implicit> p<42> c<24> s<41> l<4:13> el<4:28>
                        n<bp_proc_param_s> u<24> t<Data_type> p<25> c<23> l<4:13> el<4:28>
                          n<bp_proc_param_s> u<23> t<STRING_CONST> p<24> l<4:13> el<4:28>
                      n<> u<41> t<List_of_param_assignments> p<42> c<40> l<4:29> el<7:6>
                        n<> u<40> t<Param_assignment> p<41> c<26> l<4:29> el<7:6>
                          n<bp_default_cfg_p> u<26> t<STRING_CONST> p<40> s<39> l<4:29> el<4:45>
                          n<> u<39> t<Constant_param_expression> p<40> c<38> l<5:5> el<7:6>
                            n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<5:5> el<7:6>
                              n<> u<37> t<Constant_expression> p<38> c<36> l<5:5> el<7:6>
                                n<> u<36> t<Constant_primary> p<37> c<35> l<5:5> el<7:6>
                                  n<> u<35> t<Constant_assignment_pattern_expression> p<36> c<34> l<5:5> el<7:6>
                                    n<> u<34> t<Assignment_pattern_expression> p<35> c<33> l<5:5> el<7:6>
                                      n<> u<33> t<Assignment_pattern> p<34> c<28> l<5:5> el<7:6>
                                        n<> u<28> t<Structure_pattern_key> p<33> c<27> s<32> l<6:7> el<6:14>
                                          n<boot_pc> u<27> t<STRING_CONST> p<28> l<6:7> el<6:14>
                                        n<> u<32> t<Expression> p<33> c<31> l<6:23> el<6:40>
                                          n<> u<31> t<Primary> p<32> c<30> l<6:23> el<6:40>
                                            n<> u<30> t<Primary_literal> p<31> c<29> l<6:23> el<6:40>
                                              n<dram_base_addr_gp> u<29> t<STRING_CONST> p<30> l<6:23> el<6:40>
        n<> u<49> t<ENDMODULE> p<50> l<9:1> el<9:10>
    n<> u<309> t<Description> p<310> c<308> l<11:1> el<31:10>
      n<> u<308> t<Module_declaration> p<309> c<98> l<11:1> el<31:10>
        n<> u<98> t<Module_nonansi_header> p<308> c<52> s<123> l<11:1> el<16:3>
          n<module> u<52> t<Module_keyword> p<98> s<53> l<11:1> el<11:7>
          n<prim_packer> u<53> t<STRING_CONST> p<98> s<96> l<11:8> el<11:19>
          n<> u<96> t<Parameter_port_list> p<98> c<67> s<97> l<11:20> el<15:2>
            n<> u<67> t<Parameter_port_declaration> p<96> c<66> s<81> l<12:3> el<12:26>
              n<> u<66> t<Parameter_declaration> p<67> c<56> l<12:3> el<12:26>
                n<> u<56> t<Data_type_or_implicit> p<66> c<55> s<65> l<12:13> el<12:16>
                  n<> u<55> t<Data_type> p<56> c<54> l<12:13> el<12:16>
                    n<> u<54> t<IntegerAtomType_Int> p<55> l<12:13> el<12:16>
                n<> u<65> t<List_of_param_assignments> p<66> c<64> l<12:17> el<12:26>
                  n<> u<64> t<Param_assignment> p<65> c<57> l<12:17> el<12:26>
                    n<InW> u<57> t<STRING_CONST> p<64> s<63> l<12:17> el<12:20>
                    n<> u<63> t<Constant_param_expression> p<64> c<62> l<12:24> el<12:26>
                      n<> u<62> t<Constant_mintypmax_expression> p<63> c<61> l<12:24> el<12:26>
                        n<> u<61> t<Constant_expression> p<62> c<60> l<12:24> el<12:26>
                          n<> u<60> t<Constant_primary> p<61> c<59> l<12:24> el<12:26>
                            n<> u<59> t<Primary_literal> p<60> c<58> l<12:24> el<12:26>
                              n<32> u<58> t<INT_CONST> p<59> l<12:24> el<12:26>
            n<> u<81> t<Parameter_port_declaration> p<96> c<80> s<95> l<13:3> el<13:26>
              n<> u<80> t<Parameter_declaration> p<81> c<70> l<13:3> el<13:26>
                n<> u<70> t<Data_type_or_implicit> p<80> c<69> s<79> l<13:13> el<13:16>
                  n<> u<69> t<Data_type> p<70> c<68> l<13:13> el<13:16>
                    n<> u<68> t<IntegerAtomType_Int> p<69> l<13:13> el<13:16>
                n<> u<79> t<List_of_param_assignments> p<80> c<78> l<13:17> el<13:26>
                  n<> u<78> t<Param_assignment> p<79> c<71> l<13:17> el<13:26>
                    n<OutW> u<71> t<STRING_CONST> p<78> s<77> l<13:17> el<13:21>
                    n<> u<77> t<Constant_param_expression> p<78> c<76> l<13:24> el<13:26>
                      n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<13:24> el<13:26>
                        n<> u<75> t<Constant_expression> p<76> c<74> l<13:24> el<13:26>
                          n<> u<74> t<Constant_primary> p<75> c<73> l<13:24> el<13:26>
                            n<> u<73> t<Primary_literal> p<74> c<72> l<13:24> el<13:26>
                              n<32> u<72> t<INT_CONST> p<73> l<13:24> el<13:26>
            n<> u<95> t<Parameter_port_declaration> p<96> c<94> l<14:3> el<14:33>
              n<> u<94> t<Parameter_declaration> p<95> c<84> l<14:3> el<14:33>
                n<> u<84> t<Data_type_or_implicit> p<94> c<83> s<93> l<14:13> el<14:16>
                  n<> u<83> t<Data_type> p<84> c<82> l<14:13> el<14:16>
                    n<> u<82> t<IntegerAtomType_Int> p<83> l<14:13> el<14:16>
                n<> u<93> t<List_of_param_assignments> p<94> c<92> l<14:17> el<14:33>
                  n<> u<92> t<Param_assignment> p<93> c<85> l<14:17> el<14:33>
                    n<HintByteData> u<85> t<STRING_CONST> p<92> s<91> l<14:17> el<14:29>
                    n<> u<91> t<Constant_param_expression> p<92> c<90> l<14:32> el<14:33>
                      n<> u<90> t<Constant_mintypmax_expression> p<91> c<89> l<14:32> el<14:33>
                        n<> u<89> t<Constant_expression> p<90> c<88> l<14:32> el<14:33>
                          n<> u<88> t<Constant_primary> p<89> c<87> l<14:32> el<14:33>
                            n<> u<87> t<Primary_literal> p<88> c<86> l<14:32> el<14:33>
                              n<0> u<86> t<INT_CONST> p<87> l<14:32> el<14:33>
          n<> u<97> t<List_of_ports> p<98> l<15:3> el<16:2>
        n<> u<123> t<Module_item> p<308> c<122> s<148> l<18:3> el<18:37>
          n<> u<122> t<Non_port_module_item> p<123> c<121> l<18:3> el<18:37>
            n<> u<121> t<Module_or_generate_item> p<122> c<120> l<18:3> el<18:37>
              n<> u<120> t<Module_common_item> p<121> c<119> l<18:3> el<18:37>
                n<> u<119> t<Module_or_generate_item_declaration> p<120> c<118> l<18:3> el<18:37>
                  n<> u<118> t<Package_or_generate_item_declaration> p<119> c<117> l<18:3> el<18:37>
                    n<> u<117> t<Local_parameter_declaration> p<118> c<101> l<18:3> el<18:36>
                      n<> u<101> t<Data_type_or_implicit> p<117> c<100> s<116> l<18:14> el<18:17>
                        n<> u<100> t<Data_type> p<101> c<99> l<18:14> el<18:17>
                          n<> u<99> t<IntegerAtomType_Int> p<100> l<18:14> el<18:17>
                      n<> u<116> t<List_of_param_assignments> p<117> c<115> l<18:18> el<18:36>
                        n<> u<115> t<Param_assignment> p<116> c<102> l<18:18> el<18:36>
                          n<Width> u<102> t<STRING_CONST> p<115> s<114> l<18:18> el<18:23>
                          n<> u<114> t<Constant_param_expression> p<115> c<113> l<18:26> el<18:36>
                            n<> u<113> t<Constant_mintypmax_expression> p<114> c<112> l<18:26> el<18:36>
                              n<> u<112> t<Constant_expression> p<113> c<106> l<18:26> el<18:36>
                                n<> u<106> t<Constant_expression> p<112> c<105> s<111> l<18:26> el<18:29>
                                  n<> u<105> t<Constant_primary> p<106> c<104> l<18:26> el<18:29>
                                    n<> u<104> t<Primary_literal> p<105> c<103> l<18:26> el<18:29>
                                      n<InW> u<103> t<STRING_CONST> p<104> l<18:26> el<18:29>
                                n<> u<111> t<BinOp_Plus> p<112> s<110> l<18:30> el<18:31>
                                n<> u<110> t<Constant_expression> p<112> c<109> l<18:32> el<18:36>
                                  n<> u<109> t<Constant_primary> p<110> c<108> l<18:32> el<18:36>
                                    n<> u<108> t<Primary_literal> p<109> c<107> l<18:32> el<18:36>
                                      n<OutW> u<107> t<STRING_CONST> p<108> l<18:32> el<18:36>
        n<> u<148> t<Module_item> p<308> c<147> s<179> l<19:3> el<19:40>
          n<> u<147> t<Non_port_module_item> p<148> c<146> l<19:3> el<19:40>
            n<> u<146> t<Module_or_generate_item> p<147> c<145> l<19:3> el<19:40>
              n<> u<145> t<Module_common_item> p<146> c<144> l<19:3> el<19:40>
                n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<19:3> el<19:40>
                  n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<19:3> el<19:40>
                    n<> u<142> t<Local_parameter_declaration> p<143> c<126> l<19:3> el<19:39>
                      n<> u<126> t<Data_type_or_implicit> p<142> c<125> s<141> l<19:14> el<19:17>
                        n<> u<125> t<Data_type> p<126> c<124> l<19:14> el<19:17>
                          n<> u<124> t<IntegerAtomType_Int> p<125> l<19:14> el<19:17>
                      n<> u<141> t<List_of_param_assignments> p<142> c<140> l<19:18> el<19:39>
                        n<> u<140> t<Param_assignment> p<141> c<127> l<19:18> el<19:39>
                          n<ConcatW> u<127> t<STRING_CONST> p<140> s<139> l<19:18> el<19:25>
                          n<> u<139> t<Constant_param_expression> p<140> c<138> l<19:28> el<19:39>
                            n<> u<138> t<Constant_mintypmax_expression> p<139> c<137> l<19:28> el<19:39>
                              n<> u<137> t<Constant_expression> p<138> c<131> l<19:28> el<19:39>
                                n<> u<131> t<Constant_expression> p<137> c<130> s<136> l<19:28> el<19:33>
                                  n<> u<130> t<Constant_primary> p<131> c<129> l<19:28> el<19:33>
                                    n<> u<129> t<Primary_literal> p<130> c<128> l<19:28> el<19:33>
                                      n<Width> u<128> t<STRING_CONST> p<129> l<19:28> el<19:33>
                                n<> u<136> t<BinOp_Plus> p<137> s<135> l<19:34> el<19:35>
                                n<> u<135> t<Constant_expression> p<137> c<134> l<19:36> el<19:39>
                                  n<> u<134> t<Constant_primary> p<135> c<133> l<19:36> el<19:39>
                                    n<> u<133> t<Primary_literal> p<134> c<132> l<19:36> el<19:39>
                                      n<InW> u<132> t<STRING_CONST> p<133> l<19:36> el<19:39>
        n<> u<179> t<Module_item> p<308> c<178> s<217> l<20:3> el<20:43>
          n<> u<178> t<Non_port_module_item> p<179> c<177> l<20:3> el<20:43>
            n<> u<177> t<Module_or_generate_item> p<178> c<176> l<20:3> el<20:43>
              n<> u<176> t<Module_common_item> p<177> c<175> l<20:3> el<20:43>
                n<> u<175> t<Module_or_generate_item_declaration> p<176> c<174> l<20:3> el<20:43>
                  n<> u<174> t<Package_or_generate_item_declaration> p<175> c<173> l<20:3> el<20:43>
                    n<> u<173> t<Local_parameter_declaration> p<174> c<151> l<20:3> el<20:42>
                      n<> u<151> t<Data_type_or_implicit> p<173> c<150> s<172> l<20:14> el<20:17>
                        n<> u<150> t<Data_type> p<151> c<149> l<20:14> el<20:17>
                          n<> u<149> t<IntegerAtomType_Int> p<150> l<20:14> el<20:17>
                      n<> u<172> t<List_of_param_assignments> p<173> c<171> l<20:18> el<20:42>
                        n<> u<171> t<Param_assignment> p<172> c<152> l<20:18> el<20:42>
                          n<PtrW> u<152> t<STRING_CONST> p<171> s<170> l<20:18> el<20:22>
                          n<> u<170> t<Constant_param_expression> p<171> c<169> l<20:25> el<20:42>
                            n<> u<169> t<Constant_mintypmax_expression> p<170> c<168> l<20:25> el<20:42>
                              n<> u<168> t<Constant_expression> p<169> c<167> l<20:25> el<20:42>
                                n<> u<167> t<Constant_primary> p<168> c<166> l<20:25> el<20:42>
                                  n<> u<166> t<Subroutine_call> p<167> c<153> l<20:25> el<20:42>
                                    n<> u<153> t<Dollar_keyword> p<166> s<154> l<20:25> el<20:26>
                                    n<clog2> u<154> t<STRING_CONST> p<166> s<165> l<20:26> el<20:31>
                                    n<> u<165> t<List_of_arguments> p<166> c<164> l<20:32> el<20:41>
                                      n<> u<164> t<Expression> p<165> c<158> l<20:32> el<20:41>
                                        n<> u<158> t<Expression> p<164> c<157> s<163> l<20:32> el<20:39>
                                          n<> u<157> t<Primary> p<158> c<156> l<20:32> el<20:39>
                                            n<> u<156> t<Primary_literal> p<157> c<155> l<20:32> el<20:39>
                                              n<ConcatW> u<155> t<STRING_CONST> p<156> l<20:32> el<20:39>
                                        n<> u<163> t<BinOp_Plus> p<164> s<162> l<20:39> el<20:40>
                                        n<> u<162> t<Expression> p<164> c<161> l<20:40> el<20:41>
                                          n<> u<161> t<Primary> p<162> c<160> l<20:40> el<20:41>
                                            n<> u<160> t<Primary_literal> p<161> c<159> l<20:40> el<20:41>
                                              n<1> u<159> t<INT_CONST> p<160> l<20:40> el<20:41>
        n<> u<217> t<Module_item> p<308> c<216> s<248> l<21:3> el<21:53>
          n<> u<216> t<Non_port_module_item> p<217> c<215> l<21:3> el<21:53>
            n<> u<215> t<Module_or_generate_item> p<216> c<214> l<21:3> el<21:53>
              n<> u<214> t<Module_common_item> p<215> c<213> l<21:3> el<21:53>
                n<> u<213> t<Module_or_generate_item_declaration> p<214> c<212> l<21:3> el<21:53>
                  n<> u<212> t<Package_or_generate_item_declaration> p<213> c<211> l<21:3> el<21:53>
                    n<> u<211> t<Local_parameter_declaration> p<212> c<182> l<21:3> el<21:52>
                      n<> u<182> t<Data_type_or_implicit> p<211> c<181> s<210> l<21:14> el<21:17>
                        n<> u<181> t<Data_type> p<182> c<180> l<21:14> el<21:17>
                          n<> u<180> t<IntegerAtomType_Int> p<181> l<21:14> el<21:17>
                      n<> u<210> t<List_of_param_assignments> p<211> c<209> l<21:18> el<21:52>
                        n<> u<209> t<Param_assignment> p<210> c<183> l<21:18> el<21:52>
                          n<IdxW> u<183> t<STRING_CONST> p<209> s<208> l<21:18> el<21:22>
                          n<> u<208> t<Constant_param_expression> p<209> c<207> l<21:25> el<21:52>
                            n<> u<207> t<Constant_mintypmax_expression> p<208> c<206> l<21:25> el<21:52>
                              n<> u<206> t<Constant_expression> p<207> c<193> l<21:25> el<21:52>
                                n<> u<193> t<Constant_expression> p<206> c<192> s<205> l<21:25> el<21:36>
                                  n<> u<192> t<Constant_primary> p<193> c<191> l<21:25> el<21:36>
                                    n<> u<191> t<Subroutine_call> p<192> c<184> l<21:25> el<21:36>
                                      n<> u<184> t<Dollar_keyword> p<191> s<185> l<21:25> el<21:26>
                                      n<clog2> u<185> t<STRING_CONST> p<191> s<190> l<21:26> el<21:31>
                                      n<> u<190> t<List_of_arguments> p<191> c<189> l<21:32> el<21:35>
                                        n<> u<189> t<Expression> p<190> c<188> l<21:32> el<21:35>
                                          n<> u<188> t<Primary> p<189> c<187> l<21:32> el<21:35>
                                            n<> u<187> t<Primary_literal> p<188> c<186> l<21:32> el<21:35>
                                              n<InW> u<186> t<STRING_CONST> p<187> l<21:32> el<21:35>
                                n<> u<205> t<BinOp_Plus> p<206> s<204> l<21:37> el<21:38>
                                n<> u<204> t<Constant_expression> p<206> c<203> l<21:39> el<21:52>
                                  n<> u<203> t<Unary_ReductNor> p<204> s<202> l<21:39> el<21:41>
                                  n<> u<202> t<Constant_primary> p<204> c<201> l<21:41> el<21:52>
                                    n<> u<201> t<Subroutine_call> p<202> c<194> l<21:41> el<21:52>
                                      n<> u<194> t<Dollar_keyword> p<201> s<195> l<21:41> el<21:42>
                                      n<clog2> u<195> t<STRING_CONST> p<201> s<200> l<21:42> el<21:47>
                                      n<> u<200> t<List_of_arguments> p<201> c<199> l<21:48> el<21:51>
                                        n<> u<199> t<Expression> p<200> c<198> l<21:48> el<21:51>
                                          n<> u<198> t<Primary> p<199> c<197> l<21:48> el<21:51>
                                            n<> u<197> t<Primary_literal> p<198> c<196> l<21:48> el<21:51>
                                              n<InW> u<196> t<STRING_CONST> p<197> l<21:48> el<21:51>
        n<> u<248> t<Module_item> p<308> c<247> s<277> l<22:3> el<22:43>
          n<> u<247> t<Non_port_module_item> p<248> c<246> l<22:3> el<22:43>
            n<> u<246> t<Module_or_generate_item> p<247> c<245> l<22:3> el<22:43>
              n<> u<245> t<Module_common_item> p<246> c<244> l<22:3> el<22:43>
                n<> u<244> t<Module_or_generate_item_declaration> p<245> c<243> l<22:3> el<22:43>
                  n<> u<243> t<Package_or_generate_item_declaration> p<244> c<242> l<22:3> el<22:43>
                    n<> u<242> t<Data_declaration> p<243> c<241> l<22:3> el<22:43>
                      n<> u<241> t<Variable_declaration> p<242> c<235> l<22:3> el<22:43>
                        n<> u<235> t<Data_type> p<241> c<218> s<240> l<22:3> el<22:19>
                          n<> u<218> t<IntVec_TypeLogic> p<235> s<234> l<22:3> el<22:8>
                          n<> u<234> t<Packed_dimension> p<235> c<233> l<22:9> el<22:19>
                            n<> u<233> t<Constant_range> p<234> c<228> l<22:10> el<22:18>
                              n<> u<228> t<Constant_expression> p<233> c<222> s<232> l<22:10> el<22:16>
                                n<> u<222> t<Constant_expression> p<228> c<221> s<227> l<22:10> el<22:14>
                                  n<> u<221> t<Constant_primary> p<222> c<220> l<22:10> el<22:14>
                                    n<> u<220> t<Primary_literal> p<221> c<219> l<22:10> el<22:14>
                                      n<PtrW> u<219> t<STRING_CONST> p<220> l<22:10> el<22:14>
                                n<> u<227> t<BinOp_Minus> p<228> s<226> l<22:14> el<22:15>
                                n<> u<226> t<Constant_expression> p<228> c<225> l<22:15> el<22:16>
                                  n<> u<225> t<Constant_primary> p<226> c<224> l<22:15> el<22:16>
                                    n<> u<224> t<Primary_literal> p<225> c<223> l<22:15> el<22:16>
                                      n<1> u<223> t<INT_CONST> p<224> l<22:15> el<22:16>
                              n<> u<232> t<Constant_expression> p<233> c<231> l<22:17> el<22:18>
                                n<> u<231> t<Constant_primary> p<232> c<230> l<22:17> el<22:18>
                                  n<> u<230> t<Primary_literal> p<231> c<229> l<22:17> el<22:18>
                                    n<0> u<229> t<INT_CONST> p<230> l<22:17> el<22:18>
                        n<> u<240> t<List_of_variable_decl_assignments> p<241> c<237> l<22:29> el<22:42>
                          n<> u<237> t<Variable_decl_assignment> p<240> c<236> s<239> l<22:29> el<22:32>
                            n<pos> u<236> t<STRING_CONST> p<237> l<22:29> el<22:32>
                          n<> u<239> t<Variable_decl_assignment> p<240> c<238> l<22:34> el<22:42>
                            n<pos_next> u<238> t<STRING_CONST> p<239> l<22:34> el<22:42>
        n<> u<277> t<Module_item> p<308> c<276> s<306> l<23:3> el<23:37>
          n<> u<276> t<Non_port_module_item> p<277> c<275> l<23:3> el<23:37>
            n<> u<275> t<Module_or_generate_item> p<276> c<274> l<23:3> el<23:37>
              n<> u<274> t<Module_common_item> p<275> c<273> l<23:3> el<23:37>
                n<> u<273> t<Module_or_generate_item_declaration> p<274> c<272> l<23:3> el<23:37>
                  n<> u<272> t<Package_or_generate_item_declaration> p<273> c<271> l<23:3> el<23:37>
                    n<> u<271> t<Data_declaration> p<272> c<270> l<23:3> el<23:37>
                      n<> u<270> t<Variable_declaration> p<271> c<266> l<23:3> el<23:37>
                        n<> u<266> t<Data_type> p<270> c<249> s<269> l<23:3> el<23:19>
                          n<> u<249> t<IntVec_TypeLogic> p<266> s<265> l<23:3> el<23:8>
                          n<> u<265> t<Packed_dimension> p<266> c<264> l<23:9> el<23:19>
                            n<> u<264> t<Constant_range> p<265> c<259> l<23:10> el<23:18>
                              n<> u<259> t<Constant_expression> p<264> c<253> s<263> l<23:10> el<23:16>
                                n<> u<253> t<Constant_expression> p<259> c<252> s<258> l<23:10> el<23:14>
                                  n<> u<252> t<Constant_primary> p<253> c<251> l<23:10> el<23:14>
                                    n<> u<251> t<Primary_literal> p<252> c<250> l<23:10> el<23:14>
                                      n<IdxW> u<250> t<STRING_CONST> p<251> l<23:10> el<23:14>
                                n<> u<258> t<BinOp_Minus> p<259> s<257> l<23:14> el<23:15>
                                n<> u<257> t<Constant_expression> p<259> c<256> l<23:15> el<23:16>
                                  n<> u<256> t<Constant_primary> p<257> c<255> l<23:15> el<23:16>
                                    n<> u<255> t<Primary_literal> p<256> c<254> l<23:15> el<23:16>
                                      n<1> u<254> t<INT_CONST> p<255> l<23:15> el<23:16>
                              n<> u<263> t<Constant_expression> p<264> c<262> l<23:17> el<23:18>
                                n<> u<262> t<Constant_primary> p<263> c<261> l<23:17> el<23:18>
                                  n<> u<261> t<Primary_literal> p<262> c<260> l<23:17> el<23:18>
                                    n<0> u<260> t<INT_CONST> p<261> l<23:17> el<23:18>
                        n<> u<269> t<List_of_variable_decl_assignments> p<270> c<268> l<23:29> el<23:36>
                          n<> u<268> t<Variable_decl_assignment> p<269> c<267> l<23:29> el<23:36>
                            n<lod_idx> u<267> t<STRING_CONST> p<268> l<23:29> el<23:36>
        n<> u<306> t<Module_item> p<308> c<305> s<307> l<25:3> el<28:6>
          n<> u<305> t<Non_port_module_item> p<306> c<304> l<25:3> el<28:6>
            n<> u<304> t<Module_or_generate_item> p<305> c<303> l<25:3> el<28:6>
              n<> u<303> t<Module_common_item> p<304> c<302> l<25:3> el<28:6>
                n<> u<302> t<Conditional_generate_construct> p<303> c<301> l<25:3> el<28:6>
                  n<> u<301> t<If_generate_construct> p<302> c<300> l<25:3> el<28:6>
                    n<> u<300> t<IF> p<301> s<287> l<25:3> el<25:5>
                    n<> u<287> t<Constant_expression> p<301> c<281> s<299> l<25:7> el<25:16>
                      n<> u<281> t<Constant_expression> p<287> c<280> s<286> l<25:7> el<25:11>
                        n<> u<280> t<Constant_primary> p<281> c<279> l<25:7> el<25:11>
                          n<> u<279> t<Primary_literal> p<280> c<278> l<25:7> el<25:11>
                            n<IdxW> u<278> t<STRING_CONST> p<279> l<25:7> el<25:11>
                      n<> u<286> t<BinOp_Not> p<287> s<285> l<25:12> el<25:14>
                      n<> u<285> t<Constant_expression> p<287> c<284> l<25:15> el<25:16>
                        n<> u<284> t<Constant_primary> p<285> c<283> l<25:15> el<25:16>
                          n<> u<283> t<Primary_literal> p<284> c<282> l<25:15> el<25:16>
                            n<5> u<282> t<INT_CONST> p<283> l<25:15> el<25:16>
                    n<> u<299> t<Generate_item> p<301> c<298> l<25:18> el<28:6>
                      n<> u<298> t<Generate_begin_end_block> p<299> c<296> l<25:18> el<28:6>
                        n<> u<296> t<Generate_item> p<298> c<295> s<297> l<26:5> el<26:15>
                          n<> u<295> t<Module_or_generate_item> p<296> c<294> l<26:5> el<26:15>
                            n<> u<294> t<Module_instantiation> p<295> c<288> l<26:5> el<26:15>
                              n<BAD> u<288> t<STRING_CONST> p<294> s<293> l<26:5> el<26:8>
                              n<> u<293> t<Hierarchical_instance> p<294> c<290> l<26:9> el<26:14>
                                n<> u<290> t<Name_of_instance> p<293> c<289> s<292> l<26:9> el<26:12>
                                  n<bad> u<289> t<STRING_CONST> p<290> l<26:9> el<26:12>
                                n<> u<292> t<List_of_port_connections> p<293> c<291> l<26:13> el<26:13>
                                  n<> u<291> t<Ordered_port_connection> p<292> l<26:13> el<26:13>
                        n<> u<297> t<END> p<298> l<28:3> el<28:6>
        n<> u<307> t<ENDMODULE> p<308> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NegParam/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/NegParam/dut.sv:11:1: No timescale set for "prim_packer".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NegParam/dut.sv:11:1: Compile module "work@prim_packer".
[INF:CP0303] ${SURELOG_DIR}/tests/NegParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                              12
Design                                                 1
GenIf                                                  1
IntTypespec                                            7
LogicNet                                               3
LogicTypespec                                          3
Module                                                 2
ModuleTypespec                                         1
Operation                                             10
ParamAssign                                            9
Parameter                                              9
Range                                                  3
RefModule                                              1
RefObj                                                12
RefTypespec                                           12
StringTypespec                                         1
SysFuncCall                                            3
TaggedPattern                                          1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NegParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_packer
  |vpiParameter:
  \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.InW), line:12:13, endln:12:16
      |vpiParent:
      \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
      |vpiFullName:work@prim_packer.InW
      |vpiActual:
      \_IntTypespec: , line:12:13, endln:12:16
    |vpiSigned:1
    |vpiName:InW
    |vpiFullName:work@prim_packer.InW
  |vpiParameter:
  \_Parameter: (work@prim_packer.OutW), line:13:17, endln:13:26
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.OutW), line:13:13, endln:13:16
      |vpiParent:
      \_Parameter: (work@prim_packer.OutW), line:13:17, endln:13:26
      |vpiFullName:work@prim_packer.OutW
      |vpiActual:
      \_IntTypespec: , line:13:13, endln:13:16
    |vpiSigned:1
    |vpiName:OutW
    |vpiFullName:work@prim_packer.OutW
  |vpiParameter:
  \_Parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.HintByteData), line:14:13, endln:14:16
      |vpiParent:
      \_Parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33
      |vpiFullName:work@prim_packer.HintByteData
      |vpiActual:
      \_IntTypespec: , line:14:13, endln:14:16
    |vpiSigned:1
    |vpiName:HintByteData
    |vpiFullName:work@prim_packer.HintByteData
  |vpiParameter:
  \_Parameter: (work@prim_packer.Width), line:18:18, endln:18:36
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.Width), line:18:14, endln:18:17
      |vpiParent:
      \_Parameter: (work@prim_packer.Width), line:18:18, endln:18:36
      |vpiFullName:work@prim_packer.Width
      |vpiActual:
      \_IntTypespec: , line:18:14, endln:18:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:Width
    |vpiFullName:work@prim_packer.Width
  |vpiParameter:
  \_Parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.ConcatW), line:19:14, endln:19:17
      |vpiParent:
      \_Parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39
      |vpiFullName:work@prim_packer.ConcatW
      |vpiActual:
      \_IntTypespec: , line:19:14, endln:19:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ConcatW
    |vpiFullName:work@prim_packer.ConcatW
  |vpiParameter:
  \_Parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.PtrW), line:20:14, endln:20:17
      |vpiParent:
      \_Parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42
      |vpiFullName:work@prim_packer.PtrW
      |vpiActual:
      \_IntTypespec: , line:20:14, endln:20:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:PtrW
    |vpiFullName:work@prim_packer.PtrW
  |vpiParameter:
  \_Parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.IdxW), line:21:14, endln:21:17
      |vpiParent:
      \_Parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52
      |vpiFullName:work@prim_packer.IdxW
      |vpiActual:
      \_IntTypespec: , line:21:14, endln:21:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:IdxW
    |vpiFullName:work@prim_packer.IdxW
  |vpiParamAssign:
  \_ParamAssign: , line:12:17, endln:12:26
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Constant: , line:12:24, endln:12:26
      |vpiParent:
      \_ParamAssign: , line:12:17, endln:12:26
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
  |vpiParamAssign:
  \_ParamAssign: , line:13:17, endln:13:26
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Constant: , line:13:24, endln:13:26
      |vpiParent:
      \_ParamAssign: , line:13:17, endln:13:26
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_packer.OutW), line:13:17, endln:13:26
  |vpiParamAssign:
  \_ParamAssign: , line:14:17, endln:14:33
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Constant: , line:14:32, endln:14:33
      |vpiParent:
      \_ParamAssign: , line:14:17, endln:14:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:33
  |vpiParamAssign:
  \_ParamAssign: , line:18:18, endln:18:36
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Operation: , line:18:26, endln:18:36
      |vpiParent:
      \_ParamAssign: , line:18:18, endln:18:36
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@prim_packer.InW), line:18:26, endln:18:29
        |vpiParent:
        \_Operation: , line:18:26, endln:18:36
        |vpiName:InW
        |vpiFullName:work@prim_packer.InW
        |vpiActual:
        \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
      |vpiOperand:
      \_RefObj: (work@prim_packer.OutW), line:18:32, endln:18:36
        |vpiParent:
        \_Operation: , line:18:26, endln:18:36
        |vpiName:OutW
        |vpiFullName:work@prim_packer.OutW
        |vpiActual:
        \_Parameter: (work@prim_packer.OutW), line:13:17, endln:13:26
    |vpiLhs:
    \_Parameter: (work@prim_packer.Width), line:18:18, endln:18:36
  |vpiParamAssign:
  \_ParamAssign: , line:19:18, endln:19:39
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Operation: , line:19:28, endln:19:39
      |vpiParent:
      \_ParamAssign: , line:19:18, endln:19:39
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@prim_packer.Width), line:19:28, endln:19:33
        |vpiParent:
        \_Operation: , line:19:28, endln:19:39
        |vpiName:Width
        |vpiFullName:work@prim_packer.Width
        |vpiActual:
        \_Parameter: (work@prim_packer.Width), line:18:18, endln:18:36
      |vpiOperand:
      \_RefObj: (work@prim_packer.InW), line:19:36, endln:19:39
        |vpiParent:
        \_Operation: , line:19:28, endln:19:39
        |vpiName:InW
        |vpiFullName:work@prim_packer.InW
        |vpiActual:
        \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
    |vpiLhs:
    \_Parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39
  |vpiParamAssign:
  \_ParamAssign: , line:20:18, endln:20:42
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:20:25, endln:20:42
      |vpiParent:
      \_ParamAssign: , line:20:18, endln:20:42
      |vpiArgument:
      \_Operation: , line:20:32, endln:20:41
        |vpiParent:
        \_SysFuncCall: ($clog2), line:20:25, endln:20:42
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@prim_packer.ConcatW), line:20:32, endln:20:39
          |vpiParent:
          \_Operation: , line:20:32, endln:20:41
          |vpiName:ConcatW
          |vpiFullName:work@prim_packer.ConcatW
          |vpiActual:
          \_Parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:39
        |vpiOperand:
        \_Constant: , line:20:40, endln:20:41
          |vpiParent:
          \_Operation: , line:20:32, endln:20:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiName:$clog2
    |vpiLhs:
    \_Parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42
  |vpiParamAssign:
  \_ParamAssign: , line:21:18, endln:21:52
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_Operation: , line:21:25, endln:21:52
      |vpiParent:
      \_ParamAssign: , line:21:18, endln:21:52
      |vpiOpType:24
      |vpiOperand:
      \_SysFuncCall: ($clog2), line:21:25, endln:21:36
        |vpiParent:
        \_Operation: , line:21:25, endln:21:52
        |vpiArgument:
        \_RefObj: (work@prim_packer.InW), line:21:32, endln:21:35
          |vpiParent:
          \_SysFuncCall: ($clog2), line:21:25, endln:21:36
          |vpiName:InW
          |vpiFullName:work@prim_packer.InW
          |vpiActual:
          \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
        |vpiName:$clog2
      |vpiOperand:
      \_Operation: , line:21:39, endln:21:52
        |vpiParent:
        \_Operation: , line:21:25, endln:21:52
        |vpiOpType:8
        |vpiOperand:
        \_SysFuncCall: ($clog2), line:21:41, endln:21:52
          |vpiParent:
          \_Operation: , line:21:39, endln:21:52
          |vpiArgument:
          \_RefObj: (work@prim_packer.InW), line:21:48, endln:21:51
            |vpiParent:
            \_SysFuncCall: ($clog2), line:21:41, endln:21:52
            |vpiName:InW
            |vpiFullName:work@prim_packer.InW
            |vpiActual:
            \_Parameter: (work@prim_packer.InW), line:12:17, endln:12:26
          |vpiName:$clog2
    |vpiLhs:
    \_Parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52
  |vpiInternalScope:
  \_Begin: (work@prim_packer), line:25:18, endln:28:6
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiFullName:work@prim_packer
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:26:5, endln:26:8
      |vpiParent:
      \_Begin: (work@prim_packer), line:25:18, endln:28:6
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:26:5, endln:26:8
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:26:5, endln:26:8
      |vpiParent:
      \_Begin: (work@prim_packer), line:25:18, endln:28:6
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiTypedef:
  \_IntTypespec: , line:12:13, endln:12:16
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:13:13, endln:13:16
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:14:13, endln:14:16
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:18:14, endln:18:17
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:19:14, endln:19:17
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:20:14, endln:20:17
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:21:14, endln:21:17
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:22:3, endln:22:19
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRange:
    \_Range: , line:22:9, endln:22:19
      |vpiParent:
      \_LogicTypespec: , line:22:3, endln:22:19
      |vpiLeftRange:
      \_Operation: , line:22:10, endln:22:16
        |vpiParent:
        \_Range: , line:22:9, endln:22:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@prim_packer.PtrW), line:22:10, endln:22:14
          |vpiParent:
          \_Operation: , line:22:10, endln:22:16
          |vpiName:PtrW
          |vpiFullName:work@prim_packer.PtrW
          |vpiActual:
          \_Parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42
        |vpiOperand:
        \_Constant: , line:22:15, endln:22:16
          |vpiParent:
          \_Operation: , line:22:10, endln:22:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Range: , line:22:9, endln:22:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:22:3, endln:22:19
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRange:
    \_Range: , line:22:9, endln:22:19
      |vpiParent:
      \_LogicTypespec: , line:22:3, endln:22:19
      |vpiLeftRange:
      \_Operation: , line:22:10, endln:22:16
        |vpiParent:
        \_Range: , line:22:9, endln:22:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@prim_packer.PtrW), line:22:10, endln:22:14
          |vpiParent:
          \_Operation: , line:22:10, endln:22:16
          |vpiName:PtrW
          |vpiFullName:work@prim_packer.PtrW
          |vpiActual:
          \_Parameter: (work@prim_packer.PtrW), line:20:18, endln:20:42
        |vpiOperand:
        \_Constant: , line:22:15, endln:22:16
          |vpiParent:
          \_Operation: , line:22:10, endln:22:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Range: , line:22:9, endln:22:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:23:3, endln:23:19
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRange:
    \_Range: , line:23:9, endln:23:19
      |vpiParent:
      \_LogicTypespec: , line:23:3, endln:23:19
      |vpiLeftRange:
      \_Operation: , line:23:10, endln:23:16
        |vpiParent:
        \_Range: , line:23:9, endln:23:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@prim_packer.IdxW), line:23:10, endln:23:14
          |vpiParent:
          \_Operation: , line:23:10, endln:23:16
          |vpiName:IdxW
          |vpiFullName:work@prim_packer.IdxW
          |vpiActual:
          \_Parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52
        |vpiOperand:
        \_Constant: , line:23:15, endln:23:16
          |vpiParent:
          \_Operation: , line:23:10, endln:23:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:17, endln:23:18
        |vpiParent:
        \_Range: , line:23:9, endln:23:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:12:13, endln:12:16
  |vpiImportTypespec:
  \_IntTypespec: , line:13:13, endln:13:16
  |vpiImportTypespec:
  \_IntTypespec: , line:14:13, endln:14:16
  |vpiImportTypespec:
  \_IntTypespec: , line:18:14, endln:18:17
  |vpiImportTypespec:
  \_IntTypespec: , line:19:14, endln:19:17
  |vpiImportTypespec:
  \_IntTypespec: , line:20:14, endln:20:17
  |vpiImportTypespec:
  \_IntTypespec: , line:21:14, endln:21:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:3, endln:22:19
  |vpiImportTypespec:
  \_LogicNet: (work@prim_packer.pos), line:22:29, endln:22:32
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.pos), line:22:3, endln:22:19
      |vpiParent:
      \_LogicNet: (work@prim_packer.pos), line:22:29, endln:22:32
      |vpiFullName:work@prim_packer.pos
      |vpiActual:
      \_LogicTypespec: , line:22:3, endln:22:19
    |vpiName:pos
    |vpiFullName:work@prim_packer.pos
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:3, endln:22:19
  |vpiImportTypespec:
  \_LogicNet: (work@prim_packer.pos_next), line:22:34, endln:22:42
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.pos_next), line:22:3, endln:22:19
      |vpiParent:
      \_LogicNet: (work@prim_packer.pos_next), line:22:34, endln:22:42
      |vpiFullName:work@prim_packer.pos_next
      |vpiActual:
      \_LogicTypespec: , line:22:3, endln:22:19
    |vpiName:pos_next
    |vpiFullName:work@prim_packer.pos_next
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:23:3, endln:23:19
  |vpiImportTypespec:
  \_LogicNet: (work@prim_packer.lod_idx), line:23:29, endln:23:36
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_packer.lod_idx), line:23:3, endln:23:19
      |vpiParent:
      \_LogicNet: (work@prim_packer.lod_idx), line:23:29, endln:23:36
      |vpiFullName:work@prim_packer.lod_idx
      |vpiActual:
      \_LogicTypespec: , line:23:3, endln:23:19
    |vpiName:lod_idx
    |vpiFullName:work@prim_packer.lod_idx
    |vpiNetType:36
  |vpiDefName:work@prim_packer
  |vpiNet:
  \_LogicNet: (work@prim_packer.pos), line:22:29, endln:22:32
  |vpiNet:
  \_LogicNet: (work@prim_packer.pos_next), line:22:34, endln:22:42
  |vpiNet:
  \_LogicNet: (work@prim_packer.lod_idx), line:23:29, endln:23:36
  |vpiGenStmt:
  \_GenIf: , line:25:3, endln:28:6
    |vpiParent:
    \_Module: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiCondition:
    \_Operation: , line:25:7, endln:25:16
      |vpiParent:
      \_GenIf: , line:25:3, endln:28:6
      |vpiOpType:15
      |vpiOperand:
      \_RefObj: (work@prim_packer.IdxW), line:25:7, endln:25:11
        |vpiParent:
        \_Operation: , line:25:7, endln:25:16
        |vpiName:IdxW
        |vpiFullName:work@prim_packer.IdxW
        |vpiActual:
        \_Parameter: (work@prim_packer.IdxW), line:21:18, endln:21:52
      |vpiOperand:
      \_Constant: , line:25:15, endln:25:16
        |vpiParent:
        \_Operation: , line:25:7, endln:25:16
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@prim_packer), line:25:18, endln:28:6
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |HEX:0080000000
    |vpiLocalParam:1
    |vpiName:dram_base_addr_gp
    |vpiFullName:work@top.dram_base_addr_gp
  |vpiParameter:
  \_Parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.bp_default_cfg_p.bp_proc_param_s), line:4:13, endln:4:28
      |vpiParent:
      \_Parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6
      |vpiName:bp_proc_param_s
      |vpiFullName:work@top.bp_default_cfg_p.bp_proc_param_s
      |vpiActual:
      \_UnsupportedTypespec: (bp_proc_param_s), line:4:13, endln:4:28
    |vpiLocalParam:1
    |vpiName:bp_default_cfg_p
    |vpiFullName:work@top.bp_default_cfg_p
  |vpiParamAssign:
  \_ParamAssign: , line:2:13, endln:2:57
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_Constant: , line:2:41, endln:2:57
      |vpiParent:
      \_ParamAssign: , line:2:13, endln:2:57
      |vpiDecompile:40'h0080000000
      |vpiSize:40
      |HEX:0080000000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57
  |vpiParamAssign:
  \_ParamAssign: , line:4:29, endln:7:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_Operation: , line:5:5, endln:7:6
      |vpiParent:
      \_ParamAssign: , line:4:29, endln:7:6
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:6:7, endln:6:40
        |vpiParent:
        \_Operation: , line:5:5, endln:7:6
        |vpiPattern:
        \_RefObj: (work@top.dram_base_addr_gp), line:6:23, endln:6:40
          |vpiParent:
          \_TaggedPattern: , line:6:7, endln:6:40
          |vpiName:dram_base_addr_gp
          |vpiFullName:work@top.dram_base_addr_gp
          |vpiActual:
          \_Parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:57
        |vpiTypespec:
        \_RefTypespec: (work@top.boot_pc), line:6:7, endln:6:14
          |vpiParent:
          \_TaggedPattern: , line:6:7, endln:6:40
          |vpiName:boot_pc
          |vpiFullName:work@top.boot_pc
          |vpiActual:
          \_StringTypespec: , line:6:7, endln:6:14
    |vpiLhs:
    \_Parameter: (work@top.bp_default_cfg_p), line:4:29, endln:7:6
  |vpiTypedef:
  \_UnsupportedTypespec: (bp_proc_param_s), line:4:13, endln:4:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiName:bp_proc_param_s
  |vpiTypedef:
  \_StringTypespec: , line:6:7, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
  |vpiImportTypespec:
  \_UnsupportedTypespec: (bp_proc_param_s), line:4:13, endln:4:28
  |vpiImportTypespec:
  \_StringTypespec: , line:6:7, endln:6:14
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
