### Verilog and cocoTB testbench
There are two project folders named [dff](https://github.com/midiareshadi/Chisels/tree/main/generated/dff) and [fa](https://github.com/midiareshadi/Chisels/tree/main/generated/fa), consisting of the Verilog code in both `hdl` and `test` folders. `hdl` folder includes Verilog file and `test` include cocoTB based test bench. To run test bench use:

```make```

command. 