\hypertarget{struct_l_p_t_m_r___mem_map}{}\section{L\+P\+T\+M\+R\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_p_t_m_r___mem_map}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{P\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{C\+M\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{C\+N\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+M\+R -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+M\+R@{C\+M\+R}}
\index{C\+M\+R@{C\+M\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+M\+R}\label{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}
Low Power Timer Compare Register, offset\+: 0x8 \hypertarget{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+N\+R@{C\+N\+R}}
\index{C\+N\+R@{C\+N\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+N\+R}\label{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}
Low Power Timer Counter Register, offset\+: 0x\+C \hypertarget{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+S\+R@{C\+S\+R}}
\index{C\+S\+R@{C\+S\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+S\+R}\label{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}
Low Power Timer Control Status Register, offset\+: 0x0 \hypertarget{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!P\+S\+R@{P\+S\+R}}
\index{P\+S\+R@{P\+S\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+P\+S\+R}\label{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}
Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
