

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Fri Dec 22 04:15:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4242308|  4242308|  51.060 ms|  51.060 ms|  4242309|  4242309|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_1                                    |      581|      581|         7|          1|          1|   576|       yes|
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2                     |      587|      587|        13|          1|          1|   576|       yes|
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     7771|     7771|        30|          2|          1|  3872|       yes|
        |- VITIS_LOOP_308_2                                    |        4|        4|         2|          1|          1|     4|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 2, depth = 30
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 4
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 13, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-2 : II = 2, D = 30, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
  Pipeline-3 : II = 1, D = 2, States = { 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 23 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 57 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 27 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 63 62 
62 --> 61 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 64 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:195]   --->   Operation 69 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer_2_output_0 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 70 'alloca' 'layer_2_output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%layer_2_output_1 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 71 'alloca' 'layer_2_output_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer_2_output_2 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 72 'alloca' 'layer_2_output_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%layer_2_output_3 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 73 'alloca' 'layer_2_output_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer_2_output_4 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 74 'alloca' 'layer_2_output_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%layer_2_output_5 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 75 'alloca' 'layer_2_output_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer_2_output_6 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 76 'alloca' 'layer_2_output_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%layer_2_output_7 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 77 'alloca' 'layer_2_output_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%layer_2_output_8 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 78 'alloca' 'layer_2_output_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%layer_2_output_9 = alloca i64 1" [../src/hls/cnn.cpp:210]   --->   Operation 79 'alloca' 'layer_2_output_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%layer_3_output_0 = alloca i64 1" [../src/hls/cnn.cpp:222]   --->   Operation 80 'alloca' 'layer_3_output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%layer_3_output_1 = alloca i64 1" [../src/hls/cnn.cpp:222]   --->   Operation 81 'alloca' 'layer_3_output_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%layer_4_output_0 = alloca i64 1" [../src/hls/cnn.cpp:232]   --->   Operation 82 'alloca' 'layer_4_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%layer_4_output_1 = alloca i64 1" [../src/hls/cnn.cpp:232]   --->   Operation 83 'alloca' 'layer_4_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.48ns)   --->   "%br_ln198 = br void" [../src/hls/cnn.cpp:198]   --->   Operation 84 'br' 'br_ln198' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln198, void %.split16, i10 0, void" [../src/hls/cnn.cpp:198]   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.93ns)   --->   "%add_ln198 = add i10 %i, i10 1" [../src/hls/cnn.cpp:198]   --->   Operation 86 'add' 'add_ln198' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln198 = icmp_eq  i10 %i, i10 576" [../src/hls/cnn.cpp:198]   --->   Operation 88 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %.split16, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:198]   --->   Operation 90 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 91 [1/1] (1.75ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %infer_input_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'single_pixel' <Predicate = (!icmp_ln198)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 92 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:201]   --->   Operation 92 'sitofp' 'conv' <Predicate = (!icmp_ln198)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 93 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:201]   --->   Operation 93 'sitofp' 'conv' <Predicate = (!icmp_ln198)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 94 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:201]   --->   Operation 94 'sitofp' 'conv' <Predicate = (!icmp_ln198)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 95 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:201]   --->   Operation 95 'sitofp' 'conv' <Predicate = (!icmp_ln198)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [../src/hls/cnn.cpp:198]   --->   Operation 96 'zext' 'i_cast' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:201]   --->   Operation 98 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.35ns)   --->   "%store_ln201 = store i32 %conv, i10 %image_input_addr" [../src/hls/cnn.cpp:201]   --->   Operation 99 'store' 'store_ln201' <Predicate = (!icmp_ln198)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln198)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.48>
ST_9 : Operation 101 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 101 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 10 <SV = 3> <Delay = 4.09>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %add_ln31, void %.preheader, i10 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 102 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %select_ln31_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 103 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%ii = phi i5 %add_ln33, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 104 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.93ns)   --->   "%add_ln31 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:31]   --->   Operation 105 'add' 'add_ln31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 106 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_1, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 107 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl21953_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 108 'zext' 'p_shl21953_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.93ns)   --->   "%empty_23 = sub i10 %p_shl, i10 %p_shl21953_cast" [../src/hls/cnn.cpp:31]   --->   Operation 109 'sub' 'empty_23' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten, i10 576" [../src/hls/cnn.cpp:31]   --->   Operation 111 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:31]   --->   Operation 112 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i5 %ii, i5 24" [../src/hls/cnn.cpp:33]   --->   Operation 113 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.48ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 114 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln31_1 = add i5 %i_1, i5 1" [../src/hls/cnn.cpp:31]   --->   Operation 115 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln31_1, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 116 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl21953_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln31_1, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 117 'bitconcatenate' 'p_shl21953_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl21953_cast_mid1 = zext i8 %p_shl21953_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 118 'zext' 'p_shl21953_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.93ns)   --->   "%p_mid1 = sub i10 %p_shl_mid1, i10 %p_shl21953_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 119 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i10 %p_mid1, i10 %empty_23" [../src/hls/cnn.cpp:31]   --->   Operation 120 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.48ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i5 %add_ln31_1, i5 %i_1" [../src/hls/cnn.cpp:31]   --->   Operation 121 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%ii_cast = zext i5 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 122 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.93ns) (out node of the LUT)   --->   "%empty_25 = add i10 %ii_cast, i10 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 123 'add' 'empty_25' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %empty_25" [../src/hls/cnn.cpp:37]   --->   Operation 124 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 125 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 126 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_10 : Operation 127 [1/1] (0.87ns)   --->   "%add_ln33 = add i5 %select_ln31, i5 1" [../src/hls/cnn.cpp:33]   --->   Operation 127 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.35>
ST_11 : Operation 128 [1/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 128 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

State 12 <SV = 5> <Delay = 6.70>
ST_12 : Operation 129 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 129 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 6.70>
ST_13 : Operation 130 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 130 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 6.70>
ST_14 : Operation 131 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 131 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 6.70>
ST_15 : Operation 132 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 132 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 6.70>
ST_16 : Operation 133 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 133 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 6.70>
ST_17 : Operation 134 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 134 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 6.70>
ST_18 : Operation 135 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 135 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 6.70>
ST_19 : Operation 136 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 136 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 6.70>
ST_20 : Operation 137 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 137 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 6.70>
ST_21 : Operation 138 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 138 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 1.35>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 140 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:33]   --->   Operation 142 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 143 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>
ST_23 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln213 = call void @set3DFloatArray.2, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9" [../src/hls/cnn.cpp:213]   --->   Operation 145 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln225 = call void @set3DFloatArray.1, i32 %layer_3_output_0, i32 %layer_3_output_1" [../src/hls/cnn.cpp:225]   --->   Operation 146 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln213 = call void @set3DFloatArray.2, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9" [../src/hls/cnn.cpp:213]   --->   Operation 147 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln225 = call void @set3DFloatArray.1, i32 %layer_3_output_0, i32 %layer_3_output_1" [../src/hls/cnn.cpp:225]   --->   Operation 148 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 0.00>
ST_25 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln215 = call void @conv2d.1, i32 %image_input, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:215]   --->   Operation 149 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.48>
ST_26 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln215 = call void @conv2d.1, i32 %image_input, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:215]   --->   Operation 150 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 151 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 151 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 27 <SV = 8> <Delay = 2.05>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i12 0, void %_Z7rescalePKiPf.exit, i12 %add_ln121, void %.split62197722063" [../src/hls/cnn.cpp:121]   --->   Operation 152 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%i_2 = phi i5 0, void %_Z7rescalePKiPf.exit, i5 %p_mid228_v_v_v, void %.split62197722063" [../src/hls/cnn.cpp:124]   --->   Operation 153 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i10 0, void %_Z7rescalePKiPf.exit, i10 %select_ln124_5, void %.split62197722063" [../src/hls/cnn.cpp:124]   --->   Operation 154 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.86ns)   --->   "%icmp_ln121 = icmp_eq  i12 %indvar_flatten61, i12 3872" [../src/hls/cnn.cpp:121]   --->   Operation 155 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.split10, void %_Z13max_pooling2dPKiPfS0_S0_S1_.exit" [../src/hls/cnn.cpp:121]   --->   Operation 156 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.85ns)   --->   "%icmp_ln124 = icmp_eq  i10 %indvar_flatten10, i10 352" [../src/hls/cnn.cpp:124]   --->   Operation 157 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.87ns)   --->   "%add_ln121_1 = add i5 %i_2, i5 2" [../src/hls/cnn.cpp:121]   --->   Operation 158 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.48ns)   --->   "%p_mid228_v_v_v = select i1 %icmp_ln124, i5 %add_ln121_1, i5 %i_2" [../src/hls/cnn.cpp:124]   --->   Operation 159 'select' 'p_mid228_v_v_v' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%p_mid228_v_v = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %p_mid228_v_v_v, i32 1, i32 4" [../src/hls/cnn.cpp:124]   --->   Operation 160 'partselect' 'p_mid228_v_v' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%p_mid230_v = zext i5 %p_mid228_v_v_v" [../src/hls/cnn.cpp:124]   --->   Operation 161 'zext' 'p_mid230_v' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 162 [4/4] (0.69ns) (root node of the DSP)   --->   "%p_mid230 = mul i14 %p_mid230_v, i14 704" [../src/hls/cnn.cpp:124]   --->   Operation 162 'mul' 'p_mid230' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%p_mid234_v_v = or i5 %p_mid228_v_v_v, i5 1" [../src/hls/cnn.cpp:124]   --->   Operation 163 'or' 'p_mid234_v_v' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%p_mid234_v = zext i5 %p_mid234_v_v" [../src/hls/cnn.cpp:124]   --->   Operation 164 'zext' 'p_mid234_v' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 165 [4/4] (0.69ns) (root node of the DSP)   --->   "%p_mid234 = mul i15 %p_mid234_v, i15 704" [../src/hls/cnn.cpp:124]   --->   Operation 165 'mul' 'p_mid234' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 9> <Delay = 1.40>
ST_28 : Operation 166 [1/1] (0.96ns)   --->   "%add_ln121 = add i12 %indvar_flatten61, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 166 'add' 'add_ln121' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%p_mid228_v = zext i4 %p_mid228_v_v" [../src/hls/cnn.cpp:124]   --->   Operation 167 'zext' 'p_mid228_v' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_28 : Operation 168 [3/3] (1.08ns) (grouped into DSP with root node add_ln142_1)   --->   "%p_mid228 = mul i12 %p_mid228_v, i12 352" [../src/hls/cnn.cpp:124]   --->   Operation 168 'mul' 'p_mid228' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 169 [3/4] (0.69ns) (root node of the DSP)   --->   "%p_mid230 = mul i14 %p_mid230_v, i14 704" [../src/hls/cnn.cpp:124]   --->   Operation 169 'mul' 'p_mid230' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 170 [3/4] (0.69ns) (root node of the DSP)   --->   "%p_mid234 = mul i15 %p_mid234_v, i15 704" [../src/hls/cnn.cpp:124]   --->   Operation 170 'mul' 'p_mid234' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 171 [1/1] (0.93ns)   --->   "%add_ln124_1 = add i10 %indvar_flatten10, i10 1" [../src/hls/cnn.cpp:124]   --->   Operation 171 'add' 'add_ln124_1' <Predicate = (!icmp_ln121 & !icmp_ln124)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.47ns)   --->   "%select_ln124_5 = select i1 %icmp_ln124, i10 1, i10 %add_ln124_1" [../src/hls/cnn.cpp:124]   --->   Operation 172 'select' 'select_ln124_5' <Predicate = (!icmp_ln121)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 10> <Delay = 1.08>
ST_29 : Operation 173 [2/3] (1.08ns) (grouped into DSP with root node add_ln142_1)   --->   "%p_mid228 = mul i12 %p_mid228_v, i12 352" [../src/hls/cnn.cpp:124]   --->   Operation 173 'mul' 'p_mid228' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 174 [2/4] (0.69ns) (root node of the DSP)   --->   "%p_mid230 = mul i14 %p_mid230_v, i14 704" [../src/hls/cnn.cpp:124]   --->   Operation 174 'mul' 'p_mid230' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 175 [2/4] (0.69ns) (root node of the DSP)   --->   "%p_mid234 = mul i15 %p_mid234_v, i15 704" [../src/hls/cnn.cpp:124]   --->   Operation 175 'mul' 'p_mid234' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 11> <Delay = 4.69>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%ii_1 = phi i5 0, void %_Z7rescalePKiPf.exit, i5 %select_ln124_4, void %.split62197722063" [../src/hls/cnn.cpp:136]   --->   Operation 176 'phi' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %_Z7rescalePKiPf.exit, i6 %add_ln127, void %.split62197722063" [../src/hls/cnn.cpp:127]   --->   Operation 177 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %ii_1, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln136 = or i5 %ii_1, i5 1" [../src/hls/cnn.cpp:136]   --->   Operation 179 'or' 'or_ln136' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln136_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln136, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 180 'bitconcatenate' 'shl_ln136_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.48ns)   --->   "%ii_1_mid223 = select i1 %icmp_ln124, i5 0, i5 %ii_1" [../src/hls/cnn.cpp:124]   --->   Operation 181 'select' 'ii_1_mid223' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln142_1)   --->   "%p_mid228 = mul i12 %p_mid228_v, i12 352" [../src/hls/cnn.cpp:124]   --->   Operation 182 'mul' 'p_mid228' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid230 = mul i14 %p_mid230_v, i14 704" [../src/hls/cnn.cpp:124]   --->   Operation 183 'mul' 'p_mid230' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 184 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid234 = mul i15 %p_mid234_v, i15 704" [../src/hls/cnn.cpp:124]   --->   Operation 184 'mul' 'p_mid234' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%zext_ln136_2_mid246 = select i1 %icmp_ln124, i10 0, i10 %shl_ln" [../src/hls/cnn.cpp:124]   --->   Operation 185 'select' 'zext_ln136_2_mid246' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%zext_ln127_mid256 = select i1 %icmp_ln124, i10 32, i10 %shl_ln136_1" [../src/hls/cnn.cpp:124]   --->   Operation 186 'select' 'zext_ln127_mid256' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln127_mid260)   --->   "%not_exitcond_flatten12 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:124]   --->   Operation 187 'xor' 'not_exitcond_flatten12' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 188 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 188 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 189 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln127_mid260 = and i1 %icmp_ln127, i1 %not_exitcond_flatten12" [../src/hls/cnn.cpp:127]   --->   Operation 189 'and' 'icmp_ln127_mid260' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 190 [1/1] (0.87ns)   --->   "%add_ln124 = add i5 %ii_1_mid223, i5 2" [../src/hls/cnn.cpp:124]   --->   Operation 190 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %icmp_ln127_mid260, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 191 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 192 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%shl_ln136_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln124, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 193 'bitconcatenate' 'shl_ln136_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %icmp_ln127_mid260, i10 %shl_ln136_mid1, i10 %zext_ln136_2_mid246" [../src/hls/cnn.cpp:124]   --->   Operation 194 'select' 'select_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i10 %select_ln124_2" [../src/hls/cnn.cpp:136]   --->   Operation 195 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i10 %select_ln124_2" [../src/hls/cnn.cpp:136]   --->   Operation 196 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%or_ln136_8 = or i5 %add_ln124, i5 1" [../src/hls/cnn.cpp:136]   --->   Operation 197 'or' 'or_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%shl_ln136_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln136_8, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 198 'bitconcatenate' 'shl_ln136_1_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %icmp_ln127_mid260, i10 %shl_ln136_1_mid1, i10 %zext_ln127_mid256" [../src/hls/cnn.cpp:124]   --->   Operation 199 'select' 'select_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i10 %select_ln124_3" [../src/hls/cnn.cpp:127]   --->   Operation 200 'zext' 'zext_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%select_ln124_5_cast = zext i10 %select_ln124_3" [../src/hls/cnn.cpp:124]   --->   Operation 201 'zext' 'select_ln124_5_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%iii_cast109 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 202 'zext' 'iii_cast109' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %p_mid230, i32 6, i32 13" [../src/hls/cnn.cpp:136]   --->   Operation 203 'partselect' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_2, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 204 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.98ns)   --->   "%add_ln136 = add i14 %add_ln, i14 %zext_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 205 'add' 'add_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i14 %add_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 206 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 207 [18/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 207 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.86ns)   --->   "%icmp_ln136 = icmp_ult  i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 208 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.98ns)   --->   "%add_ln136_1 = add i15 %zext_ln136_3, i15 31219" [../src/hls/cnn.cpp:136]   --->   Operation 209 'add' 'add_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 210 [1/1] (0.86ns)   --->   "%icmp_ln136_1 = icmp_ult  i15 %add_ln136_1, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 210 'icmp' 'icmp_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [1/1] (0.98ns)   --->   "%add_ln136_6 = add i15 %zext_ln136_3, i15 29670" [../src/hls/cnn.cpp:136]   --->   Operation 211 'add' 'add_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [1/1] (0.86ns)   --->   "%icmp_ln136_2 = icmp_ult  i15 %add_ln136_6, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 212 'icmp' 'icmp_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (0.98ns)   --->   "%add_ln136_7 = add i15 %zext_ln136_3, i15 28121" [../src/hls/cnn.cpp:136]   --->   Operation 213 'add' 'add_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.86ns)   --->   "%icmp_ln136_3 = icmp_ult  i15 %add_ln136_7, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 214 'icmp' 'icmp_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (0.98ns)   --->   "%add_ln136_8 = add i15 %zext_ln136_3, i15 26572" [../src/hls/cnn.cpp:136]   --->   Operation 215 'add' 'add_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (0.86ns)   --->   "%icmp_ln136_4 = icmp_ult  i15 %add_ln136_8, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 216 'icmp' 'icmp_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 217 [1/1] (0.98ns)   --->   "%add_ln136_9 = add i14 %add_ln136, i14 8639" [../src/hls/cnn.cpp:136]   --->   Operation 217 'add' 'add_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [1/1] (0.86ns)   --->   "%icmp_ln136_5 = icmp_ult  i14 %add_ln136_9, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 218 'icmp' 'icmp_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [1/1] (1.00ns)   --->   "%add_ln136_10 = add i15 %zext_ln136_3, i15 23474" [../src/hls/cnn.cpp:136]   --->   Operation 219 'add' 'add_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [1/1] (0.86ns)   --->   "%icmp_ln136_6 = icmp_ult  i15 %add_ln136_10, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 220 'icmp' 'icmp_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [1/1] (1.00ns)   --->   "%add_ln136_11 = add i15 %zext_ln136_3, i15 21925" [../src/hls/cnn.cpp:136]   --->   Operation 221 'add' 'add_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 222 [1/1] (0.86ns)   --->   "%icmp_ln136_7 = icmp_ult  i15 %add_ln136_11, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 222 'icmp' 'icmp_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 223 [1/1] (1.00ns)   --->   "%add_ln136_12 = add i15 %zext_ln136_3, i15 20376" [../src/hls/cnn.cpp:136]   --->   Operation 223 'add' 'add_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 224 [1/1] (0.86ns)   --->   "%icmp_ln136_8 = icmp_ult  i15 %add_ln136_12, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 224 'icmp' 'icmp_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 225 [1/1] (0.98ns)   --->   "%add_ln136_2 = add i14 %add_ln, i14 %select_ln124_5_cast" [../src/hls/cnn.cpp:136]   --->   Operation 225 'add' 'add_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln136_5 = zext i14 %add_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 226 'zext' 'zext_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 227 [18/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 227 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [1/1] (0.86ns)   --->   "%icmp_ln136_11 = icmp_ult  i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 228 'icmp' 'icmp_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [1/1] (0.98ns)   --->   "%add_ln136_13 = add i15 %zext_ln136_5, i15 31219" [../src/hls/cnn.cpp:136]   --->   Operation 229 'add' 'add_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/1] (0.86ns)   --->   "%icmp_ln136_12 = icmp_ult  i15 %add_ln136_13, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 230 'icmp' 'icmp_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/1] (0.98ns)   --->   "%add_ln136_14 = add i15 %zext_ln136_5, i15 29670" [../src/hls/cnn.cpp:136]   --->   Operation 231 'add' 'add_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/1] (0.86ns)   --->   "%icmp_ln136_13 = icmp_ult  i15 %add_ln136_14, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 232 'icmp' 'icmp_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 233 [1/1] (0.98ns)   --->   "%add_ln136_15 = add i15 %zext_ln136_5, i15 28121" [../src/hls/cnn.cpp:136]   --->   Operation 233 'add' 'add_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 234 [1/1] (0.86ns)   --->   "%icmp_ln136_14 = icmp_ult  i15 %add_ln136_15, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 234 'icmp' 'icmp_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (0.98ns)   --->   "%add_ln136_16 = add i15 %zext_ln136_5, i15 26572" [../src/hls/cnn.cpp:136]   --->   Operation 235 'add' 'add_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (0.86ns)   --->   "%icmp_ln136_15 = icmp_ult  i15 %add_ln136_16, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 236 'icmp' 'icmp_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 237 [1/1] (0.98ns)   --->   "%add_ln136_17 = add i14 %add_ln136_2, i14 8639" [../src/hls/cnn.cpp:136]   --->   Operation 237 'add' 'add_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.86ns)   --->   "%icmp_ln136_16 = icmp_ult  i14 %add_ln136_17, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 238 'icmp' 'icmp_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (1.00ns)   --->   "%add_ln136_18 = add i15 %zext_ln136_5, i15 23474" [../src/hls/cnn.cpp:136]   --->   Operation 239 'add' 'add_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.86ns)   --->   "%icmp_ln136_17 = icmp_ult  i15 %add_ln136_18, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 240 'icmp' 'icmp_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (1.00ns)   --->   "%add_ln136_19 = add i15 %zext_ln136_5, i15 21925" [../src/hls/cnn.cpp:136]   --->   Operation 241 'add' 'add_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.86ns)   --->   "%icmp_ln136_18 = icmp_ult  i15 %add_ln136_19, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 242 'icmp' 'icmp_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 243 [1/1] (1.00ns)   --->   "%add_ln136_20 = add i15 %zext_ln136_5, i15 20376" [../src/hls/cnn.cpp:136]   --->   Operation 243 'add' 'add_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 244 [1/1] (0.86ns)   --->   "%icmp_ln136_19 = icmp_ult  i15 %add_ln136_20, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 244 'icmp' 'icmp_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %p_mid234, i32 6, i32 14" [../src/hls/cnn.cpp:136]   --->   Operation 245 'partselect' 'tmp_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%add_ln136_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_8, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 246 'bitconcatenate' 'add_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (1.00ns)   --->   "%add_ln136_4 = add i15 %add_ln136_3, i15 %zext_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 247 'add' 'add_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln136_7 = zext i15 %add_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 248 'zext' 'zext_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 249 [19/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 249 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.86ns)   --->   "%icmp_ln136_24 = icmp_ult  i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 250 'icmp' 'icmp_ln136_24' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 251 [1/1] (1.00ns)   --->   "%add_ln136_21 = add i16 %zext_ln136_7, i16 63987" [../src/hls/cnn.cpp:136]   --->   Operation 251 'add' 'add_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 252 [1/1] (0.86ns)   --->   "%icmp_ln136_25 = icmp_ult  i16 %add_ln136_21, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 252 'icmp' 'icmp_ln136_25' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 253 [1/1] (1.00ns)   --->   "%add_ln136_22 = add i16 %zext_ln136_7, i16 62438" [../src/hls/cnn.cpp:136]   --->   Operation 253 'add' 'add_ln136_22' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (0.86ns)   --->   "%icmp_ln136_26 = icmp_ult  i16 %add_ln136_22, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 254 'icmp' 'icmp_ln136_26' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (1.00ns)   --->   "%add_ln136_23 = add i16 %zext_ln136_7, i16 60889" [../src/hls/cnn.cpp:136]   --->   Operation 255 'add' 'add_ln136_23' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 256 [1/1] (0.86ns)   --->   "%icmp_ln136_27 = icmp_ult  i16 %add_ln136_23, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 256 'icmp' 'icmp_ln136_27' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [1/1] (1.00ns)   --->   "%add_ln136_24 = add i15 %add_ln136_4, i15 26572" [../src/hls/cnn.cpp:136]   --->   Operation 257 'add' 'add_ln136_24' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (0.86ns)   --->   "%icmp_ln136_28 = icmp_ult  i15 %add_ln136_24, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 258 'icmp' 'icmp_ln136_28' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (1.00ns)   --->   "%add_ln136_25 = add i15 %add_ln136_4, i15 25023" [../src/hls/cnn.cpp:136]   --->   Operation 259 'add' 'add_ln136_25' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 260 [1/1] (0.86ns)   --->   "%icmp_ln136_29 = icmp_ult  i15 %add_ln136_25, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 260 'icmp' 'icmp_ln136_29' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 261 [1/1] (1.00ns)   --->   "%add_ln136_26 = add i15 %add_ln136_4, i15 23474" [../src/hls/cnn.cpp:136]   --->   Operation 261 'add' 'add_ln136_26' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [1/1] (0.86ns)   --->   "%icmp_ln136_30 = icmp_ult  i15 %add_ln136_26, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 262 'icmp' 'icmp_ln136_30' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [1/1] (1.00ns)   --->   "%add_ln136_27 = add i15 %add_ln136_4, i15 21925" [../src/hls/cnn.cpp:136]   --->   Operation 263 'add' 'add_ln136_27' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [1/1] (0.86ns)   --->   "%icmp_ln136_31 = icmp_ult  i15 %add_ln136_27, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 264 'icmp' 'icmp_ln136_31' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [1/1] (1.00ns)   --->   "%add_ln136_28 = add i15 %add_ln136_4, i15 20376" [../src/hls/cnn.cpp:136]   --->   Operation 265 'add' 'add_ln136_28' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.86ns)   --->   "%icmp_ln136_32 = icmp_ult  i15 %add_ln136_28, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 266 'icmp' 'icmp_ln136_32' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 267 [1/1] (1.00ns)   --->   "%add_ln136_5 = add i15 %add_ln136_3, i15 %zext_ln127" [../src/hls/cnn.cpp:136]   --->   Operation 267 'add' 'add_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 268 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln142_1 = add i12 %p_mid228, i12 %iii_cast109" [../src/hls/cnn.cpp:142]   --->   Operation 268 'add' 'add_ln142_1' <Predicate = (!icmp_ln121)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 12> <Delay = 3.27>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ii_1, i4 0" [../src/hls/cnn.cpp:136]   --->   Operation 269 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln124 & !icmp_ln127_mid260)> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 270 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%zext_ln136_mid240 = select i1 %icmp_ln124, i9 0, i9 %tmp" [../src/hls/cnn.cpp:124]   --->   Operation 271 'select' 'zext_ln136_mid240' <Predicate = (!icmp_ln121 & !icmp_ln127_mid260)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%p_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln124, i4 0" [../src/hls/cnn.cpp:124]   --->   Operation 272 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln121 & icmp_ln127_mid260)> <Delay = 0.00>
ST_31 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%select_ln124_1 = select i1 %icmp_ln127_mid260, i9 %p_mid, i9 %zext_ln136_mid240" [../src/hls/cnn.cpp:124]   --->   Operation 273 'select' 'select_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln142)   --->   "%zext_ln136 = zext i9 %select_ln124_1" [../src/hls/cnn.cpp:136]   --->   Operation 274 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_31 : Operation 275 [1/1] (0.48ns)   --->   "%select_ln124_4 = select i1 %icmp_ln127_mid260, i5 %add_ln124, i5 %ii_1_mid223" [../src/hls/cnn.cpp:124]   --->   Operation 275 'select' 'select_ln124_4' <Predicate = (!icmp_ln121)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 276 [17/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 276 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 277 [17/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 277 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 278 [18/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 278 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln136_9 = zext i15 %add_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 279 'zext' 'zext_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_31 : Operation 280 [19/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 280 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [1/1] (0.86ns)   --->   "%icmp_ln136_37 = icmp_ult  i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 281 'icmp' 'icmp_ln136_37' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 282 [1/1] (1.00ns)   --->   "%add_ln136_29 = add i16 %zext_ln136_9, i16 63987" [../src/hls/cnn.cpp:136]   --->   Operation 282 'add' 'add_ln136_29' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 283 [1/1] (0.86ns)   --->   "%icmp_ln136_38 = icmp_ult  i16 %add_ln136_29, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 283 'icmp' 'icmp_ln136_38' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 284 [1/1] (1.00ns)   --->   "%add_ln136_30 = add i16 %zext_ln136_9, i16 62438" [../src/hls/cnn.cpp:136]   --->   Operation 284 'add' 'add_ln136_30' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 285 [1/1] (0.86ns)   --->   "%icmp_ln136_39 = icmp_ult  i16 %add_ln136_30, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 285 'icmp' 'icmp_ln136_39' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 286 [1/1] (1.00ns)   --->   "%add_ln136_31 = add i16 %zext_ln136_9, i16 60889" [../src/hls/cnn.cpp:136]   --->   Operation 286 'add' 'add_ln136_31' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 287 [1/1] (0.86ns)   --->   "%icmp_ln136_40 = icmp_ult  i16 %add_ln136_31, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 287 'icmp' 'icmp_ln136_40' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 288 [1/1] (1.00ns)   --->   "%add_ln136_32 = add i16 %zext_ln136_9, i16 59340" [../src/hls/cnn.cpp:136]   --->   Operation 288 'add' 'add_ln136_32' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 289 [1/1] (0.86ns)   --->   "%icmp_ln136_41 = icmp_ult  i16 %add_ln136_32, i16 1549" [../src/hls/cnn.cpp:136]   --->   Operation 289 'icmp' 'icmp_ln136_41' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 290 [1/1] (1.00ns)   --->   "%add_ln136_33 = add i15 %add_ln136_5, i15 25023" [../src/hls/cnn.cpp:136]   --->   Operation 290 'add' 'add_ln136_33' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 291 [1/1] (0.86ns)   --->   "%icmp_ln136_42 = icmp_ult  i15 %add_ln136_33, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 291 'icmp' 'icmp_ln136_42' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (1.00ns)   --->   "%add_ln136_34 = add i15 %add_ln136_5, i15 23474" [../src/hls/cnn.cpp:136]   --->   Operation 292 'add' 'add_ln136_34' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 293 [1/1] (0.86ns)   --->   "%icmp_ln136_43 = icmp_ult  i15 %add_ln136_34, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 293 'icmp' 'icmp_ln136_43' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (1.00ns)   --->   "%add_ln136_35 = add i15 %add_ln136_5, i15 21925" [../src/hls/cnn.cpp:136]   --->   Operation 294 'add' 'add_ln136_35' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 295 [1/1] (0.86ns)   --->   "%icmp_ln136_44 = icmp_ult  i15 %add_ln136_35, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 295 'icmp' 'icmp_ln136_44' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (1.00ns)   --->   "%add_ln136_36 = add i15 %add_ln136_5, i15 20376" [../src/hls/cnn.cpp:136]   --->   Operation 296 'add' 'add_ln136_36' <Predicate = (!icmp_ln121)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [1/1] (0.86ns)   --->   "%icmp_ln136_45 = icmp_ult  i15 %add_ln136_36, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 297 'icmp' 'icmp_ln136_45' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln142_1 = add i12 %p_mid228, i12 %iii_cast109" [../src/hls/cnn.cpp:142]   --->   Operation 298 'add' 'add_ln142_1' <Predicate = (!icmp_ln121)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 299 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln142 = add i12 %add_ln142_1, i12 %zext_ln136" [../src/hls/cnn.cpp:142]   --->   Operation 299 'add' 'add_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 300 [16/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 300 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 301 [1/1] (0.86ns)   --->   "%icmp_ln142 = icmp_ult  i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 301 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %branch41, void %branch40" [../src/hls/cnn.cpp:142]   --->   Operation 302 'br' 'br_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_31 : Operation 303 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 303 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 304 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 32 <SV = 13> <Delay = 1.68>
ST_32 : Operation 305 [16/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 305 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [16/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 306 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 307 [17/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 307 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 308 [18/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 308 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 309 [15/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 309 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 1.68>
ST_33 : Operation 310 [15/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 310 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 311 [15/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 311 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 312 [16/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 312 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 313 [17/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 313 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 314 [14/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 314 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 1.68>
ST_34 : Operation 315 [14/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 315 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 316 [14/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 316 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [15/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 317 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [16/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 318 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 319 [13/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 319 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 1.68>
ST_35 : Operation 320 [13/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 320 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 321 [13/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 321 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 322 [14/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 322 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 323 [15/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 323 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 324 [12/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 324 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 1.68>
ST_36 : Operation 325 [12/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 325 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [12/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 326 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [13/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 327 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 328 [14/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 328 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 329 [11/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 329 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 1.68>
ST_37 : Operation 330 [11/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 330 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 331 [11/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 331 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [12/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 332 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [13/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 333 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 334 [10/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 334 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 1.68>
ST_38 : Operation 335 [10/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 335 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [10/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 336 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [11/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 337 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [12/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 338 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 339 [9/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 339 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 1.68>
ST_39 : Operation 340 [9/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 340 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 341 [9/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 341 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 342 [10/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 342 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 343 [11/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 343 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 344 [8/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 344 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 1.68>
ST_40 : Operation 345 [8/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 345 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [8/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 346 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 347 [9/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 347 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 348 [10/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 348 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 349 [7/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 349 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 1.68>
ST_41 : Operation 350 [7/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 350 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 351 [7/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 351 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 352 [8/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 352 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 353 [9/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 353 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 354 [6/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 354 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 1.68>
ST_42 : Operation 355 [6/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 355 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 356 [6/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 356 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 357 [7/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 357 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 358 [8/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 358 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 359 [5/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 359 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 1.68>
ST_43 : Operation 360 [5/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 360 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [5/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 361 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 362 [6/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 362 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 363 [7/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 363 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 364 [4/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 364 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 1.68>
ST_44 : Operation 365 [4/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 365 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 366 [4/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 366 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 367 [5/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 367 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 368 [6/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 368 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 369 [3/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 369 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 1.68>
ST_45 : Operation 370 [3/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 370 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 371 [3/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 371 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [4/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 372 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 373 [5/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 373 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 374 [2/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 374 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 1.68>
ST_46 : Operation 375 [2/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 375 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 376 [2/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 376 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 377 [3/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 377 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [4/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 378 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 379 [1/16] (1.48ns)   --->   "%urem_ln142 = urem i12 %add_ln142, i12 1936" [../src/hls/cnn.cpp:142]   --->   Operation 379 'urem' 'urem_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 2.97>
ST_47 : Operation 380 [1/18] (1.61ns)   --->   "%urem_ln136 = urem i14 %add_ln136, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 380 'urem' 'urem_ln136' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i14 %urem_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 381 'zext' 'zext_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 382 [1/1] (0.00ns)   --->   "%layer_2_output_0_addr = getelementptr i32 %layer_2_output_0, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 382 'getelementptr' 'layer_2_output_0_addr' <Predicate = (!icmp_ln121 & icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 383 [1/1] (0.00ns)   --->   "%layer_2_output_1_addr = getelementptr i32 %layer_2_output_1, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 383 'getelementptr' 'layer_2_output_1_addr' <Predicate = (!icmp_ln121 & icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 384 [1/1] (0.00ns)   --->   "%layer_2_output_2_addr = getelementptr i32 %layer_2_output_2, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 384 'getelementptr' 'layer_2_output_2_addr' <Predicate = (!icmp_ln121 & icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 385 [1/1] (0.00ns)   --->   "%layer_2_output_3_addr = getelementptr i32 %layer_2_output_3, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 385 'getelementptr' 'layer_2_output_3_addr' <Predicate = (!icmp_ln121 & icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 386 [1/1] (0.00ns)   --->   "%layer_2_output_4_addr = getelementptr i32 %layer_2_output_4, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 386 'getelementptr' 'layer_2_output_4_addr' <Predicate = (!icmp_ln121 & icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 387 [1/1] (0.00ns)   --->   "%layer_2_output_5_addr = getelementptr i32 %layer_2_output_5, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 387 'getelementptr' 'layer_2_output_5_addr' <Predicate = (!icmp_ln121 & icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 388 [1/1] (0.00ns)   --->   "%layer_2_output_6_addr = getelementptr i32 %layer_2_output_6, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 388 'getelementptr' 'layer_2_output_6_addr' <Predicate = (!icmp_ln121 & icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 389 [1/1] (0.00ns)   --->   "%layer_2_output_7_addr = getelementptr i32 %layer_2_output_7, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 389 'getelementptr' 'layer_2_output_7_addr' <Predicate = (!icmp_ln121 & icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 390 [1/1] (0.00ns)   --->   "%layer_2_output_8_addr = getelementptr i32 %layer_2_output_8, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 390 'getelementptr' 'layer_2_output_8_addr' <Predicate = (!icmp_ln121 & icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 391 [1/1] (0.00ns)   --->   "%layer_2_output_9_addr = getelementptr i32 %layer_2_output_9, i64 0, i64 %zext_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 391 'getelementptr' 'layer_2_output_9_addr' <Predicate = (!icmp_ln121 & !icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00>
ST_47 : Operation 392 [2/2] (1.35ns)   --->   "%layer_2_output_9_load = load i11 %layer_2_output_9_addr" [../src/hls/cnn.cpp:136]   --->   Operation 392 'load' 'layer_2_output_9_load' <Predicate = (!icmp_ln121 & !icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_47 : Operation 393 [2/2] (1.35ns)   --->   "%layer_2_output_0_load = load i11 %layer_2_output_0_addr" [../src/hls/cnn.cpp:136]   --->   Operation 393 'load' 'layer_2_output_0_load' <Predicate = (!icmp_ln121 & icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 394 [2/2] (1.35ns)   --->   "%layer_2_output_1_load = load i11 %layer_2_output_1_addr" [../src/hls/cnn.cpp:136]   --->   Operation 394 'load' 'layer_2_output_1_load' <Predicate = (!icmp_ln121 & icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 395 [2/2] (1.35ns)   --->   "%layer_2_output_2_load = load i11 %layer_2_output_2_addr" [../src/hls/cnn.cpp:136]   --->   Operation 395 'load' 'layer_2_output_2_load' <Predicate = (!icmp_ln121 & icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 396 [2/2] (1.35ns)   --->   "%layer_2_output_3_load = load i11 %layer_2_output_3_addr" [../src/hls/cnn.cpp:136]   --->   Operation 396 'load' 'layer_2_output_3_load' <Predicate = (!icmp_ln121 & icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 397 [2/2] (1.35ns)   --->   "%layer_2_output_4_load = load i11 %layer_2_output_4_addr" [../src/hls/cnn.cpp:136]   --->   Operation 397 'load' 'layer_2_output_4_load' <Predicate = (!icmp_ln121 & icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 398 [2/2] (1.35ns)   --->   "%layer_2_output_5_load = load i11 %layer_2_output_5_addr" [../src/hls/cnn.cpp:136]   --->   Operation 398 'load' 'layer_2_output_5_load' <Predicate = (!icmp_ln121 & icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 399 [2/2] (1.35ns)   --->   "%layer_2_output_6_load = load i11 %layer_2_output_6_addr" [../src/hls/cnn.cpp:136]   --->   Operation 399 'load' 'layer_2_output_6_load' <Predicate = (!icmp_ln121 & icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 400 [2/2] (1.35ns)   --->   "%layer_2_output_7_load = load i11 %layer_2_output_7_addr" [../src/hls/cnn.cpp:136]   --->   Operation 400 'load' 'layer_2_output_7_load' <Predicate = (!icmp_ln121 & icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 401 [2/2] (1.35ns)   --->   "%layer_2_output_8_load = load i11 %layer_2_output_8_addr" [../src/hls/cnn.cpp:136]   --->   Operation 401 'load' 'layer_2_output_8_load' <Predicate = (!icmp_ln121 & icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 402 [1/18] (1.61ns)   --->   "%urem_ln136_1 = urem i14 %add_ln136_2, i14 1549" [../src/hls/cnn.cpp:136]   --->   Operation 402 'urem' 'urem_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln136_6 = zext i14 %urem_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 403 'zext' 'zext_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "%layer_2_output_0_addr_1 = getelementptr i32 %layer_2_output_0, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 404 'getelementptr' 'layer_2_output_0_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%layer_2_output_1_addr_1 = getelementptr i32 %layer_2_output_1, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 405 'getelementptr' 'layer_2_output_1_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (0.00ns)   --->   "%layer_2_output_9_addr_1 = getelementptr i32 %layer_2_output_9, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 406 'getelementptr' 'layer_2_output_9_addr_1' <Predicate = (!icmp_ln121 & !icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_47 : Operation 407 [2/2] (1.35ns)   --->   "%layer_2_output_9_load_1 = load i11 %layer_2_output_9_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 407 'load' 'layer_2_output_9_load_1' <Predicate = (!icmp_ln121 & !icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_47 : Operation 408 [2/2] (1.35ns)   --->   "%layer_2_output_0_load_1 = load i11 %layer_2_output_0_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 408 'load' 'layer_2_output_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 409 [2/2] (1.35ns)   --->   "%layer_2_output_1_load_1 = load i11 %layer_2_output_1_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 409 'load' 'layer_2_output_1_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_47 : Operation 410 [2/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 410 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 411 [3/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 411 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 3.97>
ST_48 : Operation 412 [1/2] (1.35ns)   --->   "%layer_2_output_9_load = load i11 %layer_2_output_9_addr" [../src/hls/cnn.cpp:136]   --->   Operation 412 'load' 'layer_2_output_9_load' <Predicate = (!icmp_ln121 & !icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_48 : Operation 413 [1/2] (1.35ns)   --->   "%layer_2_output_0_load = load i11 %layer_2_output_0_addr" [../src/hls/cnn.cpp:136]   --->   Operation 413 'load' 'layer_2_output_0_load' <Predicate = (!icmp_ln121 & icmp_ln136 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 414 [1/2] (1.35ns)   --->   "%layer_2_output_1_load = load i11 %layer_2_output_1_addr" [../src/hls/cnn.cpp:136]   --->   Operation 414 'load' 'layer_2_output_1_load' <Predicate = (!icmp_ln121 & icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 415 [1/2] (1.35ns)   --->   "%layer_2_output_2_load = load i11 %layer_2_output_2_addr" [../src/hls/cnn.cpp:136]   --->   Operation 415 'load' 'layer_2_output_2_load' <Predicate = (!icmp_ln121 & icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 416 [1/2] (1.35ns)   --->   "%layer_2_output_3_load = load i11 %layer_2_output_3_addr" [../src/hls/cnn.cpp:136]   --->   Operation 416 'load' 'layer_2_output_3_load' <Predicate = (!icmp_ln121 & icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 417 [1/2] (1.35ns)   --->   "%layer_2_output_4_load = load i11 %layer_2_output_4_addr" [../src/hls/cnn.cpp:136]   --->   Operation 417 'load' 'layer_2_output_4_load' <Predicate = (!icmp_ln121 & icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 418 [1/2] (1.35ns)   --->   "%layer_2_output_5_load = load i11 %layer_2_output_5_addr" [../src/hls/cnn.cpp:136]   --->   Operation 418 'load' 'layer_2_output_5_load' <Predicate = (!icmp_ln121 & icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 419 [1/2] (1.35ns)   --->   "%layer_2_output_6_load = load i11 %layer_2_output_6_addr" [../src/hls/cnn.cpp:136]   --->   Operation 419 'load' 'layer_2_output_6_load' <Predicate = (!icmp_ln121 & icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 420 [1/2] (1.35ns)   --->   "%layer_2_output_7_load = load i11 %layer_2_output_7_addr" [../src/hls/cnn.cpp:136]   --->   Operation 420 'load' 'layer_2_output_7_load' <Predicate = (!icmp_ln121 & icmp_ln136_7 & !icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 421 [1/2] (1.35ns)   --->   "%layer_2_output_8_load = load i11 %layer_2_output_8_addr" [../src/hls/cnn.cpp:136]   --->   Operation 421 'load' 'layer_2_output_8_load' <Predicate = (!icmp_ln121 & icmp_ln136_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_5)   --->   "%select_ln136_4 = select i1 %icmp_ln136, i32 %layer_2_output_0_load, i32 %layer_2_output_9_load" [../src/hls/cnn.cpp:136]   --->   Operation 422 'select' 'select_ln136_4' <Predicate = (!icmp_ln121 & !icmp_ln136_1 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 423 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_5 = select i1 %icmp_ln136_1, i32 %layer_2_output_1_load, i32 %select_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 423 'select' 'select_ln136_5' <Predicate = (!icmp_ln121 & !icmp_ln136_2 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_7)   --->   "%select_ln136_6 = select i1 %icmp_ln136_2, i32 %layer_2_output_2_load, i32 %select_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 424 'select' 'select_ln136_6' <Predicate = (!icmp_ln121 & !icmp_ln136_3 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 425 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_7 = select i1 %icmp_ln136_3, i32 %layer_2_output_3_load, i32 %select_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 425 'select' 'select_ln136_7' <Predicate = (!icmp_ln121 & !icmp_ln136_4 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_9)   --->   "%select_ln136_8 = select i1 %icmp_ln136_4, i32 %layer_2_output_4_load, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 426 'select' 'select_ln136_8' <Predicate = (!icmp_ln121 & !icmp_ln136_5 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 427 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_9 = select i1 %icmp_ln136_5, i32 %layer_2_output_5_load, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 427 'select' 'select_ln136_9' <Predicate = (!icmp_ln121 & !icmp_ln136_6 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_11)   --->   "%select_ln136_10 = select i1 %icmp_ln136_6, i32 %layer_2_output_6_load, i32 %select_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 428 'select' 'select_ln136_10' <Predicate = (!icmp_ln121 & !icmp_ln136_7 & !icmp_ln136_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 429 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_11 = select i1 %icmp_ln136_7, i32 %layer_2_output_7_load, i32 %select_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 429 'select' 'select_ln136_11' <Predicate = (!icmp_ln121 & !icmp_ln136_8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 430 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_12 = select i1 %icmp_ln136_8, i32 %layer_2_output_8_load, i32 %select_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 430 'select' 'select_ln136_12' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 431 [1/2] (1.35ns)   --->   "%layer_2_output_9_load_1 = load i11 %layer_2_output_9_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 431 'load' 'layer_2_output_9_load_1' <Predicate = (!icmp_ln121 & !icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_48 : Operation 432 [1/2] (1.35ns)   --->   "%layer_2_output_0_load_1 = load i11 %layer_2_output_0_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 432 'load' 'layer_2_output_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_11 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 433 [1/2] (1.35ns)   --->   "%layer_2_output_1_load_1 = load i11 %layer_2_output_1_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 433 'load' 'layer_2_output_1_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_48 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_14)   --->   "%select_ln136_13 = select i1 %icmp_ln136_11, i32 %layer_2_output_0_load_1, i32 %layer_2_output_9_load_1" [../src/hls/cnn.cpp:136]   --->   Operation 434 'select' 'select_ln136_13' <Predicate = (!icmp_ln121 & !icmp_ln136_12 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 435 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_14 = select i1 %icmp_ln136_12, i32 %layer_2_output_1_load_1, i32 %select_ln136_13" [../src/hls/cnn.cpp:136]   --->   Operation 435 'select' 'select_ln136_14' <Predicate = (!icmp_ln121 & !icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 436 [1/19] (1.68ns)   --->   "%urem_ln136_2 = urem i15 %add_ln136_4, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 436 'urem' 'urem_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 437 [2/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 437 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 3.34>
ST_49 : Operation 438 [2/2] (3.34ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln136_12, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 438 'fcmp' 'tmp_4' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 439 [1/1] (0.00ns)   --->   "%layer_2_output_2_addr_1 = getelementptr i32 %layer_2_output_2, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 439 'getelementptr' 'layer_2_output_2_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 440 [1/1] (0.00ns)   --->   "%layer_2_output_3_addr_1 = getelementptr i32 %layer_2_output_3, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 440 'getelementptr' 'layer_2_output_3_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 441 [1/1] (0.00ns)   --->   "%layer_2_output_4_addr_1 = getelementptr i32 %layer_2_output_4, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 441 'getelementptr' 'layer_2_output_4_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 442 [1/1] (0.00ns)   --->   "%layer_2_output_5_addr_1 = getelementptr i32 %layer_2_output_5, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 442 'getelementptr' 'layer_2_output_5_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 443 [1/1] (0.00ns)   --->   "%layer_2_output_6_addr_1 = getelementptr i32 %layer_2_output_6, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 443 'getelementptr' 'layer_2_output_6_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 444 [1/1] (0.00ns)   --->   "%layer_2_output_7_addr_1 = getelementptr i32 %layer_2_output_7, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 444 'getelementptr' 'layer_2_output_7_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 445 [1/1] (0.00ns)   --->   "%layer_2_output_8_addr_1 = getelementptr i32 %layer_2_output_8, i64 0, i64 %zext_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 445 'getelementptr' 'layer_2_output_8_addr_1' <Predicate = (!icmp_ln121 & icmp_ln136_19)> <Delay = 0.00>
ST_49 : Operation 446 [2/2] (1.35ns)   --->   "%layer_2_output_2_load_1 = load i11 %layer_2_output_2_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 446 'load' 'layer_2_output_2_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 447 [2/2] (1.35ns)   --->   "%layer_2_output_3_load_1 = load i11 %layer_2_output_3_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 447 'load' 'layer_2_output_3_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 448 [2/2] (1.35ns)   --->   "%layer_2_output_4_load_1 = load i11 %layer_2_output_4_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 448 'load' 'layer_2_output_4_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 449 [2/2] (1.35ns)   --->   "%layer_2_output_5_load_1 = load i11 %layer_2_output_5_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 449 'load' 'layer_2_output_5_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 450 [2/2] (1.35ns)   --->   "%layer_2_output_6_load_1 = load i11 %layer_2_output_6_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 450 'load' 'layer_2_output_6_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 451 [2/2] (1.35ns)   --->   "%layer_2_output_7_load_1 = load i11 %layer_2_output_7_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 451 'load' 'layer_2_output_7_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 452 [2/2] (1.35ns)   --->   "%layer_2_output_8_load_1 = load i11 %layer_2_output_8_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 452 'load' 'layer_2_output_8_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_49 : Operation 453 [1/19] (1.68ns)   --->   "%urem_ln136_3 = urem i15 %add_ln136_5, i15 1549" [../src/hls/cnn.cpp:136]   --->   Operation 453 'urem' 'urem_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.22>
ST_50 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %select_ln136_12" [../src/hls/cnn.cpp:136]   --->   Operation 454 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 455 'partselect' 'tmp_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 456 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 457 [1/1] (0.85ns)   --->   "%icmp_ln136_9 = icmp_ne  i8 %tmp_3, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 457 'icmp' 'icmp_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 458 [1/1] (0.97ns)   --->   "%icmp_ln136_10 = icmp_eq  i23 %trunc_ln136, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 458 'icmp' 'icmp_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136_1 = or i1 %icmp_ln136_10, i1 %icmp_ln136_9" [../src/hls/cnn.cpp:136]   --->   Operation 459 'or' 'or_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 460 [1/2] (3.34ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln136_12, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 460 'fcmp' 'tmp_4' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136_1, i1 %tmp_4" [../src/hls/cnn.cpp:136]   --->   Operation 461 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 462 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %select_ln136_12, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 462 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 463 [1/2] (1.35ns)   --->   "%layer_2_output_2_load_1 = load i11 %layer_2_output_2_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 463 'load' 'layer_2_output_2_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_13 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 464 [1/2] (1.35ns)   --->   "%layer_2_output_3_load_1 = load i11 %layer_2_output_3_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 464 'load' 'layer_2_output_3_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 465 [1/2] (1.35ns)   --->   "%layer_2_output_4_load_1 = load i11 %layer_2_output_4_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 465 'load' 'layer_2_output_4_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 466 [1/2] (1.35ns)   --->   "%layer_2_output_5_load_1 = load i11 %layer_2_output_5_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 466 'load' 'layer_2_output_5_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 467 [1/2] (1.35ns)   --->   "%layer_2_output_6_load_1 = load i11 %layer_2_output_6_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 467 'load' 'layer_2_output_6_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 468 [1/2] (1.35ns)   --->   "%layer_2_output_7_load_1 = load i11 %layer_2_output_7_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 468 'load' 'layer_2_output_7_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_18 & !icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 469 [1/2] (1.35ns)   --->   "%layer_2_output_8_load_1 = load i11 %layer_2_output_8_addr_1" [../src/hls/cnn.cpp:136]   --->   Operation 469 'load' 'layer_2_output_8_load_1' <Predicate = (!icmp_ln121 & icmp_ln136_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_16)   --->   "%select_ln136_15 = select i1 %icmp_ln136_13, i32 %layer_2_output_2_load_1, i32 %select_ln136_14" [../src/hls/cnn.cpp:136]   --->   Operation 470 'select' 'select_ln136_15' <Predicate = (!icmp_ln121 & !icmp_ln136_14 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 471 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_16 = select i1 %icmp_ln136_14, i32 %layer_2_output_3_load_1, i32 %select_ln136_15" [../src/hls/cnn.cpp:136]   --->   Operation 471 'select' 'select_ln136_16' <Predicate = (!icmp_ln121 & !icmp_ln136_15 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_18)   --->   "%select_ln136_17 = select i1 %icmp_ln136_15, i32 %layer_2_output_4_load_1, i32 %select_ln136_16" [../src/hls/cnn.cpp:136]   --->   Operation 472 'select' 'select_ln136_17' <Predicate = (!icmp_ln121 & !icmp_ln136_16 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 473 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_18 = select i1 %icmp_ln136_16, i32 %layer_2_output_5_load_1, i32 %select_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 473 'select' 'select_ln136_18' <Predicate = (!icmp_ln121 & !icmp_ln136_17 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_20)   --->   "%select_ln136_19 = select i1 %icmp_ln136_17, i32 %layer_2_output_6_load_1, i32 %select_ln136_18" [../src/hls/cnn.cpp:136]   --->   Operation 474 'select' 'select_ln136_19' <Predicate = (!icmp_ln121 & !icmp_ln136_18 & !icmp_ln136_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 475 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_20 = select i1 %icmp_ln136_18, i32 %layer_2_output_7_load_1, i32 %select_ln136_19" [../src/hls/cnn.cpp:136]   --->   Operation 475 'select' 'select_ln136_20' <Predicate = (!icmp_ln121 & !icmp_ln136_19)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 476 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_21 = select i1 %icmp_ln136_19, i32 %layer_2_output_8_load_1, i32 %select_ln136_20" [../src/hls/cnn.cpp:136]   --->   Operation 476 'select' 'select_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 477 [2/2] (3.34ns)   --->   "%tmp_7 = fcmp_ogt  i32 %select_ln136_21, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 477 'fcmp' 'tmp_7' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln136_8 = zext i15 %urem_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 478 'zext' 'zext_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 479 [1/1] (0.00ns)   --->   "%layer_2_output_0_addr_2 = getelementptr i32 %layer_2_output_0, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 479 'getelementptr' 'layer_2_output_0_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 480 [1/1] (0.00ns)   --->   "%layer_2_output_1_addr_2 = getelementptr i32 %layer_2_output_1, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 480 'getelementptr' 'layer_2_output_1_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 481 [1/1] (0.00ns)   --->   "%layer_2_output_2_addr_2 = getelementptr i32 %layer_2_output_2, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 481 'getelementptr' 'layer_2_output_2_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 482 [1/1] (0.00ns)   --->   "%layer_2_output_3_addr_2 = getelementptr i32 %layer_2_output_3, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 482 'getelementptr' 'layer_2_output_3_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 483 [1/1] (0.00ns)   --->   "%layer_2_output_4_addr_2 = getelementptr i32 %layer_2_output_4, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 483 'getelementptr' 'layer_2_output_4_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 484 [1/1] (0.00ns)   --->   "%layer_2_output_5_addr_2 = getelementptr i32 %layer_2_output_5, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 484 'getelementptr' 'layer_2_output_5_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 485 [1/1] (0.00ns)   --->   "%layer_2_output_6_addr_2 = getelementptr i32 %layer_2_output_6, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 485 'getelementptr' 'layer_2_output_6_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 486 [1/1] (0.00ns)   --->   "%layer_2_output_7_addr_2 = getelementptr i32 %layer_2_output_7, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 486 'getelementptr' 'layer_2_output_7_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 487 [1/1] (0.00ns)   --->   "%layer_2_output_8_addr_2 = getelementptr i32 %layer_2_output_8, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 487 'getelementptr' 'layer_2_output_8_addr_2' <Predicate = (!icmp_ln121 & icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 488 [1/1] (0.00ns)   --->   "%layer_2_output_9_addr_2 = getelementptr i32 %layer_2_output_9, i64 0, i64 %zext_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 488 'getelementptr' 'layer_2_output_9_addr_2' <Predicate = (!icmp_ln121 & !icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00>
ST_50 : Operation 489 [2/2] (1.35ns)   --->   "%layer_2_output_9_load_2 = load i11 %layer_2_output_9_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 489 'load' 'layer_2_output_9_load_2' <Predicate = (!icmp_ln121 & !icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_50 : Operation 490 [2/2] (1.35ns)   --->   "%layer_2_output_0_load_2 = load i11 %layer_2_output_0_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 490 'load' 'layer_2_output_0_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 491 [2/2] (1.35ns)   --->   "%layer_2_output_1_load_2 = load i11 %layer_2_output_1_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 491 'load' 'layer_2_output_1_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 492 [2/2] (1.35ns)   --->   "%layer_2_output_2_load_2 = load i11 %layer_2_output_2_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 492 'load' 'layer_2_output_2_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 493 [2/2] (1.35ns)   --->   "%layer_2_output_3_load_2 = load i11 %layer_2_output_3_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 493 'load' 'layer_2_output_3_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 494 [2/2] (1.35ns)   --->   "%layer_2_output_4_load_2 = load i11 %layer_2_output_4_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 494 'load' 'layer_2_output_4_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 495 [2/2] (1.35ns)   --->   "%layer_2_output_5_load_2 = load i11 %layer_2_output_5_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 495 'load' 'layer_2_output_5_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 496 [2/2] (1.35ns)   --->   "%layer_2_output_6_load_2 = load i11 %layer_2_output_6_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 496 'load' 'layer_2_output_6_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 497 [2/2] (1.35ns)   --->   "%layer_2_output_7_load_2 = load i11 %layer_2_output_7_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 497 'load' 'layer_2_output_7_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_50 : Operation 498 [2/2] (1.35ns)   --->   "%layer_2_output_8_load_2 = load i11 %layer_2_output_8_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 498 'load' 'layer_2_output_8_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>

State 51 <SV = 32> <Delay = 4.20>
ST_51 : Operation 499 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %select_ln136_21" [../src/hls/cnn.cpp:136]   --->   Operation 499 'bitcast' 'bitcast_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 500 'partselect' 'tmp_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i32 %bitcast_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 501 'trunc' 'trunc_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln136_2 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 502 'bitcast' 'bitcast_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_2, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 503 'partselect' 'tmp_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = trunc i32 %bitcast_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 504 'trunc' 'trunc_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 505 [1/1] (0.85ns)   --->   "%icmp_ln136_20 = icmp_ne  i8 %tmp_5, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 505 'icmp' 'icmp_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 506 [1/1] (0.97ns)   --->   "%icmp_ln136_21 = icmp_eq  i23 %trunc_ln136_1, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 506 'icmp' 'icmp_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_2 = or i1 %icmp_ln136_21, i1 %icmp_ln136_20" [../src/hls/cnn.cpp:136]   --->   Operation 507 'or' 'or_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 508 [1/1] (0.85ns)   --->   "%icmp_ln136_22 = icmp_ne  i8 %tmp_6, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 508 'icmp' 'icmp_ln136_22' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 509 [1/1] (0.97ns)   --->   "%icmp_ln136_23 = icmp_eq  i23 %trunc_ln136_2, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 509 'icmp' 'icmp_ln136_23' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%or_ln136_3 = or i1 %icmp_ln136_23, i1 %icmp_ln136_22" [../src/hls/cnn.cpp:136]   --->   Operation 510 'or' 'or_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_2)   --->   "%and_ln136_1 = and i1 %or_ln136_2, i1 %or_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 511 'and' 'and_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 512 [1/2] (3.34ns)   --->   "%tmp_7 = fcmp_ogt  i32 %select_ln136_21, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 512 'fcmp' 'tmp_7' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 513 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_2 = and i1 %and_ln136_1, i1 %tmp_7" [../src/hls/cnn.cpp:136]   --->   Operation 513 'and' 'and_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 514 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_1 = select i1 %and_ln136_2, i32 %select_ln136_21, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 514 'select' 'select_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 515 [1/2] (1.35ns)   --->   "%layer_2_output_9_load_2 = load i11 %layer_2_output_9_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 515 'load' 'layer_2_output_9_load_2' <Predicate = (!icmp_ln121 & !icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_51 : Operation 516 [1/2] (1.35ns)   --->   "%layer_2_output_0_load_2 = load i11 %layer_2_output_0_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 516 'load' 'layer_2_output_0_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_24 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 517 [1/2] (1.35ns)   --->   "%layer_2_output_1_load_2 = load i11 %layer_2_output_1_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 517 'load' 'layer_2_output_1_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 518 [1/2] (1.35ns)   --->   "%layer_2_output_2_load_2 = load i11 %layer_2_output_2_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 518 'load' 'layer_2_output_2_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 519 [1/2] (1.35ns)   --->   "%layer_2_output_3_load_2 = load i11 %layer_2_output_3_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 519 'load' 'layer_2_output_3_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 520 [1/2] (1.35ns)   --->   "%layer_2_output_4_load_2 = load i11 %layer_2_output_4_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 520 'load' 'layer_2_output_4_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 521 [1/2] (1.35ns)   --->   "%layer_2_output_5_load_2 = load i11 %layer_2_output_5_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 521 'load' 'layer_2_output_5_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 522 [1/2] (1.35ns)   --->   "%layer_2_output_6_load_2 = load i11 %layer_2_output_6_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 522 'load' 'layer_2_output_6_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 523 [1/2] (1.35ns)   --->   "%layer_2_output_7_load_2 = load i11 %layer_2_output_7_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 523 'load' 'layer_2_output_7_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_31 & !icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 524 [1/2] (1.35ns)   --->   "%layer_2_output_8_load_2 = load i11 %layer_2_output_8_addr_2" [../src/hls/cnn.cpp:136]   --->   Operation 524 'load' 'layer_2_output_8_load_2' <Predicate = (!icmp_ln121 & icmp_ln136_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_51 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_23)   --->   "%select_ln136_22 = select i1 %icmp_ln136_24, i32 %layer_2_output_0_load_2, i32 %layer_2_output_9_load_2" [../src/hls/cnn.cpp:136]   --->   Operation 525 'select' 'select_ln136_22' <Predicate = (!icmp_ln121 & !icmp_ln136_25 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 526 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_23 = select i1 %icmp_ln136_25, i32 %layer_2_output_1_load_2, i32 %select_ln136_22" [../src/hls/cnn.cpp:136]   --->   Operation 526 'select' 'select_ln136_23' <Predicate = (!icmp_ln121 & !icmp_ln136_26 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_25)   --->   "%select_ln136_24 = select i1 %icmp_ln136_26, i32 %layer_2_output_2_load_2, i32 %select_ln136_23" [../src/hls/cnn.cpp:136]   --->   Operation 527 'select' 'select_ln136_24' <Predicate = (!icmp_ln121 & !icmp_ln136_27 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 528 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_25 = select i1 %icmp_ln136_27, i32 %layer_2_output_3_load_2, i32 %select_ln136_24" [../src/hls/cnn.cpp:136]   --->   Operation 528 'select' 'select_ln136_25' <Predicate = (!icmp_ln121 & !icmp_ln136_28 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_27)   --->   "%select_ln136_26 = select i1 %icmp_ln136_28, i32 %layer_2_output_4_load_2, i32 %select_ln136_25" [../src/hls/cnn.cpp:136]   --->   Operation 529 'select' 'select_ln136_26' <Predicate = (!icmp_ln121 & !icmp_ln136_29 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 530 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_27 = select i1 %icmp_ln136_29, i32 %layer_2_output_5_load_2, i32 %select_ln136_26" [../src/hls/cnn.cpp:136]   --->   Operation 530 'select' 'select_ln136_27' <Predicate = (!icmp_ln121 & !icmp_ln136_30 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_29)   --->   "%select_ln136_28 = select i1 %icmp_ln136_30, i32 %layer_2_output_6_load_2, i32 %select_ln136_27" [../src/hls/cnn.cpp:136]   --->   Operation 531 'select' 'select_ln136_28' <Predicate = (!icmp_ln121 & !icmp_ln136_31 & !icmp_ln136_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 532 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_29 = select i1 %icmp_ln136_31, i32 %layer_2_output_7_load_2, i32 %select_ln136_28" [../src/hls/cnn.cpp:136]   --->   Operation 532 'select' 'select_ln136_29' <Predicate = (!icmp_ln121 & !icmp_ln136_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 533 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_30 = select i1 %icmp_ln136_32, i32 %layer_2_output_8_load_2, i32 %select_ln136_29" [../src/hls/cnn.cpp:136]   --->   Operation 533 'select' 'select_ln136_30' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 33> <Delay = 3.34>
ST_52 : Operation 534 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp_ogt  i32 %select_ln136_30, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 534 'fcmp' 'tmp_1' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln136_10 = zext i15 %urem_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 535 'zext' 'zext_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_52 : Operation 536 [1/1] (0.00ns)   --->   "%layer_2_output_0_addr_3 = getelementptr i32 %layer_2_output_0, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 536 'getelementptr' 'layer_2_output_0_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_52 : Operation 537 [1/1] (0.00ns)   --->   "%layer_2_output_1_addr_3 = getelementptr i32 %layer_2_output_1, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 537 'getelementptr' 'layer_2_output_1_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_52 : Operation 538 [1/1] (0.00ns)   --->   "%layer_2_output_9_addr_3 = getelementptr i32 %layer_2_output_9, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 538 'getelementptr' 'layer_2_output_9_addr_3' <Predicate = (!icmp_ln121 & !icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_52 : Operation 539 [2/2] (1.35ns)   --->   "%layer_2_output_9_load_3 = load i11 %layer_2_output_9_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 539 'load' 'layer_2_output_9_load_3' <Predicate = (!icmp_ln121 & !icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_52 : Operation 540 [2/2] (1.35ns)   --->   "%layer_2_output_0_load_3 = load i11 %layer_2_output_0_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 540 'load' 'layer_2_output_0_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_52 : Operation 541 [2/2] (1.35ns)   --->   "%layer_2_output_1_load_3 = load i11 %layer_2_output_1_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 541 'load' 'layer_2_output_1_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>

State 53 <SV = 34> <Delay = 4.20>
ST_53 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln136_3 = bitcast i32 %select_ln136_30" [../src/hls/cnn.cpp:136]   --->   Operation 542 'bitcast' 'bitcast_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_3, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 543 'partselect' 'tmp_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln136_3 = trunc i32 %bitcast_ln136_3" [../src/hls/cnn.cpp:136]   --->   Operation 544 'trunc' 'trunc_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln136_4 = bitcast i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 545 'bitcast' 'bitcast_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_4, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 546 'partselect' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln136_4 = trunc i32 %bitcast_ln136_4" [../src/hls/cnn.cpp:136]   --->   Operation 547 'trunc' 'trunc_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 548 [1/1] (0.85ns)   --->   "%icmp_ln136_33 = icmp_ne  i8 %tmp_9, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 548 'icmp' 'icmp_ln136_33' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 549 [1/1] (0.97ns)   --->   "%icmp_ln136_34 = icmp_eq  i23 %trunc_ln136_3, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 549 'icmp' 'icmp_ln136_34' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_4 = or i1 %icmp_ln136_34, i1 %icmp_ln136_33" [../src/hls/cnn.cpp:136]   --->   Operation 550 'or' 'or_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 551 [1/1] (0.85ns)   --->   "%icmp_ln136_35 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 551 'icmp' 'icmp_ln136_35' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 552 [1/1] (0.97ns)   --->   "%icmp_ln136_36 = icmp_eq  i23 %trunc_ln136_4, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 552 'icmp' 'icmp_ln136_36' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%or_ln136_5 = or i1 %icmp_ln136_36, i1 %icmp_ln136_35" [../src/hls/cnn.cpp:136]   --->   Operation 553 'or' 'or_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_3 = and i1 %or_ln136_4, i1 %or_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 554 'and' 'and_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 555 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp_ogt  i32 %select_ln136_30, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 555 'fcmp' 'tmp_1' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 556 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %and_ln136_3, i1 %tmp_1" [../src/hls/cnn.cpp:136]   --->   Operation 556 'and' 'and_ln136_4' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 557 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_2 = select i1 %and_ln136_4, i32 %select_ln136_30, i32 %select_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 557 'select' 'select_ln136_2' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 558 [1/2] (1.35ns)   --->   "%layer_2_output_9_load_3 = load i11 %layer_2_output_9_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 558 'load' 'layer_2_output_9_load_3' <Predicate = (!icmp_ln121 & !icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_53 : Operation 559 [1/2] (1.35ns)   --->   "%layer_2_output_0_load_3 = load i11 %layer_2_output_0_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 559 'load' 'layer_2_output_0_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_37 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_53 : Operation 560 [1/2] (1.35ns)   --->   "%layer_2_output_1_load_3 = load i11 %layer_2_output_1_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 560 'load' 'layer_2_output_1_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_53 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_32)   --->   "%select_ln136_31 = select i1 %icmp_ln136_37, i32 %layer_2_output_0_load_3, i32 %layer_2_output_9_load_3" [../src/hls/cnn.cpp:136]   --->   Operation 561 'select' 'select_ln136_31' <Predicate = (!icmp_ln121 & !icmp_ln136_38 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 562 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_32 = select i1 %icmp_ln136_38, i32 %layer_2_output_1_load_3, i32 %select_ln136_31" [../src/hls/cnn.cpp:136]   --->   Operation 562 'select' 'select_ln136_32' <Predicate = (!icmp_ln121 & !icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 35> <Delay = 1.35>
ST_54 : Operation 563 [1/1] (0.00ns)   --->   "%layer_2_output_2_addr_3 = getelementptr i32 %layer_2_output_2, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 563 'getelementptr' 'layer_2_output_2_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 564 [1/1] (0.00ns)   --->   "%layer_2_output_3_addr_3 = getelementptr i32 %layer_2_output_3, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 564 'getelementptr' 'layer_2_output_3_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 565 [1/1] (0.00ns)   --->   "%layer_2_output_4_addr_3 = getelementptr i32 %layer_2_output_4, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 565 'getelementptr' 'layer_2_output_4_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 566 [1/1] (0.00ns)   --->   "%layer_2_output_5_addr_3 = getelementptr i32 %layer_2_output_5, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 566 'getelementptr' 'layer_2_output_5_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 567 [1/1] (0.00ns)   --->   "%layer_2_output_6_addr_3 = getelementptr i32 %layer_2_output_6, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 567 'getelementptr' 'layer_2_output_6_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 568 [1/1] (0.00ns)   --->   "%layer_2_output_7_addr_3 = getelementptr i32 %layer_2_output_7, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 568 'getelementptr' 'layer_2_output_7_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 569 [1/1] (0.00ns)   --->   "%layer_2_output_8_addr_3 = getelementptr i32 %layer_2_output_8, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 569 'getelementptr' 'layer_2_output_8_addr_3' <Predicate = (!icmp_ln121 & icmp_ln136_45)> <Delay = 0.00>
ST_54 : Operation 570 [2/2] (1.35ns)   --->   "%layer_2_output_2_load_3 = load i11 %layer_2_output_2_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 570 'load' 'layer_2_output_2_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 571 [2/2] (1.35ns)   --->   "%layer_2_output_3_load_3 = load i11 %layer_2_output_3_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 571 'load' 'layer_2_output_3_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 572 [2/2] (1.35ns)   --->   "%layer_2_output_4_load_3 = load i11 %layer_2_output_4_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 572 'load' 'layer_2_output_4_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 573 [2/2] (1.35ns)   --->   "%layer_2_output_5_load_3 = load i11 %layer_2_output_5_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 573 'load' 'layer_2_output_5_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 574 [2/2] (1.35ns)   --->   "%layer_2_output_6_load_3 = load i11 %layer_2_output_6_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 574 'load' 'layer_2_output_6_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 575 [2/2] (1.35ns)   --->   "%layer_2_output_7_load_3 = load i11 %layer_2_output_7_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 575 'load' 'layer_2_output_7_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_54 : Operation 576 [2/2] (1.35ns)   --->   "%layer_2_output_8_load_3 = load i11 %layer_2_output_8_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 576 'load' 'layer_2_output_8_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>

State 55 <SV = 36> <Delay = 6.80>
ST_55 : Operation 577 [1/2] (1.35ns)   --->   "%layer_2_output_2_load_3 = load i11 %layer_2_output_2_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 577 'load' 'layer_2_output_2_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_39 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 578 [1/2] (1.35ns)   --->   "%layer_2_output_3_load_3 = load i11 %layer_2_output_3_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 578 'load' 'layer_2_output_3_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 579 [1/2] (1.35ns)   --->   "%layer_2_output_4_load_3 = load i11 %layer_2_output_4_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 579 'load' 'layer_2_output_4_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 580 [1/2] (1.35ns)   --->   "%layer_2_output_5_load_3 = load i11 %layer_2_output_5_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 580 'load' 'layer_2_output_5_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 581 [1/2] (1.35ns)   --->   "%layer_2_output_6_load_3 = load i11 %layer_2_output_6_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 581 'load' 'layer_2_output_6_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 582 [1/2] (1.35ns)   --->   "%layer_2_output_7_load_3 = load i11 %layer_2_output_7_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 582 'load' 'layer_2_output_7_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_44 & !icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 583 [1/2] (1.35ns)   --->   "%layer_2_output_8_load_3 = load i11 %layer_2_output_8_addr_3" [../src/hls/cnn.cpp:136]   --->   Operation 583 'load' 'layer_2_output_8_load_3' <Predicate = (!icmp_ln121 & icmp_ln136_45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_55 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_34)   --->   "%select_ln136_33 = select i1 %icmp_ln136_39, i32 %layer_2_output_2_load_3, i32 %select_ln136_32" [../src/hls/cnn.cpp:136]   --->   Operation 584 'select' 'select_ln136_33' <Predicate = (!icmp_ln121 & !icmp_ln136_40 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 585 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_34 = select i1 %icmp_ln136_40, i32 %layer_2_output_3_load_3, i32 %select_ln136_33" [../src/hls/cnn.cpp:136]   --->   Operation 585 'select' 'select_ln136_34' <Predicate = (!icmp_ln121 & !icmp_ln136_41 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_36)   --->   "%select_ln136_35 = select i1 %icmp_ln136_41, i32 %layer_2_output_4_load_3, i32 %select_ln136_34" [../src/hls/cnn.cpp:136]   --->   Operation 586 'select' 'select_ln136_35' <Predicate = (!icmp_ln121 & !icmp_ln136_42 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 587 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_36 = select i1 %icmp_ln136_42, i32 %layer_2_output_5_load_3, i32 %select_ln136_35" [../src/hls/cnn.cpp:136]   --->   Operation 587 'select' 'select_ln136_36' <Predicate = (!icmp_ln121 & !icmp_ln136_43 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_38)   --->   "%select_ln136_37 = select i1 %icmp_ln136_43, i32 %layer_2_output_6_load_3, i32 %select_ln136_36" [../src/hls/cnn.cpp:136]   --->   Operation 588 'select' 'select_ln136_37' <Predicate = (!icmp_ln121 & !icmp_ln136_44 & !icmp_ln136_45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 589 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_38 = select i1 %icmp_ln136_44, i32 %layer_2_output_7_load_3, i32 %select_ln136_37" [../src/hls/cnn.cpp:136]   --->   Operation 589 'select' 'select_ln136_38' <Predicate = (!icmp_ln121 & !icmp_ln136_45)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 590 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_39 = select i1 %icmp_ln136_45, i32 %layer_2_output_8_load_3, i32 %select_ln136_38" [../src/hls/cnn.cpp:136]   --->   Operation 590 'select' 'select_ln136_39' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln136_5 = bitcast i32 %select_ln136_39" [../src/hls/cnn.cpp:136]   --->   Operation 591 'bitcast' 'bitcast_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_55 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_5, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 592 'partselect' 'tmp_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_55 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln136_5 = trunc i32 %bitcast_ln136_5" [../src/hls/cnn.cpp:136]   --->   Operation 593 'trunc' 'trunc_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_55 : Operation 594 [1/1] (0.85ns)   --->   "%icmp_ln136_46 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 594 'icmp' 'icmp_ln136_46' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 595 [1/1] (0.97ns)   --->   "%icmp_ln136_47 = icmp_eq  i23 %trunc_ln136_5, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 595 'icmp' 'icmp_ln136_47' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 596 [2/2] (3.34ns)   --->   "%tmp_12 = fcmp_ogt  i32 %select_ln136_39, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 596 'fcmp' 'tmp_12' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 5.55>
ST_56 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 597 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 598 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 598 'speclooptripcount' 'empty_26' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 599 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 599 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 600 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 600 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 601 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 601 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:129]   --->   Operation 602 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln136_6 = bitcast i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 603 'bitcast' 'bitcast_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_6, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 604 'partselect' 'tmp_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln136_6 = trunc i32 %bitcast_ln136_6" [../src/hls/cnn.cpp:136]   --->   Operation 605 'trunc' 'trunc_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_6 = or i1 %icmp_ln136_47, i1 %icmp_ln136_46" [../src/hls/cnn.cpp:136]   --->   Operation 606 'or' 'or_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 607 [1/1] (0.85ns)   --->   "%icmp_ln136_48 = icmp_ne  i8 %tmp_11, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 607 'icmp' 'icmp_ln136_48' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 608 [1/1] (0.97ns)   --->   "%icmp_ln136_49 = icmp_eq  i23 %trunc_ln136_6, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 608 'icmp' 'icmp_ln136_49' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%or_ln136_7 = or i1 %icmp_ln136_49, i1 %icmp_ln136_48" [../src/hls/cnn.cpp:136]   --->   Operation 609 'or' 'or_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%and_ln136_5 = and i1 %or_ln136_6, i1 %or_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 610 'and' 'and_ln136_5' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 611 [1/2] (3.34ns)   --->   "%tmp_12 = fcmp_ogt  i32 %select_ln136_39, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 611 'fcmp' 'tmp_12' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 612 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_6 = and i1 %and_ln136_5, i1 %tmp_12" [../src/hls/cnn.cpp:136]   --->   Operation 612 'and' 'and_ln136_6' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 613 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %and_ln136_6, i32 %select_ln136_39, i32 %select_ln136_2" [../src/hls/cnn.cpp:136]   --->   Operation 613 'select' 'select_ln136_3' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i12 %urem_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 614 'zext' 'zext_ln142' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 615 [1/1] (0.00ns)   --->   "%layer_3_output_0_addr = getelementptr i32 %layer_3_output_0, i64 0, i64 %zext_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 615 'getelementptr' 'layer_3_output_0_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 616 [1/1] (0.00ns)   --->   "%layer_3_output_1_addr = getelementptr i32 %layer_3_output_1, i64 0, i64 %zext_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 616 'getelementptr' 'layer_3_output_1_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 617 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_3, i11 %layer_3_output_1_addr" [../src/hls/cnn.cpp:142]   --->   Operation 617 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_56 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln142 = br void %.split62197722063" [../src/hls/cnn.cpp:142]   --->   Operation 618 'br' 'br_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_56 : Operation 619 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_3, i11 %layer_3_output_0_addr" [../src/hls/cnn.cpp:142]   --->   Operation 619 'store' 'store_ln142' <Predicate = (icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_56 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln142 = br void %.split62197722063" [../src/hls/cnn.cpp:142]   --->   Operation 620 'br' 'br_ln142' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 57 <SV = 13> <Delay = 0.00>
ST_57 : Operation 621 [2/2] (0.00ns)   --->   "%call_ln235 = call void @set3DFloatArray, i32 %layer_4_output_0, i32 %layer_4_output_1" [../src/hls/cnn.cpp:235]   --->   Operation 621 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 14> <Delay = 0.00>
ST_58 : Operation 622 [1/2] (0.00ns)   --->   "%call_ln235 = call void @set3DFloatArray, i32 %layer_4_output_0, i32 %layer_4_output_1" [../src/hls/cnn.cpp:235]   --->   Operation 622 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 15> <Delay = 0.00>
ST_59 : Operation 623 [2/2] (0.00ns)   --->   "%call_ln237 = call void @conv2d, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:237]   --->   Operation 623 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 16> <Delay = 0.48>
ST_60 : Operation 624 [1/2] (0.00ns)   --->   "%call_ln237 = call void @conv2d, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:237]   --->   Operation 624 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 625 [1/1] (0.48ns)   --->   "%br_ln308 = br void" [../src/hls/cnn.cpp:308]   --->   Operation 625 'br' 'br_ln308' <Predicate = true> <Delay = 0.48>

State 61 <SV = 17> <Delay = 0.74>
ST_61 : Operation 626 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln308, void %.split, i3 0, void %_Z13max_pooling2dPKiPfS0_S0_S1_.exit" [../src/hls/cnn.cpp:308]   --->   Operation 626 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 627 [1/1] (0.74ns)   --->   "%add_ln308 = add i3 %i_3, i3 1" [../src/hls/cnn.cpp:308]   --->   Operation 627 'add' 'add_ln308' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 628 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 628 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 629 [1/1] (0.69ns)   --->   "%icmp_ln308 = icmp_eq  i3 %i_3, i3 4" [../src/hls/cnn.cpp:308]   --->   Operation 629 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 630 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 630 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %.split, void" [../src/hls/cnn.cpp:308]   --->   Operation 631 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>

State 62 <SV = 18> <Delay = 1.75>
ST_62 : Operation 632 [1/1] (0.00ns)   --->   "%specloopname_ln308 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn.cpp:308]   --->   Operation 632 'specloopname' 'specloopname_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_62 : Operation 633 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %infer_output_V, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 633 'write' 'write_ln174' <Predicate = (!icmp_ln308)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_62 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 634 'br' 'br_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>

State 63 <SV = 18> <Delay = 0.00>
ST_63 : Operation 635 [1/1] (0.00ns)   --->   "%ret_ln313 = ret" [../src/hls/cnn.cpp:313]   --->   Operation 635 'ret' 'ret_ln313' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:198) with incoming values : ('add_ln198', ../src/hls/cnn.cpp:198) [33]  (0.489 ns)

 <State 2>: 0.934ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:198) with incoming values : ('add_ln198', ../src/hls/cnn.cpp:198) [33]  (0 ns)
	'add' operation ('add_ln198', ../src/hls/cnn.cpp:198) [34]  (0.934 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	fifo read on port 'infer_input_V' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.75 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:201) [43]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:201) [43]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:201) [43]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:201) [43]  (6.67 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:201) [44]  (0 ns)
	'store' operation ('store_ln201', ../src/hls/cnn.cpp:201) of variable 'conv', ../src/hls/cnn.cpp:201 on array 'image_input', ../src/hls/cnn.cpp:195 [45]  (1.35 ns)

 <State 9>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [50]  (0.489 ns)

 <State 10>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [51]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [66]  (0.878 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [70]  (0.934 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [71]  (0 ns)
	'add' operation ('empty_25', ../src/hls/cnn.cpp:31) [76]  (0.934 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [78]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [79]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [79]  (1.35 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 21>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [80]  (6.71 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:195 [81]  (1.35 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten61', ../src/hls/cnn.cpp:121) with incoming values : ('add_ln121', ../src/hls/cnn.cpp:121) [90]  (0.489 ns)

 <State 27>: 2.06ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:124) with incoming values : ('p_mid228_v_v_v', ../src/hls/cnn.cpp:124) [91]  (0 ns)
	'add' operation ('add_ln121_1', ../src/hls/cnn.cpp:121) [108]  (0.878 ns)
	'select' operation ('p_mid228_v_v_v', ../src/hls/cnn.cpp:124) [109]  (0.48 ns)
	'mul' operation of DSP[114] ('p_mid230', ../src/hls/cnn.cpp:124) [114]  (0.698 ns)

 <State 28>: 1.4ns
The critical path consists of the following:
	'add' operation ('add_ln124_1', ../src/hls/cnn.cpp:124) [422]  (0.934 ns)
	'select' operation ('select_ln124_5', ../src/hls/cnn.cpp:124) [423]  (0.47 ns)

 <State 29>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[406] ('p_mid228', ../src/hls/cnn.cpp:124) [112]  (1.09 ns)

 <State 30>: 4.7ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:136) with incoming values : ('select_ln124_4', ../src/hls/cnn.cpp:124) [93]  (0 ns)
	'select' operation ('ii_1_mid223', ../src/hls/cnn.cpp:124) [107]  (0.48 ns)
	'add' operation ('add_ln124', ../src/hls/cnn.cpp:124) [125]  (0.878 ns)
	'select' operation ('select_ln124_2', ../src/hls/cnn.cpp:124) [133]  (0.47 ns)
	'add' operation ('add_ln136_4', ../src/hls/cnn.cpp:136) [274]  (1 ns)
	'add' operation ('add_ln136_21', ../src/hls/cnn.cpp:136) [300]  (1 ns)
	'icmp' operation ('icmp_ln136_25', ../src/hls/cnn.cpp:136) [301]  (0.866 ns)

 <State 31>: 3.27ns
The critical path consists of the following:
	'add' operation of DSP[406] ('add_ln142_1', ../src/hls/cnn.cpp:142) [406]  (0.831 ns)
	'add' operation ('add_ln142', ../src/hls/cnn.cpp:142) [407]  (0.962 ns)
	'urem' operation ('urem_ln142', ../src/hls/cnn.cpp:142) [408]  (1.48 ns)

 <State 32>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 33>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 34>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 35>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 36>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 37>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 38>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 39>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 40>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 41>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 42>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 43>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 44>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 45>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 46>: 1.69ns
The critical path consists of the following:
	'urem' operation ('urem_ln136_2', ../src/hls/cnn.cpp:136) [276]  (1.69 ns)

 <State 47>: 2.97ns
The critical path consists of the following:
	'urem' operation ('urem_ln136', ../src/hls/cnn.cpp:136) [149]  (1.62 ns)
	'getelementptr' operation ('layer_2_output_9_addr', ../src/hls/cnn.cpp:136) [160]  (0 ns)
	'load' operation ('layer_2_output_9_load', ../src/hls/cnn.cpp:136) on array 'layer_2_output[9]', ../src/hls/cnn.cpp:210 [161]  (1.35 ns)

 <State 48>: 3.98ns
The critical path consists of the following:
	'load' operation ('layer_2_output_9_load', ../src/hls/cnn.cpp:136) on array 'layer_2_output[9]', ../src/hls/cnn.cpp:210 [161]  (1.35 ns)
	'select' operation ('select_ln136_4', ../src/hls/cnn.cpp:136) [172]  (0 ns)
	'select' operation ('select_ln136_5', ../src/hls/cnn.cpp:136) [175]  (0.525 ns)
	'select' operation ('select_ln136_6', ../src/hls/cnn.cpp:136) [178]  (0 ns)
	'select' operation ('select_ln136_7', ../src/hls/cnn.cpp:136) [181]  (0.525 ns)
	'select' operation ('select_ln136_8', ../src/hls/cnn.cpp:136) [184]  (0 ns)
	'select' operation ('select_ln136_9', ../src/hls/cnn.cpp:136) [187]  (0.525 ns)
	'select' operation ('select_ln136_10', ../src/hls/cnn.cpp:136) [190]  (0 ns)
	'select' operation ('select_ln136_11', ../src/hls/cnn.cpp:136) [193]  (0.525 ns)
	'select' operation ('select_ln136_12', ../src/hls/cnn.cpp:136) [196]  (0.525 ns)

 <State 49>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', ../src/hls/cnn.cpp:136) [203]  (3.35 ns)

 <State 50>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', ../src/hls/cnn.cpp:136) [203]  (3.35 ns)
	'and' operation ('and_ln136', ../src/hls/cnn.cpp:136) [204]  (0 ns)
	'select' operation ('select_ln136', ../src/hls/cnn.cpp:136) [205]  (0.525 ns)
	'fcmp' operation ('tmp_7', ../src/hls/cnn.cpp:136) [269]  (3.35 ns)

 <State 51>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ../src/hls/cnn.cpp:136) [269]  (3.35 ns)
	'and' operation ('and_ln136_2', ../src/hls/cnn.cpp:136) [270]  (0.331 ns)
	'select' operation ('select_ln136_1', ../src/hls/cnn.cpp:136) [271]  (0.525 ns)

 <State 52>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/hls/cnn.cpp:136) [337]  (3.35 ns)

 <State 53>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/hls/cnn.cpp:136) [337]  (3.35 ns)
	'and' operation ('and_ln136_4', ../src/hls/cnn.cpp:136) [338]  (0.331 ns)
	'select' operation ('select_ln136_2', ../src/hls/cnn.cpp:136) [339]  (0.525 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_2_output_2_addr_3', ../src/hls/cnn.cpp:136) [346]  (0 ns)
	'load' operation ('layer_2_output_2_load_3', ../src/hls/cnn.cpp:136) on array 'layer_2_output[2]', ../src/hls/cnn.cpp:210 [357]  (1.35 ns)

 <State 55>: 6.8ns
The critical path consists of the following:
	'load' operation ('layer_2_output_2_load_3', ../src/hls/cnn.cpp:136) on array 'layer_2_output[2]', ../src/hls/cnn.cpp:210 [357]  (1.35 ns)
	'select' operation ('select_ln136_33', ../src/hls/cnn.cpp:136) [371]  (0 ns)
	'select' operation ('select_ln136_34', ../src/hls/cnn.cpp:136) [374]  (0.525 ns)
	'select' operation ('select_ln136_35', ../src/hls/cnn.cpp:136) [377]  (0 ns)
	'select' operation ('select_ln136_36', ../src/hls/cnn.cpp:136) [380]  (0.525 ns)
	'select' operation ('select_ln136_37', ../src/hls/cnn.cpp:136) [383]  (0 ns)
	'select' operation ('select_ln136_38', ../src/hls/cnn.cpp:136) [386]  (0.525 ns)
	'select' operation ('select_ln136_39', ../src/hls/cnn.cpp:136) [389]  (0.525 ns)
	'fcmp' operation ('tmp_12', ../src/hls/cnn.cpp:136) [403]  (3.35 ns)

 <State 56>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', ../src/hls/cnn.cpp:136) [403]  (3.35 ns)
	'and' operation ('and_ln136_6', ../src/hls/cnn.cpp:136) [404]  (0.331 ns)
	'select' operation ('select_ln136_3', ../src/hls/cnn.cpp:136) [405]  (0.525 ns)
	'store' operation ('store_ln142', ../src/hls/cnn.cpp:142) of variable 'select_ln136_3', ../src/hls/cnn.cpp:136 on array 'layer_3_output[0]', ../src/hls/cnn.cpp:222 [418]  (1.35 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:308) with incoming values : ('add_ln308', ../src/hls/cnn.cpp:308) [430]  (0.489 ns)

 <State 61>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:308) with incoming values : ('add_ln308', ../src/hls/cnn.cpp:308) [430]  (0 ns)
	'add' operation ('add_ln308', ../src/hls/cnn.cpp:308) [431]  (0.746 ns)

 <State 62>: 1.75ns
The critical path consists of the following:
	fifo write on port 'infer_output_V' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [438]  (1.75 ns)

 <State 63>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
