Running: xsim.dir/circuit_tb_time_synth/xsimk -simmode gui -wdb circuit_tb_time_synth.wdb -simrunnum 0 -socket 40569
Design successfully loaded
Design Loading Memory Usage: 39076 KB (Peak: 39076 KB)
Design Loading CPU Usage: 40 ms
Simulation completed
Simulation Memory Usage: 125432 KB (Peak: 186348 KB)
Simulation CPU Usage: 90 ms
