#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf280a0 .scope module, "FullAdder4bit" "FullAdder4bit" 2 50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8fa70/d .functor XOR 1, L_0xf8f370, L_0xf8e950, C4<0>, C4<0>;
L_0xf8fa70 .delay 1 (20,20,20) L_0xf8fa70/d;
o0x7f3135154ac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xf6cef0_0 .net "a", 3 0, o0x7f3135154ac8;  0 drivers
o0x7f3135154af8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xf6cff0_0 .net "b", 3 0, o0x7f3135154af8;  0 drivers
v0xf6d0d0_0 .net "carryout", 0 0, L_0xf8f370;  1 drivers
v0xf6d1d0_0 .net "carryout0", 0 0, L_0xf8d450;  1 drivers
v0xf6d270_0 .net "carryout1", 0 0, L_0xf8de80;  1 drivers
v0xf6d360_0 .net "carryout2", 0 0, L_0xf8e950;  1 drivers
v0xf6d450_0 .net "overflow", 0 0, L_0xf8fa70;  1 drivers
o0x7f31351540d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf6d4f0_0 .net "subtract", 0 0, o0x7f31351540d8;  0 drivers
v0xf6d590_0 .net "sum", 3 0, L_0xf8f560;  1 drivers
L_0xf8d560 .part o0x7f3135154ac8, 0, 1;
L_0xf8d6c0 .part o0x7f3135154af8, 0, 1;
L_0xf8e030 .part o0x7f3135154ac8, 1, 1;
L_0xf8e190 .part o0x7f3135154af8, 1, 1;
L_0xf8eab0 .part o0x7f3135154ac8, 2, 1;
L_0xf8ec10 .part o0x7f3135154af8, 2, 1;
L_0xf8f560 .concat8 [ 1 1 1 1], L_0xf8d080, L_0xf8dbc0, L_0xf8e690, L_0xf8f0b0;
L_0xf8f7c0 .part o0x7f3135154ac8, 3, 1;
L_0xf8f8f0 .part o0x7f3135154af8, 3, 1;
S_0xf40370 .scope module, "adder0" "bitsliceAdder" 2 62, 2 6 0, S_0xf280a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8cce0/d .functor XOR 1, L_0xf8d6c0, o0x7f31351540d8, C4<0>, C4<0>;
L_0xf8cce0 .delay 1 (20,20,20) L_0xf8cce0/d;
L_0xf8cdc0/d .functor XOR 1, L_0xf8d560, L_0xf8cce0, C4<0>, C4<0>;
L_0xf8cdc0 .delay 1 (20,20,20) L_0xf8cdc0/d;
L_0xf8cf20/d .functor AND 1, L_0xf8d560, L_0xf8cce0, C4<1>, C4<1>;
L_0xf8cf20 .delay 1 (30,30,30) L_0xf8cf20/d;
L_0xf8d080/d .functor XOR 1, L_0xf8cdc0, o0x7f31351540d8, C4<0>, C4<0>;
L_0xf8d080 .delay 1 (20,20,20) L_0xf8d080/d;
L_0xf8d1e0/d .functor AND 1, L_0xf8cdc0, o0x7f31351540d8, C4<1>, C4<1>;
L_0xf8d1e0 .delay 1 (30,30,30) L_0xf8d1e0/d;
L_0xf8d450/d .functor OR 1, L_0xf8cf20, L_0xf8d1e0, C4<0>, C4<0>;
L_0xf8d450 .delay 1 (30,30,30) L_0xf8d450/d;
v0xf30280_0 .net "a", 0 0, L_0xf8d560;  1 drivers
v0xf6a3d0_0 .net "andAout", 0 0, L_0xf8cf20;  1 drivers
v0xf6a490_0 .net "andBout", 0 0, L_0xf8d1e0;  1 drivers
v0xf6a560_0 .net "b", 0 0, L_0xf8d6c0;  1 drivers
v0xf6a620_0 .net "carryin", 0 0, o0x7f31351540d8;  alias, 0 drivers
v0xf6a730_0 .net "carryout", 0 0, L_0xf8d450;  alias, 1 drivers
v0xf6a7f0_0 .net "subtract", 0 0, o0x7f31351540d8;  alias, 0 drivers
v0xf6a890_0 .net "sum", 0 0, L_0xf8d080;  1 drivers
v0xf6a930_0 .net "xorAout", 0 0, L_0xf8cdc0;  1 drivers
v0xf6aa80_0 .net "xorCout", 0 0, L_0xf8cce0;  1 drivers
S_0xf6ac40 .scope module, "adder1" "bitsliceAdder" 2 63, 2 6 0, S_0xf280a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8d760/d .functor XOR 1, L_0xf8e190, L_0xf8d450, C4<0>, C4<0>;
L_0xf8d760 .delay 1 (20,20,20) L_0xf8d760/d;
L_0xf8d860/d .functor XOR 1, L_0xf8e030, L_0xf8d760, C4<0>, C4<0>;
L_0xf8d860 .delay 1 (20,20,20) L_0xf8d860/d;
L_0xf8da60/d .functor AND 1, L_0xf8e030, L_0xf8d760, C4<1>, C4<1>;
L_0xf8da60 .delay 1 (30,30,30) L_0xf8da60/d;
L_0xf8dbc0/d .functor XOR 1, L_0xf8d860, o0x7f31351540d8, C4<0>, C4<0>;
L_0xf8dbc0 .delay 1 (20,20,20) L_0xf8dbc0/d;
L_0xf8dd20/d .functor AND 1, L_0xf8d860, o0x7f31351540d8, C4<1>, C4<1>;
L_0xf8dd20 .delay 1 (30,30,30) L_0xf8dd20/d;
L_0xf8de80/d .functor OR 1, L_0xf8da60, L_0xf8dd20, C4<0>, C4<0>;
L_0xf8de80 .delay 1 (30,30,30) L_0xf8de80/d;
v0xf6ae80_0 .net "a", 0 0, L_0xf8e030;  1 drivers
v0xf6af40_0 .net "andAout", 0 0, L_0xf8da60;  1 drivers
v0xf6b000_0 .net "andBout", 0 0, L_0xf8dd20;  1 drivers
v0xf6b0d0_0 .net "b", 0 0, L_0xf8e190;  1 drivers
v0xf6b190_0 .net "carryin", 0 0, o0x7f31351540d8;  alias, 0 drivers
v0xf6b2d0_0 .net "carryout", 0 0, L_0xf8de80;  alias, 1 drivers
v0xf6b390_0 .net "subtract", 0 0, L_0xf8d450;  alias, 1 drivers
v0xf6b430_0 .net "sum", 0 0, L_0xf8dbc0;  1 drivers
v0xf6b4d0_0 .net "xorAout", 0 0, L_0xf8d860;  1 drivers
v0xf6b620_0 .net "xorCout", 0 0, L_0xf8d760;  1 drivers
S_0xf6b7e0 .scope module, "adder2" "bitsliceAdder" 2 64, 2 6 0, S_0xf280a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8e2d0/d .functor XOR 1, L_0xf8ec10, L_0xf8de80, C4<0>, C4<0>;
L_0xf8e2d0 .delay 1 (20,20,20) L_0xf8e2d0/d;
L_0xf8e3d0/d .functor XOR 1, L_0xf8eab0, L_0xf8e2d0, C4<0>, C4<0>;
L_0xf8e3d0 .delay 1 (20,20,20) L_0xf8e3d0/d;
L_0xf8e530/d .functor AND 1, L_0xf8eab0, L_0xf8e2d0, C4<1>, C4<1>;
L_0xf8e530 .delay 1 (30,30,30) L_0xf8e530/d;
L_0xf8e690/d .functor XOR 1, L_0xf8e3d0, o0x7f31351540d8, C4<0>, C4<0>;
L_0xf8e690 .delay 1 (20,20,20) L_0xf8e690/d;
L_0xf8e7f0/d .functor AND 1, L_0xf8e3d0, o0x7f31351540d8, C4<1>, C4<1>;
L_0xf8e7f0 .delay 1 (30,30,30) L_0xf8e7f0/d;
L_0xf8e950/d .functor OR 1, L_0xf8e530, L_0xf8e7f0, C4<0>, C4<0>;
L_0xf8e950 .delay 1 (30,30,30) L_0xf8e950/d;
v0xf6ba00_0 .net "a", 0 0, L_0xf8eab0;  1 drivers
v0xf6bac0_0 .net "andAout", 0 0, L_0xf8e530;  1 drivers
v0xf6bb80_0 .net "andBout", 0 0, L_0xf8e7f0;  1 drivers
v0xf6bc50_0 .net "b", 0 0, L_0xf8ec10;  1 drivers
v0xf6bd10_0 .net "carryin", 0 0, o0x7f31351540d8;  alias, 0 drivers
v0xf6be00_0 .net "carryout", 0 0, L_0xf8e950;  alias, 1 drivers
v0xf6bec0_0 .net "subtract", 0 0, L_0xf8de80;  alias, 1 drivers
v0xf6bf60_0 .net "sum", 0 0, L_0xf8e690;  1 drivers
v0xf6c000_0 .net "xorAout", 0 0, L_0xf8e3d0;  1 drivers
v0xf6c150_0 .net "xorCout", 0 0, L_0xf8e2d0;  1 drivers
S_0xf6c310 .scope module, "adder3" "bitsliceAdder" 2 65, 2 6 0, S_0xf280a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8ecf0/d .functor XOR 1, L_0xf8f8f0, L_0xf8e950, C4<0>, C4<0>;
L_0xf8ecf0 .delay 1 (20,20,20) L_0xf8ecf0/d;
L_0xf8edf0/d .functor XOR 1, L_0xf8f7c0, L_0xf8ecf0, C4<0>, C4<0>;
L_0xf8edf0 .delay 1 (20,20,20) L_0xf8edf0/d;
L_0xf8ef50/d .functor AND 1, L_0xf8f7c0, L_0xf8ecf0, C4<1>, C4<1>;
L_0xf8ef50 .delay 1 (30,30,30) L_0xf8ef50/d;
L_0xf8f0b0/d .functor XOR 1, L_0xf8edf0, o0x7f31351540d8, C4<0>, C4<0>;
L_0xf8f0b0 .delay 1 (20,20,20) L_0xf8f0b0/d;
L_0xf8f210/d .functor AND 1, L_0xf8edf0, o0x7f31351540d8, C4<1>, C4<1>;
L_0xf8f210 .delay 1 (30,30,30) L_0xf8f210/d;
L_0xf8f370/d .functor OR 1, L_0xf8ef50, L_0xf8f210, C4<0>, C4<0>;
L_0xf8f370 .delay 1 (30,30,30) L_0xf8f370/d;
v0xf6c530_0 .net "a", 0 0, L_0xf8f7c0;  1 drivers
v0xf6c610_0 .net "andAout", 0 0, L_0xf8ef50;  1 drivers
v0xf6c6d0_0 .net "andBout", 0 0, L_0xf8f210;  1 drivers
v0xf6c7a0_0 .net "b", 0 0, L_0xf8f8f0;  1 drivers
v0xf6c860_0 .net "carryin", 0 0, o0x7f31351540d8;  alias, 0 drivers
v0xf6c9e0_0 .net "carryout", 0 0, L_0xf8f370;  alias, 1 drivers
v0xf6caa0_0 .net "subtract", 0 0, L_0xf8e950;  alias, 1 drivers
v0xf6cb40_0 .net "sum", 0 0, L_0xf8f0b0;  1 drivers
v0xf6cbe0_0 .net "xorAout", 0 0, L_0xf8edf0;  1 drivers
v0xf6cd30_0 .net "xorCout", 0 0, L_0xf8ecf0;  1 drivers
S_0xf1a890 .scope module, "testFullAdder" "testFullAdder" 3 4;
 .timescale 0 0;
v0xf8ae30_0 .var/s "a", 31 0;
v0xf8af10_0 .var/s "b", 31 0;
v0xf8afb0_0 .net "carryout", 0 0, L_0xfa4c00;  1 drivers
v0xf8b0a0_0 .net "overflow", 0 0, L_0xf99780;  1 drivers
v0xf8b140_0 .var "subtract", 0 0;
v0xf8b230_0 .net/s "sum", 31 0, L_0xfa4db0;  1 drivers
S_0xf6d7a0 .scope module, "adder" "full32BitAdder" 3 15, 2 72 0, S_0xf1a890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0xf99780/d .functor XOR 1, L_0xfa4c00, L_0xfa33c0, C4<0>, C4<0>;
L_0xf99780 .delay 1 (20,20,20) L_0xf99780/d;
v0xf89d40_0 .net "a", 31 0, v0xf8ae30_0;  1 drivers
v0xf89e40_0 .net "b", 31 0, v0xf8af10_0;  1 drivers
v0xf89f20_0 .net "carryout", 0 0, L_0xfa4c00;  alias, 1 drivers
v0xf8a020 .array "carryouts", 0 30;
v0xf8a020_0 .net v0xf8a020 0, 0 0, L_0xfa3dd0; 1 drivers
v0xf8a020_1 .net v0xf8a020 1, 0 0, L_0xf90170; 1 drivers
v0xf8a020_2 .net v0xf8a020 2, 0 0, L_0xf90bf0; 1 drivers
v0xf8a020_3 .net v0xf8a020 3, 0 0, L_0xf91620; 1 drivers
v0xf8a020_4 .net v0xf8a020 4, 0 0, L_0xf92110; 1 drivers
v0xf8a020_5 .net v0xf8a020 5, 0 0, L_0xf92b90; 1 drivers
v0xf8a020_6 .net v0xf8a020 6, 0 0, L_0xf93580; 1 drivers
v0xf8a020_7 .net v0xf8a020 7, 0 0, L_0xf93f80; 1 drivers
v0xf8a020_8 .net v0xf8a020 8, 0 0, L_0xf94b10; 1 drivers
v0xf8a020_9 .net v0xf8a020 9, 0 0, L_0xf954f0; 1 drivers
v0xf8a020_10 .net v0xf8a020 10, 0 0, L_0xf95f50; 1 drivers
v0xf8a020_11 .net v0xf8a020 11, 0 0, L_0xf969c0; 1 drivers
v0xf8a020_12 .net v0xf8a020 12, 0 0, L_0xf97440; 1 drivers
v0xf8a020_13 .net v0xf8a020 13, 0 0, L_0xf97e30; 1 drivers
v0xf8a020_14 .net v0xf8a020 14, 0 0, L_0xf98880; 1 drivers
v0xf8a020_15 .net v0xf8a020 15, 0 0, L_0xf99290; 1 drivers
v0xf8a020_16 .net v0xf8a020 16, 0 0, L_0xf99f30; 1 drivers
v0xf8a020_17 .net v0xf8a020 17, 0 0, L_0xf9a960; 1 drivers
v0xf8a020_18 .net v0xf8a020 18, 0 0, L_0xf9b3a0; 1 drivers
v0xf8a020_19 .net v0xf8a020 19, 0 0, L_0xf9bdf0; 1 drivers
v0xf8a020_20 .net v0xf8a020 20, 0 0, L_0xf9c850; 1 drivers
v0xf8a020_21 .net v0xf8a020 21, 0 0, L_0xf9d2c0; 1 drivers
v0xf8a020_22 .net v0xf8a020 22, 0 0, L_0xf9dd40; 1 drivers
v0xf8a020_23 .net v0xf8a020 23, 0 0, L_0xf9e730; 1 drivers
v0xf8a020_24 .net v0xf8a020 24, 0 0, L_0xf9f180; 1 drivers
v0xf8a020_25 .net v0xf8a020 25, 0 0, L_0xf9fbc0; 1 drivers
v0xf8a020_26 .net v0xf8a020 26, 0 0, L_0xfa0610; 1 drivers
v0xf8a020_27 .net v0xf8a020 27, 0 0, L_0xfa1070; 1 drivers
v0xf8a020_28 .net v0xf8a020 28, 0 0, L_0xfa1ae0; 1 drivers
v0xf8a020_29 .net v0xf8a020 29, 0 0, L_0xfa2560; 1 drivers
v0xf8a020_30 .net v0xf8a020 30, 0 0, L_0xfa33c0; 1 drivers
v0xf8ab20_0 .net "overflow", 0 0, L_0xf99780;  alias, 1 drivers
v0xf8ac10_0 .net "subtract", 0 0, v0xf8b140_0;  1 drivers
v0xf8acb0_0 .net "sum", 31 0, L_0xfa4db0;  alias, 1 drivers
L_0xf90320 .part v0xf8ae30_0, 1, 1;
L_0xf90480 .part v0xf8af10_0, 1, 1;
L_0xf90de0 .part v0xf8ae30_0, 2, 1;
L_0xf90f00 .part v0xf8af10_0, 2, 1;
L_0xf91810 .part v0xf8ae30_0, 3, 1;
L_0xf919c0 .part v0xf8af10_0, 3, 1;
L_0xf92300 .part v0xf8ae30_0, 4, 1;
L_0xf92420 .part v0xf8af10_0, 4, 1;
L_0xf92d40 .part v0xf8ae30_0, 5, 1;
L_0xf92ea0 .part v0xf8af10_0, 5, 1;
L_0xf93730 .part v0xf8ae30_0, 6, 1;
L_0xf93890 .part v0xf8af10_0, 6, 1;
L_0xf94170 .part v0xf8ae30_0, 7, 1;
L_0xf943a0 .part v0xf8af10_0, 7, 1;
L_0xf94cc0 .part v0xf8ae30_0, 8, 1;
L_0xf94e20 .part v0xf8af10_0, 8, 1;
L_0xf956e0 .part v0xf8ae30_0, 9, 1;
L_0xf95800 .part v0xf8af10_0, 9, 1;
L_0xf96140 .part v0xf8ae30_0, 10, 1;
L_0xf96260 .part v0xf8af10_0, 10, 1;
L_0xf96bb0 .part v0xf8ae30_0, 11, 1;
L_0xf96cd0 .part v0xf8af10_0, 11, 1;
L_0xf975f0 .part v0xf8ae30_0, 12, 1;
L_0xf97750 .part v0xf8af10_0, 12, 1;
L_0xf98020 .part v0xf8ae30_0, 13, 1;
L_0xf98140 .part v0xf8af10_0, 13, 1;
L_0xf98a30 .part v0xf8ae30_0, 14, 1;
L_0xf98b90 .part v0xf8af10_0, 14, 1;
L_0xf99480 .part v0xf8ae30_0, 15, 1;
L_0xf94290 .part v0xf8af10_0, 15, 1;
L_0xf9a120 .part v0xf8ae30_0, 16, 1;
L_0xf9a240 .part v0xf8af10_0, 16, 1;
L_0xf9ab50 .part v0xf8ae30_0, 17, 1;
L_0xf9ac70 .part v0xf8af10_0, 17, 1;
L_0xf9b590 .part v0xf8ae30_0, 18, 1;
L_0xf9b6b0 .part v0xf8af10_0, 18, 1;
L_0xf9bfe0 .part v0xf8ae30_0, 19, 1;
L_0xf9c100 .part v0xf8af10_0, 19, 1;
L_0xf9ca40 .part v0xf8ae30_0, 20, 1;
L_0xf9cb60 .part v0xf8af10_0, 20, 1;
L_0xf9d4b0 .part v0xf8ae30_0, 21, 1;
L_0xf9d5d0 .part v0xf8af10_0, 21, 1;
L_0xf9def0 .part v0xf8ae30_0, 22, 1;
L_0xf9e050 .part v0xf8af10_0, 22, 1;
L_0xf9e920 .part v0xf8ae30_0, 23, 1;
L_0xf9ea40 .part v0xf8af10_0, 23, 1;
L_0xf9f370 .part v0xf8ae30_0, 24, 1;
L_0xf9f490 .part v0xf8af10_0, 24, 1;
L_0xf9fdb0 .part v0xf8ae30_0, 25, 1;
L_0xf9fed0 .part v0xf8af10_0, 25, 1;
L_0xfa0800 .part v0xf8ae30_0, 26, 1;
L_0xfa0920 .part v0xf8af10_0, 26, 1;
L_0xfa1260 .part v0xf8ae30_0, 27, 1;
L_0xfa1380 .part v0xf8af10_0, 27, 1;
L_0xfa1cd0 .part v0xf8ae30_0, 28, 1;
L_0xfa1df0 .part v0xf8af10_0, 28, 1;
L_0xfa2710 .part v0xf8ae30_0, 29, 1;
L_0xfa2870 .part v0xf8af10_0, 29, 1;
L_0xfa3570 .part v0xf8ae30_0, 30, 1;
L_0xfa36d0 .part v0xf8af10_0, 30, 1;
L_0xfa3f70 .part v0xf8ae30_0, 0, 1;
L_0xf995a0 .part v0xf8af10_0, 0, 1;
LS_0xfa4db0_0_0 .concat8 [ 1 1 1 1], L_0xfa3b10, L_0xf8feb0, L_0xf90940, L_0xf91370;
LS_0xfa4db0_0_4 .concat8 [ 1 1 1 1], L_0xf91e60, L_0xf928e0, L_0xf932d0, L_0xf93d20;
LS_0xfa4db0_0_8 .concat8 [ 1 1 1 1], L_0xf94860, L_0xf95240, L_0xf95ca0, L_0xf96710;
LS_0xfa4db0_0_12 .concat8 [ 1 1 1 1], L_0xf97190, L_0xf97b80, L_0xf985d0, L_0xf98fe0;
LS_0xfa4db0_0_16 .concat8 [ 1 1 1 1], L_0xf99c80, L_0xf9a6b0, L_0xf9b0f0, L_0xf9bb40;
LS_0xfa4db0_0_20 .concat8 [ 1 1 1 1], L_0xf9c5a0, L_0xf9d010, L_0xf9da90, L_0xf9e480;
LS_0xfa4db0_0_24 .concat8 [ 1 1 1 1], L_0xf9eed0, L_0xf9f910, L_0xfa0360, L_0xfa0dc0;
LS_0xfa4db0_0_28 .concat8 [ 1 1 1 1], L_0xfa1830, L_0xfa22b0, L_0xf89ac0, L_0xfa4950;
LS_0xfa4db0_1_0 .concat8 [ 4 4 4 4], LS_0xfa4db0_0_0, LS_0xfa4db0_0_4, LS_0xfa4db0_0_8, LS_0xfa4db0_0_12;
LS_0xfa4db0_1_4 .concat8 [ 4 4 4 4], LS_0xfa4db0_0_16, LS_0xfa4db0_0_20, LS_0xfa4db0_0_24, LS_0xfa4db0_0_28;
L_0xfa4db0 .concat8 [ 16 16 0 0], LS_0xfa4db0_1_0, LS_0xfa4db0_1_4;
L_0xfa5a20 .part v0xf8ae30_0, 31, 1;
L_0xf99690 .part v0xf8af10_0, 31, 1;
S_0xf6d9e0 .scope module, "adder0" "bitsliceAdder" 2 87, 2 6 0, S_0xf6d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa2910/d .functor XOR 1, L_0xf995a0, v0xf8b140_0, C4<0>, C4<0>;
L_0xfa2910 .delay 1 (20,20,20) L_0xfa2910/d;
L_0xfa29d0/d .functor XOR 1, L_0xfa3f70, L_0xfa2910, C4<0>, C4<0>;
L_0xfa29d0 .delay 1 (20,20,20) L_0xfa29d0/d;
L_0xfa39b0/d .functor AND 1, L_0xfa3f70, L_0xfa2910, C4<1>, C4<1>;
L_0xfa39b0 .delay 1 (30,30,30) L_0xfa39b0/d;
L_0xfa3b10/d .functor XOR 1, L_0xfa29d0, v0xf8b140_0, C4<0>, C4<0>;
L_0xfa3b10 .delay 1 (20,20,20) L_0xfa3b10/d;
L_0xfa3c70/d .functor AND 1, L_0xfa29d0, v0xf8b140_0, C4<1>, C4<1>;
L_0xfa3c70 .delay 1 (30,30,30) L_0xfa3c70/d;
L_0xfa3dd0/d .functor OR 1, L_0xfa39b0, L_0xfa3c70, C4<0>, C4<0>;
L_0xfa3dd0 .delay 1 (30,30,30) L_0xfa3dd0/d;
v0xf6dcb0_0 .net "a", 0 0, L_0xfa3f70;  1 drivers
v0xf6dd90_0 .net "andAout", 0 0, L_0xfa39b0;  1 drivers
v0xf6de50_0 .net "andBout", 0 0, L_0xfa3c70;  1 drivers
v0xf6def0_0 .net "b", 0 0, L_0xf995a0;  1 drivers
v0xf6dfb0_0 .net "carryin", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf6e0c0_0 .net "carryout", 0 0, L_0xfa3dd0;  alias, 1 drivers
v0xf6e180_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf6e220_0 .net "sum", 0 0, L_0xfa3b10;  1 drivers
v0xf6e2c0_0 .net "xorAout", 0 0, L_0xfa29d0;  1 drivers
v0xf6e410_0 .net "xorCout", 0 0, L_0xfa2910;  1 drivers
S_0xf6e5d0 .scope module, "adder31" "bitsliceAdder" 2 99, 2 6 0, S_0xf6d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf99890/d .functor XOR 1, L_0xf99690, v0xf8b140_0, C4<0>, C4<0>;
L_0xf99890 .delay 1 (20,20,20) L_0xf99890/d;
L_0xf99950/d .functor XOR 1, L_0xfa5a20, L_0xf99890, C4<0>, C4<0>;
L_0xf99950 .delay 1 (20,20,20) L_0xf99950/d;
L_0xfa3810/d .functor AND 1, L_0xfa5a20, L_0xf99890, C4<1>, C4<1>;
L_0xfa3810 .delay 1 (30,30,30) L_0xfa3810/d;
L_0xfa4950/d .functor XOR 1, L_0xf99950, L_0xfa33c0, C4<0>, C4<0>;
L_0xfa4950 .delay 1 (20,20,20) L_0xfa4950/d;
L_0xfa4b40/d .functor AND 1, L_0xf99950, L_0xfa33c0, C4<1>, C4<1>;
L_0xfa4b40 .delay 1 (30,30,30) L_0xfa4b40/d;
L_0xfa4c00/d .functor OR 1, L_0xfa3810, L_0xfa4b40, C4<0>, C4<0>;
L_0xfa4c00 .delay 1 (30,30,30) L_0xfa4c00/d;
v0xf6e810_0 .net "a", 0 0, L_0xfa5a20;  1 drivers
v0xf6e8d0_0 .net "andAout", 0 0, L_0xfa3810;  1 drivers
v0xf6e990_0 .net "andBout", 0 0, L_0xfa4b40;  1 drivers
v0xf6ea30_0 .net "b", 0 0, L_0xf99690;  1 drivers
v0xf6eaf0_0 .net "carryin", 0 0, L_0xfa33c0;  alias, 1 drivers
v0xf6ec00_0 .net "carryout", 0 0, L_0xfa4c00;  alias, 1 drivers
v0xf6ecc0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf6edb0_0 .net "sum", 0 0, L_0xfa4950;  1 drivers
v0xf6ee70_0 .net "xorAout", 0 0, L_0xf99950;  1 drivers
v0xf6efc0_0 .net "xorCout", 0 0, L_0xf99890;  1 drivers
S_0xf6f180 .scope generate, "genblock[1]" "genblock[1]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf6f340 .param/l "i" 0 2 92, +C4<01>;
S_0xf6f3e0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf6f180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf8fae0/d .functor XOR 1, L_0xf90480, v0xf8b140_0, C4<0>, C4<0>;
L_0xf8fae0 .delay 1 (20,20,20) L_0xf8fae0/d;
L_0xf8fc40/d .functor XOR 1, L_0xf90320, L_0xf8fae0, C4<0>, C4<0>;
L_0xf8fc40 .delay 1 (20,20,20) L_0xf8fc40/d;
L_0xf8fd50/d .functor AND 1, L_0xf90320, L_0xf8fae0, C4<1>, C4<1>;
L_0xf8fd50 .delay 1 (30,30,30) L_0xf8fd50/d;
L_0xf8feb0/d .functor XOR 1, L_0xf8fc40, L_0xfa3dd0, C4<0>, C4<0>;
L_0xf8feb0 .delay 1 (20,20,20) L_0xf8feb0/d;
L_0xf90010/d .functor AND 1, L_0xf8fc40, L_0xfa3dd0, C4<1>, C4<1>;
L_0xf90010 .delay 1 (30,30,30) L_0xf90010/d;
L_0xf90170/d .functor OR 1, L_0xf8fd50, L_0xf90010, C4<0>, C4<0>;
L_0xf90170 .delay 1 (30,30,30) L_0xf90170/d;
v0xf6f650_0 .net "a", 0 0, L_0xf90320;  1 drivers
v0xf6f730_0 .net "andAout", 0 0, L_0xf8fd50;  1 drivers
v0xf6f7f0_0 .net "andBout", 0 0, L_0xf90010;  1 drivers
v0xf6f890_0 .net "b", 0 0, L_0xf90480;  1 drivers
v0xf6f950_0 .net "carryin", 0 0, L_0xfa3dd0;  alias, 1 drivers
v0xf6fa40_0 .net "carryout", 0 0, L_0xf90170;  alias, 1 drivers
v0xf6fae0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf6fb80_0 .net "sum", 0 0, L_0xf8feb0;  1 drivers
v0xf6fc40_0 .net "xorAout", 0 0, L_0xf8fc40;  1 drivers
v0xf6fd90_0 .net "xorCout", 0 0, L_0xf8fae0;  1 drivers
S_0xf6ff50 .scope generate, "genblock[2]" "genblock[2]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf70110 .param/l "i" 0 2 92, +C4<010>;
S_0xf701d0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf6ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf905c0/d .functor XOR 1, L_0xf90f00, v0xf8b140_0, C4<0>, C4<0>;
L_0xf905c0 .delay 1 (20,20,20) L_0xf905c0/d;
L_0xf90680/d .functor XOR 1, L_0xf90de0, L_0xf905c0, C4<0>, C4<0>;
L_0xf90680 .delay 1 (20,20,20) L_0xf90680/d;
L_0xf907e0/d .functor AND 1, L_0xf90de0, L_0xf905c0, C4<1>, C4<1>;
L_0xf907e0 .delay 1 (30,30,30) L_0xf907e0/d;
L_0xf90940/d .functor XOR 1, L_0xf90680, L_0xf90170, C4<0>, C4<0>;
L_0xf90940 .delay 1 (20,20,20) L_0xf90940/d;
L_0xf90b30/d .functor AND 1, L_0xf90680, L_0xf90170, C4<1>, C4<1>;
L_0xf90b30 .delay 1 (30,30,30) L_0xf90b30/d;
L_0xf90bf0/d .functor OR 1, L_0xf907e0, L_0xf90b30, C4<0>, C4<0>;
L_0xf90bf0 .delay 1 (30,30,30) L_0xf90bf0/d;
v0xf70440_0 .net "a", 0 0, L_0xf90de0;  1 drivers
v0xf70520_0 .net "andAout", 0 0, L_0xf907e0;  1 drivers
v0xf705e0_0 .net "andBout", 0 0, L_0xf90b30;  1 drivers
v0xf70680_0 .net "b", 0 0, L_0xf90f00;  1 drivers
v0xf70740_0 .net "carryin", 0 0, L_0xf90170;  alias, 1 drivers
v0xf70830_0 .net "carryout", 0 0, L_0xf90bf0;  alias, 1 drivers
v0xf708d0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf70a00_0 .net "sum", 0 0, L_0xf90940;  1 drivers
v0xf70ac0_0 .net "xorAout", 0 0, L_0xf90680;  1 drivers
v0xf70c10_0 .net "xorCout", 0 0, L_0xf905c0;  1 drivers
S_0xf70dd0 .scope generate, "genblock[3]" "genblock[3]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf70f90 .param/l "i" 0 2 92, +C4<011>;
S_0xf71050 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf70dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf90ff0/d .functor XOR 1, L_0xf919c0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf90ff0 .delay 1 (20,20,20) L_0xf90ff0/d;
L_0xf910b0/d .functor XOR 1, L_0xf91810, L_0xf90ff0, C4<0>, C4<0>;
L_0xf910b0 .delay 1 (20,20,20) L_0xf910b0/d;
L_0xf91210/d .functor AND 1, L_0xf91810, L_0xf90ff0, C4<1>, C4<1>;
L_0xf91210 .delay 1 (30,30,30) L_0xf91210/d;
L_0xf91370/d .functor XOR 1, L_0xf910b0, L_0xf90bf0, C4<0>, C4<0>;
L_0xf91370 .delay 1 (20,20,20) L_0xf91370/d;
L_0xf91560/d .functor AND 1, L_0xf910b0, L_0xf90bf0, C4<1>, C4<1>;
L_0xf91560 .delay 1 (30,30,30) L_0xf91560/d;
L_0xf91620/d .functor OR 1, L_0xf91210, L_0xf91560, C4<0>, C4<0>;
L_0xf91620 .delay 1 (30,30,30) L_0xf91620/d;
v0xf712c0_0 .net "a", 0 0, L_0xf91810;  1 drivers
v0xf713a0_0 .net "andAout", 0 0, L_0xf91210;  1 drivers
v0xf71460_0 .net "andBout", 0 0, L_0xf91560;  1 drivers
v0xf71500_0 .net "b", 0 0, L_0xf919c0;  1 drivers
v0xf715c0_0 .net "carryin", 0 0, L_0xf90bf0;  alias, 1 drivers
v0xf716b0_0 .net "carryout", 0 0, L_0xf91620;  alias, 1 drivers
v0xf71750_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf717f0_0 .net "sum", 0 0, L_0xf91370;  1 drivers
v0xf718b0_0 .net "xorAout", 0 0, L_0xf910b0;  1 drivers
v0xf71a00_0 .net "xorCout", 0 0, L_0xf90ff0;  1 drivers
S_0xf71bc0 .scope generate, "genblock[4]" "genblock[4]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf71d80 .param/l "i" 0 2 92, +C4<0100>;
S_0xf71e40 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf71bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf91b30/d .functor XOR 1, L_0xf92420, v0xf8b140_0, C4<0>, C4<0>;
L_0xf91b30 .delay 1 (20,20,20) L_0xf91b30/d;
L_0xf91ba0/d .functor XOR 1, L_0xf92300, L_0xf91b30, C4<0>, C4<0>;
L_0xf91ba0 .delay 1 (20,20,20) L_0xf91ba0/d;
L_0xf91d00/d .functor AND 1, L_0xf92300, L_0xf91b30, C4<1>, C4<1>;
L_0xf91d00 .delay 1 (30,30,30) L_0xf91d00/d;
L_0xf91e60/d .functor XOR 1, L_0xf91ba0, L_0xf91620, C4<0>, C4<0>;
L_0xf91e60 .delay 1 (20,20,20) L_0xf91e60/d;
L_0xf92050/d .functor AND 1, L_0xf91ba0, L_0xf91620, C4<1>, C4<1>;
L_0xf92050 .delay 1 (30,30,30) L_0xf92050/d;
L_0xf92110/d .functor OR 1, L_0xf91d00, L_0xf92050, C4<0>, C4<0>;
L_0xf92110 .delay 1 (30,30,30) L_0xf92110/d;
v0xf720b0_0 .net "a", 0 0, L_0xf92300;  1 drivers
v0xf72190_0 .net "andAout", 0 0, L_0xf91d00;  1 drivers
v0xf72250_0 .net "andBout", 0 0, L_0xf92050;  1 drivers
v0xf722f0_0 .net "b", 0 0, L_0xf92420;  1 drivers
v0xf723b0_0 .net "carryin", 0 0, L_0xf91620;  alias, 1 drivers
v0xf724a0_0 .net "carryout", 0 0, L_0xf92110;  alias, 1 drivers
v0xf72540_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf725e0_0 .net "sum", 0 0, L_0xf91e60;  1 drivers
v0xf726a0_0 .net "xorAout", 0 0, L_0xf91ba0;  1 drivers
v0xf727f0_0 .net "xorCout", 0 0, L_0xf91b30;  1 drivers
S_0xf729b0 .scope generate, "genblock[5]" "genblock[5]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf72b70 .param/l "i" 0 2 92, +C4<0101>;
S_0xf72c30 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf729b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf92560/d .functor XOR 1, L_0xf92ea0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf92560 .delay 1 (20,20,20) L_0xf92560/d;
L_0xf92620/d .functor XOR 1, L_0xf92d40, L_0xf92560, C4<0>, C4<0>;
L_0xf92620 .delay 1 (20,20,20) L_0xf92620/d;
L_0xf92780/d .functor AND 1, L_0xf92d40, L_0xf92560, C4<1>, C4<1>;
L_0xf92780 .delay 1 (30,30,30) L_0xf92780/d;
L_0xf928e0/d .functor XOR 1, L_0xf92620, L_0xf92110, C4<0>, C4<0>;
L_0xf928e0 .delay 1 (20,20,20) L_0xf928e0/d;
L_0xf92ad0/d .functor AND 1, L_0xf92620, L_0xf92110, C4<1>, C4<1>;
L_0xf92ad0 .delay 1 (30,30,30) L_0xf92ad0/d;
L_0xf92b90/d .functor OR 1, L_0xf92780, L_0xf92ad0, C4<0>, C4<0>;
L_0xf92b90 .delay 1 (30,30,30) L_0xf92b90/d;
v0xf72ea0_0 .net "a", 0 0, L_0xf92d40;  1 drivers
v0xf72f80_0 .net "andAout", 0 0, L_0xf92780;  1 drivers
v0xf73040_0 .net "andBout", 0 0, L_0xf92ad0;  1 drivers
v0xf73110_0 .net "b", 0 0, L_0xf92ea0;  1 drivers
v0xf731d0_0 .net "carryin", 0 0, L_0xf92110;  alias, 1 drivers
v0xf732c0_0 .net "carryout", 0 0, L_0xf92b90;  alias, 1 drivers
v0xf73360_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf73400_0 .net "sum", 0 0, L_0xf928e0;  1 drivers
v0xf734c0_0 .net "xorAout", 0 0, L_0xf92620;  1 drivers
v0xf73610_0 .net "xorCout", 0 0, L_0xf92560;  1 drivers
S_0xf737d0 .scope generate, "genblock[6]" "genblock[6]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf73990 .param/l "i" 0 2 92, +C4<0110>;
S_0xf73a50 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf737d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf92fa0/d .functor XOR 1, L_0xf93890, v0xf8b140_0, C4<0>, C4<0>;
L_0xf92fa0 .delay 1 (20,20,20) L_0xf92fa0/d;
L_0xf93010/d .functor XOR 1, L_0xf93730, L_0xf92fa0, C4<0>, C4<0>;
L_0xf93010 .delay 1 (20,20,20) L_0xf93010/d;
L_0xf93170/d .functor AND 1, L_0xf93730, L_0xf92fa0, C4<1>, C4<1>;
L_0xf93170 .delay 1 (30,30,30) L_0xf93170/d;
L_0xf932d0/d .functor XOR 1, L_0xf93010, L_0xf92b90, C4<0>, C4<0>;
L_0xf932d0 .delay 1 (20,20,20) L_0xf932d0/d;
L_0xf934c0/d .functor AND 1, L_0xf93010, L_0xf92b90, C4<1>, C4<1>;
L_0xf934c0 .delay 1 (30,30,30) L_0xf934c0/d;
L_0xf93580/d .functor OR 1, L_0xf93170, L_0xf934c0, C4<0>, C4<0>;
L_0xf93580 .delay 1 (30,30,30) L_0xf93580/d;
v0xf73cc0_0 .net "a", 0 0, L_0xf93730;  1 drivers
v0xf73da0_0 .net "andAout", 0 0, L_0xf93170;  1 drivers
v0xf73e60_0 .net "andBout", 0 0, L_0xf934c0;  1 drivers
v0xf73f30_0 .net "b", 0 0, L_0xf93890;  1 drivers
v0xf73ff0_0 .net "carryin", 0 0, L_0xf92b90;  alias, 1 drivers
v0xf740e0_0 .net "carryout", 0 0, L_0xf93580;  alias, 1 drivers
v0xf74180_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf74330_0 .net "sum", 0 0, L_0xf932d0;  1 drivers
v0xf743d0_0 .net "xorAout", 0 0, L_0xf93010;  1 drivers
v0xf74500_0 .net "xorCout", 0 0, L_0xf92fa0;  1 drivers
S_0xf74680 .scope generate, "genblock[7]" "genblock[7]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf6ed60 .param/l "i" 0 2 92, +C4<0111>;
S_0xf74940 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf74680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf939a0/d .functor XOR 1, L_0xf943a0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf939a0 .delay 1 (20,20,20) L_0xf939a0/d;
L_0xf93a60/d .functor XOR 1, L_0xf94170, L_0xf939a0, C4<0>, C4<0>;
L_0xf93a60 .delay 1 (20,20,20) L_0xf93a60/d;
L_0xf93bc0/d .functor AND 1, L_0xf94170, L_0xf939a0, C4<1>, C4<1>;
L_0xf93bc0 .delay 1 (30,30,30) L_0xf93bc0/d;
L_0xf93d20/d .functor XOR 1, L_0xf93a60, L_0xf93580, C4<0>, C4<0>;
L_0xf93d20 .delay 1 (20,20,20) L_0xf93d20/d;
L_0xf93f10/d .functor AND 1, L_0xf93a60, L_0xf93580, C4<1>, C4<1>;
L_0xf93f10 .delay 1 (30,30,30) L_0xf93f10/d;
L_0xf93f80/d .functor OR 1, L_0xf93bc0, L_0xf93f10, C4<0>, C4<0>;
L_0xf93f80 .delay 1 (30,30,30) L_0xf93f80/d;
v0xf74bb0_0 .net "a", 0 0, L_0xf94170;  1 drivers
v0xf74c90_0 .net "andAout", 0 0, L_0xf93bc0;  1 drivers
v0xf74d50_0 .net "andBout", 0 0, L_0xf93f10;  1 drivers
v0xf74e20_0 .net "b", 0 0, L_0xf943a0;  1 drivers
v0xf74ee0_0 .net "carryin", 0 0, L_0xf93580;  alias, 1 drivers
v0xf74fd0_0 .net "carryout", 0 0, L_0xf93f80;  alias, 1 drivers
v0xf75070_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf75110_0 .net "sum", 0 0, L_0xf93d20;  1 drivers
v0xf751d0_0 .net "xorAout", 0 0, L_0xf93a60;  1 drivers
v0xf75320_0 .net "xorCout", 0 0, L_0xf939a0;  1 drivers
S_0xf754e0 .scope generate, "genblock[8]" "genblock[8]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf756a0 .param/l "i" 0 2 92, +C4<01000>;
S_0xf75760 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf754e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf93930/d .functor XOR 1, L_0xf94e20, v0xf8b140_0, C4<0>, C4<0>;
L_0xf93930 .delay 1 (20,20,20) L_0xf93930/d;
L_0xf945a0/d .functor XOR 1, L_0xf94cc0, L_0xf93930, C4<0>, C4<0>;
L_0xf945a0 .delay 1 (20,20,20) L_0xf945a0/d;
L_0xf94700/d .functor AND 1, L_0xf94cc0, L_0xf93930, C4<1>, C4<1>;
L_0xf94700 .delay 1 (30,30,30) L_0xf94700/d;
L_0xf94860/d .functor XOR 1, L_0xf945a0, L_0xf93f80, C4<0>, C4<0>;
L_0xf94860 .delay 1 (20,20,20) L_0xf94860/d;
L_0xf94a50/d .functor AND 1, L_0xf945a0, L_0xf93f80, C4<1>, C4<1>;
L_0xf94a50 .delay 1 (30,30,30) L_0xf94a50/d;
L_0xf94b10/d .functor OR 1, L_0xf94700, L_0xf94a50, C4<0>, C4<0>;
L_0xf94b10 .delay 1 (30,30,30) L_0xf94b10/d;
v0xf759d0_0 .net "a", 0 0, L_0xf94cc0;  1 drivers
v0xf75ab0_0 .net "andAout", 0 0, L_0xf94700;  1 drivers
v0xf75b70_0 .net "andBout", 0 0, L_0xf94a50;  1 drivers
v0xf75c40_0 .net "b", 0 0, L_0xf94e20;  1 drivers
v0xf75d00_0 .net "carryin", 0 0, L_0xf93f80;  alias, 1 drivers
v0xf75df0_0 .net "carryout", 0 0, L_0xf94b10;  alias, 1 drivers
v0xf75e90_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf75f30_0 .net "sum", 0 0, L_0xf94860;  1 drivers
v0xf75ff0_0 .net "xorAout", 0 0, L_0xf945a0;  1 drivers
v0xf76140_0 .net "xorCout", 0 0, L_0xf93930;  1 drivers
S_0xf76300 .scope generate, "genblock[9]" "genblock[9]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf764c0 .param/l "i" 0 2 92, +C4<01001>;
S_0xf76580 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf76300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf94ec0/d .functor XOR 1, L_0xf95800, v0xf8b140_0, C4<0>, C4<0>;
L_0xf94ec0 .delay 1 (20,20,20) L_0xf94ec0/d;
L_0xf94f80/d .functor XOR 1, L_0xf956e0, L_0xf94ec0, C4<0>, C4<0>;
L_0xf94f80 .delay 1 (20,20,20) L_0xf94f80/d;
L_0xf950e0/d .functor AND 1, L_0xf956e0, L_0xf94ec0, C4<1>, C4<1>;
L_0xf950e0 .delay 1 (30,30,30) L_0xf950e0/d;
L_0xf95240/d .functor XOR 1, L_0xf94f80, L_0xf94b10, C4<0>, C4<0>;
L_0xf95240 .delay 1 (20,20,20) L_0xf95240/d;
L_0xf95430/d .functor AND 1, L_0xf94f80, L_0xf94b10, C4<1>, C4<1>;
L_0xf95430 .delay 1 (30,30,30) L_0xf95430/d;
L_0xf954f0/d .functor OR 1, L_0xf950e0, L_0xf95430, C4<0>, C4<0>;
L_0xf954f0 .delay 1 (30,30,30) L_0xf954f0/d;
v0xf767f0_0 .net "a", 0 0, L_0xf956e0;  1 drivers
v0xf768d0_0 .net "andAout", 0 0, L_0xf950e0;  1 drivers
v0xf76990_0 .net "andBout", 0 0, L_0xf95430;  1 drivers
v0xf76a60_0 .net "b", 0 0, L_0xf95800;  1 drivers
v0xf76b20_0 .net "carryin", 0 0, L_0xf94b10;  alias, 1 drivers
v0xf76c10_0 .net "carryout", 0 0, L_0xf954f0;  alias, 1 drivers
v0xf76cb0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf76d50_0 .net "sum", 0 0, L_0xf95240;  1 drivers
v0xf76e10_0 .net "xorAout", 0 0, L_0xf94f80;  1 drivers
v0xf76f60_0 .net "xorCout", 0 0, L_0xf94ec0;  1 drivers
S_0xf77120 .scope generate, "genblock[10]" "genblock[10]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf772e0 .param/l "i" 0 2 92, +C4<01010>;
S_0xf773a0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf77120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf91a60/d .functor XOR 1, L_0xf96260, v0xf8b140_0, C4<0>, C4<0>;
L_0xf91a60 .delay 1 (20,20,20) L_0xf91a60/d;
L_0xf959e0/d .functor XOR 1, L_0xf96140, L_0xf91a60, C4<0>, C4<0>;
L_0xf959e0 .delay 1 (20,20,20) L_0xf959e0/d;
L_0xf95b40/d .functor AND 1, L_0xf96140, L_0xf91a60, C4<1>, C4<1>;
L_0xf95b40 .delay 1 (30,30,30) L_0xf95b40/d;
L_0xf95ca0/d .functor XOR 1, L_0xf959e0, L_0xf954f0, C4<0>, C4<0>;
L_0xf95ca0 .delay 1 (20,20,20) L_0xf95ca0/d;
L_0xf95e90/d .functor AND 1, L_0xf959e0, L_0xf954f0, C4<1>, C4<1>;
L_0xf95e90 .delay 1 (30,30,30) L_0xf95e90/d;
L_0xf95f50/d .functor OR 1, L_0xf95b40, L_0xf95e90, C4<0>, C4<0>;
L_0xf95f50 .delay 1 (30,30,30) L_0xf95f50/d;
v0xf77610_0 .net "a", 0 0, L_0xf96140;  1 drivers
v0xf776f0_0 .net "andAout", 0 0, L_0xf95b40;  1 drivers
v0xf777b0_0 .net "andBout", 0 0, L_0xf95e90;  1 drivers
v0xf77880_0 .net "b", 0 0, L_0xf96260;  1 drivers
v0xf77940_0 .net "carryin", 0 0, L_0xf954f0;  alias, 1 drivers
v0xf77a30_0 .net "carryout", 0 0, L_0xf95f50;  alias, 1 drivers
v0xf77ad0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf77b70_0 .net "sum", 0 0, L_0xf95ca0;  1 drivers
v0xf77c30_0 .net "xorAout", 0 0, L_0xf959e0;  1 drivers
v0xf77d80_0 .net "xorCout", 0 0, L_0xf91a60;  1 drivers
S_0xf77f40 .scope generate, "genblock[11]" "genblock[11]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf78100 .param/l "i" 0 2 92, +C4<01011>;
S_0xf781c0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf77f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf958f0/d .functor XOR 1, L_0xf96cd0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf958f0 .delay 1 (20,20,20) L_0xf958f0/d;
L_0xf96450/d .functor XOR 1, L_0xf96bb0, L_0xf958f0, C4<0>, C4<0>;
L_0xf96450 .delay 1 (20,20,20) L_0xf96450/d;
L_0xf965b0/d .functor AND 1, L_0xf96bb0, L_0xf958f0, C4<1>, C4<1>;
L_0xf965b0 .delay 1 (30,30,30) L_0xf965b0/d;
L_0xf96710/d .functor XOR 1, L_0xf96450, L_0xf95f50, C4<0>, C4<0>;
L_0xf96710 .delay 1 (20,20,20) L_0xf96710/d;
L_0xf96900/d .functor AND 1, L_0xf96450, L_0xf95f50, C4<1>, C4<1>;
L_0xf96900 .delay 1 (30,30,30) L_0xf96900/d;
L_0xf969c0/d .functor OR 1, L_0xf965b0, L_0xf96900, C4<0>, C4<0>;
L_0xf969c0 .delay 1 (30,30,30) L_0xf969c0/d;
v0xf78430_0 .net "a", 0 0, L_0xf96bb0;  1 drivers
v0xf78510_0 .net "andAout", 0 0, L_0xf965b0;  1 drivers
v0xf785d0_0 .net "andBout", 0 0, L_0xf96900;  1 drivers
v0xf786a0_0 .net "b", 0 0, L_0xf96cd0;  1 drivers
v0xf78760_0 .net "carryin", 0 0, L_0xf95f50;  alias, 1 drivers
v0xf78850_0 .net "carryout", 0 0, L_0xf969c0;  alias, 1 drivers
v0xf788f0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf78990_0 .net "sum", 0 0, L_0xf96710;  1 drivers
v0xf78a50_0 .net "xorAout", 0 0, L_0xf96450;  1 drivers
v0xf78ba0_0 .net "xorCout", 0 0, L_0xf958f0;  1 drivers
S_0xf78d60 .scope generate, "genblock[12]" "genblock[12]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf78f20 .param/l "i" 0 2 92, +C4<01100>;
S_0xf78fe0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf78d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf96350/d .functor XOR 1, L_0xf97750, v0xf8b140_0, C4<0>, C4<0>;
L_0xf96350 .delay 1 (20,20,20) L_0xf96350/d;
L_0xf96ed0/d .functor XOR 1, L_0xf975f0, L_0xf96350, C4<0>, C4<0>;
L_0xf96ed0 .delay 1 (20,20,20) L_0xf96ed0/d;
L_0xf97030/d .functor AND 1, L_0xf975f0, L_0xf96350, C4<1>, C4<1>;
L_0xf97030 .delay 1 (30,30,30) L_0xf97030/d;
L_0xf97190/d .functor XOR 1, L_0xf96ed0, L_0xf969c0, C4<0>, C4<0>;
L_0xf97190 .delay 1 (20,20,20) L_0xf97190/d;
L_0xf97380/d .functor AND 1, L_0xf96ed0, L_0xf969c0, C4<1>, C4<1>;
L_0xf97380 .delay 1 (30,30,30) L_0xf97380/d;
L_0xf97440/d .functor OR 1, L_0xf97030, L_0xf97380, C4<0>, C4<0>;
L_0xf97440 .delay 1 (30,30,30) L_0xf97440/d;
v0xf79250_0 .net "a", 0 0, L_0xf975f0;  1 drivers
v0xf79330_0 .net "andAout", 0 0, L_0xf97030;  1 drivers
v0xf793f0_0 .net "andBout", 0 0, L_0xf97380;  1 drivers
v0xf794c0_0 .net "b", 0 0, L_0xf97750;  1 drivers
v0xf79580_0 .net "carryin", 0 0, L_0xf969c0;  alias, 1 drivers
v0xf79670_0 .net "carryout", 0 0, L_0xf97440;  alias, 1 drivers
v0xf79710_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf797b0_0 .net "sum", 0 0, L_0xf97190;  1 drivers
v0xf79870_0 .net "xorAout", 0 0, L_0xf96ed0;  1 drivers
v0xf799c0_0 .net "xorCout", 0 0, L_0xf96350;  1 drivers
S_0xf79b80 .scope generate, "genblock[13]" "genblock[13]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf79d40 .param/l "i" 0 2 92, +C4<01101>;
S_0xf79e00 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf79b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf96dc0/d .functor XOR 1, L_0xf98140, v0xf8b140_0, C4<0>, C4<0>;
L_0xf96dc0 .delay 1 (20,20,20) L_0xf96dc0/d;
L_0xf978c0/d .functor XOR 1, L_0xf98020, L_0xf96dc0, C4<0>, C4<0>;
L_0xf978c0 .delay 1 (20,20,20) L_0xf978c0/d;
L_0xf97a20/d .functor AND 1, L_0xf98020, L_0xf96dc0, C4<1>, C4<1>;
L_0xf97a20 .delay 1 (30,30,30) L_0xf97a20/d;
L_0xf97b80/d .functor XOR 1, L_0xf978c0, L_0xf97440, C4<0>, C4<0>;
L_0xf97b80 .delay 1 (20,20,20) L_0xf97b80/d;
L_0xf97d70/d .functor AND 1, L_0xf978c0, L_0xf97440, C4<1>, C4<1>;
L_0xf97d70 .delay 1 (30,30,30) L_0xf97d70/d;
L_0xf97e30/d .functor OR 1, L_0xf97a20, L_0xf97d70, C4<0>, C4<0>;
L_0xf97e30 .delay 1 (30,30,30) L_0xf97e30/d;
v0xf7a070_0 .net "a", 0 0, L_0xf98020;  1 drivers
v0xf7a150_0 .net "andAout", 0 0, L_0xf97a20;  1 drivers
v0xf7a210_0 .net "andBout", 0 0, L_0xf97d70;  1 drivers
v0xf7a2e0_0 .net "b", 0 0, L_0xf98140;  1 drivers
v0xf7a3a0_0 .net "carryin", 0 0, L_0xf97440;  alias, 1 drivers
v0xf7a490_0 .net "carryout", 0 0, L_0xf97e30;  alias, 1 drivers
v0xf7a530_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7a5d0_0 .net "sum", 0 0, L_0xf97b80;  1 drivers
v0xf7a690_0 .net "xorAout", 0 0, L_0xf978c0;  1 drivers
v0xf7a7e0_0 .net "xorCout", 0 0, L_0xf96dc0;  1 drivers
S_0xf7a9a0 .scope generate, "genblock[14]" "genblock[14]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf7ab60 .param/l "i" 0 2 92, +C4<01110>;
S_0xf7ac20 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf977f0/d .functor XOR 1, L_0xf98b90, v0xf8b140_0, C4<0>, C4<0>;
L_0xf977f0 .delay 1 (20,20,20) L_0xf977f0/d;
L_0xf98310/d .functor XOR 1, L_0xf98a30, L_0xf977f0, C4<0>, C4<0>;
L_0xf98310 .delay 1 (20,20,20) L_0xf98310/d;
L_0xf98470/d .functor AND 1, L_0xf98a30, L_0xf977f0, C4<1>, C4<1>;
L_0xf98470 .delay 1 (30,30,30) L_0xf98470/d;
L_0xf985d0/d .functor XOR 1, L_0xf98310, L_0xf97e30, C4<0>, C4<0>;
L_0xf985d0 .delay 1 (20,20,20) L_0xf985d0/d;
L_0xf987c0/d .functor AND 1, L_0xf98310, L_0xf97e30, C4<1>, C4<1>;
L_0xf987c0 .delay 1 (30,30,30) L_0xf987c0/d;
L_0xf98880/d .functor OR 1, L_0xf98470, L_0xf987c0, C4<0>, C4<0>;
L_0xf98880 .delay 1 (30,30,30) L_0xf98880/d;
v0xf7ae90_0 .net "a", 0 0, L_0xf98a30;  1 drivers
v0xf7af70_0 .net "andAout", 0 0, L_0xf98470;  1 drivers
v0xf7b030_0 .net "andBout", 0 0, L_0xf987c0;  1 drivers
v0xf7b100_0 .net "b", 0 0, L_0xf98b90;  1 drivers
v0xf7b1c0_0 .net "carryin", 0 0, L_0xf97e30;  alias, 1 drivers
v0xf7b2b0_0 .net "carryout", 0 0, L_0xf98880;  alias, 1 drivers
v0xf7b350_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf74220_0 .net "sum", 0 0, L_0xf985d0;  1 drivers
v0xf7b600_0 .net "xorAout", 0 0, L_0xf98310;  1 drivers
v0xf7b730_0 .net "xorCout", 0 0, L_0xf977f0;  1 drivers
S_0xf7b8d0 .scope generate, "genblock[15]" "genblock[15]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf74840 .param/l "i" 0 2 92, +C4<01111>;
S_0xf7bbf0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7b8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf98230/d .functor XOR 1, L_0xf94290, v0xf8b140_0, C4<0>, C4<0>;
L_0xf98230 .delay 1 (20,20,20) L_0xf98230/d;
L_0xf98d20/d .functor XOR 1, L_0xf99480, L_0xf98230, C4<0>, C4<0>;
L_0xf98d20 .delay 1 (20,20,20) L_0xf98d20/d;
L_0xf98e80/d .functor AND 1, L_0xf99480, L_0xf98230, C4<1>, C4<1>;
L_0xf98e80 .delay 1 (30,30,30) L_0xf98e80/d;
L_0xf98fe0/d .functor XOR 1, L_0xf98d20, L_0xf98880, C4<0>, C4<0>;
L_0xf98fe0 .delay 1 (20,20,20) L_0xf98fe0/d;
L_0xf991d0/d .functor AND 1, L_0xf98d20, L_0xf98880, C4<1>, C4<1>;
L_0xf991d0 .delay 1 (30,30,30) L_0xf991d0/d;
L_0xf99290/d .functor OR 1, L_0xf98e80, L_0xf991d0, C4<0>, C4<0>;
L_0xf99290 .delay 1 (30,30,30) L_0xf99290/d;
v0xf7be60_0 .net "a", 0 0, L_0xf99480;  1 drivers
v0xf7bf20_0 .net "andAout", 0 0, L_0xf98e80;  1 drivers
v0xf7bfe0_0 .net "andBout", 0 0, L_0xf991d0;  1 drivers
v0xf7c0b0_0 .net "b", 0 0, L_0xf94290;  1 drivers
v0xf7c170_0 .net "carryin", 0 0, L_0xf98880;  alias, 1 drivers
v0xf7c260_0 .net "carryout", 0 0, L_0xf99290;  alias, 1 drivers
v0xf7c300_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7c3a0_0 .net "sum", 0 0, L_0xf98fe0;  1 drivers
v0xf7c460_0 .net "xorAout", 0 0, L_0xf98d20;  1 drivers
v0xf7c5b0_0 .net "xorCout", 0 0, L_0xf98230;  1 drivers
S_0xf7c770 .scope generate, "genblock[16]" "genblock[16]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf7c930 .param/l "i" 0 2 92, +C4<010000>;
S_0xf7c9f0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7c770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf98c30/d .functor XOR 1, L_0xf9a240, v0xf8b140_0, C4<0>, C4<0>;
L_0xf98c30 .delay 1 (20,20,20) L_0xf98c30/d;
L_0xf999c0/d .functor XOR 1, L_0xf9a120, L_0xf98c30, C4<0>, C4<0>;
L_0xf999c0 .delay 1 (20,20,20) L_0xf999c0/d;
L_0xf99b20/d .functor AND 1, L_0xf9a120, L_0xf98c30, C4<1>, C4<1>;
L_0xf99b20 .delay 1 (30,30,30) L_0xf99b20/d;
L_0xf99c80/d .functor XOR 1, L_0xf999c0, L_0xf99290, C4<0>, C4<0>;
L_0xf99c80 .delay 1 (20,20,20) L_0xf99c80/d;
L_0xf99e70/d .functor AND 1, L_0xf999c0, L_0xf99290, C4<1>, C4<1>;
L_0xf99e70 .delay 1 (30,30,30) L_0xf99e70/d;
L_0xf99f30/d .functor OR 1, L_0xf99b20, L_0xf99e70, C4<0>, C4<0>;
L_0xf99f30 .delay 1 (30,30,30) L_0xf99f30/d;
v0xf7cc60_0 .net "a", 0 0, L_0xf9a120;  1 drivers
v0xf7cd40_0 .net "andAout", 0 0, L_0xf99b20;  1 drivers
v0xf7ce00_0 .net "andBout", 0 0, L_0xf99e70;  1 drivers
v0xf7ced0_0 .net "b", 0 0, L_0xf9a240;  1 drivers
v0xf7cf90_0 .net "carryin", 0 0, L_0xf99290;  alias, 1 drivers
v0xf7d080_0 .net "carryout", 0 0, L_0xf99f30;  alias, 1 drivers
v0xf7d120_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7d1c0_0 .net "sum", 0 0, L_0xf99c80;  1 drivers
v0xf7d280_0 .net "xorAout", 0 0, L_0xf999c0;  1 drivers
v0xf7d3d0_0 .net "xorCout", 0 0, L_0xf98c30;  1 drivers
S_0xf7d590 .scope generate, "genblock[17]" "genblock[17]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf7d750 .param/l "i" 0 2 92, +C4<010001>;
S_0xf7d810 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7d590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9a330/d .functor XOR 1, L_0xf9ac70, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9a330 .delay 1 (20,20,20) L_0xf9a330/d;
L_0xf9a3f0/d .functor XOR 1, L_0xf9ab50, L_0xf9a330, C4<0>, C4<0>;
L_0xf9a3f0 .delay 1 (20,20,20) L_0xf9a3f0/d;
L_0xf9a550/d .functor AND 1, L_0xf9ab50, L_0xf9a330, C4<1>, C4<1>;
L_0xf9a550 .delay 1 (30,30,30) L_0xf9a550/d;
L_0xf9a6b0/d .functor XOR 1, L_0xf9a3f0, L_0xf99f30, C4<0>, C4<0>;
L_0xf9a6b0 .delay 1 (20,20,20) L_0xf9a6b0/d;
L_0xf9a8a0/d .functor AND 1, L_0xf9a3f0, L_0xf99f30, C4<1>, C4<1>;
L_0xf9a8a0 .delay 1 (30,30,30) L_0xf9a8a0/d;
L_0xf9a960/d .functor OR 1, L_0xf9a550, L_0xf9a8a0, C4<0>, C4<0>;
L_0xf9a960 .delay 1 (30,30,30) L_0xf9a960/d;
v0xf7da80_0 .net "a", 0 0, L_0xf9ab50;  1 drivers
v0xf7db60_0 .net "andAout", 0 0, L_0xf9a550;  1 drivers
v0xf7dc20_0 .net "andBout", 0 0, L_0xf9a8a0;  1 drivers
v0xf7dcf0_0 .net "b", 0 0, L_0xf9ac70;  1 drivers
v0xf7ddb0_0 .net "carryin", 0 0, L_0xf99f30;  alias, 1 drivers
v0xf7dea0_0 .net "carryout", 0 0, L_0xf9a960;  alias, 1 drivers
v0xf7df40_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7dfe0_0 .net "sum", 0 0, L_0xf9a6b0;  1 drivers
v0xf7e0a0_0 .net "xorAout", 0 0, L_0xf9a3f0;  1 drivers
v0xf7e1f0_0 .net "xorCout", 0 0, L_0xf9a330;  1 drivers
S_0xf7e3b0 .scope generate, "genblock[18]" "genblock[18]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf7e570 .param/l "i" 0 2 92, +C4<010010>;
S_0xf7e630 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7e3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf94440/d .functor XOR 1, L_0xf9b6b0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf94440 .delay 1 (20,20,20) L_0xf94440/d;
L_0xf9ae80/d .functor XOR 1, L_0xf9b590, L_0xf94440, C4<0>, C4<0>;
L_0xf9ae80 .delay 1 (20,20,20) L_0xf9ae80/d;
L_0xf9af90/d .functor AND 1, L_0xf9b590, L_0xf94440, C4<1>, C4<1>;
L_0xf9af90 .delay 1 (30,30,30) L_0xf9af90/d;
L_0xf9b0f0/d .functor XOR 1, L_0xf9ae80, L_0xf9a960, C4<0>, C4<0>;
L_0xf9b0f0 .delay 1 (20,20,20) L_0xf9b0f0/d;
L_0xf9b2e0/d .functor AND 1, L_0xf9ae80, L_0xf9a960, C4<1>, C4<1>;
L_0xf9b2e0 .delay 1 (30,30,30) L_0xf9b2e0/d;
L_0xf9b3a0/d .functor OR 1, L_0xf9af90, L_0xf9b2e0, C4<0>, C4<0>;
L_0xf9b3a0 .delay 1 (30,30,30) L_0xf9b3a0/d;
v0xf7e8a0_0 .net "a", 0 0, L_0xf9b590;  1 drivers
v0xf7e980_0 .net "andAout", 0 0, L_0xf9af90;  1 drivers
v0xf7ea40_0 .net "andBout", 0 0, L_0xf9b2e0;  1 drivers
v0xf7eb10_0 .net "b", 0 0, L_0xf9b6b0;  1 drivers
v0xf7ebd0_0 .net "carryin", 0 0, L_0xf9a960;  alias, 1 drivers
v0xf7ecc0_0 .net "carryout", 0 0, L_0xf9b3a0;  alias, 1 drivers
v0xf7ed60_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7ee00_0 .net "sum", 0 0, L_0xf9b0f0;  1 drivers
v0xf7eec0_0 .net "xorAout", 0 0, L_0xf9ae80;  1 drivers
v0xf7f010_0 .net "xorCout", 0 0, L_0xf94440;  1 drivers
S_0xf7f1d0 .scope generate, "genblock[19]" "genblock[19]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf7f390 .param/l "i" 0 2 92, +C4<010011>;
S_0xf7f450 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9ad60/d .functor XOR 1, L_0xf9c100, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9ad60 .delay 1 (20,20,20) L_0xf9ad60/d;
L_0xf9b8d0/d .functor XOR 1, L_0xf9bfe0, L_0xf9ad60, C4<0>, C4<0>;
L_0xf9b8d0 .delay 1 (20,20,20) L_0xf9b8d0/d;
L_0xf9b9e0/d .functor AND 1, L_0xf9bfe0, L_0xf9ad60, C4<1>, C4<1>;
L_0xf9b9e0 .delay 1 (30,30,30) L_0xf9b9e0/d;
L_0xf9bb40/d .functor XOR 1, L_0xf9b8d0, L_0xf9b3a0, C4<0>, C4<0>;
L_0xf9bb40 .delay 1 (20,20,20) L_0xf9bb40/d;
L_0xf9bd30/d .functor AND 1, L_0xf9b8d0, L_0xf9b3a0, C4<1>, C4<1>;
L_0xf9bd30 .delay 1 (30,30,30) L_0xf9bd30/d;
L_0xf9bdf0/d .functor OR 1, L_0xf9b9e0, L_0xf9bd30, C4<0>, C4<0>;
L_0xf9bdf0 .delay 1 (30,30,30) L_0xf9bdf0/d;
v0xf7f6c0_0 .net "a", 0 0, L_0xf9bfe0;  1 drivers
v0xf7f7a0_0 .net "andAout", 0 0, L_0xf9b9e0;  1 drivers
v0xf7f860_0 .net "andBout", 0 0, L_0xf9bd30;  1 drivers
v0xf7f930_0 .net "b", 0 0, L_0xf9c100;  1 drivers
v0xf7f9f0_0 .net "carryin", 0 0, L_0xf9b3a0;  alias, 1 drivers
v0xf7fae0_0 .net "carryout", 0 0, L_0xf9bdf0;  alias, 1 drivers
v0xf7fb80_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7fc20_0 .net "sum", 0 0, L_0xf9bb40;  1 drivers
v0xf7fce0_0 .net "xorAout", 0 0, L_0xf9b8d0;  1 drivers
v0xf7fe30_0 .net "xorCout", 0 0, L_0xf9ad60;  1 drivers
S_0xf7fff0 .scope generate, "genblock[20]" "genblock[20]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf801b0 .param/l "i" 0 2 92, +C4<010100>;
S_0xf80270 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf7fff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9b7a0/d .functor XOR 1, L_0xf9cb60, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9b7a0 .delay 1 (20,20,20) L_0xf9b7a0/d;
L_0xf9c330/d .functor XOR 1, L_0xf9ca40, L_0xf9b7a0, C4<0>, C4<0>;
L_0xf9c330 .delay 1 (20,20,20) L_0xf9c330/d;
L_0xf9c440/d .functor AND 1, L_0xf9ca40, L_0xf9b7a0, C4<1>, C4<1>;
L_0xf9c440 .delay 1 (30,30,30) L_0xf9c440/d;
L_0xf9c5a0/d .functor XOR 1, L_0xf9c330, L_0xf9bdf0, C4<0>, C4<0>;
L_0xf9c5a0 .delay 1 (20,20,20) L_0xf9c5a0/d;
L_0xf9c790/d .functor AND 1, L_0xf9c330, L_0xf9bdf0, C4<1>, C4<1>;
L_0xf9c790 .delay 1 (30,30,30) L_0xf9c790/d;
L_0xf9c850/d .functor OR 1, L_0xf9c440, L_0xf9c790, C4<0>, C4<0>;
L_0xf9c850 .delay 1 (30,30,30) L_0xf9c850/d;
v0xf804e0_0 .net "a", 0 0, L_0xf9ca40;  1 drivers
v0xf805c0_0 .net "andAout", 0 0, L_0xf9c440;  1 drivers
v0xf80680_0 .net "andBout", 0 0, L_0xf9c790;  1 drivers
v0xf80750_0 .net "b", 0 0, L_0xf9cb60;  1 drivers
v0xf80810_0 .net "carryin", 0 0, L_0xf9bdf0;  alias, 1 drivers
v0xf80900_0 .net "carryout", 0 0, L_0xf9c850;  alias, 1 drivers
v0xf809a0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf80a40_0 .net "sum", 0 0, L_0xf9c5a0;  1 drivers
v0xf80b00_0 .net "xorAout", 0 0, L_0xf9c330;  1 drivers
v0xf80c50_0 .net "xorCout", 0 0, L_0xf9b7a0;  1 drivers
S_0xf80e10 .scope generate, "genblock[21]" "genblock[21]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf80fd0 .param/l "i" 0 2 92, +C4<010101>;
S_0xf81090 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf80e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9c1f0/d .functor XOR 1, L_0xf9d5d0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9c1f0 .delay 1 (20,20,20) L_0xf9c1f0/d;
L_0xf9cda0/d .functor XOR 1, L_0xf9d4b0, L_0xf9c1f0, C4<0>, C4<0>;
L_0xf9cda0 .delay 1 (20,20,20) L_0xf9cda0/d;
L_0xf9ceb0/d .functor AND 1, L_0xf9d4b0, L_0xf9c1f0, C4<1>, C4<1>;
L_0xf9ceb0 .delay 1 (30,30,30) L_0xf9ceb0/d;
L_0xf9d010/d .functor XOR 1, L_0xf9cda0, L_0xf9c850, C4<0>, C4<0>;
L_0xf9d010 .delay 1 (20,20,20) L_0xf9d010/d;
L_0xf9d200/d .functor AND 1, L_0xf9cda0, L_0xf9c850, C4<1>, C4<1>;
L_0xf9d200 .delay 1 (30,30,30) L_0xf9d200/d;
L_0xf9d2c0/d .functor OR 1, L_0xf9ceb0, L_0xf9d200, C4<0>, C4<0>;
L_0xf9d2c0 .delay 1 (30,30,30) L_0xf9d2c0/d;
v0xf81300_0 .net "a", 0 0, L_0xf9d4b0;  1 drivers
v0xf813e0_0 .net "andAout", 0 0, L_0xf9ceb0;  1 drivers
v0xf814a0_0 .net "andBout", 0 0, L_0xf9d200;  1 drivers
v0xf81570_0 .net "b", 0 0, L_0xf9d5d0;  1 drivers
v0xf81630_0 .net "carryin", 0 0, L_0xf9c850;  alias, 1 drivers
v0xf81720_0 .net "carryout", 0 0, L_0xf9d2c0;  alias, 1 drivers
v0xf817c0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf81860_0 .net "sum", 0 0, L_0xf9d010;  1 drivers
v0xf81920_0 .net "xorAout", 0 0, L_0xf9cda0;  1 drivers
v0xf81a70_0 .net "xorCout", 0 0, L_0xf9c1f0;  1 drivers
S_0xf81c30 .scope generate, "genblock[22]" "genblock[22]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf81df0 .param/l "i" 0 2 92, +C4<010110>;
S_0xf81eb0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf81c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9cc50/d .functor XOR 1, L_0xf9e050, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9cc50 .delay 1 (20,20,20) L_0xf9cc50/d;
L_0xf9d820/d .functor XOR 1, L_0xf9def0, L_0xf9cc50, C4<0>, C4<0>;
L_0xf9d820 .delay 1 (20,20,20) L_0xf9d820/d;
L_0xf9d930/d .functor AND 1, L_0xf9def0, L_0xf9cc50, C4<1>, C4<1>;
L_0xf9d930 .delay 1 (30,30,30) L_0xf9d930/d;
L_0xf9da90/d .functor XOR 1, L_0xf9d820, L_0xf9d2c0, C4<0>, C4<0>;
L_0xf9da90 .delay 1 (20,20,20) L_0xf9da90/d;
L_0xf9dc80/d .functor AND 1, L_0xf9d820, L_0xf9d2c0, C4<1>, C4<1>;
L_0xf9dc80 .delay 1 (30,30,30) L_0xf9dc80/d;
L_0xf9dd40/d .functor OR 1, L_0xf9d930, L_0xf9dc80, C4<0>, C4<0>;
L_0xf9dd40 .delay 1 (30,30,30) L_0xf9dd40/d;
v0xf82120_0 .net "a", 0 0, L_0xf9def0;  1 drivers
v0xf82200_0 .net "andAout", 0 0, L_0xf9d930;  1 drivers
v0xf822c0_0 .net "andBout", 0 0, L_0xf9dc80;  1 drivers
v0xf82390_0 .net "b", 0 0, L_0xf9e050;  1 drivers
v0xf82450_0 .net "carryin", 0 0, L_0xf9d2c0;  alias, 1 drivers
v0xf82540_0 .net "carryout", 0 0, L_0xf9dd40;  alias, 1 drivers
v0xf825e0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf82680_0 .net "sum", 0 0, L_0xf9da90;  1 drivers
v0xf82740_0 .net "xorAout", 0 0, L_0xf9d820;  1 drivers
v0xf82890_0 .net "xorCout", 0 0, L_0xf9cc50;  1 drivers
S_0xf82a50 .scope generate, "genblock[23]" "genblock[23]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf82c10 .param/l "i" 0 2 92, +C4<010111>;
S_0xf82cd0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf82a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9d6c0/d .functor XOR 1, L_0xf9ea40, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9d6c0 .delay 1 (20,20,20) L_0xf9d6c0/d;
L_0xf9e260/d .functor XOR 1, L_0xf9e920, L_0xf9d6c0, C4<0>, C4<0>;
L_0xf9e260 .delay 1 (20,20,20) L_0xf9e260/d;
L_0xf9e320/d .functor AND 1, L_0xf9e920, L_0xf9d6c0, C4<1>, C4<1>;
L_0xf9e320 .delay 1 (30,30,30) L_0xf9e320/d;
L_0xf9e480/d .functor XOR 1, L_0xf9e260, L_0xf9dd40, C4<0>, C4<0>;
L_0xf9e480 .delay 1 (20,20,20) L_0xf9e480/d;
L_0xf9e670/d .functor AND 1, L_0xf9e260, L_0xf9dd40, C4<1>, C4<1>;
L_0xf9e670 .delay 1 (30,30,30) L_0xf9e670/d;
L_0xf9e730/d .functor OR 1, L_0xf9e320, L_0xf9e670, C4<0>, C4<0>;
L_0xf9e730 .delay 1 (30,30,30) L_0xf9e730/d;
v0xf82f40_0 .net "a", 0 0, L_0xf9e920;  1 drivers
v0xf83020_0 .net "andAout", 0 0, L_0xf9e320;  1 drivers
v0xf830e0_0 .net "andBout", 0 0, L_0xf9e670;  1 drivers
v0xf831b0_0 .net "b", 0 0, L_0xf9ea40;  1 drivers
v0xf83270_0 .net "carryin", 0 0, L_0xf9dd40;  alias, 1 drivers
v0xf83360_0 .net "carryout", 0 0, L_0xf9e730;  alias, 1 drivers
v0xf83400_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf834a0_0 .net "sum", 0 0, L_0xf9e480;  1 drivers
v0xf83560_0 .net "xorAout", 0 0, L_0xf9e260;  1 drivers
v0xf836b0_0 .net "xorCout", 0 0, L_0xf9d6c0;  1 drivers
S_0xf83870 .scope generate, "genblock[24]" "genblock[24]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf83a30 .param/l "i" 0 2 92, +C4<011000>;
S_0xf83af0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf83870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9e0f0/d .functor XOR 1, L_0xf9f490, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9e0f0 .delay 1 (20,20,20) L_0xf9e0f0/d;
L_0xf9ecb0/d .functor XOR 1, L_0xf9f370, L_0xf9e0f0, C4<0>, C4<0>;
L_0xf9ecb0 .delay 1 (20,20,20) L_0xf9ecb0/d;
L_0xf9ed70/d .functor AND 1, L_0xf9f370, L_0xf9e0f0, C4<1>, C4<1>;
L_0xf9ed70 .delay 1 (30,30,30) L_0xf9ed70/d;
L_0xf9eed0/d .functor XOR 1, L_0xf9ecb0, L_0xf9e730, C4<0>, C4<0>;
L_0xf9eed0 .delay 1 (20,20,20) L_0xf9eed0/d;
L_0xf9f0c0/d .functor AND 1, L_0xf9ecb0, L_0xf9e730, C4<1>, C4<1>;
L_0xf9f0c0 .delay 1 (30,30,30) L_0xf9f0c0/d;
L_0xf9f180/d .functor OR 1, L_0xf9ed70, L_0xf9f0c0, C4<0>, C4<0>;
L_0xf9f180 .delay 1 (30,30,30) L_0xf9f180/d;
v0xf83d60_0 .net "a", 0 0, L_0xf9f370;  1 drivers
v0xf83e40_0 .net "andAout", 0 0, L_0xf9ed70;  1 drivers
v0xf83f00_0 .net "andBout", 0 0, L_0xf9f0c0;  1 drivers
v0xf83fd0_0 .net "b", 0 0, L_0xf9f490;  1 drivers
v0xf84090_0 .net "carryin", 0 0, L_0xf9e730;  alias, 1 drivers
v0xf84180_0 .net "carryout", 0 0, L_0xf9f180;  alias, 1 drivers
v0xf84220_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf842c0_0 .net "sum", 0 0, L_0xf9eed0;  1 drivers
v0xf84380_0 .net "xorAout", 0 0, L_0xf9ecb0;  1 drivers
v0xf844d0_0 .net "xorCout", 0 0, L_0xf9e0f0;  1 drivers
S_0xf84690 .scope generate, "genblock[25]" "genblock[25]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf84850 .param/l "i" 0 2 92, +C4<011001>;
S_0xf84910 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf84690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9eb30/d .functor XOR 1, L_0xf9fed0, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9eb30 .delay 1 (20,20,20) L_0xf9eb30/d;
L_0xf9ec40/d .functor XOR 1, L_0xf9fdb0, L_0xf9eb30, C4<0>, C4<0>;
L_0xf9ec40 .delay 1 (20,20,20) L_0xf9ec40/d;
L_0xf9f7b0/d .functor AND 1, L_0xf9fdb0, L_0xf9eb30, C4<1>, C4<1>;
L_0xf9f7b0 .delay 1 (30,30,30) L_0xf9f7b0/d;
L_0xf9f910/d .functor XOR 1, L_0xf9ec40, L_0xf9f180, C4<0>, C4<0>;
L_0xf9f910 .delay 1 (20,20,20) L_0xf9f910/d;
L_0xf9fb00/d .functor AND 1, L_0xf9ec40, L_0xf9f180, C4<1>, C4<1>;
L_0xf9fb00 .delay 1 (30,30,30) L_0xf9fb00/d;
L_0xf9fbc0/d .functor OR 1, L_0xf9f7b0, L_0xf9fb00, C4<0>, C4<0>;
L_0xf9fbc0 .delay 1 (30,30,30) L_0xf9fbc0/d;
v0xf84b80_0 .net "a", 0 0, L_0xf9fdb0;  1 drivers
v0xf84c60_0 .net "andAout", 0 0, L_0xf9f7b0;  1 drivers
v0xf84d20_0 .net "andBout", 0 0, L_0xf9fb00;  1 drivers
v0xf84df0_0 .net "b", 0 0, L_0xf9fed0;  1 drivers
v0xf84eb0_0 .net "carryin", 0 0, L_0xf9f180;  alias, 1 drivers
v0xf84fa0_0 .net "carryout", 0 0, L_0xf9fbc0;  alias, 1 drivers
v0xf85040_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf850e0_0 .net "sum", 0 0, L_0xf9f910;  1 drivers
v0xf851a0_0 .net "xorAout", 0 0, L_0xf9ec40;  1 drivers
v0xf852f0_0 .net "xorCout", 0 0, L_0xf9eb30;  1 drivers
S_0xf854b0 .scope generate, "genblock[26]" "genblock[26]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf85670 .param/l "i" 0 2 92, +C4<011010>;
S_0xf85730 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf854b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9f580/d .functor XOR 1, L_0xfa0920, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9f580 .delay 1 (20,20,20) L_0xf9f580/d;
L_0xf9f690/d .functor XOR 1, L_0xfa0800, L_0xf9f580, C4<0>, C4<0>;
L_0xf9f690 .delay 1 (20,20,20) L_0xf9f690/d;
L_0xfa0200/d .functor AND 1, L_0xfa0800, L_0xf9f580, C4<1>, C4<1>;
L_0xfa0200 .delay 1 (30,30,30) L_0xfa0200/d;
L_0xfa0360/d .functor XOR 1, L_0xf9f690, L_0xf9fbc0, C4<0>, C4<0>;
L_0xfa0360 .delay 1 (20,20,20) L_0xfa0360/d;
L_0xfa0550/d .functor AND 1, L_0xf9f690, L_0xf9fbc0, C4<1>, C4<1>;
L_0xfa0550 .delay 1 (30,30,30) L_0xfa0550/d;
L_0xfa0610/d .functor OR 1, L_0xfa0200, L_0xfa0550, C4<0>, C4<0>;
L_0xfa0610 .delay 1 (30,30,30) L_0xfa0610/d;
v0xf859a0_0 .net "a", 0 0, L_0xfa0800;  1 drivers
v0xf85a80_0 .net "andAout", 0 0, L_0xfa0200;  1 drivers
v0xf85b40_0 .net "andBout", 0 0, L_0xfa0550;  1 drivers
v0xf85c10_0 .net "b", 0 0, L_0xfa0920;  1 drivers
v0xf85cd0_0 .net "carryin", 0 0, L_0xf9fbc0;  alias, 1 drivers
v0xf85dc0_0 .net "carryout", 0 0, L_0xfa0610;  alias, 1 drivers
v0xf85e60_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf85f00_0 .net "sum", 0 0, L_0xfa0360;  1 drivers
v0xf85fc0_0 .net "xorAout", 0 0, L_0xf9f690;  1 drivers
v0xf86110_0 .net "xorCout", 0 0, L_0xf9f580;  1 drivers
S_0xf862d0 .scope generate, "genblock[27]" "genblock[27]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf86490 .param/l "i" 0 2 92, +C4<011011>;
S_0xf86550 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf862d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xf9ffc0/d .functor XOR 1, L_0xfa1380, v0xf8b140_0, C4<0>, C4<0>;
L_0xf9ffc0 .delay 1 (20,20,20) L_0xf9ffc0/d;
L_0xfa00d0/d .functor XOR 1, L_0xfa1260, L_0xf9ffc0, C4<0>, C4<0>;
L_0xfa00d0 .delay 1 (20,20,20) L_0xfa00d0/d;
L_0xfa0c60/d .functor AND 1, L_0xfa1260, L_0xf9ffc0, C4<1>, C4<1>;
L_0xfa0c60 .delay 1 (30,30,30) L_0xfa0c60/d;
L_0xfa0dc0/d .functor XOR 1, L_0xfa00d0, L_0xfa0610, C4<0>, C4<0>;
L_0xfa0dc0 .delay 1 (20,20,20) L_0xfa0dc0/d;
L_0xfa0fb0/d .functor AND 1, L_0xfa00d0, L_0xfa0610, C4<1>, C4<1>;
L_0xfa0fb0 .delay 1 (30,30,30) L_0xfa0fb0/d;
L_0xfa1070/d .functor OR 1, L_0xfa0c60, L_0xfa0fb0, C4<0>, C4<0>;
L_0xfa1070 .delay 1 (30,30,30) L_0xfa1070/d;
v0xf867c0_0 .net "a", 0 0, L_0xfa1260;  1 drivers
v0xf868a0_0 .net "andAout", 0 0, L_0xfa0c60;  1 drivers
v0xf86960_0 .net "andBout", 0 0, L_0xfa0fb0;  1 drivers
v0xf86a30_0 .net "b", 0 0, L_0xfa1380;  1 drivers
v0xf86af0_0 .net "carryin", 0 0, L_0xfa0610;  alias, 1 drivers
v0xf86be0_0 .net "carryout", 0 0, L_0xfa1070;  alias, 1 drivers
v0xf86c80_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf86d20_0 .net "sum", 0 0, L_0xfa0dc0;  1 drivers
v0xf86de0_0 .net "xorAout", 0 0, L_0xfa00d0;  1 drivers
v0xf86f30_0 .net "xorCout", 0 0, L_0xf9ffc0;  1 drivers
S_0xf870f0 .scope generate, "genblock[28]" "genblock[28]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf872b0 .param/l "i" 0 2 92, +C4<011100>;
S_0xf87370 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf870f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa0a10/d .functor XOR 1, L_0xfa1df0, v0xf8b140_0, C4<0>, C4<0>;
L_0xfa0a10 .delay 1 (20,20,20) L_0xfa0a10/d;
L_0xfa0b20/d .functor XOR 1, L_0xfa1cd0, L_0xfa0a10, C4<0>, C4<0>;
L_0xfa0b20 .delay 1 (20,20,20) L_0xfa0b20/d;
L_0xfa16d0/d .functor AND 1, L_0xfa1cd0, L_0xfa0a10, C4<1>, C4<1>;
L_0xfa16d0 .delay 1 (30,30,30) L_0xfa16d0/d;
L_0xfa1830/d .functor XOR 1, L_0xfa0b20, L_0xfa1070, C4<0>, C4<0>;
L_0xfa1830 .delay 1 (20,20,20) L_0xfa1830/d;
L_0xfa1a20/d .functor AND 1, L_0xfa0b20, L_0xfa1070, C4<1>, C4<1>;
L_0xfa1a20 .delay 1 (30,30,30) L_0xfa1a20/d;
L_0xfa1ae0/d .functor OR 1, L_0xfa16d0, L_0xfa1a20, C4<0>, C4<0>;
L_0xfa1ae0 .delay 1 (30,30,30) L_0xfa1ae0/d;
v0xf875e0_0 .net "a", 0 0, L_0xfa1cd0;  1 drivers
v0xf876c0_0 .net "andAout", 0 0, L_0xfa16d0;  1 drivers
v0xf87780_0 .net "andBout", 0 0, L_0xfa1a20;  1 drivers
v0xf87850_0 .net "b", 0 0, L_0xfa1df0;  1 drivers
v0xf87910_0 .net "carryin", 0 0, L_0xfa1070;  alias, 1 drivers
v0xf87a00_0 .net "carryout", 0 0, L_0xfa1ae0;  alias, 1 drivers
v0xf87aa0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf87b40_0 .net "sum", 0 0, L_0xfa1830;  1 drivers
v0xf87c00_0 .net "xorAout", 0 0, L_0xfa0b20;  1 drivers
v0xf87d50_0 .net "xorCout", 0 0, L_0xfa0a10;  1 drivers
S_0xf87f10 .scope generate, "genblock[29]" "genblock[29]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf880d0 .param/l "i" 0 2 92, +C4<011101>;
S_0xf88190 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf87f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa1470/d .functor XOR 1, L_0xfa2870, v0xf8b140_0, C4<0>, C4<0>;
L_0xfa1470 .delay 1 (20,20,20) L_0xfa1470/d;
L_0xfa1580/d .functor XOR 1, L_0xfa2710, L_0xfa1470, C4<0>, C4<0>;
L_0xfa1580 .delay 1 (20,20,20) L_0xfa1580/d;
L_0xfa2150/d .functor AND 1, L_0xfa2710, L_0xfa1470, C4<1>, C4<1>;
L_0xfa2150 .delay 1 (30,30,30) L_0xfa2150/d;
L_0xfa22b0/d .functor XOR 1, L_0xfa1580, L_0xfa1ae0, C4<0>, C4<0>;
L_0xfa22b0 .delay 1 (20,20,20) L_0xfa22b0/d;
L_0xfa24a0/d .functor AND 1, L_0xfa1580, L_0xfa1ae0, C4<1>, C4<1>;
L_0xfa24a0 .delay 1 (30,30,30) L_0xfa24a0/d;
L_0xfa2560/d .functor OR 1, L_0xfa2150, L_0xfa24a0, C4<0>, C4<0>;
L_0xfa2560 .delay 1 (30,30,30) L_0xfa2560/d;
v0xf88400_0 .net "a", 0 0, L_0xfa2710;  1 drivers
v0xf884e0_0 .net "andAout", 0 0, L_0xfa2150;  1 drivers
v0xf885a0_0 .net "andBout", 0 0, L_0xfa24a0;  1 drivers
v0xf88670_0 .net "b", 0 0, L_0xfa2870;  1 drivers
v0xf88730_0 .net "carryin", 0 0, L_0xfa1ae0;  alias, 1 drivers
v0xf88820_0 .net "carryout", 0 0, L_0xfa2560;  alias, 1 drivers
v0xf888c0_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf88960_0 .net "sum", 0 0, L_0xfa22b0;  1 drivers
v0xf88a20_0 .net "xorAout", 0 0, L_0xfa1580;  1 drivers
v0xf88b70_0 .net "xorCout", 0 0, L_0xfa1470;  1 drivers
S_0xf88d30 .scope generate, "genblock[30]" "genblock[30]" 2 92, 2 92 0, S_0xf6d7a0;
 .timescale 0 0;
P_0xf88ef0 .param/l "i" 0 2 92, +C4<011110>;
S_0xf88fb0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0xf88d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa1ee0/d .functor XOR 1, L_0xfa36d0, v0xf8b140_0, C4<0>, C4<0>;
L_0xfa1ee0 .delay 1 (20,20,20) L_0xfa1ee0/d;
L_0xfa1fa0/d .functor XOR 1, L_0xfa3570, L_0xfa1ee0, C4<0>, C4<0>;
L_0xfa1fa0 .delay 1 (20,20,20) L_0xfa1fa0/d;
L_0xf89800/d .functor AND 1, L_0xfa3570, L_0xfa1ee0, C4<1>, C4<1>;
L_0xf89800 .delay 1 (30,30,30) L_0xf89800/d;
L_0xf89ac0/d .functor XOR 1, L_0xfa1fa0, L_0xfa2560, C4<0>, C4<0>;
L_0xf89ac0 .delay 1 (20,20,20) L_0xf89ac0/d;
L_0xfa3300/d .functor AND 1, L_0xfa1fa0, L_0xfa2560, C4<1>, C4<1>;
L_0xfa3300 .delay 1 (30,30,30) L_0xfa3300/d;
L_0xfa33c0/d .functor OR 1, L_0xf89800, L_0xfa3300, C4<0>, C4<0>;
L_0xfa33c0 .delay 1 (30,30,30) L_0xfa33c0/d;
v0xf89220_0 .net "a", 0 0, L_0xfa3570;  1 drivers
v0xf89300_0 .net "andAout", 0 0, L_0xf89800;  1 drivers
v0xf893c0_0 .net "andBout", 0 0, L_0xfa3300;  1 drivers
v0xf89490_0 .net "b", 0 0, L_0xfa36d0;  1 drivers
v0xf89550_0 .net "carryin", 0 0, L_0xfa2560;  alias, 1 drivers
v0xf89640_0 .net "carryout", 0 0, L_0xfa33c0;  alias, 1 drivers
v0xf89710_0 .net "subtract", 0 0, v0xf8b140_0;  alias, 1 drivers
v0xf7b3f0_0 .net "sum", 0 0, L_0xf89ac0;  1 drivers
v0xf7b490_0 .net "xorAout", 0 0, L_0xfa1fa0;  1 drivers
v0xf89bc0_0 .net "xorCout", 0 0, L_0xfa1ee0;  1 drivers
S_0xf1c950 .scope module, "twoBitAdder" "twoBitAdder" 2 30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 2 "a"
    .port_info 4 /INPUT 2 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa7460/d .functor XOR 1, L_0xfa6f20, L_0xfa63e0, C4<0>, C4<0>;
L_0xfa7460 .delay 1 (20,20,20) L_0xfa7460/d;
o0x7f313515a828 .functor BUFZ 2, C4<zz>; HiZ drive
v0xf8c690_0 .net "a", 1 0, o0x7f313515a828;  0 drivers
o0x7f313515a858 .functor BUFZ 2, C4<zz>; HiZ drive
v0xf8c790_0 .net "b", 1 0, o0x7f313515a858;  0 drivers
v0xf8c870_0 .net "carryout", 0 0, L_0xfa6f20;  1 drivers
v0xf8c910_0 .net "carryout0", 0 0, L_0xfa63e0;  1 drivers
v0xf8c9b0_0 .net "overflow", 0 0, L_0xfa7460;  1 drivers
o0x7f313515a378 .functor BUFZ 1, C4<z>; HiZ drive
v0xf8caa0_0 .net "subtract", 0 0, o0x7f313515a378;  0 drivers
v0xf8cb40_0 .net "sum", 1 0, L_0xfa7080;  1 drivers
L_0xfa6580 .part o0x7f313515a828, 0, 1;
L_0xfa66a0 .part o0x7f313515a858, 0, 1;
L_0xfa7080 .concat8 [ 1 1 0 0], L_0xfa6120, L_0xfa6b50;
L_0xfa7230 .part o0x7f313515a828, 1, 1;
L_0xfa7320 .part o0x7f313515a858, 1, 1;
S_0xf8b2d0 .scope module, "adder0" "bitsliceAdder" 2 42, 2 6 0, S_0xf1c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa5d60/d .functor XOR 1, L_0xfa66a0, o0x7f313515a378, C4<0>, C4<0>;
L_0xfa5d60 .delay 1 (20,20,20) L_0xfa5d60/d;
L_0xfa5e60/d .functor XOR 1, L_0xfa6580, L_0xfa5d60, C4<0>, C4<0>;
L_0xfa5e60 .delay 1 (20,20,20) L_0xfa5e60/d;
L_0xfa5fc0/d .functor AND 1, L_0xfa6580, L_0xfa5d60, C4<1>, C4<1>;
L_0xfa5fc0 .delay 1 (30,30,30) L_0xfa5fc0/d;
L_0xfa6120/d .functor XOR 1, L_0xfa5e60, o0x7f313515a378, C4<0>, C4<0>;
L_0xfa6120 .delay 1 (20,20,20) L_0xfa6120/d;
L_0xfa6280/d .functor AND 1, L_0xfa5e60, o0x7f313515a378, C4<1>, C4<1>;
L_0xfa6280 .delay 1 (30,30,30) L_0xfa6280/d;
L_0xfa63e0/d .functor OR 1, L_0xfa5fc0, L_0xfa6280, C4<0>, C4<0>;
L_0xfa63e0 .delay 1 (30,30,30) L_0xfa63e0/d;
v0xf8b540_0 .net "a", 0 0, L_0xfa6580;  1 drivers
v0xf8b5e0_0 .net "andAout", 0 0, L_0xfa5fc0;  1 drivers
v0xf8b680_0 .net "andBout", 0 0, L_0xfa6280;  1 drivers
v0xf8b720_0 .net "b", 0 0, L_0xfa66a0;  1 drivers
v0xf8b7c0_0 .net "carryin", 0 0, o0x7f313515a378;  alias, 0 drivers
v0xf8b8b0_0 .net "carryout", 0 0, L_0xfa63e0;  alias, 1 drivers
v0xf8b950_0 .net "subtract", 0 0, o0x7f313515a378;  alias, 0 drivers
v0xf8b9f0_0 .net "sum", 0 0, L_0xfa6120;  1 drivers
v0xf8ba90_0 .net "xorAout", 0 0, L_0xfa5e60;  1 drivers
v0xf8bbc0_0 .net "xorCout", 0 0, L_0xfa5d60;  1 drivers
S_0xf8bca0 .scope module, "adder1" "bitsliceAdder" 2 43, 2 6 0, S_0xf1c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0xfa6790/d .functor XOR 1, L_0xfa7320, L_0xfa63e0, C4<0>, C4<0>;
L_0xfa6790 .delay 1 (20,20,20) L_0xfa6790/d;
L_0xfa6890/d .functor XOR 1, L_0xfa7230, L_0xfa6790, C4<0>, C4<0>;
L_0xfa6890 .delay 1 (20,20,20) L_0xfa6890/d;
L_0xfa69f0/d .functor AND 1, L_0xfa7230, L_0xfa6790, C4<1>, C4<1>;
L_0xfa69f0 .delay 1 (30,30,30) L_0xfa69f0/d;
L_0xfa6b50/d .functor XOR 1, L_0xfa6890, o0x7f313515a378, C4<0>, C4<0>;
L_0xfa6b50 .delay 1 (20,20,20) L_0xfa6b50/d;
L_0xfa6cb0/d .functor AND 1, L_0xfa6890, o0x7f313515a378, C4<1>, C4<1>;
L_0xfa6cb0 .delay 1 (30,30,30) L_0xfa6cb0/d;
L_0xfa6f20/d .functor OR 1, L_0xfa69f0, L_0xfa6cb0, C4<0>, C4<0>;
L_0xfa6f20 .delay 1 (30,30,30) L_0xfa6f20/d;
v0xf8bec0_0 .net "a", 0 0, L_0xfa7230;  1 drivers
v0xf8bf60_0 .net "andAout", 0 0, L_0xfa69f0;  1 drivers
v0xf8c000_0 .net "andBout", 0 0, L_0xfa6cb0;  1 drivers
v0xf8c0a0_0 .net "b", 0 0, L_0xfa7320;  1 drivers
v0xf8c140_0 .net "carryin", 0 0, o0x7f313515a378;  alias, 0 drivers
v0xf8c280_0 .net "carryout", 0 0, L_0xfa6f20;  alias, 1 drivers
v0xf8c320_0 .net "subtract", 0 0, L_0xfa63e0;  alias, 1 drivers
v0xf8c3c0_0 .net "sum", 0 0, L_0xfa6b50;  1 drivers
v0xf8c460_0 .net "xorAout", 0 0, L_0xfa6890;  1 drivers
v0xf8c590_0 .net "xorCout", 0 0, L_0xfa6790;  1 drivers
    .scope S_0xf1a890;
T_0 ;
    %vpi_call 3 19 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call 3 20 "$dumpvars" {0 0 0};
    %vpi_call 3 22 "$display", "Beginning tests" {0 0 0};
    %vpi_call 3 23 "$display", "Add positive numbers" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8b140_0, 0, 1;
    %pushi/vec4 12543, 0, 32;
    %store/vec4 v0xf8ae30_0, 0, 32;
    %pushi/vec4 43298, 0, 32;
    %store/vec4 v0xf8af10_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0xf8ae30_0;
    %load/vec4 v0xf8af10_0;
    %add;
    %load/vec4 v0xf8b230_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 3 27 "$display", "Test failed" {0 0 0};
    %load/vec4 v0xf8ae30_0;
    %load/vec4 v0xf8af10_0;
    %add;
    %vpi_call 3 28 "$display", "Expected: %b", S<0,vec4,s32> {1 0 0};
    %vpi_call 3 29 "$display", "Actual:   %b", v0xf8b230_0 {0 0 0};
T_0.0 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./adder.v";
    "adder.t.v";
