<stg><name>toThreshold_borderInterpolate</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:0  %borderType_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %borderType)

]]></node>
<StgValue><ssdm name="borderType_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:1  %len_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %len)

]]></node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:2  %p_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %p)

]]></node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:4  %rev = xor i1 %tmp, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:5  %len_cast1_cast = zext i12 %len_read to i13

]]></node>
<StgValue><ssdm name="len_cast1_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:6  %tmp_1 = icmp sgt i13 %len_cast1_cast, %p_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:7  %or_cond = and i1 %tmp_1, %rev

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:9  %tmp_2 = icmp eq i4 %borderType_read, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:10  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:14  %tmp_5 = icmp eq i4 %borderType_read, 2

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:16  %tmp_7 = icmp eq i4 %borderType_read, 4

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:17  %p_assign_1 = xor i13 %p_read, -1

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:21  %tmp_11 = icmp eq i4 %borderType_read, 0

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:37  %tmp_1_not = xor i1 %tmp_1, true

]]></node>
<StgValue><ssdm name="tmp_1_not"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:38  %sel_tmp = or i1 %tmp, %tmp_1_not

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_151" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:11  %tmp_4 = add i13 %len_cast1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge_ifconv:12  %p_assign = select i1 %tmp_151, i13 0, i13 %tmp_4

]]></node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:13  %p_assign_cast = sext i13 %p_assign to i14

]]></node>
<StgValue><ssdm name="p_assign_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:15  %tmp_6 = icmp eq i12 %len_read, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge_ifconv:18  %p_p = select i1 %tmp_151, i13 %p_assign_1, i13 %p_read

]]></node>
<StgValue><ssdm name="p_p"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:20  %tmp_9 = icmp slt i13 %p_p, %len_cast1_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge_ifconv:22  %p_p3 = select i1 %tmp_11, i13 -1, i13 %p_read

]]></node>
<StgValue><ssdm name="p_p3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:24  %tmp_12 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %len_read, i1 false)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:25  %tmp_73_cast = zext i13 %tmp_12 to i15

]]></node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:26  %tmp_73_cast_cast = zext i13 %tmp_12 to i14

]]></node>
<StgValue><ssdm name="tmp_73_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:27  %tmp_13 = xor i13 %p_p, -1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:28  %tmp_74_cast = sext i13 %tmp_13 to i15

]]></node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge_ifconv:29  %p_assign_2 = add i15 %tmp_73_cast, %tmp_74_cast

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_151" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:30  %p_assign_3 = sub i13 0, %p_read

]]></node>
<StgValue><ssdm name="p_assign_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge_ifconv:31  %p_p2 = select i1 %tmp_151, i13 %p_assign_3, i13 %p_read

]]></node>
<StgValue><ssdm name="p_p2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:33  %p_p2_cast_cast = zext i13 %p_p2 to i14

]]></node>
<StgValue><ssdm name="p_p2_cast_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge_ifconv:34  %tmp_15 = icmp ult i13 %p_p2, %len_cast1_cast

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge_ifconv:35  %tmp_17 = add i14 %tmp_73_cast_cast, -2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge_ifconv:36  %p_assign_4 = sub i14 %tmp_17, %p_p2_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:39  %sel_tmp1 = and i1 %tmp_2, %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge_ifconv:40  %sel_tmp2 = select i1 %sel_tmp1, i14 %p_assign_cast, i14 %p_assign_4

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:41  %sel_tmp2_cast = sext i14 %sel_tmp2 to i15

]]></node>
<StgValue><ssdm name="sel_tmp2_cast"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:42  %sel_tmp5_demorgan = or i1 %or_cond, %tmp_2

]]></node>
<StgValue><ssdm name="sel_tmp5_demorgan"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:43  %sel_tmp5 = xor i1 %sel_tmp5_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:44  %sel_tmp6 = and i1 %tmp_5, %sel_tmp5

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:45  %sel_tmp7 = xor i1 %tmp_6, true

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:46  %sel_tmp8 = and i1 %sel_tmp6, %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:47  %sel_tmp9 = xor i1 %tmp_9, true

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:48  %sel_tmp10 = and i1 %sel_tmp8, %sel_tmp9

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:49  %sel_tmp11 = select i1 %sel_tmp10, i15 %p_assign_2, i15 %sel_tmp2_cast

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:50  %sel_tmp16_demorgan = or i1 %sel_tmp5_demorgan, %tmp_5

]]></node>
<StgValue><ssdm name="sel_tmp16_demorgan"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:51  %sel_tmp18_demorgan = or i1 %sel_tmp16_demorgan, %tmp_7

]]></node>
<StgValue><ssdm name="sel_tmp18_demorgan"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:54  %sel_tmp25 = and i1 %sel_tmp6, %tmp_6

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:56  %sel_tmp33 = and i1 %sel_tmp8, %tmp_9

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:58  %sel_tmp39 = xor i1 %sel_tmp16_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:59  %sel_tmp40 = and i1 %tmp_7, %sel_tmp39

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:60  %sel_tmp41 = and i1 %sel_tmp40, %tmp_6

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:62  %tmp53 = and i1 %tmp_15, %sel_tmp7

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:63  %sel_tmp51 = and i1 %tmp53, %sel_tmp40

]]></node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="sel_tmp25" val="0"/>
<literal name="sel_tmp33" val="0"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:8  %p_cast1_cast = sext i13 %p_read to i15

]]></node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="sel_tmp33" val="1"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:19  %p_p_cast2_cast = sext i13 %p_p to i15

]]></node>
<StgValue><ssdm name="p_p_cast2_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="sel_tmp18_demorgan" val="0"/>
<literal name="sel_tmp25" val="0"/>
<literal name="sel_tmp33" val="0"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:23  %p_p3_cast_cast = sext i13 %p_p3 to i15

]]></node>
<StgValue><ssdm name="p_p3_cast_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="sel_tmp51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:32  %p_p2_cast = zext i13 %p_p2 to i15

]]></node>
<StgValue><ssdm name="p_p2_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="sel_tmp25" val="0"/>
<literal name="sel_tmp33" val="0"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:52  %sel_tmp19 = select i1 %sel_tmp18_demorgan, i15 %sel_tmp11, i15 %p_p3_cast_cast

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="sel_tmp25" val="0"/>
<literal name="sel_tmp33" val="0"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:53  %sel_tmp20 = select i1 %or_cond, i15 %p_cast1_cast, i15 %sel_tmp19

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="sel_tmp33" val="0"/>
<literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:55  %sel_tmp26 = select i1 %sel_tmp25, i15 0, i15 %sel_tmp20

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="sel_tmp41" val="0"/>
<literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:57  %sel_tmp34 = select i1 %sel_tmp33, i15 %p_p_cast2_cast, i15 %sel_tmp26

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="sel_tmp51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:61  %sel_tmp42 = select i1 %sel_tmp41, i15 0, i15 %sel_tmp34

]]></node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:64  %p_assign_5 = select i1 %sel_tmp51, i15 %p_p2_cast, i15 %sel_tmp42

]]></node>
<StgValue><ssdm name="p_assign_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:65  ret i15 %p_assign_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
