Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:22:48 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.130ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u0/expa_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.089%)  route 0.067ns (29.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X9Y150         net (fo=4299, unset)         0.588     1.843    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.091     1.934    a1_add/opa_r_reg[23]/Q
    SLICE_X10Y149        net (fo=9, unset)            0.067     2.001    a1_add/u0/Q[23]
    SLICE_X10Y149        LUT3 (Prop_lut3_I1_O)        0.066     2.067    a1_add/u0/expa_ff_i_1__1/O
    SLICE_X10Y149        net (fo=2, routed)           0.000     2.067    a1_add/u0/expa_ff0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X10Y149        net (fo=4299, unset)         0.863     2.360    a1_add/u0/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.110    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.087     2.197    a1_add/u0/expa_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.122ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.126ns (52.282%)  route 0.115ns (47.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[3]/Q
    SLICE_X12Y149        net (fo=11, unset)           0.115     2.057    a1_add/u1/opa_r[3]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.026     2.083    a1_add/u1/fractb_out[6]_i_1__0/O
    SLICE_X12Y149        net (fo=1, routed)           0.000     2.083    a1_add/u1/fractb_s[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.096     2.205    a1_add/u1/fractb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.813%)  route 0.093ns (48.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y152        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/out_o1_reg[7]/Q
    SLICE_X17Y149        net (fo=1, unset)            0.093     2.035    a1_add/out_o1[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X17Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X17Y149        FDRE (Hold_fdre_C_D)         0.039     2.148    a1_add/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fracta_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.675%)  route 0.115ns (47.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[3]/Q
    SLICE_X12Y149        net (fo=11, unset)           0.115     2.057    a1_add/u1/opa_r[3]
    SLICE_X12Y149        LUT5 (Prop_lut5_I4_O)        0.028     2.085    a1_add/u1/fracta_out[6]_i_1__0/O
    SLICE_X12Y149        net (fo=1, routed)           0.000     2.085    a1_add/u1/fracta_s[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087     2.196    a1_add/u1/fracta_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.144ns (57.143%)  route 0.108ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     1.960    a1_add/opa_r_reg[17]/Q
    SLICE_X12Y149        net (fo=12, unset)           0.108     2.068    a1_add/u1/opa_r[17]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.026     2.094    a1_add/u1/fractb_out[20]_i_1__0/O
    SLICE_X12Y149        net (fo=1, routed)           0.000     2.094    a1_add/u1/fractb_s[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.096     2.205    a1_add/u1/fractb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.132ns (55.462%)  route 0.106ns (44.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[6]/Q
    SLICE_X15Y148        net (fo=11, unset)           0.106     2.048    a1_add/u1/opa_r[6]
    SLICE_X15Y148        LUT5 (Prop_lut5_I0_O)        0.032     2.080    a1_add/u1/fractb_out[9]_i_1__0/O
    SLICE_X15Y148        net (fo=1, routed)           0.000     2.080    a1_add/u1/fractb_s[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X15Y148        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.075     2.184    a1_add/u1/fractb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fracta_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.480%)  route 0.108ns (42.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     1.960    a1_add/opa_r_reg[17]/Q
    SLICE_X12Y149        net (fo=12, unset)           0.108     2.068    a1_add/u1/opa_r[17]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.028     2.096    a1_add/u1/fracta_out[20]_i_1__0/O
    SLICE_X12Y149        net (fo=1, routed)           0.000     2.096    a1_add/u1/fracta_s[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087     2.196    a1_add/u1/fracta_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.077%)  route 0.108ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y152        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/out_o1_reg[1]/Q
    SLICE_X18Y149        net (fo=1, unset)            0.108     2.050    a1_add/out_o1[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X18Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X18Y149        FDRE (Hold_fdre_C_D)         0.037     2.146    a1_add/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fracta_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.701%)  route 0.106ns (45.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[6]/Q
    SLICE_X15Y148        net (fo=11, unset)           0.106     2.048    a1_add/u1/opa_r[6]
    SLICE_X15Y148        LUT5 (Prop_lut5_I2_O)        0.028     2.076    a1_add/u1/fracta_out[9]_i_1__0/O
    SLICE_X15Y148        net (fo=1, routed)           0.000     2.076    a1_add/u1/fracta_s[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X15Y148        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.061     2.170    a1_add/u1/fracta_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 a1_add/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.948%)  route 0.113ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X19Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/out_reg[13]/Q
    SLICE_X19Y145        net (fo=1, unset)            0.113     2.055    x6_mul/O1[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X19Y145        net (fo=4299, unset)         0.861     2.358    x6_mul/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.108    
    SLICE_X19Y145        FDRE (Hold_fdre_C_D)         0.040     2.148    x6_mul/opa_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.127ns (46.520%)  route 0.146ns (53.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[7]/Q
    SLICE_X14Y147        net (fo=14, unset)           0.146     2.088    a1_add/u1/opa_r[7]
    SLICE_X14Y147        LUT5 (Prop_lut5_I0_O)        0.027     2.115    a1_add/u1/fractb_out[10]_i_1__0/O
    SLICE_X14Y147        net (fo=1, routed)           0.000     2.115    a1_add/u1/fractb_s[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X14Y147        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X14Y147        FDRE (Hold_fdre_C_D)         0.096     2.205    a1_add/u1/fractb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 a1_add/opb_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.345%)  route 0.092ns (38.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X14Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDRE (Prop_fdre_C_Q)         0.118     1.960    a1_add/opb_r_reg[31]/Q
    SLICE_X13Y149        net (fo=4, unset)            0.092     2.052    a1_add/u1/Q[30]
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.028     2.080    a1_add/u1/sign_i_1__3/O
    SLICE_X13Y149        net (fo=1, routed)           0.000     2.080    a1_add/u1/sign_d_0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X13Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.061     2.170    a1_add/u1/sign_reg
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 a1_add/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.455%)  route 0.120ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X19Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/out_reg[17]/Q
    SLICE_X19Y149        net (fo=1, unset)            0.120     2.062    x6_mul/O1[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X19Y149        net (fo=4299, unset)         0.862     2.359    x6_mul/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X19Y149        FDRE (Hold_fdre_C_D)         0.036     2.145    x6_mul/opa_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.886%)  route 0.145ns (53.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y153        net (fo=4299, unset)         0.586     1.841    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.100     1.941    a1_add/opa_r_reg[20]/Q
    SLICE_X12Y149        net (fo=12, unset)           0.145     2.086    a1_add/u1/opa_r[20]
    SLICE_X12Y149        LUT6 (Prop_lut6_I0_O)        0.028     2.114    a1_add/u1/fractb_out[23]_i_1__0/O
    SLICE_X12Y149        net (fo=1, routed)           0.000     2.114    a1_add/u1/fractb_s[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087     2.196    a1_add/u1/fractb_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fracta_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.715%)  route 0.146ns (53.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[7]/Q
    SLICE_X14Y147        net (fo=14, unset)           0.146     2.088    a1_add/u1/opa_r[7]
    SLICE_X14Y147        LUT5 (Prop_lut5_I2_O)        0.028     2.116    a1_add/u1/fracta_out[10]_i_1__0/O
    SLICE_X14Y147        net (fo=1, routed)           0.000     2.116    a1_add/u1/fracta_s[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X14Y147        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X14Y147        FDRE (Hold_fdre_C_D)         0.087     2.196    a1_add/u1/fracta_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u0/expa_00_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.157ns (56.475%)  route 0.121ns (43.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X9Y150         net (fo=4299, unset)         0.588     1.843    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.091     1.934    a1_add/opa_r_reg[23]/Q
    SLICE_X8Y149         net (fo=9, unset)            0.121     2.055    a1_add/u1/I1[1]
    SLICE_X8Y149         LUT3 (Prop_lut3_I1_O)        0.066     2.121    a1_add/u1/expa_00_i_1__1/O
    SLICE_X8Y149         net (fo=11, routed)          0.000     2.121    a1_add/u0/expa_dn
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X8Y149         net (fo=4299, unset)         0.863     2.360    a1_add/u0/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.110    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.087     2.197    a1_add/u0/expa_00_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.103%)  route 0.132ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y152        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/out_o1_reg[9]/Q
    SLICE_X17Y146        net (fo=1, unset)            0.132     2.074    a1_add/out_o1[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X17Y146        net (fo=4299, unset)         0.861     2.358    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.108    
    SLICE_X17Y146        FDRE (Hold_fdre_C_D)         0.041     2.149    a1_add/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.254%)  route 0.136ns (50.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[11]/Q
    SLICE_X13Y148        net (fo=13, unset)           0.136     2.078    a1_add/u1/opa_r[11]
    SLICE_X13Y148        LUT5 (Prop_lut5_I0_O)        0.032     2.110    a1_add/u1/fractb_out[14]_i_1__0/O
    SLICE_X13Y148        net (fo=1, routed)           0.000     2.110    a1_add/u1/fractb_s[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X13Y148        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.075     2.184    a1_add/u1/fractb_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.000%)  route 0.118ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X14Y153        net (fo=4299, unset)         0.586     1.841    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.118     1.959    a1_add/out_o1_reg[10]/Q
    SLICE_X16Y146        net (fo=1, unset)            0.118     2.077    a1_add/out_o1[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y146        net (fo=4299, unset)         0.861     2.358    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.108    
    SLICE_X16Y146        FDRE (Hold_fdre_C_D)         0.042     2.150    a1_add/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.132ns (48.889%)  route 0.138ns (51.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X19Y151        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[5]/Q
    SLICE_X15Y148        net (fo=10, unset)           0.138     2.080    a1_add/u1/opa_r[5]
    SLICE_X15Y148        LUT5 (Prop_lut5_I0_O)        0.032     2.112    a1_add/u1/fractb_out[8]_i_1__0/O
    SLICE_X15Y148        net (fo=1, routed)           0.000     2.112    a1_add/u1/fractb_s[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X15Y148        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.075     2.184    a1_add/u1/fractb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.175ns (60.764%)  route 0.113ns (39.236%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y149        net (fo=55, unset)           0.113     2.055    a1_add/u3/fasu_op
    SLICE_X16Y149        LUT3 (Prop_lut3_I1_O)        0.028     2.083    a1_add/u3/fract_out_q[23]_i_8__0/O
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.083    a1_add/u3/n_44_fract_out_q[23]_i_8__0
    SLICE_X16Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.130    a1_add/u3/fract_out_q_reg[23]_i_1__0/O[1]
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.130    a1_add/n_50_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.175ns (60.764%)  route 0.113ns (39.236%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y149        net (fo=55, unset)           0.113     2.055    a1_add/u3/fasu_op
    SLICE_X16Y149        LUT3 (Prop_lut3_I1_O)        0.028     2.083    a1_add/u3/fract_out_q[23]_i_7__0/O
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.083    a1_add/u3/n_44_fract_out_q[23]_i_7__0
    SLICE_X16Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.130    a1_add/u3/fract_out_q_reg[23]_i_1__0/O[2]
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.130    a1_add/n_49_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.174ns (60.417%)  route 0.114ns (39.583%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y149        net (fo=55, unset)           0.114     2.056    a1_add/u3/fasu_op
    SLICE_X16Y149        LUT3 (Prop_lut3_I1_O)        0.028     2.084    a1_add/u3/fract_out_q[23]_i_6__0/O
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.084    a1_add/u3/n_44_fract_out_q[23]_i_6__0
    SLICE_X16Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.130    a1_add/u3/fract_out_q_reg[23]_i_1__0/O[3]
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.130    a1_add/n_48_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 a1_add/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.963%)  route 0.123ns (51.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X14Y152        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.118     1.960    a1_add/out_reg[12]/Q
    SLICE_X14Y148        net (fo=1, unset)            0.123     2.083    x6_mul/O1[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X14Y148        net (fo=4299, unset)         0.862     2.359    x6_mul/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.045     2.154    x6_mul/opa_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 a1_add/u1/exp_dn_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/exp_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.709%)  route 0.096ns (47.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.107     1.949    a1_add/u1/exp_dn_out_reg[2]/Q
    SLICE_X16Y149        net (fo=1, unset)            0.096     2.045    a1_add/exp_dn_out[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.006     2.115    a1_add/exp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.175ns (60.345%)  route 0.115ns (39.655%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y148        net (fo=55, unset)           0.115     2.057    a1_add/u3/fasu_op
    SLICE_X16Y148        LUT3 (Prop_lut3_I1_O)        0.028     2.085    a1_add/u3/fract_out_q[19]_i_7__0/O
    SLICE_X16Y148        net (fo=1, routed)           0.000     2.085    a1_add/u3/n_44_fract_out_q[19]_i_7__0
    SLICE_X16Y148        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.132    a1_add/u3/fract_out_q_reg[19]_i_1__0/O[2]
    SLICE_X16Y148        net (fo=1, routed)           0.000     2.132    a1_add/n_53_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y148        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y148        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 x1_mul/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/opa_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.194%)  route 0.137ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X15Y155        net (fo=4299, unset)         0.586     1.841    x1_mul/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.100     1.941    x1_mul/out_reg[1]/Q
    SLICE_X16Y149        net (fo=1, unset)            0.137     2.078    a1_add/out[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.038     2.147    a1_add/opa_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.174ns (60.000%)  route 0.116ns (40.000%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y148        net (fo=55, unset)           0.116     2.058    a1_add/u3/fasu_op
    SLICE_X16Y148        LUT3 (Prop_lut3_I1_O)        0.028     2.086    a1_add/u3/fract_out_q[19]_i_6__0/O
    SLICE_X16Y148        net (fo=1, routed)           0.000     2.086    a1_add/u3/n_44_fract_out_q[19]_i_6__0
    SLICE_X16Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.132    a1_add/u3/fract_out_q_reg[19]_i_1__0/O[3]
    SLICE_X16Y148        net (fo=1, routed)           0.000     2.132    a1_add/n_52_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y148        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y148        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 a1_add/u1/fasu_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.178ns (61.168%)  route 0.113ns (38.832%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X13Y150        net (fo=4299, unset)         0.587     1.842    a1_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/u1/fasu_op_reg/Q
    SLICE_X16Y149        net (fo=55, unset)           0.113     2.055    a1_add/u3/fasu_op
    SLICE_X16Y149        LUT3 (Prop_lut3_I1_O)        0.028     2.083    a1_add/u3/fract_out_q[23]_i_9__0/O
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.083    a1_add/u3/n_44_fract_out_q[23]_i_9__0
    SLICE_X16Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.133    a1_add/u3/fract_out_q_reg[23]_i_1__0/O[0]
    SLICE_X16Y149        net (fo=1, routed)           0.000     2.133    a1_add/n_51_u3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X16Y149        net (fo=4299, unset)         0.862     2.359    a1_add/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.092     2.201    a1_add/fract_out_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/fractb_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.133ns (48.540%)  route 0.141ns (51.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clock_IBUF_BUFG_inst/O
    SLICE_X17Y150        net (fo=4299, unset)         0.587     1.842    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y150        FDRE (Prop_fdre_C_Q)         0.100     1.942    a1_add/opa_r_reg[10]/Q
    SLICE_X13Y148        net (fo=11, unset)           0.141     2.083    a1_add/u1/opa_r[10]
    SLICE_X13Y148        LUT5 (Prop_lut5_I0_O)        0.033     2.116    a1_add/u1/fractb_out[13]_i_1__0/O
    SLICE_X13Y148        net (fo=1, routed)           0.000     2.116    a1_add/u1/fractb_s[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clock_IBUF_BUFG_inst/O
    SLICE_X13Y148        net (fo=4299, unset)         0.862     2.359    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.249     2.109    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.075     2.184    a1_add/u1/fractb_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                 -0.068    




