devel@pi4-20:~ $ icepll -i 100 -o 66

F_PLLIN:   100.000 MHz (given)
F_PLLOUT:   66.000 MHz (requested)
F_PLLOUT:   65.972 MHz (achieved)

FEEDBACK: SIMPLE
F_PFD:   11.111 MHz
F_VCO: 1055.556 MHz

DIVR:  8 (4'b1000)
DIVF: 94 (7'b1011110)
DIVQ:  4 (3'b100)

FILTER_RANGE: 1 (3'b001)

devel@pi4-20:~ $ icepll -i 100 -o 80

F_PLLIN:   100.000 MHz (given)
F_PLLOUT:   80.000 MHz (requested)
F_PLLOUT:   80.000 MHz (achieved)

FEEDBACK: SIMPLE
F_PFD:   20.000 MHz
F_VCO:  640.000 MHz

DIVR:  4 (4'b0100)
DIVF: 31 (7'b0011111)
DIVQ:  3 (3'b011)

FILTER_RANGE: 2 (3'b010)

102121icozip/rtl/debouncer/testbus.v

	wire	clk_80mhz, pll_locked;
	SB_PLL40_PAD #(
		.FEEDBACK_PATH("SIMPLE"),
		.DELAY_ADJUSTMENT_MODE_FEEDBACK("FIXED"),
		.DELAY_ADJUSTMENT_MODE_RELATIVE("FIXED"),
		.PLLOUT_SELECT("GENCLK"),
		.FDA_FEEDBACK(4'b1111),
		.FDA_RELATIVE(4'b1111),
		.DIVR(4'd4),		// Divide by (DIVR+1)  = 5
		.DIVQ(3'd3),		// Divide by 2^(DIVQ)  = 1
		.DIVF(7'd31),		// Multiply by (DIVF+1)= 4
		.FILTER_RANGE(3'b010)
	) plli (
		.PACKAGEPIN     (i_clk        ),
		.PLLOUTCORE     (clk_80mhz    ),
		.LOCK           (pll_locked  ),
		.BYPASS         (1'b0         ),
		.RESETB         (1'b1         )
	);

	assign	s_clk = clk_80mhz;

This works on hw
102121icozip/rtl/pptest/speechpp.v

	wire    clk_66mhz, pll_locked;
	SB_PLL40_CORE #(
		.FEEDBACK_PATH("SIMPLE"),
		.DELAY_ADJUSTMENT_MODE_FEEDBACK("FIXED"),
		.DELAY_ADJUSTMENT_MODE_RELATIVE("FIXED"),
		.PLLOUT_SELECT("GENCLK"),
		.FDA_FEEDBACK(4'b1111),
		.FDA_RELATIVE(4'b1111),
		.DIVR(4'd8),		// Divide by (DIVR+1)
		.DIVQ(3'd4),		// Divide by 2^(DIVQ)
		.DIVF(7'd94),		// Multiply by (DIVF+1)
		.FILTER_RANGE(3'b001)
	) plli (
		.REFERENCECLK    (i_clk        ),
		.PLLOUTCORE     (clk_66mhz    ),
		.LOCK           (pll_locked  ),
		.BYPASS         (1'b0         ),
		.RESETB         (1'b1         )
	);
	assign	s_clk = clk_66mhz;

The following was added to the Makefile in 102121icozip/autodata

DATA := global.txt bkram.txt buserr.txt clockpll40.txt          \
        pic.txt pwrcount.txt version.txt                        \
        hbconsole.txt gpio.txt  zipbones.txt sdramdev.txt \
        mem_sdram_bkram.txt wbscopc.txt

make --no-print-directory --directory=auto-data
autofpga -d -o . global.txt bkram.txt buserr.txt clockpll40.txt pic.txt pwrcount.txt version.txt hbconsole.txt gpio.txt  zipbones.txt sdramdev.txt mem_sdram_bkram.txt wbscopc.txt
Opened autofpga.dbg
Clock: clk, is i_clk at 40 MHz
All clocks enumerated
WARNING: Bus wb has no associated reset wire, using 'i_reset'
WARNING: Bus hb has no associated reset wire, using 'i_reset'
Checking whether or not yosys is installed and in your path
Checking whether or not icepack is installed and in your path
Checking whether or not icetime is installed and in your path
make --no-print-directory -C rtl
make --no-print-directory -C catzip
Building cpudefs.h
Building design.h
make[2]: *** No rule to make target 'wbscope/wbscopc.v', needed by 'obj-arm/Vmain.h'.  Stop.
make[1]: *** [Makefile:72: catzip] Error 2
make: *** [Makefile:151: rtl] Error 2

+`ifdef SCOPC_SCOPC
+       // {{{
+       wbscopc #(.LGMEM(12),
+               .SYNCHRONOUS(1))
+       scopci(i_clk, 1'b1, @$(TRIGGER), @$(DEBUG),
+               i_clk, wb_scopc_cyc, wb_scopc_stb, wb_scopc_we,
+                       wb_scopc_addr[1-1:0],
+                       wb_scopc_data, // 32 bits wide
+                       wb_scopc_sel,  // 32/8 bits wide
+               wb_scopc_stall, wb_scopc_ack, wb_scopc_idata,
+               scopc_int);
+       // }}}
+`else  // SCOPC_SCOPC
+       // {{{
+       assign  scopc_int = 0;
+       // Null bus slave
+       // {{{
+
+       //
+       // In the case that there is no wb_scopc peripheral
+       // responding on the wb bus
+       assign  wb_scopc_ack   = 1'b0;
+       assign  wb_scopc_err   = (wb_scopc_stb);
+       assign  wb_scopc_stall = 0;
+       assign  wb_scopc_idata = 0;
+
+       // }}}
+       // }}}
+`endif // SCOPC_SCOPC


devel@pi4-30:~/102121icozip/rtl/catzip $ find . -name wbscopc.v
./wbscopc.v
./wbscope/wbscopc.v

devel@pi4-30:~/102121icozip/rtl/catzip $ make bin
yosys -ql yosys.log -p synth_ice40 -top toplevel ...
main.v:843: ERROR: syntax error, unexpected '@'
make: *** [Makefile:109: catzip.json] Error 1

