{
  "module_name": "vcn_v1_0.c",
  "hash_id": "6102a09554edbf04b30874c83cfef3beae0fc0617253aef0ead40775e9d1ea76",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n\n#include \"amdgpu.h\"\n#include \"amdgpu_cs.h\"\n#include \"amdgpu_vcn.h\"\n#include \"amdgpu_pm.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"soc15_common.h\"\n\n#include \"vcn/vcn_1_0_offset.h\"\n#include \"vcn/vcn_1_0_sh_mask.h\"\n#include \"mmhub/mmhub_9_1_offset.h\"\n#include \"mmhub/mmhub_9_1_sh_mask.h\"\n\n#include \"ivsrcid/vcn/irqsrcs_vcn_1_0.h\"\n#include \"jpeg_v1_0.h\"\n#include \"vcn_v1_0.h\"\n\n#define mmUVD_RBC_XX_IB_REG_CHECK_1_0\t\t0x05ab\n#define mmUVD_RBC_XX_IB_REG_CHECK_1_0_BASE_IDX\t1\n#define mmUVD_REG_XX_MASK_1_0\t\t\t0x05ac\n#define mmUVD_REG_XX_MASK_1_0_BASE_IDX\t\t1\n\nstatic int vcn_v1_0_stop(struct amdgpu_device *adev);\nstatic void vcn_v1_0_set_dec_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v1_0_set_enc_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v1_0_set_irq_funcs(struct amdgpu_device *adev);\nstatic int vcn_v1_0_set_powergating_state(void *handle, enum amd_powergating_state state);\nstatic int vcn_v1_0_pause_dpg_mode(struct amdgpu_device *adev,\n\t\t\t\tint inst_idx, struct dpg_pause_state *new_state);\n\nstatic void vcn_v1_0_idle_work_handler(struct work_struct *work);\nstatic void vcn_v1_0_ring_begin_use(struct amdgpu_ring *ring);\n\n \nstatic int vcn_v1_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tadev->vcn.num_enc_rings = 2;\n\n\tvcn_v1_0_set_dec_ring_funcs(adev);\n\tvcn_v1_0_set_enc_ring_funcs(adev);\n\tvcn_v1_0_set_irq_funcs(adev);\n\n\tjpeg_v1_0_early_init(handle);\n\n\treturn amdgpu_vcn_early_init(adev);\n}\n\n \nstatic int vcn_v1_0_sw_init(void *handle)\n{\n\tstruct amdgpu_ring *ring;\n\tint i, r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\t \n\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,\n\t\t\tVCN_1_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT, &adev->vcn.inst->irq);\n\tif (r)\n\t\treturn r;\n\n\t \n\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, i + VCN_1_0__SRCID__UVD_ENC_GENERAL_PURPOSE,\n\t\t\t\t\t&adev->vcn.inst->irq);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tr = amdgpu_vcn_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\t \n\tadev->vcn.idle_work.work.func = vcn_v1_0_idle_work_handler;\n\n\tamdgpu_vcn_setup_ucode(adev);\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tring = &adev->vcn.inst->ring_dec;\n\tring->vm_hub = AMDGPU_MMHUB0(0);\n\tsprintf(ring->name, \"vcn_dec\");\n\tr = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst->irq, 0,\n\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\tif (r)\n\t\treturn r;\n\n\tadev->vcn.internal.scratch9 = adev->vcn.inst->external.scratch9 =\n\t\tSOC15_REG_OFFSET(UVD, 0, mmUVD_SCRATCH9);\n\tadev->vcn.internal.data0 = adev->vcn.inst->external.data0 =\n\t\tSOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0);\n\tadev->vcn.internal.data1 = adev->vcn.inst->external.data1 =\n\t\tSOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA1);\n\tadev->vcn.internal.cmd = adev->vcn.inst->external.cmd =\n\t\tSOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD);\n\tadev->vcn.internal.nop = adev->vcn.inst->external.nop =\n\t\tSOC15_REG_OFFSET(UVD, 0, mmUVD_NO_OP);\n\n\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\tenum amdgpu_ring_priority_level hw_prio = amdgpu_vcn_get_enc_ring_prio(i);\n\n\t\tring = &adev->vcn.inst->ring_enc[i];\n\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\t\tsprintf(ring->name, \"vcn_enc%d\", i);\n\t\tr = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst->irq, 0,\n\t\t\t\t     hw_prio, NULL);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tadev->vcn.pause_dpg_mode = vcn_v1_0_pause_dpg_mode;\n\n\tif (amdgpu_vcnfw_log) {\n\t\tvolatile struct amdgpu_fw_shared *fw_shared = adev->vcn.inst->fw_shared.cpu_addr;\n\n\t\tfw_shared->present_flag_0 = 0;\n\t\tamdgpu_vcn_fwlog_init(adev->vcn.inst);\n\t}\n\n\tr = jpeg_v1_0_sw_init(handle);\n\n\treturn r;\n}\n\n \nstatic int vcn_v1_0_sw_fini(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_vcn_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tjpeg_v1_0_sw_fini(handle);\n\n\tr = amdgpu_vcn_sw_fini(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v1_0_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring = &adev->vcn.inst->ring_dec;\n\tint i, r;\n\n\tr = amdgpu_ring_test_helper(ring);\n\tif (r)\n\t\tgoto done;\n\n\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\tring = &adev->vcn.inst->ring_enc[i];\n\t\tr = amdgpu_ring_test_helper(ring);\n\t\tif (r)\n\t\t\tgoto done;\n\t}\n\n\tring = adev->jpeg.inst->ring_dec;\n\tr = amdgpu_ring_test_helper(ring);\n\tif (r)\n\t\tgoto done;\n\ndone:\n\tif (!r)\n\t\tDRM_INFO(\"VCN decode and encode initialized successfully(under %s).\\n\",\n\t\t\t(adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)?\"DPG Mode\":\"SPG Mode\");\n\n\treturn r;\n}\n\n \nstatic int vcn_v1_0_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tcancel_delayed_work_sync(&adev->vcn.idle_work);\n\n\tif ((adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) ||\n\t\t(adev->vcn.cur_state != AMD_PG_STATE_GATE &&\n\t\t RREG32_SOC15(VCN, 0, mmUVD_STATUS))) {\n\t\tvcn_v1_0_set_powergating_state(adev, AMD_PG_STATE_GATE);\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v1_0_suspend(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool idle_work_unexecuted;\n\n\tidle_work_unexecuted = cancel_delayed_work_sync(&adev->vcn.idle_work);\n\tif (idle_work_unexecuted) {\n\t\tif (adev->pm.dpm_enabled)\n\t\t\tamdgpu_dpm_enable_uvd(adev, false);\n\t}\n\n\tr = vcn_v1_0_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_suspend(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v1_0_resume(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = vcn_v1_0_hw_init(adev);\n\n\treturn r;\n}\n\n \nstatic void vcn_v1_0_mc_resume_spg_mode(struct amdgpu_device *adev)\n{\n\tuint32_t size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\tuint32_t offset;\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t     (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_lo));\n\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t     (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_hi));\n\t\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0, 0);\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst->gpu_addr));\n\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst->gpu_addr));\n\t\toffset = size;\n\t\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0,\n\t\t\t     AMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t}\n\n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst->gpu_addr + offset));\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst->gpu_addr + offset));\n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET1, 0);\n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst->gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst->gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET2, 0);\n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_UDEC_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_UDEC_DB_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_UDEC_DBW_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_UDEC_DBW_UV_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_CURR_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_CURR_UV_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_RECON1_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_RECON1_UV_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_REF_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_MIF_REF_UV_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_JPEG_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\tWREG32_SOC15(UVD, 0, mmUVD_JPEG_UV_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n}\n\nstatic void vcn_v1_0_mc_resume_dpg_mode(struct amdgpu_device *adev)\n{\n\tuint32_t size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\tuint32_t offset;\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t     (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_lo),\n\t\t\t     0xFFFFFFFF, 0);\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t     (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_hi),\n\t\t\t     0xFFFFFFFF, 0);\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0, 0,\n\t\t\t     0xFFFFFFFF, 0);\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst->gpu_addr), 0xFFFFFFFF, 0);\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst->gpu_addr), 0xFFFFFFFF, 0);\n\t\toffset = size;\n\t\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0,\n\t\t\t     AMDGPU_UVD_FIRMWARE_OFFSET >> 3, 0xFFFFFFFF, 0);\n\t}\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size, 0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst->gpu_addr + offset), 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst->gpu_addr + offset), 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_OFFSET1, 0,\n\t\t\t     0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE,\n\t\t\t     0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst->gpu_addr + offset + AMDGPU_VCN_STACK_SIZE),\n\t\t\t     0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst->gpu_addr + offset + AMDGPU_VCN_STACK_SIZE),\n\t\t\t     0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_OFFSET2, 0, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE,\n\t\t\t     0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_DB_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_DBW_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_DBW_UV_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_CURR_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_CURR_UV_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_RECON1_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_RECON1_UV_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_REF_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MIF_REF_UV_ADDR_CONFIG,\n\t\tadev->gfx.config.gb_addr_config, 0xFFFFFFFF, 0);\n}\n\n \nstatic void vcn_v1_0_disable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data;\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL);\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\tdata |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\tdata &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE_MASK;\n\n\tdata |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE);\n\tdata &= ~(JPEG_CGC_GATE__JPEG_MASK | JPEG_CGC_GATE__JPEG2_MASK);\n\tWREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE, data);\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL);\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\tdata |= 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\tdata &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;\n\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE);\n\tdata &= ~(UVD_CGC_GATE__SYS_MASK\n\t\t| UVD_CGC_GATE__UDEC_MASK\n\t\t| UVD_CGC_GATE__MPEG2_MASK\n\t\t| UVD_CGC_GATE__REGS_MASK\n\t\t| UVD_CGC_GATE__RBC_MASK\n\t\t| UVD_CGC_GATE__LMI_MC_MASK\n\t\t| UVD_CGC_GATE__LMI_UMC_MASK\n\t\t| UVD_CGC_GATE__IDCT_MASK\n\t\t| UVD_CGC_GATE__MPRD_MASK\n\t\t| UVD_CGC_GATE__MPC_MASK\n\t\t| UVD_CGC_GATE__LBSI_MASK\n\t\t| UVD_CGC_GATE__LRBBM_MASK\n\t\t| UVD_CGC_GATE__UDEC_RE_MASK\n\t\t| UVD_CGC_GATE__UDEC_CM_MASK\n\t\t| UVD_CGC_GATE__UDEC_IT_MASK\n\t\t| UVD_CGC_GATE__UDEC_DB_MASK\n\t\t| UVD_CGC_GATE__UDEC_MP_MASK\n\t\t| UVD_CGC_GATE__WCB_MASK\n\t\t| UVD_CGC_GATE__VCPU_MASK\n\t\t| UVD_CGC_GATE__SCPU_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL);\n\tdata &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t| UVD_CGC_CTRL__SCPU_MODE_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL, data);\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_GATE);\n\tdata |= (UVD_SUVD_CGC_GATE__SRE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SMP_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCLR_MASK\n\t\t| UVD_SUVD_CGC_GATE__UVD_SC_MASK\n\t\t| UVD_SUVD_CGC_GATE__ENT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SITE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__IME_HEVC_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_GATE, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL);\n\tdata &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data);\n}\n\n \nstatic void vcn_v1_0_enable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL);\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\tdata |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\tdata |= 0 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\tdata |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE);\n\tdata |= (JPEG_CGC_GATE__JPEG_MASK | JPEG_CGC_GATE__JPEG2_MASK);\n\tWREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE, data);\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL);\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\tdata |= 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\tdata |= 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL);\n\tdata |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t| UVD_CGC_CTRL__SCPU_MODE_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL);\n\tdata |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data);\n}\n\nstatic void vcn_v1_0_clock_gating_dpg_mode(struct amdgpu_device *adev, uint8_t sram_sel)\n{\n\tuint32_t reg_data = 0;\n\n\t \n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treg_data = 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\treg_data = 0 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\treg_data |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\treg_data |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmJPEG_CGC_CTRL, reg_data, 0xFFFFFFFF, sram_sel);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmJPEG_CGC_GATE, 0, 0xFFFFFFFF, sram_sel);\n\n\t \n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treg_data = 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\treg_data = 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\treg_data |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\treg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\treg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_CM_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_IT_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_DB_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MP_MODE_MASK |\n\t\t UVD_CGC_CTRL__SYS_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPEG2_MODE_MASK |\n\t\t UVD_CGC_CTRL__REGS_MODE_MASK |\n\t\t UVD_CGC_CTRL__RBC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_MC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_UMC_MODE_MASK |\n\t\t UVD_CGC_CTRL__IDCT_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPRD_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LBSI_MODE_MASK |\n\t\t UVD_CGC_CTRL__LRBBM_MODE_MASK |\n\t\t UVD_CGC_CTRL__WCB_MODE_MASK |\n\t\t UVD_CGC_CTRL__VCPU_MODE_MASK |\n\t\t UVD_CGC_CTRL__SCPU_MODE_MASK);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_CGC_CTRL, reg_data, 0xFFFFFFFF, sram_sel);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_CGC_GATE, 0, 0xFFFFFFFF, sram_sel);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_SUVD_CGC_GATE, 1, 0xFFFFFFFF, sram_sel);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_SUVD_CGC_CTRL, 0, 0xFFFFFFFF, sram_sel);\n}\n\nstatic void vcn_1_0_disable_static_power_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN) {\n\t\tdata = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT);\n\n\t\tWREG32_SOC15(VCN, 0, mmUVD_PGFSM_CONFIG, data);\n\t\tSOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON, 0xFFFFFF);\n\t} else {\n\t\tdata = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT);\n\t\tWREG32_SOC15(VCN, 0, mmUVD_PGFSM_CONFIG, data);\n\t\tSOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, 0,  0xFFFFFFFF);\n\t}\n\n\t \n\n\tdata = RREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS);\n\tdata &= ~0x103;\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN)\n\t\tdata |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON | UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\n\tWREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS, data);\n}\n\nstatic void vcn_1_0_enable_static_power_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN) {\n\t\t \n\t\tdata = RREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS);\n\t\tdata &= ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK;\n\t\tdata |= UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF;\n\t\tWREG32_SOC15(VCN, 0, mmUVD_POWER_STATUS, data);\n\n\n\t\tdata = (2 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDW_PWR_CONFIG__SHIFT);\n\n\t\tWREG32_SOC15(VCN, 0, mmUVD_PGFSM_CONFIG, data);\n\n\t\tdata = (2 << UVD_PGFSM_STATUS__UVDM_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDU_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDF_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDC_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDB_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDIL_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDIR_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTD_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTE_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDE_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDW_PWR_STATUS__SHIFT);\n\t\tSOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, data, 0xFFFFFFFF);\n\t}\n}\n\n \nstatic int vcn_v1_0_start_spg_mode(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring = &adev->vcn.inst->ring_dec;\n\tuint32_t rb_bufsz, tmp;\n\tuint32_t lmi_swap_cntl;\n\tint i, j, r;\n\n\t \n\tlmi_swap_cntl = 0;\n\n\tvcn_1_0_disable_static_power_gating(adev);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_STATUS) | UVD_STATUS__UVD_BUSY;\n\tWREG32_SOC15(UVD, 0, mmUVD_STATUS, tmp);\n\n\t \n\tvcn_v1_0_disable_clock_gating(adev);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_MASTINT_EN), 0,\n\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t \n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL);\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp\t\t|\n\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK\t|\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK\t\t\t|\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK\t\t|\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK);\n\n#ifdef __BIG_ENDIAN\n\t \n\tlmi_swap_cntl = 0xa;\n#endif\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_MPC_CNTL);\n\ttmp &= ~UVD_MPC_CNTL__REPLACEMENT_MODE_MASK;\n\ttmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT;\n\tWREG32_SOC15(UVD, 0, mmUVD_MPC_CNTL, tmp);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUXA0,\n\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t(0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t(0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t(0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)));\n\n\tWREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUXB0,\n\t\t((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t(0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t(0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t(0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));\n\n\tWREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUX,\n\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t(0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t(0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)));\n\n\tvcn_v1_0_mc_resume_spg_mode(adev);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_REG_XX_MASK_1_0, 0x10);\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_XX_IB_REG_CHECK_1_0,\n\t\tRREG32_SOC15(UVD, 0, mmUVD_RBC_XX_IB_REG_CHECK_1_0) | 0x3);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_VCPU_CNTL, UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET), 0,\n\t\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_CTRL2), 0,\n\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_SOFT_RESET);\n\ttmp &= ~UVD_SOFT_RESET__LMI_SOFT_RESET_MASK;\n\ttmp &= ~UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK;\n\tWREG32_SOC15(UVD, 0, mmUVD_SOFT_RESET, tmp);\n\n\tfor (i = 0; i < 10; ++i) {\n\t\tuint32_t status;\n\n\t\tfor (j = 0; j < 100; ++j) {\n\t\t\tstatus = RREG32_SOC15(UVD, 0, mmUVD_STATUS);\n\t\t\tif (status & UVD_STATUS__IDLE)\n\t\t\t\tbreak;\n\t\t\tmdelay(10);\n\t\t}\n\t\tr = 0;\n\t\tif (status & UVD_STATUS__IDLE)\n\t\t\tbreak;\n\n\t\tDRM_ERROR(\"VCN decode not responding, trying to reset the VCPU!!!\\n\");\n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET),\n\t\t\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,\n\t\t\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\tmdelay(10);\n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET), 0,\n\t\t\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\tmdelay(10);\n\t\tr = -1;\n\t}\n\n\tif (r) {\n\t\tDRM_ERROR(\"VCN decode not responding, giving up!!!\\n\");\n\t\treturn r;\n\t}\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_MASTINT_EN),\n\t\tUVD_MASTINT_EN__VCPU_EN_MASK, ~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SYS_INT_EN),\n\t\tUVD_SYS_INT_EN__UVD_JRBC_EN_MASK,\n\t\t~UVD_SYS_INT_EN__UVD_JRBC_EN_MASK);\n\n\t \n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_STATUS) & ~UVD_STATUS__UVD_BUSY;\n\tWREG32_SOC15(UVD, 0, mmUVD_STATUS, tmp);\n\n\t \n\trb_bufsz = order_base_2(ring->ring_size);\n\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_CNTL, tmp);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR_CNTL, 0);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR_ADDR,\n\t\t\t(upper_32_bits(ring->gpu_addr) >> 2));\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(ring->gpu_addr));\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR, 0);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, 0);\n\n\tring->wptr = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR);\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,\n\t\t\tlower_32_bits(ring->wptr));\n\n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_RBC_RB_CNTL), 0,\n\t\t\t~UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK);\n\n\tring = &adev->vcn.inst->ring_enc[0];\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr);\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4);\n\n\tring = &adev->vcn.inst->ring_enc[1];\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO2, ring->gpu_addr);\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4);\n\n\tjpeg_v1_0_start(adev, 0);\n\n\treturn 0;\n}\n\nstatic int vcn_v1_0_start_dpg_mode(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring = &adev->vcn.inst->ring_dec;\n\tuint32_t rb_bufsz, tmp;\n\tuint32_t lmi_swap_cntl;\n\n\t \n\tlmi_swap_cntl = 0;\n\n\tvcn_1_0_enable_static_power_gating(adev);\n\n\t \n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_POWER_STATUS);\n\ttmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK;\n\ttmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\tWREG32_SOC15(UVD, 0, mmUVD_POWER_STATUS, tmp);\n\n\t \n\tvcn_v1_0_clock_gating_dpg_mode(adev, 0);\n\n\t \n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\ttmp |= UVD_VCPU_CNTL__MIF_WR_LOW_THRESHOLD_BP_MASK;\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CNTL, tmp, 0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MASTINT_EN,\n\t\t\t0, UVD_MASTINT_EN__VCPU_EN_MASK, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL,\n\t\t(8 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\tUVD_LMI_CTRL__CRC_RESET_MASK |\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\t0x00100000L, 0xFFFFFFFF, 0);\n\n#ifdef __BIG_ENDIAN\n\t \n\tlmi_swap_cntl = 0xa;\n#endif\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl, 0xFFFFFFFF, 0);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_CNTL,\n\t\t0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0xFFFFFFFF, 0);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUXA0,\n\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)), 0xFFFFFFFF, 0);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUXB0,\n\t\t((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0xFFFFFFFF, 0);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUX,\n\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0xFFFFFFFF, 0);\n\n\tvcn_v1_0_mc_resume_dpg_mode(adev);\n\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_REG_XX_MASK, 0x10, 0xFFFFFFFF, 0);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_RBC_XX_IB_REG_CHECK, 0x3, 0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_SOFT_RESET, 0, 0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL2,\n\t\t0x1F << UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM__SHIFT,\n\t\t0xFFFFFFFF, 0);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MASTINT_EN,\n\t\t\tUVD_MASTINT_EN__VCPU_EN_MASK, UVD_MASTINT_EN__VCPU_EN_MASK, 0);\n\n\tvcn_v1_0_clock_gating_dpg_mode(adev, 1);\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL,\n\t\t(8 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\tUVD_LMI_CTRL__CRC_RESET_MASK |\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\t0x00100000L, 0xFFFFFFFF, 1);\n\n\ttmp = adev->gfx.config.gb_addr_config;\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_JPEG_ADDR_CONFIG, tmp, 0xFFFFFFFF, 1);\n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_JPEG_UV_ADDR_CONFIG, tmp, 0xFFFFFFFF, 1);\n\n\t \n\tWREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_SYS_INT_EN,\n\t\t\t\t\t\t\t\t\tUVD_SYS_INT_EN__UVD_JRBC_EN_MASK, 0xFFFFFFFF, 1);\n\n\t \n\trb_bufsz = order_base_2(ring->ring_size);\n\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_CNTL, tmp);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR_CNTL, 0);\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR_ADDR,\n\t\t\t\t\t\t\t\t(upper_32_bits(ring->gpu_addr) >> 2));\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,\n\t\t\t\t\t\t\t\tlower_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(UVD, 0, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,\n\t\t\t\t\t\t\t\tupper_32_bits(ring->gpu_addr));\n\n\t \n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR, 0);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_SCRATCH2, 0);\n\n\tring->wptr = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR);\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,\n\t\t\t\t\t\t\t\tlower_32_bits(ring->wptr));\n\n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_RBC_RB_CNTL), 0,\n\t\t\t~UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK);\n\n\tjpeg_v1_0_start(adev, 1);\n\n\treturn 0;\n}\n\nstatic int vcn_v1_0_start(struct amdgpu_device *adev)\n{\n\treturn (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) ?\n\t\tvcn_v1_0_start_dpg_mode(adev) : vcn_v1_0_start_spg_mode(adev);\n}\n\n \nstatic int vcn_v1_0_stop_spg_mode(struct amdgpu_device *adev)\n{\n\tint tmp;\n\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_STATUS, UVD_STATUS__IDLE, 0x7);\n\n\ttmp = UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK |\n\t\tUVD_LMI_STATUS__READ_CLEAN_MASK |\n\t\tUVD_LMI_STATUS__WRITE_CLEAN_MASK |\n\t\tUVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK;\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_LMI_STATUS, tmp, tmp);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_CTRL2),\n\t\tUVD_LMI_CTRL2__STALL_ARB_UMC_MASK,\n\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\ttmp = UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK |\n\t\tUVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK;\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_LMI_STATUS, tmp, tmp);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CNTL), 0,\n\t\t~UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET),\n\t\tUVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,\n\t\t~UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);\n\n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET),\n\t\tUVD_SOFT_RESET__LMI_SOFT_RESET_MASK,\n\t\t~UVD_SOFT_RESET__LMI_SOFT_RESET_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SOFT_RESET),\n\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,\n\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_STATUS, 0);\n\n\tvcn_v1_0_enable_clock_gating(adev);\n\tvcn_1_0_enable_static_power_gating(adev);\n\treturn 0;\n}\n\nstatic int vcn_v1_0_stop_dpg_mode(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,\n\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR);\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2);\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_RB_RPTR2, tmp, 0xFFFFFFFF);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_WPTR);\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_JRBC_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\ttmp = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF;\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_RBC_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_POWER_STATUS), 0,\n\t\t\t~UVD_POWER_STATUS__UVD_PG_MODE_MASK);\n\n\treturn 0;\n}\n\nstatic int vcn_v1_0_stop(struct amdgpu_device *adev)\n{\n\tint r;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\tr = vcn_v1_0_stop_dpg_mode(adev);\n\telse\n\t\tr = vcn_v1_0_stop_spg_mode(adev);\n\n\treturn r;\n}\n\nstatic int vcn_v1_0_pause_dpg_mode(struct amdgpu_device *adev,\n\t\t\t\tint inst_idx, struct dpg_pause_state *new_state)\n{\n\tint ret_code;\n\tuint32_t reg_data = 0;\n\tuint32_t reg_data2 = 0;\n\tstruct amdgpu_ring *ring;\n\n\t \n\tif (adev->vcn.inst[inst_idx].pause_state.fw_based != new_state->fw_based) {\n\t\tDRM_DEBUG(\"dpg pause state changed %d:%d -> %d:%d\",\n\t\t\tadev->vcn.inst[inst_idx].pause_state.fw_based,\n\t\t\tadev->vcn.inst[inst_idx].pause_state.jpeg,\n\t\t\tnew_state->fw_based, new_state->jpeg);\n\n\t\treg_data = RREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE) &\n\t\t\t(~UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\tif (new_state->fw_based == VCN_DPG_STATE__PAUSE) {\n\t\t\tret_code = 0;\n\n\t\t\tif (!(reg_data & UVD_DPG_PAUSE__JPEG_PAUSE_DPG_ACK_MASK))\n\t\t\t\tret_code = SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t\t\tif (!ret_code) {\n\t\t\t\t \n\t\t\t\treg_data |= UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data);\n\t\t\t\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_DPG_PAUSE,\n\t\t\t\t\t\t   UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK,\n\t\t\t\t\t\t   UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\t\t\t \n\t\t\t\tring = &adev->vcn.inst->ring_enc[0];\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\n\t\t\t\tring = &adev->vcn.inst->ring_enc[1];\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO2, ring->gpu_addr);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\n\t\t\t\tring = &adev->vcn.inst->ring_dec;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,\n\t\t\t\t\t\t   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF);\n\t\t\t\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\t\t\t\t\t   UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t\t\t}\n\t\t} else {\n\t\t\t \n\t\t\treg_data &= ~UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\tWREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data);\n\t\t}\n\t\tadev->vcn.inst[inst_idx].pause_state.fw_based = new_state->fw_based;\n\t}\n\n\t \n\tif (adev->vcn.inst[inst_idx].pause_state.jpeg != new_state->jpeg) {\n\t\tDRM_DEBUG(\"dpg pause state changed %d:%d -> %d:%d\",\n\t\t\tadev->vcn.inst[inst_idx].pause_state.fw_based,\n\t\t\tadev->vcn.inst[inst_idx].pause_state.jpeg,\n\t\t\tnew_state->fw_based, new_state->jpeg);\n\n\t\treg_data = RREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE) &\n\t\t\t(~UVD_DPG_PAUSE__JPEG_PAUSE_DPG_ACK_MASK);\n\n\t\tif (new_state->jpeg == VCN_DPG_STATE__PAUSE) {\n\t\t\tret_code = 0;\n\n\t\t\tif (!(reg_data & UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK))\n\t\t\t\tret_code = SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t\t\tif (!ret_code) {\n\t\t\t\t \n\t\t\t\treg_data2 = RREG32_SOC15(UVD, 0, mmUVD_POWER_STATUS);\n\t\t\t\treg_data2 |= UVD_POWER_STATUS__JRBC_SNOOP_DIS_MASK;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_POWER_STATUS, reg_data2);\n\n\t\t\t\t \n\t\t\t\treg_data |= UVD_DPG_PAUSE__JPEG_PAUSE_DPG_REQ_MASK;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data);\n\t\t\t\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_DPG_PAUSE,\n\t\t\t\t\t\t\tUVD_DPG_PAUSE__JPEG_PAUSE_DPG_ACK_MASK,\n\t\t\t\t\t\t\tUVD_DPG_PAUSE__JPEG_PAUSE_DPG_ACK_MASK);\n\n\t\t\t\t \n\t\t\t\tring = adev->jpeg.inst->ring_dec;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_VMID, 0);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL,\n\t\t\t\t\t\t\tUVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK |\n\t\t\t\t\t\t\tUVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,\n\t\t\t\t\t\t\tlower_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,\n\t\t\t\t\t\t\tupper_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_RPTR, ring->wptr);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_WPTR, ring->wptr);\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL,\n\t\t\t\t\t\t\tUVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);\n\n\t\t\t\tring = &adev->vcn.inst->ring_dec;\n\t\t\t\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,\n\t\t\t\t\t\t   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF);\n\t\t\t\tSOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,\n\t\t\t\t\t\t   UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,\n\t\t\t\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t\t\t}\n\t\t} else {\n\t\t\t \n\t\t\treg_data &= ~UVD_DPG_PAUSE__JPEG_PAUSE_DPG_REQ_MASK;\n\t\t\tWREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data);\n\t\t}\n\t\tadev->vcn.inst[inst_idx].pause_state.jpeg = new_state->jpeg;\n\t}\n\n\treturn 0;\n}\n\nstatic bool vcn_v1_0_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\treturn (RREG32_SOC15(VCN, 0, mmUVD_STATUS) == UVD_STATUS__IDLE);\n}\n\nstatic int vcn_v1_0_wait_for_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret;\n\n\tret = SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_STATUS, UVD_STATUS__IDLE,\n\t\tUVD_STATUS__IDLE);\n\n\treturn ret;\n}\n\nstatic int vcn_v1_0_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = (state == AMD_CG_STATE_GATE);\n\n\tif (enable) {\n\t\t \n\t\tif (!vcn_v1_0_is_idle(handle))\n\t\t\treturn -EBUSY;\n\t\tvcn_v1_0_enable_clock_gating(adev);\n\t} else {\n\t\t \n\t\tvcn_v1_0_disable_clock_gating(adev);\n\t}\n\treturn 0;\n}\n\n \nstatic uint64_t vcn_v1_0_dec_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR);\n}\n\n \nstatic uint64_t vcn_v1_0_dec_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR);\n}\n\n \nstatic void vcn_v1_0_dec_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\tWREG32_SOC15(UVD, 0, mmUVD_SCRATCH2,\n\t\t\tlower_32_bits(ring->wptr) | 0x80000000);\n\n\tWREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));\n}\n\n \nstatic void vcn_v1_0_dec_ring_insert_start(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_PACKET_START << 1);\n}\n\n \nstatic void vcn_v1_0_dec_ring_insert_end(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_PACKET_END << 1);\n}\n\n \nstatic void vcn_v1_0_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,\n\t\t\t\t     unsigned flags)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tWARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_CONTEXT_ID), 0));\n\tamdgpu_ring_write(ring, seq);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, addr & 0xffffffff);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, upper_32_bits(addr) & 0xff);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_FENCE << 1);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_TRAP << 1);\n}\n\n \nstatic void vcn_v1_0_dec_ring_emit_ib(struct amdgpu_ring *ring,\n\t\t\t\t\tstruct amdgpu_job *job,\n\t\t\t\t\tstruct amdgpu_ib *ib,\n\t\t\t\t\tuint32_t flags)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tunsigned vmid = AMDGPU_JOB_GET_VMID(job);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_RBC_IB_VMID), 0));\n\tamdgpu_ring_write(ring, vmid);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_RBC_IB_64BIT_BAR_LOW), 0));\n\tamdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH), 0));\n\tamdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_RBC_IB_SIZE), 0));\n\tamdgpu_ring_write(ring, ib->length_dw);\n}\n\nstatic void vcn_v1_0_dec_ring_emit_reg_wait(struct amdgpu_ring *ring,\n\t\t\t\t\t    uint32_t reg, uint32_t val,\n\t\t\t\t\t    uint32_t mask)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, reg << 2);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, val);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GP_SCRATCH8), 0));\n\tamdgpu_ring_write(ring, mask);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_REG_READ_COND_WAIT << 1);\n}\n\nstatic void vcn_v1_0_dec_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\t\t    unsigned vmid, uint64_t pd_addr)\n{\n\tstruct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->vm_hub];\n\tuint32_t data0, data1, mask;\n\n\tpd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);\n\n\t \n\tdata0 = hub->ctx0_ptb_addr_lo32 + vmid * hub->ctx_addr_distance;\n\tdata1 = lower_32_bits(pd_addr);\n\tmask = 0xffffffff;\n\tvcn_v1_0_dec_ring_emit_reg_wait(ring, data0, data1, mask);\n}\n\nstatic void vcn_v1_0_dec_ring_emit_wreg(struct amdgpu_ring *ring,\n\t\t\t\t\tuint32_t reg, uint32_t val)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, reg << 2);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, val);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, VCN_DEC_CMD_WRITE_REG << 1);\n}\n\n \nstatic uint64_t vcn_v1_0_enc_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst->ring_enc[0])\n\t\treturn RREG32_SOC15(UVD, 0, mmUVD_RB_RPTR);\n\telse\n\t\treturn RREG32_SOC15(UVD, 0, mmUVD_RB_RPTR2);\n}\n\n  \nstatic uint64_t vcn_v1_0_enc_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst->ring_enc[0])\n\t\treturn RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR);\n\telse\n\t\treturn RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2);\n}\n\n  \nstatic void vcn_v1_0_enc_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst->ring_enc[0])\n\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR,\n\t\t\tlower_32_bits(ring->wptr));\n\telse\n\t\tWREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2,\n\t\t\tlower_32_bits(ring->wptr));\n}\n\n \nstatic void vcn_v1_0_enc_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,\n\t\t\tu64 seq, unsigned flags)\n{\n\tWARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);\n\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_FENCE);\n\tamdgpu_ring_write(ring, addr);\n\tamdgpu_ring_write(ring, upper_32_bits(addr));\n\tamdgpu_ring_write(ring, seq);\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_TRAP);\n}\n\nstatic void vcn_v1_0_enc_ring_insert_end(struct amdgpu_ring *ring)\n{\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_END);\n}\n\n \nstatic void vcn_v1_0_enc_ring_emit_ib(struct amdgpu_ring *ring,\n\t\t\t\t\tstruct amdgpu_job *job,\n\t\t\t\t\tstruct amdgpu_ib *ib,\n\t\t\t\t\tuint32_t flags)\n{\n\tunsigned vmid = AMDGPU_JOB_GET_VMID(job);\n\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_IB);\n\tamdgpu_ring_write(ring, vmid);\n\tamdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring, ib->length_dw);\n}\n\nstatic void vcn_v1_0_enc_ring_emit_reg_wait(struct amdgpu_ring *ring,\n\t\t\t\t\t    uint32_t reg, uint32_t val,\n\t\t\t\t\t    uint32_t mask)\n{\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_REG_WAIT);\n\tamdgpu_ring_write(ring, reg << 2);\n\tamdgpu_ring_write(ring, mask);\n\tamdgpu_ring_write(ring, val);\n}\n\nstatic void vcn_v1_0_enc_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\t\t    unsigned int vmid, uint64_t pd_addr)\n{\n\tstruct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->vm_hub];\n\n\tpd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);\n\n\t \n\tvcn_v1_0_enc_ring_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 +\n\t\t\t\t\tvmid * hub->ctx_addr_distance,\n\t\t\t\t\tlower_32_bits(pd_addr), 0xffffffff);\n}\n\nstatic void vcn_v1_0_enc_ring_emit_wreg(struct amdgpu_ring *ring,\n\t\t\t\t\tuint32_t reg, uint32_t val)\n{\n\tamdgpu_ring_write(ring, VCN_ENC_CMD_REG_WRITE);\n\tamdgpu_ring_write(ring,\treg << 2);\n\tamdgpu_ring_write(ring, val);\n}\n\nstatic int vcn_v1_0_set_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\nstatic int vcn_v1_0_process_interrupt(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_irq_src *source,\n\t\t\t\t      struct amdgpu_iv_entry *entry)\n{\n\tDRM_DEBUG(\"IH: VCN TRAP\\n\");\n\n\tswitch (entry->src_id) {\n\tcase 124:\n\t\tamdgpu_fence_process(&adev->vcn.inst->ring_dec);\n\t\tbreak;\n\tcase 119:\n\t\tamdgpu_fence_process(&adev->vcn.inst->ring_enc[0]);\n\t\tbreak;\n\tcase 120:\n\t\tamdgpu_fence_process(&adev->vcn.inst->ring_enc[1]);\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void vcn_v1_0_dec_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tint i;\n\n\tWARN_ON(ring->wptr % 2 || count % 2);\n\n\tfor (i = 0; i < count / 2; i++) {\n\t\tamdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_NO_OP), 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t}\n}\n\nstatic int vcn_v1_0_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\t \n\tint ret;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (state == adev->vcn.cur_state)\n\t\treturn 0;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tret = vcn_v1_0_stop(adev);\n\telse\n\t\tret = vcn_v1_0_start(adev);\n\n\tif (!ret)\n\t\tadev->vcn.cur_state = state;\n\treturn ret;\n}\n\nstatic void vcn_v1_0_idle_work_handler(struct work_struct *work)\n{\n\tstruct amdgpu_device *adev =\n\t\tcontainer_of(work, struct amdgpu_device, vcn.idle_work.work);\n\tunsigned int fences = 0, i;\n\n\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i)\n\t\tfences += amdgpu_fence_count_emitted(&adev->vcn.inst->ring_enc[i]);\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\tstruct dpg_pause_state new_state;\n\n\t\tif (fences)\n\t\t\tnew_state.fw_based = VCN_DPG_STATE__PAUSE;\n\t\telse\n\t\t\tnew_state.fw_based = VCN_DPG_STATE__UNPAUSE;\n\n\t\tif (amdgpu_fence_count_emitted(adev->jpeg.inst->ring_dec))\n\t\t\tnew_state.jpeg = VCN_DPG_STATE__PAUSE;\n\t\telse\n\t\t\tnew_state.jpeg = VCN_DPG_STATE__UNPAUSE;\n\n\t\tadev->vcn.pause_dpg_mode(adev, 0, &new_state);\n\t}\n\n\tfences += amdgpu_fence_count_emitted(adev->jpeg.inst->ring_dec);\n\tfences += amdgpu_fence_count_emitted(&adev->vcn.inst->ring_dec);\n\n\tif (fences == 0) {\n\t\tamdgpu_gfx_off_ctrl(adev, true);\n\t\tif (adev->pm.dpm_enabled)\n\t\t\tamdgpu_dpm_enable_uvd(adev, false);\n\t\telse\n\t\t\tamdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,\n\t\t\t       AMD_PG_STATE_GATE);\n\t} else {\n\t\tschedule_delayed_work(&adev->vcn.idle_work, VCN_IDLE_TIMEOUT);\n\t}\n}\n\nstatic void vcn_v1_0_ring_begin_use(struct amdgpu_ring *ring)\n{\n\tstruct\tamdgpu_device *adev = ring->adev;\n\tbool set_clocks = !cancel_delayed_work_sync(&adev->vcn.idle_work);\n\n\tmutex_lock(&adev->vcn.vcn1_jpeg1_workaround);\n\n\tif (amdgpu_fence_wait_empty(ring->adev->jpeg.inst->ring_dec))\n\t\tDRM_ERROR(\"VCN dec: jpeg dec ring may not be empty\\n\");\n\n\tvcn_v1_0_set_pg_for_begin_use(ring, set_clocks);\n\n}\n\nvoid vcn_v1_0_set_pg_for_begin_use(struct amdgpu_ring *ring, bool set_clocks)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (set_clocks) {\n\t\tamdgpu_gfx_off_ctrl(adev, false);\n\t\tif (adev->pm.dpm_enabled)\n\t\t\tamdgpu_dpm_enable_uvd(adev, true);\n\t\telse\n\t\t\tamdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,\n\t\t\t       AMD_PG_STATE_UNGATE);\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\tstruct dpg_pause_state new_state;\n\t\tunsigned int fences = 0, i;\n\n\t\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i)\n\t\t\tfences += amdgpu_fence_count_emitted(&adev->vcn.inst->ring_enc[i]);\n\n\t\tif (fences)\n\t\t\tnew_state.fw_based = VCN_DPG_STATE__PAUSE;\n\t\telse\n\t\t\tnew_state.fw_based = VCN_DPG_STATE__UNPAUSE;\n\n\t\tif (amdgpu_fence_count_emitted(adev->jpeg.inst->ring_dec))\n\t\t\tnew_state.jpeg = VCN_DPG_STATE__PAUSE;\n\t\telse\n\t\t\tnew_state.jpeg = VCN_DPG_STATE__UNPAUSE;\n\n\t\tif (ring->funcs->type == AMDGPU_RING_TYPE_VCN_ENC)\n\t\t\tnew_state.fw_based = VCN_DPG_STATE__PAUSE;\n\t\telse if (ring->funcs->type == AMDGPU_RING_TYPE_VCN_JPEG)\n\t\t\tnew_state.jpeg = VCN_DPG_STATE__PAUSE;\n\n\t\tadev->vcn.pause_dpg_mode(adev, 0, &new_state);\n\t}\n}\n\nvoid vcn_v1_0_ring_end_use(struct amdgpu_ring *ring)\n{\n\tschedule_delayed_work(&ring->adev->vcn.idle_work, VCN_IDLE_TIMEOUT);\n\tmutex_unlock(&ring->adev->vcn.vcn1_jpeg1_workaround);\n}\n\nstatic const struct amd_ip_funcs vcn_v1_0_ip_funcs = {\n\t.name = \"vcn_v1_0\",\n\t.early_init = vcn_v1_0_early_init,\n\t.late_init = NULL,\n\t.sw_init = vcn_v1_0_sw_init,\n\t.sw_fini = vcn_v1_0_sw_fini,\n\t.hw_init = vcn_v1_0_hw_init,\n\t.hw_fini = vcn_v1_0_hw_fini,\n\t.suspend = vcn_v1_0_suspend,\n\t.resume = vcn_v1_0_resume,\n\t.is_idle = vcn_v1_0_is_idle,\n\t.wait_for_idle = vcn_v1_0_wait_for_idle,\n\t.check_soft_reset = NULL  ,\n\t.pre_soft_reset = NULL  ,\n\t.soft_reset = NULL  ,\n\t.post_soft_reset = NULL  ,\n\t.set_clockgating_state = vcn_v1_0_set_clockgating_state,\n\t.set_powergating_state = vcn_v1_0_set_powergating_state,\n};\n\n \nstatic int vcn_v1_0_validate_bo(struct amdgpu_cs_parser *parser,\n\t\t\t\tstruct amdgpu_job *job,\n\t\t\t\tuint64_t addr)\n{\n\tstruct ttm_operation_ctx ctx = { false, false };\n\tstruct amdgpu_fpriv *fpriv = parser->filp->driver_priv;\n\tstruct amdgpu_vm *vm = &fpriv->vm;\n\tstruct amdgpu_bo_va_mapping *mapping;\n\tstruct amdgpu_bo *bo;\n\tint r;\n\n\taddr &= AMDGPU_GMC_HOLE_MASK;\n\tif (addr & 0x7) {\n\t\tDRM_ERROR(\"VCN messages must be 8 byte aligned!\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tmapping = amdgpu_vm_bo_lookup_mapping(vm, addr/AMDGPU_GPU_PAGE_SIZE);\n\tif (!mapping || !mapping->bo_va || !mapping->bo_va->base.bo)\n\t\treturn -EINVAL;\n\n\tbo = mapping->bo_va->base.bo;\n\tif (!(bo->flags & AMDGPU_GEM_CREATE_ENCRYPTED))\n\t\treturn 0;\n\n\tamdgpu_bo_placement_from_domain(bo, AMDGPU_GEM_DOMAIN_VRAM);\n\tr = ttm_bo_validate(&bo->tbo, &bo->placement, &ctx);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed to validate the VCN message BO (%d)!\\n\", r);\n\t\treturn r;\n\t}\n\n\treturn r;\n}\n\nstatic int vcn_v1_0_ring_patch_cs_in_place(struct amdgpu_cs_parser *p,\n\t\t\t\t\t   struct amdgpu_job *job,\n\t\t\t\t\t   struct amdgpu_ib *ib)\n{\n\tuint32_t msg_lo = 0, msg_hi = 0;\n\tint i, r;\n\n\tif (!(ib->flags & AMDGPU_IB_FLAGS_SECURE))\n\t\treturn 0;\n\n\tfor (i = 0; i < ib->length_dw; i += 2) {\n\t\tuint32_t reg = amdgpu_ib_get_value(ib, i);\n\t\tuint32_t val = amdgpu_ib_get_value(ib, i + 1);\n\n\t\tif (reg == PACKET0(p->adev->vcn.internal.data0, 0)) {\n\t\t\tmsg_lo = val;\n\t\t} else if (reg == PACKET0(p->adev->vcn.internal.data1, 0)) {\n\t\t\tmsg_hi = val;\n\t\t} else if (reg == PACKET0(p->adev->vcn.internal.cmd, 0)) {\n\t\t\tr = vcn_v1_0_validate_bo(p, job,\n\t\t\t\t\t\t ((u64)msg_hi) << 32 | msg_lo);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct amdgpu_ring_funcs vcn_v1_0_dec_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_DEC,\n\t.align_mask = 0xf,\n\t.support_64bit_ptrs = false,\n\t.no_user_fence = true,\n\t.secure_submission_supported = true,\n\t.get_rptr = vcn_v1_0_dec_ring_get_rptr,\n\t.get_wptr = vcn_v1_0_dec_ring_get_wptr,\n\t.set_wptr = vcn_v1_0_dec_ring_set_wptr,\n\t.patch_cs_in_place = vcn_v1_0_ring_patch_cs_in_place,\n\t.emit_frame_size =\n\t\t6 + 6 +  \n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +\n\t\t8 +  \n\t\t14 + 14 +  \n\t\t6,\n\t.emit_ib_size = 8,  \n\t.emit_ib = vcn_v1_0_dec_ring_emit_ib,\n\t.emit_fence = vcn_v1_0_dec_ring_emit_fence,\n\t.emit_vm_flush = vcn_v1_0_dec_ring_emit_vm_flush,\n\t.test_ring = amdgpu_vcn_dec_ring_test_ring,\n\t.test_ib = amdgpu_vcn_dec_ring_test_ib,\n\t.insert_nop = vcn_v1_0_dec_ring_insert_nop,\n\t.insert_start = vcn_v1_0_dec_ring_insert_start,\n\t.insert_end = vcn_v1_0_dec_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = vcn_v1_0_ring_begin_use,\n\t.end_use = vcn_v1_0_ring_end_use,\n\t.emit_wreg = vcn_v1_0_dec_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v1_0_dec_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic const struct amdgpu_ring_funcs vcn_v1_0_enc_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_ENC,\n\t.align_mask = 0x3f,\n\t.nop = VCN_ENC_CMD_NO_OP,\n\t.support_64bit_ptrs = false,\n\t.no_user_fence = true,\n\t.get_rptr = vcn_v1_0_enc_ring_get_rptr,\n\t.get_wptr = vcn_v1_0_enc_ring_get_wptr,\n\t.set_wptr = vcn_v1_0_enc_ring_set_wptr,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +\n\t\t4 +  \n\t\t5 + 5 +  \n\t\t1,  \n\t.emit_ib_size = 5,  \n\t.emit_ib = vcn_v1_0_enc_ring_emit_ib,\n\t.emit_fence = vcn_v1_0_enc_ring_emit_fence,\n\t.emit_vm_flush = vcn_v1_0_enc_ring_emit_vm_flush,\n\t.test_ring = amdgpu_vcn_enc_ring_test_ring,\n\t.test_ib = amdgpu_vcn_enc_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.insert_end = vcn_v1_0_enc_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = vcn_v1_0_ring_begin_use,\n\t.end_use = vcn_v1_0_ring_end_use,\n\t.emit_wreg = vcn_v1_0_enc_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v1_0_enc_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic void vcn_v1_0_set_dec_ring_funcs(struct amdgpu_device *adev)\n{\n\tadev->vcn.inst->ring_dec.funcs = &vcn_v1_0_dec_ring_vm_funcs;\n\tDRM_INFO(\"VCN decode is enabled in VM mode\\n\");\n}\n\nstatic void vcn_v1_0_set_enc_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i)\n\t\tadev->vcn.inst->ring_enc[i].funcs = &vcn_v1_0_enc_ring_vm_funcs;\n\n\tDRM_INFO(\"VCN encode is enabled in VM mode\\n\");\n}\n\nstatic const struct amdgpu_irq_src_funcs vcn_v1_0_irq_funcs = {\n\t.set = vcn_v1_0_set_interrupt_state,\n\t.process = vcn_v1_0_process_interrupt,\n};\n\nstatic void vcn_v1_0_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tadev->vcn.inst->irq.num_types = adev->vcn.num_enc_rings + 2;\n\tadev->vcn.inst->irq.funcs = &vcn_v1_0_irq_funcs;\n}\n\nconst struct amdgpu_ip_block_version vcn_v1_0_ip_block = {\n\t\t.type = AMD_IP_BLOCK_TYPE_VCN,\n\t\t.major = 1,\n\t\t.minor = 0,\n\t\t.rev = 0,\n\t\t.funcs = &vcn_v1_0_ip_funcs,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}