<stg><name>stepGen</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %out_vec) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @stepGen_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %out_vec, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %out_vec, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %idx = phi i9 [ 0, %0 ], [ %idx_1, %2 ]

]]></node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond = icmp eq i9 %idx, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %idx_1 = add i9 1, %idx

]]></node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %idx, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_4 = zext i9 %idx to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %out_vec_addr = getelementptr [256 x i32]* %out_vec, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="out_vec_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_cast = select i1 %tmp, i32 24576, i32 40960

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 %p_cast, i32* %out_vec_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="out_vec" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="out_vec"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="25" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="24" toId="3">
</dataflow>
<dataflow id="26" from="out_vec" to="stg_3" fromId="23" toId="3">
</dataflow>
<dataflow id="28" from="_ssdm_op_SpecTopModule" to="stg_4" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="stepGen_str" to="stg_4" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecMemCore" to="empty" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="out_vec" to="empty" fromId="23" toId="5">
</dataflow>
<dataflow id="35" from="p_str3" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="RAM_1P_str" to="empty" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="p_str3" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="40" from="stg_39" to="empty" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="p_str3" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="42" from="p_str3" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="43" from="p_str3" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="stg_6" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="out_vec" to="stg_6" fromId="23" toId="6">
</dataflow>
<dataflow id="48" from="p_str" to="stg_6" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="stg_49" to="stg_6" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="stg_49" to="stg_6" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="stg_49" to="stg_6" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="stg_49" to="stg_6" fromId="49" toId="6">
</dataflow>
<dataflow id="55" from="p_str1" to="stg_6" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="p_str1" to="stg_6" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="p_str1" to="stg_6" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="p_str1" to="stg_6" fromId="54" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="stg_7" fromId="44" toId="7">
</dataflow>
<dataflow id="60" from="stg_49" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="61" from="p_str" to="stg_7" fromId="47" toId="7">
</dataflow>
<dataflow id="62" from="stg_49" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="63" from="stg_49" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="64" from="stg_49" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="65" from="stg_49" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="67" from="p_str2" to="stg_7" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="p_str1" to="stg_7" fromId="54" toId="7">
</dataflow>
<dataflow id="69" from="p_str1" to="stg_7" fromId="54" toId="7">
</dataflow>
<dataflow id="70" from="p_str1" to="stg_7" fromId="54" toId="7">
</dataflow>
<dataflow id="72" from="stg_71" to="idx" fromId="71" toId="9">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="stg_8" to="idx" fromId="8" toId="9">
</dataflow>
<dataflow id="74" from="idx_1" to="idx" fromId="12" toId="9">
<BackEdge/>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="stg_19" to="idx" fromId="19" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="76" from="idx" to="exitcond" fromId="9" toId="10">
</dataflow>
<dataflow id="78" from="stg_77" to="exitcond" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="stg_81" to="empty_2" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="stg_81" to="empty_2" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="stg_81" to="empty_2" fromId="81" toId="11">
</dataflow>
<dataflow id="86" from="stg_85" to="idx_1" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="idx" to="idx_1" fromId="9" toId="12">
</dataflow>
<dataflow id="88" from="exitcond" to="stg_13" fromId="10" toId="13">
</dataflow>
<dataflow id="90" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="idx" to="tmp" fromId="9" toId="14">
</dataflow>
<dataflow id="93" from="stg_92" to="tmp" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="idx" to="tmp_4" fromId="9" toId="15">
</dataflow>
<dataflow id="95" from="out_vec" to="out_vec_addr" fromId="23" toId="16">
</dataflow>
<dataflow id="97" from="stg_96" to="out_vec_addr" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="tmp_4" to="out_vec_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="tmp" to="p_cast" fromId="14" toId="17">
</dataflow>
<dataflow id="101" from="stg_100" to="p_cast" fromId="100" toId="17">
</dataflow>
<dataflow id="103" from="stg_102" to="p_cast" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="p_cast" to="stg_18" fromId="17" toId="18">
</dataflow>
<dataflow id="105" from="out_vec_addr" to="stg_18" fromId="16" toId="18">
</dataflow>
<dataflow id="106" from="exitcond" to="stg_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
