/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ALUResult[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ALUResult";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_enable")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_ReadData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_ReadData";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_RegDstOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 3;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_RegDstOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_RegDstOut";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_RegDstOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_RegDstOut";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_RegDstOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MEM_WB_vlg_vec_tst|i_RegDstOut";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_WB_MemToReg")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i_WB_RegWrite")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ALUResult[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_ReadData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_RegDstOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_RegDstOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_RegDstOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_WB_MemToReg")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|o_WB_RegWrite")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_WB_RegWrite~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_WB_MemToReg~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[7]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[6]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[7]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_WB_RegWrite~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_WB_MemToReg~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ReadData[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_ALUResult[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_reset~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_clock~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_clock~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_enable~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[4]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ReadData[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_ALUResult[5]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|slaveLatch|int_q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ALUResult[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_enable")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_ReadData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_RegDstOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_RegDstOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_RegDstOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_WB_MemToReg")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i_WB_RegWrite")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ALUResult[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_ReadData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_RegDstOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_RegDstOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_RegDstOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_WB_MemToReg")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|o_WB_RegWrite")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_WB_RegWrite~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_WB_MemToReg~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[7]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[6]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[7]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_WB_RegWrite~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_WB_MemToReg~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ReadData[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_ALUResult[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|o_RegDstOut[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_reset~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_clock~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_clock~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_enable~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[4]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ReadData[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 980.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 960.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 940.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_ALUResult[5]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 820.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|i_RegDstOut[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 860.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 840.0;
	}
}

TRANSITION_LIST("MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|slaveLatch|int_q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 820.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7, 8;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ALUResult[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_enable";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
	CHILDREN = 12, 13, 14, 15, 16, 17, 18, 19;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_ReadData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_RegDstOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
	CHILDREN = 21, 22, 23;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_RegDstOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_RegDstOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_RegDstOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_WB_MemToReg";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i_WB_RegWrite";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ALUResult[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_ReadData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_RegDstOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_RegDstOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_RegDstOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_WB_MemToReg";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|o_WB_RegWrite";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_WB_RegWrite~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_WB_MemToReg~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[7]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[6]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[7]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_RegDstOut[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_WB_RegWrite~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_WB_MemToReg~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ReadData[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_ALUResult[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_RegDstOut[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_RegDstOut[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|o_RegDstOut[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_reset~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_clock~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_clock~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_regwrite|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_enable~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|wb_memtoreg|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd0|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd1|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd2|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd3|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[4]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd4|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ReadData[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd5|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd6|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|rd7|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu0|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu1|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu2|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu3|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu4|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_ALUResult[5]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu5|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu6|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|alu7|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r0|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_RegDstOut[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r1|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|i_RegDstOut[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|masterLatch|int_q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MEM_WB_vlg_vec_tst|i1|r2|DFF_INST|slaveLatch|int_q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}
;
