

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Thu May  7 18:41:07 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                               |                     |  Latency  |  Interval | Pipeline |
        |            Instance           |        Module       | min | max | min | max |   Type   |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_Stream2Mem_fu_58           |Stream2Mem           |   24|   24|   24|   24|   none   |
        |grp_Stream2Mem_64u_8u_s_fu_68  |Stream2Mem_64u_8u_s  |    7|    7|    1|    1| function |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  9 ~ 27  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     282|    157|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    243|
|Register         |        -|      -|     172|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     454|    512|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+-----+----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------+---------------------+---------+-------+-----+----+
    |grp_Stream2Mem_fu_58           |Stream2Mem           |        0|      0|  146|  87|
    |grp_Stream2Mem_64u_8u_s_fu_68  |Stream2Mem_64u_8u_s  |        0|      0|  136|  70|
    +-------------------------------+---------------------+---------+-------+-----+----+
    |Total                          |                     |        0|      0|  282| 157|
    +-------------------------------+---------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |rep_1_fu_117_p2        |     +    |      0|  0|  32|          32|           5|
    |rep_2_fu_107_p2        |     +    |      0|  0|  32|          32|           1|
    |repsLeft_fu_92_p2      |     -    |      0|  0|  32|          32|          32|
    |ap_condition_400       |    and   |      0|  0|   1|           1|           1|
    |tmp_1_i_i_i_fu_101_p2  |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i_i_i_fu_87_p2     |   icmp   |      0|  0|  11|          32|          32|
    |ap_condition_148       |    or    |      0|  0|   1|           1|           1|
    |ap_condition_388       |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 112|         135|          74|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   6|         12|    1|         12|
    |in_V_blk_n_AW            |   1|          2|    1|          2|
    |in_V_blk_n_B             |   1|          2|    1|          2|
    |in_V_blk_n_W             |   1|          2|    1|          2|
    |m_axi_in_V_AWADDR        |  64|          3|   64|        192|
    |m_axi_in_V_AWBURST       |   2|          3|    2|          6|
    |m_axi_in_V_AWCACHE       |   4|          3|    4|         12|
    |m_axi_in_V_AWID          |   1|          3|    1|          3|
    |m_axi_in_V_AWLEN         |  32|          3|   32|         96|
    |m_axi_in_V_AWLOCK        |   2|          3|    2|          6|
    |m_axi_in_V_AWPROT        |   3|          3|    3|          9|
    |m_axi_in_V_AWQOS         |   4|          3|    4|         12|
    |m_axi_in_V_AWREGION      |   4|          3|    4|         12|
    |m_axi_in_V_AWSIZE        |   3|          3|    3|          9|
    |m_axi_in_V_AWUSER        |   1|          3|    1|          3|
    |m_axi_in_V_AWVALID       |   1|          3|    1|          3|
    |m_axi_in_V_BREADY        |   1|          3|    1|          3|
    |m_axi_in_V_WDATA         |  64|          3|   64|        192|
    |m_axi_in_V_WID           |   1|          3|    1|          3|
    |m_axi_in_V_WLAST         |   1|          3|    1|          3|
    |m_axi_in_V_WSTRB         |   8|          3|    8|         24|
    |m_axi_in_V_WUSER         |   1|          3|    1|          3|
    |m_axi_in_V_WVALID        |   1|          3|    1|          3|
    |memOutStrm_V_V_blk_n     |   1|          2|    1|          2|
    |memOutStrm_V_V_read      |   1|          3|    1|          3|
    |numReps_channel22_blk_n  |   1|          2|    1|          2|
    |out_V3_blk_n             |   1|          2|    1|          2|
    |rep_fu_42                |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 243|         87|  238|        717|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  11|   0|   11|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_reg_grp_Stream2Mem_64u_8u_s_fu_68_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Stream2Mem_fu_58_ap_start           |   1|   0|    1|          0|
    |numReps_channel22_re_reg_141                   |  32|   0|   32|          0|
    |out_V3_read_reg_135                            |  61|   0|   61|          0|
    |rep_fu_42                                      |  32|   0|   32|          0|
    |rep_load_reg_147                               |  32|   0|   32|          0|
    |tmp_1_i_i_i_reg_158                            |   1|   0|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 172|   0|  172|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Stream2Mem_Batch | return value |
|memOutStrm_V_V_dout        |  in |   64|   ap_fifo  |   memOutStrm_V_V  |    pointer   |
|memOutStrm_V_V_empty_n     |  in |    1|   ap_fifo  |   memOutStrm_V_V  |    pointer   |
|memOutStrm_V_V_read        | out |    1|   ap_fifo  |   memOutStrm_V_V  |    pointer   |
|m_axi_in_V_AWVALID         | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWREADY         |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWADDR          | out |   64|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWID            | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWLEN           | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWSIZE          | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWBURST         | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWLOCK          | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWCACHE         | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWPROT          | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWQOS           | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWREGION        | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_AWUSER          | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WVALID          | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WREADY          |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WDATA           | out |   64|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WSTRB           | out |    8|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WLAST           | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WID             | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_WUSER           | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARVALID         | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARREADY         |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARADDR          | out |   64|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARID            | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARLEN           | out |   32|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARSIZE          | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARBURST         | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARLOCK          | out |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARCACHE         | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARPROT          | out |    3|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARQOS           | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARREGION        | out |    4|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_ARUSER          | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RVALID          |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RREADY          | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RDATA           |  in |   64|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RLAST           |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RID             |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RUSER           |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_RRESP           |  in |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BVALID          |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BREADY          | out |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BRESP           |  in |    2|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BID             |  in |    1|    m_axi   |        in_V       |    pointer   |
|m_axi_in_V_BUSER           |  in |    1|    m_axi   |        in_V       |    pointer   |
|out_V3_dout                |  in |   61|   ap_fifo  |       out_V3      |    pointer   |
|out_V3_empty_n             |  in |    1|   ap_fifo  |       out_V3      |    pointer   |
|out_V3_read                | out |    1|   ap_fifo  |       out_V3      |    pointer   |
|numReps_channel22_dout     |  in |   32|   ap_fifo  | numReps_channel22 |    pointer   |
|numReps_channel22_empty_n  |  in |    1|   ap_fifo  | numReps_channel22 |    pointer   |
|numReps_channel22_read     | out |    1|   ap_fifo  | numReps_channel22 |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i_i & !tmp_1_i_i_i)
	11  / (!tmp_i_i_i & tmp_1_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	10  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: rep (5)  [1/1] 0.00ns
entry:0  %rep = alloca i32

ST_1: StgValue_13 (6)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %memOutStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_14 (7)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_15 (8)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_16 (9)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_17 (10)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i61* %out_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: out_V3_read (11)  [1/1] 1.00ns
entry:6  %out_V3_read = call i61 @_ssdm_op_Read.ap_fifo.i61P(i61* %out_V3)

ST_1: StgValue_19 (12)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i64* %memOutStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_20 (13)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_21 (14)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: numReps_channel22_re (15)  [1/1] 1.00ns
entry:10  %numReps_channel22_re = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps_channel22)

ST_1: StgValue_23 (16)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_24 (17)  [1/1] 1.57ns
entry:12  store i32 0, i32* %rep

ST_1: StgValue_25 (18)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:187->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
entry:13  br label %.backedge.i.i.i


 <State 2>: 4.32ns
ST_2: rep_load (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:192->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
.backedge.i.i.i:0  %rep_load = load i32* %rep

ST_2: tmp_i_i_i (21)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:187->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
.backedge.i.i.i:1  %tmp_i_i_i = icmp eq i32 %rep_load, %numReps_channel22_re

ST_2: StgValue_28 (22)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:187->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
.backedge.i.i.i:2  br i1 %tmp_i_i_i, label %.exit, label %0

ST_2: repsLeft (24)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:188->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  %repsLeft = sub i32 %numReps_channel22_re, %rep_load

ST_2: tmp (25)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:188->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:1  %tmp = trunc i32 %repsLeft to i4

ST_2: tmp_1_i_i_i (26)  [1/1] 1.88ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:189->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:2  %tmp_1_i_i_i = icmp eq i4 %tmp, 0

ST_2: StgValue_32 (27)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:189->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:3  br i1 %tmp_1_i_i_i, label %1, label %2

ST_2: StgValue_33 (34)  [2/2] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:191->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @Stream2Mem(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)

ST_2: StgValue_34 (41)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 4.01ns
ST_3: StgValue_35 (29)  [8/8] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)

ST_3: rep_2 (30)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:196->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:1  %rep_2 = add i32 %rep_load, 1

ST_3: StgValue_37 (31)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:196->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:2  store i32 %rep_2, i32* %rep


 <State 4>: 0.00ns
ST_4: StgValue_38 (29)  [7/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 5>: 0.00ns
ST_5: StgValue_39 (29)  [6/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 6>: 0.00ns
ST_6: StgValue_40 (29)  [5/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 7>: 0.00ns
ST_7: StgValue_41 (29)  [4/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 8>: 0.00ns
ST_8: StgValue_42 (29)  [3/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 9>: 0.00ns
ST_9: StgValue_43 (29)  [2/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)


 <State 10>: 0.00ns
ST_10: StgValue_44 (29)  [1/8] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:195->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @"Stream2Mem<64u, 8u>"(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)

ST_10: StgValue_45 (32)  [1/1] 0.00ns
:3  br label %.backedge.i.i.i.backedge

ST_10: StgValue_46 (39)  [1/1] 0.00ns
.backedge.i.i.i.backedge:0  br label %.backedge.i.i.i


 <State 11>: 4.01ns
ST_11: StgValue_47 (34)  [1/2] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:191->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:0  call fastcc void @Stream2Mem(i64* %memOutStrm_V_V, i64* %in_V, i61 %out_V3_read, i32 %rep_load)

ST_11: rep_1 (35)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:192->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:1  %rep_1 = add i32 %rep_load, 16

ST_11: StgValue_49 (36)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:192->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:2  store i32 %rep_1, i32* %rep

ST_11: StgValue_50 (37)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:193->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:142
:3  br label %.backedge.i.i.i.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memOutStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_channel22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                  (alloca       ) [ 011111111111]
StgValue_13          (specinterface) [ 000000000000]
StgValue_14          (specinterface) [ 000000000000]
StgValue_15          (specinterface) [ 000000000000]
StgValue_16          (specinterface) [ 000000000000]
StgValue_17          (specinterface) [ 000000000000]
out_V3_read          (read         ) [ 001111111111]
StgValue_19          (specinterface) [ 000000000000]
StgValue_20          (specinterface) [ 000000000000]
StgValue_21          (specinterface) [ 000000000000]
numReps_channel22_re (read         ) [ 001111111111]
StgValue_23          (specinterface) [ 000000000000]
StgValue_24          (store        ) [ 000000000000]
StgValue_25          (br           ) [ 000000000000]
rep_load             (load         ) [ 000100000001]
tmp_i_i_i            (icmp         ) [ 001111111111]
StgValue_28          (br           ) [ 000000000000]
repsLeft             (sub          ) [ 000000000000]
tmp                  (trunc        ) [ 000000000000]
tmp_1_i_i_i          (icmp         ) [ 001111111111]
StgValue_32          (br           ) [ 000000000000]
StgValue_34          (ret          ) [ 000000000000]
rep_2                (add          ) [ 000000000000]
StgValue_37          (store        ) [ 000000000000]
StgValue_44          (call         ) [ 000000000000]
StgValue_45          (br           ) [ 000000000000]
StgValue_46          (br           ) [ 000000000000]
StgValue_47          (call         ) [ 000000000000]
rep_1                (add          ) [ 000000000000]
StgValue_49          (store        ) [ 000000000000]
StgValue_50          (br           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memOutStrm_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memOutStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_channel22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_channel22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i61P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem<64u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="rep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="out_V3_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="61" slack="0"/>
<pin id="48" dir="0" index="1" bw="61" slack="0"/>
<pin id="49" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V3_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="numReps_channel22_re_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_channel22_re/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_Stream2Mem_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="61" slack="1"/>
<pin id="63" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_Stream2Mem_64u_8u_s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="64" slack="0"/>
<pin id="72" dir="0" index="3" bw="61" slack="2"/>
<pin id="73" dir="0" index="4" bw="32" slack="1"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_24_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="rep_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_i_i_i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="repsLeft_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_1_i_i_i_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i_i_i/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="rep_2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_2/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_37_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="rep_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_1/11 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_49_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/11 "/>
</bind>
</comp>

<comp id="127" class="1005" name="rep_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="135" class="1005" name="out_V3_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="61" slack="1"/>
<pin id="137" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="out_V3_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="numReps_channel22_re_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_channel22_re "/>
</bind>
</comp>

<comp id="147" class="1005" name="rep_load_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_1_i_i_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="8"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="83" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="92" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="42" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="46" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="144"><net_src comp="52" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="150"><net_src comp="83" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="161"><net_src comp="101" pin="2"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {2 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: Stream2Mem_Batch : memOutStrm_V_V | {2 4 11 }
	Port: Stream2Mem_Batch : in_V | {}
	Port: Stream2Mem_Batch : out_V3 | {1 }
	Port: Stream2Mem_Batch : numReps_channel22 | {1 }
  - Chain level:
	State 1
		StgValue_24 : 1
	State 2
		tmp_i_i_i : 1
		StgValue_28 : 2
		repsLeft : 1
		tmp : 2
		tmp_1_i_i_i : 3
		StgValue_32 : 4
		StgValue_33 : 1
	State 3
		StgValue_37 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		StgValue_49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |       grp_Stream2Mem_fu_58      |  4.713  |   201   |   196   |
|          |  grp_Stream2Mem_64u_8u_s_fu_68  |  4.713  |   190   |   189   |
|----------|---------------------------------|---------|---------|---------|
|    add   |           rep_2_fu_107          |    0    |    0    |    32   |
|          |           rep_1_fu_117          |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |          repsLeft_fu_92         |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         tmp_i_i_i_fu_87         |    0    |    0    |    11   |
|          |        tmp_1_i_i_i_fu_101       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |      out_V3_read_read_fu_46     |    0    |    0    |    0    |
|          | numReps_channel22_re_read_fu_52 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_97            |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  9.426  |   391   |   494   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|numReps_channel22_re_reg_141|   32   |
|     out_V3_read_reg_135    |   61   |
|      rep_load_reg_147      |   32   |
|         rep_reg_127        |   32   |
|     tmp_1_i_i_i_reg_158    |    1   |
+----------------------------+--------+
|            Total           |   158  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_Stream2Mem_fu_58 |  p4  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   64   ||  1.571  ||    32   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   391  |   494  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   549  |   526  |
+-----------+--------+--------+--------+
