; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_cat_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 9, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 510, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %.frozen28 = freeze i32 %10, !dbg !14
  %11 = sdiv i32 %.frozen28, 4096, !dbg !14
  %12 = srem i32 %11, 128, !dbg !15
  %.frozen = freeze i32 %10, !dbg !16
  %13 = sdiv i32 %.frozen, 524288, !dbg !16
  %14 = icmp slt i32 %12, 64, !dbg !17
  %15 = mul i32 %13, 524288, !dbg !18
  %srem.decomposed = sub i32 %.frozen, %15, !dbg !18
  %16 = shl nsw i32 %13, 18, !dbg !19
  %17 = add nsw i32 %16, %srem.decomposed, !dbg !20
  %18 = sext i32 %17 to i64, !dbg !21
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !21
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %19, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !22
  %21 = extractvalue { i32, i32 } %20, 0, !dbg !22
  %22 = extractvalue { i32, i32 } %20, 1, !dbg !22
  %23 = bitcast i32 %21 to float, !dbg !22
  %24 = bitcast i32 %22 to float, !dbg !22
  %25 = fmul float %23, 0x3FF7154760000000, !dbg !23
  %26 = tail call float @llvm.nvvm.round.f(float %25) #3, !dbg !23
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i = icmp eq i32 %27, 0, !dbg !23
  %28 = tail call float @llvm.nvvm.fabs.ftz.f(float %23) #3, !dbg !23
  %29 = tail call float @llvm.nvvm.fabs.f(float %23) #3, !dbg !23
  %.03.i = select i1 %.not.i, float %29, float %28, !dbg !23
  %30 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !23
  %t.0.i = select i1 %30, float 0.000000e+00, float %26, !dbg !23
  %31 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %32 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %33 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !23
  %j.0.i = select i1 %33, float 1.270000e+02, float %t.0.i, !dbg !23
  %34 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %37 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %38 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not8.i = icmp eq i32 %39, 0, !dbg !23
  br i1 %.not8.i, label %42, label %40, !dbg !23

40:                                               ; preds = %4
  %41 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !23
  br label %__nv_expm1f.exit, !dbg !23

42:                                               ; preds = %4
  %43 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !23
  br label %__nv_expm1f.exit, !dbg !23

__nv_expm1f.exit:                                 ; preds = %40, %42
  %.0.i = phi float [ %41, %40 ], [ %43, %42 ], !dbg !23
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %45 = fmul float %24, 0x3FF7154760000000, !dbg !23
  %46 = tail call float @llvm.nvvm.round.f(float %45) #3, !dbg !23
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i1 = icmp eq i32 %47, 0, !dbg !23
  %48 = tail call float @llvm.nvvm.fabs.ftz.f(float %24) #3, !dbg !23
  %49 = tail call float @llvm.nvvm.fabs.f(float %24) #3, !dbg !23
  %.03.i2 = select i1 %.not.i1, float %49, float %48, !dbg !23
  %50 = fcmp olt float %.03.i2, 0x3FDA3D70A0000000, !dbg !23
  %t.0.i3 = select i1 %50, float 0.000000e+00, float %46, !dbg !23
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %53 = fcmp oeq float %t.0.i3, 1.280000e+02, !dbg !23
  %j.0.i4 = select i1 %53, float 1.270000e+02, float %t.0.i3, !dbg !23
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not8.i5 = icmp eq i32 %59, 0, !dbg !23
  br i1 %.not8.i5, label %62, label %60, !dbg !23

60:                                               ; preds = %__nv_expm1f.exit
  %61 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i4) #3, !dbg !23
  br label %__nv_expm1f.exit27, !dbg !23

62:                                               ; preds = %__nv_expm1f.exit
  %63 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i4) #3, !dbg !23
  br label %__nv_expm1f.exit27, !dbg !23

__nv_expm1f.exit27:                               ; preds = %60, %62
  %.0.i6 = phi float [ %61, %60 ], [ %63, %62 ], !dbg !23
  %64 = fcmp oeq float %23, 0.000000e+00, !dbg !23
  %65 = fadd float %23, %23, !dbg !23
  %66 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !23
  %67 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !23
  %.not9.i = icmp eq i32 %44, 0, !dbg !23
  %.not7.i = icmp eq i32 %38, 0, !dbg !23
  %.not6.i = icmp eq i32 %37, 0, !dbg !23
  %.not5.i = icmp eq i32 %36, 0, !dbg !23
  %.not4.i = icmp eq i32 %35, 0, !dbg !23
  %.not3.i = icmp eq i32 %34, 0, !dbg !23
  %.not2.i = icmp eq i32 %32, 0, !dbg !23
  %68 = fneg float %t.0.i, !dbg !23
  %.not1.i = icmp eq i32 %31, 0, !dbg !23
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %68, float 0x3FE62E4000000000, float %23) #3, !dbg !23
  %70 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %68, float 0x3FE62E4000000000, float %23) #3, !dbg !23
  %.04.i = select i1 %.not1.i, float %69, float %70, !dbg !23
  %71 = tail call float @llvm.nvvm.fma.rn.f(float %68, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !23
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %68, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !23
  %.05.i = select i1 %.not2.i, float %71, float %72, !dbg !23
  %73 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !23
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !23
  %.07.i = select i1 %.not3.i, float %73, float %74, !dbg !23
  %75 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !23
  %76 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !23
  %.08.i = select i1 %.not4.i, float %75, float %76, !dbg !23
  %77 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !23
  %78 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !23
  %.09.i = select i1 %.not5.i, float %77, float %78, !dbg !23
  %79 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !23
  %80 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !23
  %.06.i = select i1 %.not6.i, float %79, float %80, !dbg !23
  %81 = fmul float %.05.i, %.06.i, !dbg !23
  %82 = tail call float @llvm.nvvm.fma.rn.f(float %81, float %.05.i, float %.05.i) #3, !dbg !23
  %83 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %81, float %.05.i, float %.05.i) #3, !dbg !23
  %.01.i = select i1 %.not7.i, float %82, float %83, !dbg !23
  %84 = fadd float %.0.i, -1.000000e+00, !dbg !23
  %85 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i, float %84) #3, !dbg !23
  %86 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i, float %84) #3, !dbg !23
  %.02.i = select i1 %.not9.i, float %85, float %86, !dbg !23
  %87 = fadd float %.02.i, %.02.i, !dbg !23
  %u.0.i = select i1 %33, float %87, float %.02.i, !dbg !23
  %u.1.i = select i1 %67, float 0x7FF0000000000000, float %u.0.i, !dbg !23
  %u.2.i = select i1 %66, float -1.000000e+00, float %u.1.i, !dbg !23
  %u.3.i = select i1 %64, float %65, float %u.2.i, !dbg !23
  %88 = fcmp ogt float %24, 0.000000e+00, !dbg !24
  %89 = fcmp ogt float %23, 0.000000e+00, !dbg !24
  %90 = mul i32 %11, 4096, !dbg !25
  %.decomposed = sub i32 %.frozen28, %90, !dbg !25
  %.not7.i7 = icmp eq i32 %58, 0, !dbg !23
  %.not6.i8 = icmp eq i32 %57, 0, !dbg !23
  %.not5.i9 = icmp eq i32 %56, 0, !dbg !23
  %.not4.i10 = icmp eq i32 %55, 0, !dbg !23
  %.not3.i11 = icmp eq i32 %54, 0, !dbg !23
  %.not2.i12 = icmp eq i32 %52, 0, !dbg !23
  %91 = fneg float %t.0.i3, !dbg !23
  %.not1.i13 = icmp eq i32 %51, 0, !dbg !23
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %91, float 0x3FE62E4000000000, float %24) #3, !dbg !23
  %93 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %91, float 0x3FE62E4000000000, float %24) #3, !dbg !23
  %.04.i14 = select i1 %.not1.i13, float %92, float %93, !dbg !23
  %94 = tail call float @llvm.nvvm.fma.rn.f(float %91, float 0x3EB7F7D1C0000000, float %.04.i14) #3, !dbg !23
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %91, float 0x3EB7F7D1C0000000, float %.04.i14) #3, !dbg !23
  %.05.i15 = select i1 %.not2.i12, float %94, float %95, !dbg !23
  %96 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i15, float 0x3F812ACC60000000) #3, !dbg !23
  %97 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i15, float 0x3F812ACC60000000) #3, !dbg !23
  %.07.i16 = select i1 %.not3.i11, float %96, float %97, !dbg !23
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i16, float %.05.i15, float 0x3FA5557C60000000) #3, !dbg !23
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i16, float %.05.i15, float 0x3FA5557C60000000) #3, !dbg !23
  %.08.i17 = select i1 %.not4.i10, float %98, float %99, !dbg !23
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i17, float %.05.i15, float 0x3FC5553EC0000000) #3, !dbg !23
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i17, float %.05.i15, float 0x3FC5553EC0000000) #3, !dbg !23
  %.09.i18 = select i1 %.not5.i9, float %100, float %101, !dbg !23
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i18, float %.05.i15, float 0x3FDFFFFFC0000000) #3, !dbg !23
  %103 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i18, float %.05.i15, float 0x3FDFFFFFC0000000) #3, !dbg !23
  %.06.i19 = select i1 %.not6.i8, float %102, float %103, !dbg !23
  %104 = fmul float %.05.i15, %.06.i19, !dbg !23
  %105 = tail call float @llvm.nvvm.fma.rn.f(float %104, float %.05.i15, float %.05.i15) #3, !dbg !23
  %106 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %104, float %.05.i15, float %.05.i15) #3, !dbg !23
  %.01.i20 = select i1 %.not7.i7, float %105, float %106, !dbg !23
  %107 = fadd float %.0.i6, -1.000000e+00, !dbg !23
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not9.i21 = icmp eq i32 %108, 0, !dbg !23
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i20, float %.0.i6, float %107) #3, !dbg !23
  %110 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i20, float %.0.i6, float %107) #3, !dbg !23
  %.02.i22 = select i1 %.not9.i21, float %110, float %109, !dbg !23
  %111 = fadd float %.02.i22, %.02.i22, !dbg !23
  %u.0.i23 = select i1 %53, float %111, float %.02.i22, !dbg !23
  %112 = fcmp ogt float %j.0.i4, 1.280000e+02, !dbg !23
  %u.1.i24 = select i1 %112, float 0x7FF0000000000000, float %u.0.i23, !dbg !23
  %113 = fcmp olt float %j.0.i4, -2.500000e+01, !dbg !23
  %u.2.i25 = select i1 %113, float -1.000000e+00, float %u.1.i24, !dbg !23
  %114 = fcmp oeq float %24, 0.000000e+00, !dbg !23
  %115 = fadd float %24, %24, !dbg !23
  %u.3.i26 = select i1 %114, float %115, float %u.2.i25, !dbg !23
  %116 = select i1 %89, float %23, float %u.3.i, !dbg !26
  %117 = select i1 %88, float %24, float %u.3.i26, !dbg !26
  %118 = icmp sgt i32 %12, 63, !dbg !27
  %119 = shl nsw i32 %12, 12, !dbg !28
  %120 = add nsw i32 %.decomposed, -262144, !dbg !28
  %121 = add nsw i32 %120, %16, !dbg !29
  %122 = add nsw i32 %121, %119, !dbg !30
  %123 = sext i32 %122 to i64, !dbg !31
  %124 = getelementptr float, ptr addrspace(1) %1, i64 %123, !dbg !31
  %125 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %124, i1 %118, i32 0, i1 %118, i32 0, i1 %118) #3, !dbg !32
  %126 = extractvalue { i32, i32 } %125, 0, !dbg !32
  %127 = extractvalue { i32, i32 } %125, 1, !dbg !32
  %128 = sext i32 %10 to i64, !dbg !33
  %129 = getelementptr float, ptr addrspace(1) %2, i64 %128, !dbg !33
  %130 = bitcast float %116 to i32, !dbg !34
  %131 = select i1 %14, i32 %130, i32 %126, !dbg !35
  %132 = bitcast float %117 to i32, !dbg !34
  %133 = select i1 %14, i32 %132, i32 %127, !dbg !35
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %131, i32 %133, ptr addrspace(1) %129, i1 true) #3, !dbg !34
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cj5k2nzxaeufgkqdc6c6selbppp4wjfpwcteisleleqbyywwvsns.py", directory: "inductor_cache/j5")
!4 = !{ptr @triton_poi_fused_cat_8, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_8, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_8", linkageName: "triton_poi_fused_cat_8", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 29, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 18, scope: !7)
!18 = !DILocation(line: 33, column: 35, scope: !7)
!19 = !DILocation(line: 33, column: 54, scope: !7)
!20 = !DILocation(line: 33, column: 47, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 59, scope: !7)
!23 = !DILocation(line: 38, column: 28, scope: !7)
!24 = !DILocation(line: 35, column: 18, scope: !7)
!25 = !DILocation(line: 25, column: 19, scope: !7)
!26 = !DILocation(line: 40, column: 33, scope: !7)
!27 = !DILocation(line: 43, column: 20, scope: !7)
!28 = !DILocation(line: 46, column: 42, scope: !7)
!29 = !DILocation(line: 46, column: 36, scope: !7)
!30 = !DILocation(line: 46, column: 56, scope: !7)
!31 = !DILocation(line: 46, column: 31, scope: !7)
!32 = !DILocation(line: 46, column: 68, scope: !7)
!33 = !DILocation(line: 48, column: 25, scope: !7)
!34 = !DILocation(line: 48, column: 37, scope: !7)
!35 = !DILocation(line: 0, scope: !7)
!36 = !DILocation(line: 48, column: 4, scope: !7)
