/*
 * Copyright (C) 2016 MediaTek Inc.

 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#include <linux/delay.h>
#include <linux/mutex.h>

#include "mt6336.h"

/*****************************************************************************
 * MT6336 EFUSE read
 ******************************************************************************/
static DEFINE_MUTEX(mt6336_efuse_lock_mutex);

unsigned short mt6336_read_efuse(unsigned int addr)
{
	unsigned short efuse_data_byte;

	/* 3. set row to read */
	mt6336_set_flag_register_value(MT6336_RG_OTP_PA, addr);
	pr_err("[%s] RG_OTP_PA[0x469] = 0x%x\n", __func__, mt6336_get_flag_register_value(MT6336_RG_OTP_PA));
	/* 4. Toggle */
	udelay(100);
	if (mt6336_get_flag_register_value(MT6336_RG_OTP_RD_TRIG) == 0)
		mt6336_set_flag_register_value(MT6336_RG_OTP_RD_TRIG, 1);
	else
		mt6336_set_flag_register_value(MT6336_RG_OTP_RD_TRIG, 0);

	/* 5. polling RG_OTP_RD_BUSY */
	udelay(300);
	while (mt6336_get_flag_register_value(MT6336_RG_OTP_RD_BUSY) == 1)
		;
	/* Need to delay at least 1ms for RG_OTP_RD_BUSY
	 * and than can read RG_OTP_DOUT_SW
	 */
	udelay(1000);
	/* 6. read data */
	efuse_data_byte = mt6336_get_flag_register_value(MT6336_RG_OTP_DOUT_SW);
	pr_err("[%s] RG_OTP_PA_SW[0x477]=0x%x, RG_OTP_DOUT_SW[0x475]=0x%x\n",
		__func__, mt6336_get_flag_register_value(MT6336_RG_OTP_PA_SW),
		mt6336_get_flag_register_value(MT6336_RG_OTP_DOUT_SW));

	return efuse_data_byte;
}

unsigned int mt6336_Read_Efuse_HPOffset(int i)
{
	unsigned int efuse_data;

	pr_err("mt6336_Read_Efuse_HPOffset(i=0x%x)\n", i);
	mutex_lock(&mt6336_efuse_lock_mutex);
	/* 1. enable efuse ctrl engine clock */
	mt6336_set_flag_register_value(MT6336_CLK_CKPDN_HWEN_CON0_CLR,
		MT6336_CON_BIT(MT6336_CLK_EFUSE_CK_PDN_HWEN));
	mt6336_set_flag_register_value(MT6336_CLK_CKPDN_CON1_CLR,
		MT6336_CON_BIT(MT6336_CLK_EFUSE_CK_PDN));
	/* 2. */
	mt6336_set_flag_register_value(MT6336_RG_OTP_RD_SW, 1);
	/* read high byte of efuse */
	efuse_data = mt6336_read_efuse(i*2 + 1);
	efuse_data <<= 8;
	/* read low byte of efuse */
	efuse_data |= mt6336_read_efuse(i*2);
	pr_err("HPoffset(0x%x) : efuse=0x%x\n", i, efuse_data);

	/*7. Disable efuse ctrl engine clock */
	mt6336_set_flag_register_value(MT6336_CLK_CKPDN_HWEN_CON0_SET,
		MT6336_CON_BIT(MT6336_CLK_EFUSE_CK_PDN_HWEN));
	mt6336_set_flag_register_value(MT6336_CLK_CKPDN_CON1_SET,
		MT6336_CON_BIT(MT6336_CLK_EFUSE_CK_PDN));
	mutex_unlock(&mt6336_efuse_lock_mutex);

	return efuse_data;
}
