%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.7-1)-1*%
%TF.CreationDate,2022-09-29T19:12:14-05:00*%
%TF.ProjectId,vectrex-sao,76656374-7265-4782-9d73-616f2e6b6963,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.7-1)-1) date 2022-09-29 19:12:14*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMFreePoly0*
4,1,13,0.250000,-0.500000,0.000000,-0.500000,-0.095671,-0.480970,-0.176777,-0.426777,-0.230970,-0.345671,-0.250000,-0.250000,-0.250000,0.250000,-0.230970,0.345671,-0.176777,0.426777,-0.095671,0.480970,0.000000,0.500000,0.250000,0.500000,0.250000,-0.500000,0.250000,-0.500000,$1*%
%AMFreePoly1*
4,1,13,0.095671,0.480970,0.176777,0.426777,0.230970,0.345671,0.250000,0.250000,0.250000,-0.250000,0.230970,-0.345671,0.176777,-0.426777,0.095671,-0.480970,0.000000,-0.500000,-0.250000,-0.500000,-0.250000,0.500000,0.000000,0.500000,0.095671,0.480970,0.095671,0.480970,$1*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10O,1.727200X1.727200*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11R,1.727200X1.727200*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.727200*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13FreePoly0,180.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14FreePoly1,180.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.250000X-0.475000X0.250000X-0.475000X-0.250000X0.475000X-0.250000X0.475000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,0.800000X0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,0.800000X0.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.150000X0.875000X0.150000X-0.875000X0.150000X-0.875000X-0.150000X0.875000X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.050000X0.362500X0.050000X-0.362500X0.050000X-0.362500X-0.050000X0.362500X-0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.050000X0.050000X0.362500X-0.050000X0.362500X-0.050000X-0.362500X0.050000X-0.362500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21R,2.300000X2.300000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J2,1,VCC*%
%TO.N,+3.3V*%
X109710000Y-119425000D03*
D11*
%TO.P,J2,2,GND*%
%TO.N,GND*%
X109710000Y-121965000D03*
D10*
%TO.P,J2,3,SDA*%
%TO.N,/SDA*%
X112250000Y-119425000D03*
%TO.P,J2,4,SCL*%
%TO.N,/SCL*%
X112250000Y-121965000D03*
D12*
%TO.P,J2,5,GPIO1*%
%TO.N,/MISO*%
X114790000Y-119425000D03*
%TO.P,J2,6,GPIO2*%
%TO.N,/SCLK*%
X114790000Y-121965000D03*
%TD*%
D13*
%TO.P,SJ1,1,1*%
%TO.N,/ADDR*%
X121000000Y-70485000D03*
D14*
%TO.P,SJ1,2,2*%
%TO.N,+3.3V*%
X120300000Y-70485000D03*
%TD*%
D15*
%TO.P,C1,1,1*%
%TO.N,+3.3V*%
X131445000Y-73350000D03*
%TO.P,C1,2,2*%
%TO.N,GND*%
X131445000Y-75250000D03*
%TD*%
D16*
%TO.P,R1,1,1*%
%TO.N,/SCL*%
X118910000Y-73095000D03*
D17*
%TO.P,R1,2,1*%
%TO.N,/SDA*%
X118910000Y-73895000D03*
%TO.P,R1,3,1*%
%TO.N,/ADDR*%
X118910000Y-74695000D03*
D16*
%TO.P,R1,4,1*%
%TO.N,Net-(R1-Pad4)*%
X118910000Y-75495000D03*
%TO.P,R1,5,2*%
%TO.N,GND*%
X117310000Y-75495000D03*
D17*
%TO.P,R1,6,2*%
X117310000Y-74695000D03*
%TO.P,R1,7,2*%
%TO.N,+3.3V*%
X117310000Y-73895000D03*
D16*
%TO.P,R1,8,2*%
X117310000Y-73095000D03*
%TD*%
D15*
%TO.P,C2,1,1*%
%TO.N,+3.3V*%
X129540000Y-73350000D03*
%TO.P,C2,2,2*%
%TO.N,GND*%
X129540000Y-75250000D03*
%TD*%
D18*
%TO.P,U1,1,RE3/~{MCLR}/Vpp*%
%TO.N,/n_MCLR*%
X112450000Y-70495000D03*
%TO.P,U1,2,ULPWU/C12IN0-/AN0/RA0*%
%TO.N,unconnected-(U1-Pad2)*%
X112450000Y-71765000D03*
%TO.P,U1,3,C12IN1-/AN1/RA1*%
%TO.N,unconnected-(U1-Pad3)*%
X112450000Y-73035000D03*
%TO.P,U1,4,CVref/C2IN1+/Vref-/AN2/RA2*%
%TO.N,unconnected-(U1-Pad4)*%
X112450000Y-74305000D03*
%TO.P,U1,5,C1IN+/Vref+/AN3/RA3*%
%TO.N,unconnected-(U1-Pad5)*%
X112450000Y-75575000D03*
%TO.P,U1,6,T0CKI/C1OUT/RA4*%
%TO.N,unconnected-(U1-Pad6)*%
X112450000Y-76845000D03*
%TO.P,U1,7,~{SS}/C2OUT/AN4/RA5*%
%TO.N,unconnected-(U1-Pad7)*%
X112450000Y-78115000D03*
%TO.P,U1,8,VSS*%
%TO.N,GND*%
X112450000Y-79385000D03*
%TO.P,U1,9,CLKIN/OSC1/RA7*%
%TO.N,unconnected-(U1-Pad9)*%
X112450000Y-80655000D03*
%TO.P,U1,10,CLKOUT/OSC2/RA6*%
%TO.N,unconnected-(U1-Pad10)*%
X112450000Y-81925000D03*
%TO.P,U1,11,RC0/T1OSO/T1CK1*%
%TO.N,unconnected-(U1-Pad11)*%
X112450000Y-83195000D03*
%TO.P,U1,12,RC1/T1OSI/CCP2*%
%TO.N,unconnected-(U1-Pad12)*%
X112450000Y-84465000D03*
%TO.P,U1,13,RC2/P1A/CCP1*%
%TO.N,unconnected-(U1-Pad13)*%
X112450000Y-85735000D03*
%TO.P,U1,14,RC3/SCK/SCL*%
%TO.N,/SCL*%
X112450000Y-87005000D03*
%TO.P,U1,15,RC4/SDI/SDA*%
%TO.N,/SDA*%
X103150000Y-87005000D03*
%TO.P,U1,16,RC5/SDO*%
%TO.N,unconnected-(U1-Pad16)*%
X103150000Y-85735000D03*
%TO.P,U1,17,RC6/TX/CK*%
%TO.N,unconnected-(U1-Pad17)*%
X103150000Y-84465000D03*
%TO.P,U1,18,RC7/RX/DT*%
%TO.N,unconnected-(U1-Pad18)*%
X103150000Y-83195000D03*
%TO.P,U1,19,VSS*%
%TO.N,GND*%
X103150000Y-81925000D03*
%TO.P,U1,20,VDD*%
%TO.N,+3.3V*%
X103150000Y-80655000D03*
%TO.P,U1,21,INT/AN12/RB0*%
%TO.N,unconnected-(U1-Pad21)*%
X103150000Y-79385000D03*
%TO.P,U1,22,P1C/AN10/RB1*%
%TO.N,unconnected-(U1-Pad22)*%
X103150000Y-78115000D03*
%TO.P,U1,23,P1B/AN8/RB2*%
%TO.N,unconnected-(U1-Pad23)*%
X103150000Y-76845000D03*
%TO.P,U1,24,PGM/C12IN2-/AN8/RB3*%
%TO.N,unconnected-(U1-Pad24)*%
X103150000Y-75575000D03*
%TO.P,U1,25,P1D/AN11/RB4*%
%TO.N,unconnected-(U1-Pad25)*%
X103150000Y-74305000D03*
%TO.P,U1,26,~{T1G}/AN13/RB5*%
%TO.N,unconnected-(U1-Pad26)*%
X103150000Y-73035000D03*
%TO.P,U1,27,ICSPCLK/RB6*%
%TO.N,/ICSPCLK*%
X103150000Y-71765000D03*
%TO.P,U1,28,ICSPDAT/RB7*%
%TO.N,/ICSPDAT*%
X103150000Y-70495000D03*
%TD*%
D15*
%TO.P,C3,1,1*%
%TO.N,+3.3V*%
X133350000Y-73345000D03*
%TO.P,C3,2,2*%
%TO.N,GND*%
X133350000Y-75245000D03*
%TD*%
D19*
%TO.P,U2,1,CA9*%
%TO.N,/CA9*%
X125762500Y-73095000D03*
%TO.P,U2,2,VCC*%
%TO.N,+3.3V*%
X125762500Y-73495000D03*
%TO.P,U2,3,SHUTDOWN*%
X125762500Y-73895000D03*
%TO.P,U2,4,INTB*%
%TO.N,/INTB*%
X125762500Y-74295000D03*
%TO.P,U2,5,GND*%
%TO.N,GND*%
X125762500Y-74695000D03*
%TO.P,U2,6,R_EXT*%
%TO.N,Net-(R1-Pad4)*%
X125762500Y-75095000D03*
%TO.P,U2,7,CB1*%
%TO.N,/CB1*%
X125762500Y-75495000D03*
D20*
%TO.P,U2,8,CB2*%
%TO.N,/CB2*%
X125025000Y-76232500D03*
%TO.P,U2,9,CB3*%
%TO.N,/CB3*%
X124625000Y-76232500D03*
%TO.P,U2,10,CB4*%
%TO.N,/CB4*%
X124225000Y-76232500D03*
%TO.P,U2,11,CB5*%
%TO.N,/CB5*%
X123825000Y-76232500D03*
%TO.P,U2,12,CB6*%
%TO.N,/CB6*%
X123425000Y-76232500D03*
%TO.P,U2,13,CB7*%
%TO.N,/CB7*%
X123025000Y-76232500D03*
%TO.P,U2,14,CB8*%
%TO.N,/CB8*%
X122625000Y-76232500D03*
D19*
%TO.P,U2,15,CB9*%
%TO.N,unconnected-(U2-Pad15)*%
X121887500Y-75495000D03*
%TO.P,U2,16,C_FILT*%
%TO.N,unconnected-(U2-Pad16)*%
X121887500Y-75095000D03*
%TO.P,U2,17,AUDIOIN*%
%TO.N,unconnected-(U2-Pad17)*%
X121887500Y-74695000D03*
%TO.P,U2,18,ADDR*%
%TO.N,/ADDR*%
X121887500Y-74295000D03*
%TO.P,U2,19,SDA*%
%TO.N,/SDA*%
X121887500Y-73895000D03*
%TO.P,U2,20,SCL*%
%TO.N,/SCL*%
X121887500Y-73495000D03*
%TO.P,U2,21,CA1*%
%TO.N,/CA1*%
X121887500Y-73095000D03*
D20*
%TO.P,U2,22,CA2*%
%TO.N,/CA2*%
X122625000Y-72357500D03*
%TO.P,U2,23,CA3*%
%TO.N,/CA3*%
X123025000Y-72357500D03*
%TO.P,U2,24,CA4*%
%TO.N,/CA4*%
X123425000Y-72357500D03*
%TO.P,U2,25,CA5*%
%TO.N,/CA5*%
X123825000Y-72357500D03*
%TO.P,U2,26,CA6*%
%TO.N,/CA6*%
X124225000Y-72357500D03*
%TO.P,U2,27,CA7*%
%TO.N,/CA7*%
X124625000Y-72357500D03*
%TO.P,U2,28,CA8*%
%TO.N,/CA8*%
X125025000Y-72357500D03*
D21*
%TO.P,U2,29*%
%TO.N,N/C*%
X123825000Y-74295000D03*
%TD*%
M02*
