#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d324d35ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d324d598c0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_000001d324d53cd0 .functor NOT 1, L_000001d324db0b00, C4<0>, C4<0>, C4<0>;
L_000001d324d53e90 .functor XOR 8, L_000001d324daf5c0, L_000001d324dafe80, C4<00000000>, C4<00000000>;
L_000001d324d53800 .functor XOR 8, L_000001d324d53e90, L_000001d324dafde0, C4<00000000>, C4<00000000>;
v000001d324d3fa20_0 .net *"_ivl_10", 7 0, L_000001d324dafde0;  1 drivers
v000001d324d40240_0 .net *"_ivl_12", 7 0, L_000001d324d53800;  1 drivers
v000001d324d3f3e0_0 .net *"_ivl_2", 7 0, L_000001d324db02e0;  1 drivers
v000001d324d3eb20_0 .net *"_ivl_4", 7 0, L_000001d324daf5c0;  1 drivers
v000001d324d3f020_0 .net *"_ivl_6", 7 0, L_000001d324dafe80;  1 drivers
v000001d324d3f0c0_0 .net *"_ivl_8", 7 0, L_000001d324d53e90;  1 drivers
v000001d324d3fac0_0 .var "clk", 0 0;
v000001d324d3f700_0 .net "in", 7 0, v000001d324d3eda0_0;  1 drivers
v000001d324d3fb60_0 .net "out_dut", 7 0, L_000001d324daf480;  1 drivers
v000001d324d3f480_0 .net "out_ref", 7 0, L_000001d324d402e0;  1 drivers
v000001d324d3f160_0 .var/2u "stats1", 159 0;
v000001d324d40380_0 .var/2u "strobe", 0 0;
v000001d324d3fde0_0 .net "tb_match", 0 0, L_000001d324db0b00;  1 drivers
v000001d324d3fe80_0 .net "tb_mismatch", 0 0, L_000001d324d53cd0;  1 drivers
v000001d324d3f200_0 .net "wavedrom_enable", 0 0, v000001d324d3f980_0;  1 drivers
v000001d324d3f7a0_0 .net "wavedrom_title", 511 0, v000001d324d3ef80_0;  1 drivers
L_000001d324db02e0 .concat [ 8 0 0 0], L_000001d324d402e0;
L_000001d324daf5c0 .concat [ 8 0 0 0], L_000001d324d402e0;
L_000001d324dafe80 .concat [ 8 0 0 0], L_000001d324daf480;
L_000001d324dafde0 .concat [ 8 0 0 0], L_000001d324d402e0;
L_000001d324db0b00 .cmp/eeq 8, L_000001d324db02e0, L_000001d324d53800;
S_000001d324d59a50 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_000001d324d598c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_000001d324d54520 .functor BUFZ 8, v000001d324d3eda0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d324d3e9e0_0 .net *"_ivl_0", 0 0, L_000001d324d3f840;  1 drivers
v000001d324d3f5c0_0 .net *"_ivl_10", 0 0, L_000001d324d36ed0;  1 drivers
v000001d324d3f8e0_0 .net *"_ivl_12", 0 0, L_000001d324d37010;  1 drivers
v000001d324d40060_0 .net *"_ivl_14", 0 0, L_000001d324d369d0;  1 drivers
v000001d324d3ee40_0 .net *"_ivl_2", 0 0, L_000001d324d361b0;  1 drivers
v000001d324d3eee0_0 .net *"_ivl_27", 7 0, L_000001d324d54520;  1 drivers
v000001d324d40100_0 .net *"_ivl_4", 0 0, L_000001d324d36390;  1 drivers
v000001d324d3e6c0_0 .net *"_ivl_6", 0 0, L_000001d324d36e30;  1 drivers
v000001d324d3ec60_0 .net *"_ivl_8", 0 0, L_000001d324d36930;  1 drivers
v000001d324d3ebc0_0 .net "in", 7 0, v000001d324d3eda0_0;  alias, 1 drivers
v000001d324d401a0_0 .net "out", 7 0, L_000001d324d402e0;  alias, 1 drivers
LS_000001d324d402e0_0_0 .concat8 [ 1 1 1 1], L_000001d324d3f840, L_000001d324d361b0, L_000001d324d36390, L_000001d324d36e30;
LS_000001d324d402e0_0_4 .concat8 [ 1 1 1 1], L_000001d324d36930, L_000001d324d36ed0, L_000001d324d37010, L_000001d324d369d0;
L_000001d324d402e0 .concat8 [ 4 4 0 0], LS_000001d324d402e0_0_0, LS_000001d324d402e0_0_4;
L_000001d324d3f840 .part L_000001d324d54520, 7, 1;
L_000001d324d361b0 .part L_000001d324d54520, 6, 1;
L_000001d324d36390 .part L_000001d324d54520, 5, 1;
L_000001d324d36e30 .part L_000001d324d54520, 4, 1;
L_000001d324d36930 .part L_000001d324d54520, 3, 1;
L_000001d324d36ed0 .part L_000001d324d54520, 2, 1;
L_000001d324d37010 .part L_000001d324d54520, 1, 1;
L_000001d324d369d0 .part L_000001d324d54520, 0, 1;
S_000001d324cfdcb0 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_000001d324d598c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001d324d3fc00_0 .net "clk", 0 0, v000001d324d3fac0_0;  1 drivers
v000001d324d3eda0_0 .var "in", 7 0;
v000001d324d3f980_0 .var "wavedrom_enable", 0 0;
v000001d324d3ef80_0 .var "wavedrom_title", 511 0;
E_000001d324d447e0/0 .event negedge, v000001d324d3fc00_0;
E_000001d324d447e0/1 .event posedge, v000001d324d3fc00_0;
E_000001d324d447e0 .event/or E_000001d324d447e0/0, E_000001d324d447e0/1;
E_000001d324d43fa0 .event negedge, v000001d324d3fc00_0;
E_000001d324d445a0 .event posedge, v000001d324d3fc00_0;
S_000001d324cfde40 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001d324cfdcb0;
 .timescale -12 -12;
v000001d324d40420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d324cfdfd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001d324cfdcb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d324d55b60 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_000001d324d598c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v000001d324d404c0_0 .net *"_ivl_11", 0 0, L_000001d324dafca0;  1 drivers
v000001d324d3f660_0 .net *"_ivl_15", 0 0, L_000001d324db04c0;  1 drivers
v000001d324d40560_0 .net *"_ivl_19", 0 0, L_000001d324daf840;  1 drivers
v000001d324d3e760_0 .net *"_ivl_23", 0 0, L_000001d324db01a0;  1 drivers
v000001d324d3ed00_0 .net *"_ivl_27", 0 0, L_000001d324daef80;  1 drivers
v000001d324d3ffc0_0 .net *"_ivl_3", 0 0, L_000001d324d36a70;  1 drivers
v000001d324d3f340_0 .net *"_ivl_32", 0 0, L_000001d324dafd40;  1 drivers
v000001d324d3fd40_0 .net *"_ivl_7", 0 0, L_000001d324d36b10;  1 drivers
v000001d324d3ea80_0 .net "in", 7 0, v000001d324d3eda0_0;  alias, 1 drivers
v000001d324d3e800_0 .net "out", 7 0, L_000001d324daf480;  alias, 1 drivers
L_000001d324d36a70 .part v000001d324d3eda0_0, 7, 1;
L_000001d324d36b10 .part v000001d324d3eda0_0, 6, 1;
L_000001d324dafca0 .part v000001d324d3eda0_0, 5, 1;
L_000001d324db04c0 .part v000001d324d3eda0_0, 4, 1;
L_000001d324daf840 .part v000001d324d3eda0_0, 3, 1;
L_000001d324db01a0 .part v000001d324d3eda0_0, 2, 1;
L_000001d324daef80 .part v000001d324d3eda0_0, 1, 1;
LS_000001d324daf480_0_0 .concat8 [ 1 1 1 1], L_000001d324d36a70, L_000001d324d36b10, L_000001d324dafca0, L_000001d324db04c0;
LS_000001d324daf480_0_4 .concat8 [ 1 1 1 1], L_000001d324daf840, L_000001d324db01a0, L_000001d324daef80, L_000001d324dafd40;
L_000001d324daf480 .concat8 [ 4 4 0 0], LS_000001d324daf480_0_0, LS_000001d324daf480_0_4;
L_000001d324dafd40 .part v000001d324d3eda0_0, 0, 1;
S_000001d324d55cf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_000001d324d598c0;
 .timescale -12 -12;
E_000001d324d43ca0 .event edge, v000001d324d40380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d324d40380_0;
    %nor/r;
    %assign/vec4 v000001d324d40380_0, 0;
    %wait E_000001d324d43ca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d324cfdcb0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d43fa0;
    %wait E_000001d324d445a0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d445a0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %wait E_000001d324d43fa0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d324cfdfd0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d324d447e0;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001d324d3eda0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d324d598c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d324d3fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d324d40380_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001d324d598c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001d324d3fac0_0;
    %inv;
    %store/vec4 v000001d324d3fac0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d324d598c0;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d324d3fc00_0, v000001d324d3fe80_0, v000001d324d3f700_0, v000001d324d3f480_0, v000001d324d3fb60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d324d598c0;
T_7 ;
    %load/vec4 v000001d324d3f160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001d324d3f160_0, 64, 32>, &PV<v000001d324d3f160_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d324d3f160_0, 128, 32>, &PV<v000001d324d3f160_0, 0, 32> {0 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d324d3f160_0, 128, 32>, &PV<v000001d324d3f160_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001d324d598c0;
T_8 ;
    %wait E_000001d324d447e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d324d3f160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d324d3f160_0, 4, 32;
    %load/vec4 v000001d324d3fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001d324d3f160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d324d3f160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d324d3f160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d324d3f160_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001d324d3f480_0;
    %load/vec4 v000001d324d3f480_0;
    %load/vec4 v000001d324d3fb60_0;
    %xor;
    %load/vec4 v000001d324d3f480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001d324d3f160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d324d3f160_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001d324d3f160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d324d3f160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d324d598c0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 134 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 135 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob006_vectorr_test.sv";
    "dataset_code-complete-iccad2023/Prob006_vectorr_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob006_vectorr/Prob006_vectorr_sample01.sv";
