{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512842817948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512842817949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 16:06:57 2017 " "Processing started: Sat Dec 09 16:06:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512842817949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512842817949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512842817949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512842818175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-rt1 " "Found design unit 1: ula_mips-rt1" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador_arq " "Found design unit 1: somador-somador_arq" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818585 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818588 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregmips-breg_arch " "Found design unit 1: bregmips-breg_arch" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818591 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregmips " "Found entity 1: bregmips" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-behavior " "Found design unit 1: Pipeline-behavior" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818595 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.vhd " "Can't analyze file -- file mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512842818599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minst-SYN " "Found design unit 1: minst-SYN" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818602 ""} { "Info" "ISGN_ENTITY_NAME" "1 minst " "Found entity 1: minst" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdata-SYN " "Found design unit 1: mdata-SYN" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818605 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdata " "Found entity 1: mdata" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_ula-behav " "Found design unit 1: controle_ula-behav" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818609 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_ula " "Found entity 1: controle_ula" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq_controle " "Found design unit 1: controle-arq_controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818612 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818614 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-behavioral " "Found design unit 1: if_id-behavioral" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818617 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-behavioral " "Found design unit 1: id_ex-behavioral" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818620 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-behavioral " "Found design unit 1: ex_mem-behavioral" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818622 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-behavioral " "Found design unit 1: mem_wb-behavioral" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818625 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_7seg-behavior " "Found design unit 1: conversor_7seg-behavior" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818628 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_7seg " "Found entity 1: conversor_7seg" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818630 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818633 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512842818633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512842818633 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "in_pc4 Pipeline.vhd(402) " "VHDL Association List error at Pipeline.vhd(402): formal \"in_pc4\" does not exist" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 402 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1512842818635 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_in_pc4 Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_in_pc4\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818635 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_in_pc4 Pipeline.vhd(39) " "HDL error at Pipeline.vhd(39): see declaration for object \"idex_in_pc4\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_regdest_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_regdest_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_regdest_in Pipeline.vhd(40) " "HDL error at Pipeline.vhd(40): see declaration for object \"idex_regdest_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_opalu_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_opalu_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_opalu_in Pipeline.vhd(41) " "HDL error at Pipeline.vhd(41): see declaration for object \"idex_opalu_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 41 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_alusrc_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_alusrc_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_alusrc_in Pipeline.vhd(42) " "HDL error at Pipeline.vhd(42): see declaration for object \"idex_alusrc_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_beq_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_beq_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_beq_in Pipeline.vhd(43) " "HDL error at Pipeline.vhd(43): see declaration for object \"idex_beq_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 43 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_bne_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_bne_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_bne_in Pipeline.vhd(44) " "HDL error at Pipeline.vhd(44): see declaration for object \"idex_bne_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 44 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_mem_read_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_mem_read_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_mem_read_in Pipeline.vhd(45) " "HDL error at Pipeline.vhd(45): see declaration for object \"idex_mem_read_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 45 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_mem_write_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_mem_write_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_mem_write_in Pipeline.vhd(46) " "HDL error at Pipeline.vhd(46): see declaration for object \"idex_mem_write_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 46 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "idex_regwrite_in Pipeline.vhd(399) " "VHDL error at Pipeline.vhd(399): formal port or parameter \"idex_regwrite_in\" must have actual or default value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 399 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "idex_regwrite_in Pipeline.vhd(47) " "HDL error at Pipeline.vhd(47): see declaration for object \"idex_regwrite_in\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 47 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512842818636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512842818779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 09 16:06:58 2017 " "Processing ended: Sat Dec 09 16:06:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512842818779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512842818779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512842818779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512842818779 ""}
