\hypertarget{struct_d_a_c___type_def}{}\section{D\+A\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{S\+W\+T\+R\+I\+GR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{D\+H\+R12\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{D\+H\+R12\+L1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{D\+H\+R8\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{D\+H\+R12\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{D\+H\+R12\+L2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{D\+H\+R8\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{D\+H\+R12\+RD}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{D\+H\+R12\+LD}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{D\+H\+R8\+RD}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{D\+O\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{D\+O\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

Definition at line 413 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

D\+AC control register, Address offset\+: 0x00 

Definition at line 415 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}\label{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L1@{D\+H\+R12\+L1}}
\index{D\+H\+R12\+L1@{D\+H\+R12\+L1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+L1}{DHR12L1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+L1}

D\+AC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line 418 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}\label{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L2@{D\+H\+R12\+L2}}
\index{D\+H\+R12\+L2@{D\+H\+R12\+L2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+L2}{DHR12L2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+L2}

D\+AC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 

Definition at line 421 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}\label{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+LD@{D\+H\+R12\+LD}}
\index{D\+H\+R12\+LD@{D\+H\+R12\+LD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+LD}{DHR12LD}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+LD}

D\+U\+AL D\+AC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line 424 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}\label{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R1@{D\+H\+R12\+R1}}
\index{D\+H\+R12\+R1@{D\+H\+R12\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+R1}{DHR12R1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+R1}

D\+AC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line 417 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}\label{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R2@{D\+H\+R12\+R2}}
\index{D\+H\+R12\+R2@{D\+H\+R12\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+R2}{DHR12R2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+R2}

D\+AC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 

Definition at line 420 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}\label{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+RD@{D\+H\+R12\+RD}}
\index{D\+H\+R12\+RD@{D\+H\+R12\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R12\+RD}{DHR12RD}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+RD}

Dual D\+AC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line 423 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}\label{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R1@{D\+H\+R8\+R1}}
\index{D\+H\+R8\+R1@{D\+H\+R8\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R8\+R1}{DHR8R1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+R1}

D\+AC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line 419 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}\label{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R2@{D\+H\+R8\+R2}}
\index{D\+H\+R8\+R2@{D\+H\+R8\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R8\+R2}{DHR8R2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+R2}

D\+AC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C 

Definition at line 422 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}\label{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+RD@{D\+H\+R8\+RD}}
\index{D\+H\+R8\+RD@{D\+H\+R8\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+H\+R8\+RD}{DHR8RD}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+RD}

D\+U\+AL D\+AC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line 425 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}\label{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R1@{D\+O\+R1}}
\index{D\+O\+R1@{D\+O\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+O\+R1}{DOR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+R1}

D\+AC channel1 data output register, Address offset\+: 0x2C 

Definition at line 426 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}\label{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R2@{D\+O\+R2}}
\index{D\+O\+R2@{D\+O\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+O\+R2}{DOR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+R2}

D\+AC channel2 data output register, Address offset\+: 0x30 

Definition at line 427 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

D\+AC status register, Address offset\+: 0x34 

Definition at line 428 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}\label{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}} 
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}}
\index{S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+W\+T\+R\+I\+GR}{SWTRIGR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+W\+T\+R\+I\+GR}

D\+AC software trigger register, Address offset\+: 0x04 

Definition at line 416 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
