-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_dil_b_data338_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_empty_n : IN STD_LOGIC;
    mat_dil_b_data338_read : OUT STD_LOGIC;
    m_axi_rho_AWVALID : OUT STD_LOGIC;
    m_axi_rho_AWREADY : IN STD_LOGIC;
    m_axi_rho_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_rho_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_rho_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_rho_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_rho_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_WVALID : OUT STD_LOGIC;
    m_axi_rho_WREADY : IN STD_LOGIC;
    m_axi_rho_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_rho_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_WLAST : OUT STD_LOGIC;
    m_axi_rho_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_ARVALID : OUT STD_LOGIC;
    m_axi_rho_ARREADY : IN STD_LOGIC;
    m_axi_rho_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_rho_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_rho_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_rho_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_rho_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_rho_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_RVALID : IN STD_LOGIC;
    m_axi_rho_RREADY : OUT STD_LOGIC;
    m_axi_rho_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_rho_RLAST : IN STD_LOGIC;
    m_axi_rho_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_rho_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_BVALID : IN STD_LOGIC;
    m_axi_rho_BREADY : OUT STD_LOGIC;
    m_axi_rho_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_rho_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_rho_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    outputrho : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_theta_AWVALID : OUT STD_LOGIC;
    m_axi_theta_AWREADY : IN STD_LOGIC;
    m_axi_theta_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_theta_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_theta_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_theta_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_theta_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_WVALID : OUT STD_LOGIC;
    m_axi_theta_WREADY : IN STD_LOGIC;
    m_axi_theta_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_theta_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_WLAST : OUT STD_LOGIC;
    m_axi_theta_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_ARVALID : OUT STD_LOGIC;
    m_axi_theta_ARREADY : IN STD_LOGIC;
    m_axi_theta_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_theta_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_theta_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_theta_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_theta_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_theta_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_RVALID : IN STD_LOGIC;
    m_axi_theta_RREADY : OUT STD_LOGIC;
    m_axi_theta_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_theta_RLAST : IN STD_LOGIC;
    m_axi_theta_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_theta_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_BVALID : IN STD_LOGIC;
    m_axi_theta_BREADY : OUT STD_LOGIC;
    m_axi_theta_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_theta_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_theta_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    outputtheta : IN STD_LOGIC_VECTOR (63 downto 0);
    height : IN STD_LOGIC_VECTOR (11 downto 0);
    width : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal accum_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_ce0 : STD_LOGIC;
    signal accum_V_we0 : STD_LOGIC;
    signal accum_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_ce1 : STD_LOGIC;
    signal accum_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_1_ce0 : STD_LOGIC;
    signal accum_V_1_we0 : STD_LOGIC;
    signal accum_V_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_1_ce1 : STD_LOGIC;
    signal accum_V_1_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_2_ce0 : STD_LOGIC;
    signal accum_V_2_we0 : STD_LOGIC;
    signal accum_V_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_2_ce1 : STD_LOGIC;
    signal accum_V_2_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_3_ce0 : STD_LOGIC;
    signal accum_V_3_we0 : STD_LOGIC;
    signal accum_V_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_3_ce1 : STD_LOGIC;
    signal accum_V_3_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_4_ce0 : STD_LOGIC;
    signal accum_V_4_we0 : STD_LOGIC;
    signal accum_V_4_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_4_ce1 : STD_LOGIC;
    signal accum_V_4_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_5_ce0 : STD_LOGIC;
    signal accum_V_5_we0 : STD_LOGIC;
    signal accum_V_5_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_5_ce1 : STD_LOGIC;
    signal accum_V_5_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_6_ce0 : STD_LOGIC;
    signal accum_V_6_we0 : STD_LOGIC;
    signal accum_V_6_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_6_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_6_ce1 : STD_LOGIC;
    signal accum_V_6_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_7_ce0 : STD_LOGIC;
    signal accum_V_7_we0 : STD_LOGIC;
    signal accum_V_7_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_7_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_7_ce1 : STD_LOGIC;
    signal accum_V_7_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_8_ce0 : STD_LOGIC;
    signal accum_V_8_we0 : STD_LOGIC;
    signal accum_V_8_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_8_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_8_ce1 : STD_LOGIC;
    signal accum_V_8_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_9_ce0 : STD_LOGIC;
    signal accum_V_9_we0 : STD_LOGIC;
    signal accum_V_9_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_9_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_9_ce1 : STD_LOGIC;
    signal accum_V_9_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_10_ce0 : STD_LOGIC;
    signal accum_V_10_we0 : STD_LOGIC;
    signal accum_V_10_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_10_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_10_ce1 : STD_LOGIC;
    signal accum_V_10_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_11_ce0 : STD_LOGIC;
    signal accum_V_11_we0 : STD_LOGIC;
    signal accum_V_11_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_11_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_11_ce1 : STD_LOGIC;
    signal accum_V_11_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_12_ce0 : STD_LOGIC;
    signal accum_V_12_we0 : STD_LOGIC;
    signal accum_V_12_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_12_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_12_ce1 : STD_LOGIC;
    signal accum_V_12_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_13_ce0 : STD_LOGIC;
    signal accum_V_13_we0 : STD_LOGIC;
    signal accum_V_13_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_13_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_13_ce1 : STD_LOGIC;
    signal accum_V_13_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_14_ce0 : STD_LOGIC;
    signal accum_V_14_we0 : STD_LOGIC;
    signal accum_V_14_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_14_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_14_ce1 : STD_LOGIC;
    signal accum_V_14_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_15_ce0 : STD_LOGIC;
    signal accum_V_15_we0 : STD_LOGIC;
    signal accum_V_15_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_15_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_15_ce1 : STD_LOGIC;
    signal accum_V_15_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_16_ce0 : STD_LOGIC;
    signal accum_V_16_we0 : STD_LOGIC;
    signal accum_V_16_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_16_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_16_ce1 : STD_LOGIC;
    signal accum_V_16_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_17_ce0 : STD_LOGIC;
    signal accum_V_17_we0 : STD_LOGIC;
    signal accum_V_17_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_17_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_17_ce1 : STD_LOGIC;
    signal accum_V_17_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_18_ce0 : STD_LOGIC;
    signal accum_V_18_we0 : STD_LOGIC;
    signal accum_V_18_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_18_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_18_ce1 : STD_LOGIC;
    signal accum_V_18_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_19_ce0 : STD_LOGIC;
    signal accum_V_19_we0 : STD_LOGIC;
    signal accum_V_19_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_19_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_19_ce1 : STD_LOGIC;
    signal accum_V_19_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_20_ce0 : STD_LOGIC;
    signal accum_V_20_we0 : STD_LOGIC;
    signal accum_V_20_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_20_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_20_ce1 : STD_LOGIC;
    signal accum_V_20_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_21_ce0 : STD_LOGIC;
    signal accum_V_21_we0 : STD_LOGIC;
    signal accum_V_21_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_21_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_21_ce1 : STD_LOGIC;
    signal accum_V_21_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_22_ce0 : STD_LOGIC;
    signal accum_V_22_we0 : STD_LOGIC;
    signal accum_V_22_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_22_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_22_ce1 : STD_LOGIC;
    signal accum_V_22_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_23_ce0 : STD_LOGIC;
    signal accum_V_23_we0 : STD_LOGIC;
    signal accum_V_23_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_23_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_23_ce1 : STD_LOGIC;
    signal accum_V_23_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_24_ce0 : STD_LOGIC;
    signal accum_V_24_we0 : STD_LOGIC;
    signal accum_V_24_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_24_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_24_ce1 : STD_LOGIC;
    signal accum_V_24_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_25_ce0 : STD_LOGIC;
    signal accum_V_25_we0 : STD_LOGIC;
    signal accum_V_25_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_25_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_25_ce1 : STD_LOGIC;
    signal accum_V_25_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_26_ce0 : STD_LOGIC;
    signal accum_V_26_we0 : STD_LOGIC;
    signal accum_V_26_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_26_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_26_ce1 : STD_LOGIC;
    signal accum_V_26_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_27_ce0 : STD_LOGIC;
    signal accum_V_27_we0 : STD_LOGIC;
    signal accum_V_27_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_27_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_27_ce1 : STD_LOGIC;
    signal accum_V_27_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_28_ce0 : STD_LOGIC;
    signal accum_V_28_we0 : STD_LOGIC;
    signal accum_V_28_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_28_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_28_ce1 : STD_LOGIC;
    signal accum_V_28_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_29_ce0 : STD_LOGIC;
    signal accum_V_29_we0 : STD_LOGIC;
    signal accum_V_29_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_29_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_29_ce1 : STD_LOGIC;
    signal accum_V_29_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_30_ce0 : STD_LOGIC;
    signal accum_V_30_we0 : STD_LOGIC;
    signal accum_V_30_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_30_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_30_ce1 : STD_LOGIC;
    signal accum_V_30_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_31_ce0 : STD_LOGIC;
    signal accum_V_31_we0 : STD_LOGIC;
    signal accum_V_31_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_31_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_31_ce1 : STD_LOGIC;
    signal accum_V_31_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_32_ce0 : STD_LOGIC;
    signal accum_V_32_we0 : STD_LOGIC;
    signal accum_V_32_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_32_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_32_ce1 : STD_LOGIC;
    signal accum_V_32_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_33_ce0 : STD_LOGIC;
    signal accum_V_33_we0 : STD_LOGIC;
    signal accum_V_33_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_33_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_33_ce1 : STD_LOGIC;
    signal accum_V_33_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_34_ce0 : STD_LOGIC;
    signal accum_V_34_we0 : STD_LOGIC;
    signal accum_V_34_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_34_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_34_ce1 : STD_LOGIC;
    signal accum_V_34_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_35_ce0 : STD_LOGIC;
    signal accum_V_35_we0 : STD_LOGIC;
    signal accum_V_35_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_35_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_35_ce1 : STD_LOGIC;
    signal accum_V_35_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_36_ce0 : STD_LOGIC;
    signal accum_V_36_we0 : STD_LOGIC;
    signal accum_V_36_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_36_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_36_ce1 : STD_LOGIC;
    signal accum_V_36_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_37_ce0 : STD_LOGIC;
    signal accum_V_37_we0 : STD_LOGIC;
    signal accum_V_37_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_37_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_37_ce1 : STD_LOGIC;
    signal accum_V_37_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_38_ce0 : STD_LOGIC;
    signal accum_V_38_we0 : STD_LOGIC;
    signal accum_V_38_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_38_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_38_ce1 : STD_LOGIC;
    signal accum_V_38_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_39_ce0 : STD_LOGIC;
    signal accum_V_39_we0 : STD_LOGIC;
    signal accum_V_39_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_39_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_39_ce1 : STD_LOGIC;
    signal accum_V_39_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_40_ce0 : STD_LOGIC;
    signal accum_V_40_we0 : STD_LOGIC;
    signal accum_V_40_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_40_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_40_ce1 : STD_LOGIC;
    signal accum_V_40_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_41_ce0 : STD_LOGIC;
    signal accum_V_41_we0 : STD_LOGIC;
    signal accum_V_41_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_41_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_41_ce1 : STD_LOGIC;
    signal accum_V_41_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_42_ce0 : STD_LOGIC;
    signal accum_V_42_we0 : STD_LOGIC;
    signal accum_V_42_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_42_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_42_ce1 : STD_LOGIC;
    signal accum_V_42_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_43_ce0 : STD_LOGIC;
    signal accum_V_43_we0 : STD_LOGIC;
    signal accum_V_43_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_43_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_43_ce1 : STD_LOGIC;
    signal accum_V_43_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_44_ce0 : STD_LOGIC;
    signal accum_V_44_we0 : STD_LOGIC;
    signal accum_V_44_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_44_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_44_ce1 : STD_LOGIC;
    signal accum_V_44_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_45_ce0 : STD_LOGIC;
    signal accum_V_45_we0 : STD_LOGIC;
    signal accum_V_45_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_45_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_45_ce1 : STD_LOGIC;
    signal accum_V_45_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_46_ce0 : STD_LOGIC;
    signal accum_V_46_we0 : STD_LOGIC;
    signal accum_V_46_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_46_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_46_ce1 : STD_LOGIC;
    signal accum_V_46_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_47_ce0 : STD_LOGIC;
    signal accum_V_47_we0 : STD_LOGIC;
    signal accum_V_47_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_47_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_47_ce1 : STD_LOGIC;
    signal accum_V_47_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_48_ce0 : STD_LOGIC;
    signal accum_V_48_we0 : STD_LOGIC;
    signal accum_V_48_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_48_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_48_ce1 : STD_LOGIC;
    signal accum_V_48_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_49_ce0 : STD_LOGIC;
    signal accum_V_49_we0 : STD_LOGIC;
    signal accum_V_49_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_49_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_49_ce1 : STD_LOGIC;
    signal accum_V_49_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_50_ce0 : STD_LOGIC;
    signal accum_V_50_we0 : STD_LOGIC;
    signal accum_V_50_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_50_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_50_ce1 : STD_LOGIC;
    signal accum_V_50_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_51_ce0 : STD_LOGIC;
    signal accum_V_51_we0 : STD_LOGIC;
    signal accum_V_51_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_51_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_51_ce1 : STD_LOGIC;
    signal accum_V_51_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_52_ce0 : STD_LOGIC;
    signal accum_V_52_we0 : STD_LOGIC;
    signal accum_V_52_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_52_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_52_ce1 : STD_LOGIC;
    signal accum_V_52_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_53_ce0 : STD_LOGIC;
    signal accum_V_53_we0 : STD_LOGIC;
    signal accum_V_53_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_53_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_53_ce1 : STD_LOGIC;
    signal accum_V_53_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_54_ce0 : STD_LOGIC;
    signal accum_V_54_we0 : STD_LOGIC;
    signal accum_V_54_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_54_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_54_ce1 : STD_LOGIC;
    signal accum_V_54_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_55_ce0 : STD_LOGIC;
    signal accum_V_55_we0 : STD_LOGIC;
    signal accum_V_55_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_55_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_55_ce1 : STD_LOGIC;
    signal accum_V_55_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_56_ce0 : STD_LOGIC;
    signal accum_V_56_we0 : STD_LOGIC;
    signal accum_V_56_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_56_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_56_ce1 : STD_LOGIC;
    signal accum_V_56_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_57_ce0 : STD_LOGIC;
    signal accum_V_57_we0 : STD_LOGIC;
    signal accum_V_57_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_57_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_57_ce1 : STD_LOGIC;
    signal accum_V_57_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_58_ce0 : STD_LOGIC;
    signal accum_V_58_we0 : STD_LOGIC;
    signal accum_V_58_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_58_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_58_ce1 : STD_LOGIC;
    signal accum_V_58_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_59_ce0 : STD_LOGIC;
    signal accum_V_59_we0 : STD_LOGIC;
    signal accum_V_59_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_59_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_59_ce1 : STD_LOGIC;
    signal accum_V_59_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accum_V_60_ce0 : STD_LOGIC;
    signal accum_V_60_we0 : STD_LOGIC;
    signal accum_V_60_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_idle : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_ready : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_mat_dil_b_data338_read : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce1 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_ce0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_we0 : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_idle : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_ready : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_ce0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_we0 : STD_LOGIC;
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_idle : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_ready : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_ce0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_we0 : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WLAST : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_RREADY : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_BREADY : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WLAST : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARVALID : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_RREADY : STD_LOGIC;
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_BREADY : STD_LOGIC;
    signal grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_dil_b_data338_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_empty_n : IN STD_LOGIC;
        mat_dil_b_data338_read : OUT STD_LOGIC;
        accum_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_0_ce0 : OUT STD_LOGIC;
        accum_0_we0 : OUT STD_LOGIC;
        accum_0_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_0_ce1 : OUT STD_LOGIC;
        accum_0_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_1_ce0 : OUT STD_LOGIC;
        accum_1_we0 : OUT STD_LOGIC;
        accum_1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_1_ce1 : OUT STD_LOGIC;
        accum_1_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_2_ce0 : OUT STD_LOGIC;
        accum_2_we0 : OUT STD_LOGIC;
        accum_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_2_ce1 : OUT STD_LOGIC;
        accum_2_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_3_ce0 : OUT STD_LOGIC;
        accum_3_we0 : OUT STD_LOGIC;
        accum_3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_3_ce1 : OUT STD_LOGIC;
        accum_3_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_4_ce0 : OUT STD_LOGIC;
        accum_4_we0 : OUT STD_LOGIC;
        accum_4_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_4_ce1 : OUT STD_LOGIC;
        accum_4_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_5_ce0 : OUT STD_LOGIC;
        accum_5_we0 : OUT STD_LOGIC;
        accum_5_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_5_ce1 : OUT STD_LOGIC;
        accum_5_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_6_ce0 : OUT STD_LOGIC;
        accum_6_we0 : OUT STD_LOGIC;
        accum_6_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_6_ce1 : OUT STD_LOGIC;
        accum_6_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_7_ce0 : OUT STD_LOGIC;
        accum_7_we0 : OUT STD_LOGIC;
        accum_7_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_7_ce1 : OUT STD_LOGIC;
        accum_7_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_8_ce0 : OUT STD_LOGIC;
        accum_8_we0 : OUT STD_LOGIC;
        accum_8_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_8_ce1 : OUT STD_LOGIC;
        accum_8_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_9_ce0 : OUT STD_LOGIC;
        accum_9_we0 : OUT STD_LOGIC;
        accum_9_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_9_ce1 : OUT STD_LOGIC;
        accum_9_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_10_ce0 : OUT STD_LOGIC;
        accum_10_we0 : OUT STD_LOGIC;
        accum_10_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_10_ce1 : OUT STD_LOGIC;
        accum_10_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_11_ce0 : OUT STD_LOGIC;
        accum_11_we0 : OUT STD_LOGIC;
        accum_11_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_11_ce1 : OUT STD_LOGIC;
        accum_11_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_12_ce0 : OUT STD_LOGIC;
        accum_12_we0 : OUT STD_LOGIC;
        accum_12_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_12_ce1 : OUT STD_LOGIC;
        accum_12_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_13_ce0 : OUT STD_LOGIC;
        accum_13_we0 : OUT STD_LOGIC;
        accum_13_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_13_ce1 : OUT STD_LOGIC;
        accum_13_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_14_ce0 : OUT STD_LOGIC;
        accum_14_we0 : OUT STD_LOGIC;
        accum_14_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_14_ce1 : OUT STD_LOGIC;
        accum_14_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_15_ce0 : OUT STD_LOGIC;
        accum_15_we0 : OUT STD_LOGIC;
        accum_15_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_15_ce1 : OUT STD_LOGIC;
        accum_15_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_16_ce0 : OUT STD_LOGIC;
        accum_16_we0 : OUT STD_LOGIC;
        accum_16_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_16_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_16_ce1 : OUT STD_LOGIC;
        accum_16_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_17_ce0 : OUT STD_LOGIC;
        accum_17_we0 : OUT STD_LOGIC;
        accum_17_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_17_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_17_ce1 : OUT STD_LOGIC;
        accum_17_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_18_ce0 : OUT STD_LOGIC;
        accum_18_we0 : OUT STD_LOGIC;
        accum_18_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_18_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_18_ce1 : OUT STD_LOGIC;
        accum_18_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_19_ce0 : OUT STD_LOGIC;
        accum_19_we0 : OUT STD_LOGIC;
        accum_19_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_19_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_19_ce1 : OUT STD_LOGIC;
        accum_19_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_20_ce0 : OUT STD_LOGIC;
        accum_20_we0 : OUT STD_LOGIC;
        accum_20_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_20_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_20_ce1 : OUT STD_LOGIC;
        accum_20_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_21_ce0 : OUT STD_LOGIC;
        accum_21_we0 : OUT STD_LOGIC;
        accum_21_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_21_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_21_ce1 : OUT STD_LOGIC;
        accum_21_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_22_ce0 : OUT STD_LOGIC;
        accum_22_we0 : OUT STD_LOGIC;
        accum_22_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_22_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_22_ce1 : OUT STD_LOGIC;
        accum_22_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_23_ce0 : OUT STD_LOGIC;
        accum_23_we0 : OUT STD_LOGIC;
        accum_23_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_23_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_23_ce1 : OUT STD_LOGIC;
        accum_23_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_24_ce0 : OUT STD_LOGIC;
        accum_24_we0 : OUT STD_LOGIC;
        accum_24_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_24_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_24_ce1 : OUT STD_LOGIC;
        accum_24_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_25_ce0 : OUT STD_LOGIC;
        accum_25_we0 : OUT STD_LOGIC;
        accum_25_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_25_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_25_ce1 : OUT STD_LOGIC;
        accum_25_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_26_ce0 : OUT STD_LOGIC;
        accum_26_we0 : OUT STD_LOGIC;
        accum_26_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_26_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_26_ce1 : OUT STD_LOGIC;
        accum_26_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_27_ce0 : OUT STD_LOGIC;
        accum_27_we0 : OUT STD_LOGIC;
        accum_27_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_27_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_27_ce1 : OUT STD_LOGIC;
        accum_27_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_28_ce0 : OUT STD_LOGIC;
        accum_28_we0 : OUT STD_LOGIC;
        accum_28_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_28_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_28_ce1 : OUT STD_LOGIC;
        accum_28_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_29_ce0 : OUT STD_LOGIC;
        accum_29_we0 : OUT STD_LOGIC;
        accum_29_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_29_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_29_ce1 : OUT STD_LOGIC;
        accum_29_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_30_ce0 : OUT STD_LOGIC;
        accum_30_we0 : OUT STD_LOGIC;
        accum_30_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_30_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_30_ce1 : OUT STD_LOGIC;
        accum_30_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_31_ce0 : OUT STD_LOGIC;
        accum_31_we0 : OUT STD_LOGIC;
        accum_31_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_31_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_31_ce1 : OUT STD_LOGIC;
        accum_31_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_32_ce0 : OUT STD_LOGIC;
        accum_32_we0 : OUT STD_LOGIC;
        accum_32_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_32_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_32_ce1 : OUT STD_LOGIC;
        accum_32_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_33_ce0 : OUT STD_LOGIC;
        accum_33_we0 : OUT STD_LOGIC;
        accum_33_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_33_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_33_ce1 : OUT STD_LOGIC;
        accum_33_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_34_ce0 : OUT STD_LOGIC;
        accum_34_we0 : OUT STD_LOGIC;
        accum_34_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_34_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_34_ce1 : OUT STD_LOGIC;
        accum_34_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_35_ce0 : OUT STD_LOGIC;
        accum_35_we0 : OUT STD_LOGIC;
        accum_35_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_35_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_35_ce1 : OUT STD_LOGIC;
        accum_35_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_36_ce0 : OUT STD_LOGIC;
        accum_36_we0 : OUT STD_LOGIC;
        accum_36_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_36_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_36_ce1 : OUT STD_LOGIC;
        accum_36_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_37_ce0 : OUT STD_LOGIC;
        accum_37_we0 : OUT STD_LOGIC;
        accum_37_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_37_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_37_ce1 : OUT STD_LOGIC;
        accum_37_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_38_ce0 : OUT STD_LOGIC;
        accum_38_we0 : OUT STD_LOGIC;
        accum_38_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_38_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_38_ce1 : OUT STD_LOGIC;
        accum_38_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_39_ce0 : OUT STD_LOGIC;
        accum_39_we0 : OUT STD_LOGIC;
        accum_39_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_39_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_39_ce1 : OUT STD_LOGIC;
        accum_39_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_40_ce0 : OUT STD_LOGIC;
        accum_40_we0 : OUT STD_LOGIC;
        accum_40_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_40_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_40_ce1 : OUT STD_LOGIC;
        accum_40_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_41_ce0 : OUT STD_LOGIC;
        accum_41_we0 : OUT STD_LOGIC;
        accum_41_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_41_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_41_ce1 : OUT STD_LOGIC;
        accum_41_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_42_ce0 : OUT STD_LOGIC;
        accum_42_we0 : OUT STD_LOGIC;
        accum_42_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_42_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_42_ce1 : OUT STD_LOGIC;
        accum_42_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_43_ce0 : OUT STD_LOGIC;
        accum_43_we0 : OUT STD_LOGIC;
        accum_43_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_43_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_43_ce1 : OUT STD_LOGIC;
        accum_43_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_44_ce0 : OUT STD_LOGIC;
        accum_44_we0 : OUT STD_LOGIC;
        accum_44_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_44_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_44_ce1 : OUT STD_LOGIC;
        accum_44_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_45_ce0 : OUT STD_LOGIC;
        accum_45_we0 : OUT STD_LOGIC;
        accum_45_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_45_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_45_ce1 : OUT STD_LOGIC;
        accum_45_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_46_ce0 : OUT STD_LOGIC;
        accum_46_we0 : OUT STD_LOGIC;
        accum_46_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_46_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_46_ce1 : OUT STD_LOGIC;
        accum_46_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_47_ce0 : OUT STD_LOGIC;
        accum_47_we0 : OUT STD_LOGIC;
        accum_47_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_47_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_47_ce1 : OUT STD_LOGIC;
        accum_47_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_48_ce0 : OUT STD_LOGIC;
        accum_48_we0 : OUT STD_LOGIC;
        accum_48_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_48_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_48_ce1 : OUT STD_LOGIC;
        accum_48_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_49_ce0 : OUT STD_LOGIC;
        accum_49_we0 : OUT STD_LOGIC;
        accum_49_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_49_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_49_ce1 : OUT STD_LOGIC;
        accum_49_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_50_ce0 : OUT STD_LOGIC;
        accum_50_we0 : OUT STD_LOGIC;
        accum_50_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_50_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_50_ce1 : OUT STD_LOGIC;
        accum_50_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_51_ce0 : OUT STD_LOGIC;
        accum_51_we0 : OUT STD_LOGIC;
        accum_51_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_51_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_51_ce1 : OUT STD_LOGIC;
        accum_51_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_52_ce0 : OUT STD_LOGIC;
        accum_52_we0 : OUT STD_LOGIC;
        accum_52_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_52_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_52_ce1 : OUT STD_LOGIC;
        accum_52_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_53_ce0 : OUT STD_LOGIC;
        accum_53_we0 : OUT STD_LOGIC;
        accum_53_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_53_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_53_ce1 : OUT STD_LOGIC;
        accum_53_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_54_ce0 : OUT STD_LOGIC;
        accum_54_we0 : OUT STD_LOGIC;
        accum_54_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_54_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_54_ce1 : OUT STD_LOGIC;
        accum_54_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_55_ce0 : OUT STD_LOGIC;
        accum_55_we0 : OUT STD_LOGIC;
        accum_55_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_55_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_55_ce1 : OUT STD_LOGIC;
        accum_55_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_56_ce0 : OUT STD_LOGIC;
        accum_56_we0 : OUT STD_LOGIC;
        accum_56_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_56_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_56_ce1 : OUT STD_LOGIC;
        accum_56_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_57_ce0 : OUT STD_LOGIC;
        accum_57_we0 : OUT STD_LOGIC;
        accum_57_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_57_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_57_ce1 : OUT STD_LOGIC;
        accum_57_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_58_ce0 : OUT STD_LOGIC;
        accum_58_we0 : OUT STD_LOGIC;
        accum_58_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_58_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_58_ce1 : OUT STD_LOGIC;
        accum_58_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_59_ce0 : OUT STD_LOGIC;
        accum_59_we0 : OUT STD_LOGIC;
        accum_59_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_59_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_59_ce1 : OUT STD_LOGIC;
        accum_59_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_60_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accum_60_ce0 : OUT STD_LOGIC;
        accum_60_we0 : OUT STD_LOGIC;
        accum_60_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        height : IN STD_LOGIC_VECTOR (11 downto 0);
        width : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        accumulator_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_0_ce0 : OUT STD_LOGIC;
        accumulator_0_we0 : OUT STD_LOGIC;
        accumulator_0_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_0_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_1_ce0 : OUT STD_LOGIC;
        accumulator_1_we0 : OUT STD_LOGIC;
        accumulator_1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_1_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_2_ce0 : OUT STD_LOGIC;
        accumulator_2_we0 : OUT STD_LOGIC;
        accumulator_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_3_ce0 : OUT STD_LOGIC;
        accumulator_3_we0 : OUT STD_LOGIC;
        accumulator_3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_3_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_4_ce0 : OUT STD_LOGIC;
        accumulator_4_we0 : OUT STD_LOGIC;
        accumulator_4_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_4_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_5_ce0 : OUT STD_LOGIC;
        accumulator_5_we0 : OUT STD_LOGIC;
        accumulator_5_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_5_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_6_ce0 : OUT STD_LOGIC;
        accumulator_6_we0 : OUT STD_LOGIC;
        accumulator_6_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_6_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_7_ce0 : OUT STD_LOGIC;
        accumulator_7_we0 : OUT STD_LOGIC;
        accumulator_7_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_7_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_8_ce0 : OUT STD_LOGIC;
        accumulator_8_we0 : OUT STD_LOGIC;
        accumulator_8_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_8_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_9_ce0 : OUT STD_LOGIC;
        accumulator_9_we0 : OUT STD_LOGIC;
        accumulator_9_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_9_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_10_ce0 : OUT STD_LOGIC;
        accumulator_10_we0 : OUT STD_LOGIC;
        accumulator_10_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_10_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_11_ce0 : OUT STD_LOGIC;
        accumulator_11_we0 : OUT STD_LOGIC;
        accumulator_11_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_11_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_12_ce0 : OUT STD_LOGIC;
        accumulator_12_we0 : OUT STD_LOGIC;
        accumulator_12_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_12_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_13_ce0 : OUT STD_LOGIC;
        accumulator_13_we0 : OUT STD_LOGIC;
        accumulator_13_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_13_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_14_ce0 : OUT STD_LOGIC;
        accumulator_14_we0 : OUT STD_LOGIC;
        accumulator_14_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_14_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_15_ce0 : OUT STD_LOGIC;
        accumulator_15_we0 : OUT STD_LOGIC;
        accumulator_15_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_15_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_16_ce0 : OUT STD_LOGIC;
        accumulator_16_we0 : OUT STD_LOGIC;
        accumulator_16_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_16_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_17_ce0 : OUT STD_LOGIC;
        accumulator_17_we0 : OUT STD_LOGIC;
        accumulator_17_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_17_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_18_ce0 : OUT STD_LOGIC;
        accumulator_18_we0 : OUT STD_LOGIC;
        accumulator_18_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_18_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_19_ce0 : OUT STD_LOGIC;
        accumulator_19_we0 : OUT STD_LOGIC;
        accumulator_19_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_19_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_20_ce0 : OUT STD_LOGIC;
        accumulator_20_we0 : OUT STD_LOGIC;
        accumulator_20_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_20_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_21_ce0 : OUT STD_LOGIC;
        accumulator_21_we0 : OUT STD_LOGIC;
        accumulator_21_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_21_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_22_ce0 : OUT STD_LOGIC;
        accumulator_22_we0 : OUT STD_LOGIC;
        accumulator_22_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_22_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_23_ce0 : OUT STD_LOGIC;
        accumulator_23_we0 : OUT STD_LOGIC;
        accumulator_23_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_23_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_24_ce0 : OUT STD_LOGIC;
        accumulator_24_we0 : OUT STD_LOGIC;
        accumulator_24_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_24_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_25_ce0 : OUT STD_LOGIC;
        accumulator_25_we0 : OUT STD_LOGIC;
        accumulator_25_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_25_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_26_ce0 : OUT STD_LOGIC;
        accumulator_26_we0 : OUT STD_LOGIC;
        accumulator_26_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_26_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_27_ce0 : OUT STD_LOGIC;
        accumulator_27_we0 : OUT STD_LOGIC;
        accumulator_27_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_27_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_28_ce0 : OUT STD_LOGIC;
        accumulator_28_we0 : OUT STD_LOGIC;
        accumulator_28_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_28_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_29_ce0 : OUT STD_LOGIC;
        accumulator_29_we0 : OUT STD_LOGIC;
        accumulator_29_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_29_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_30_ce0 : OUT STD_LOGIC;
        accumulator_30_we0 : OUT STD_LOGIC;
        accumulator_30_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_30_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_31_ce0 : OUT STD_LOGIC;
        accumulator_31_we0 : OUT STD_LOGIC;
        accumulator_31_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_31_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_32_ce0 : OUT STD_LOGIC;
        accumulator_32_we0 : OUT STD_LOGIC;
        accumulator_32_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_32_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_33_ce0 : OUT STD_LOGIC;
        accumulator_33_we0 : OUT STD_LOGIC;
        accumulator_33_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_33_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_34_ce0 : OUT STD_LOGIC;
        accumulator_34_we0 : OUT STD_LOGIC;
        accumulator_34_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_34_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_35_ce0 : OUT STD_LOGIC;
        accumulator_35_we0 : OUT STD_LOGIC;
        accumulator_35_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_35_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_36_ce0 : OUT STD_LOGIC;
        accumulator_36_we0 : OUT STD_LOGIC;
        accumulator_36_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_36_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_37_ce0 : OUT STD_LOGIC;
        accumulator_37_we0 : OUT STD_LOGIC;
        accumulator_37_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_37_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_38_ce0 : OUT STD_LOGIC;
        accumulator_38_we0 : OUT STD_LOGIC;
        accumulator_38_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_38_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_39_ce0 : OUT STD_LOGIC;
        accumulator_39_we0 : OUT STD_LOGIC;
        accumulator_39_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_39_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_40_ce0 : OUT STD_LOGIC;
        accumulator_40_we0 : OUT STD_LOGIC;
        accumulator_40_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_40_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_41_ce0 : OUT STD_LOGIC;
        accumulator_41_we0 : OUT STD_LOGIC;
        accumulator_41_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_41_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_42_ce0 : OUT STD_LOGIC;
        accumulator_42_we0 : OUT STD_LOGIC;
        accumulator_42_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_42_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_43_ce0 : OUT STD_LOGIC;
        accumulator_43_we0 : OUT STD_LOGIC;
        accumulator_43_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_43_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_44_ce0 : OUT STD_LOGIC;
        accumulator_44_we0 : OUT STD_LOGIC;
        accumulator_44_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_44_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_45_ce0 : OUT STD_LOGIC;
        accumulator_45_we0 : OUT STD_LOGIC;
        accumulator_45_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_45_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_46_ce0 : OUT STD_LOGIC;
        accumulator_46_we0 : OUT STD_LOGIC;
        accumulator_46_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_46_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_47_ce0 : OUT STD_LOGIC;
        accumulator_47_we0 : OUT STD_LOGIC;
        accumulator_47_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_47_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_48_ce0 : OUT STD_LOGIC;
        accumulator_48_we0 : OUT STD_LOGIC;
        accumulator_48_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_48_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_49_ce0 : OUT STD_LOGIC;
        accumulator_49_we0 : OUT STD_LOGIC;
        accumulator_49_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_49_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_50_ce0 : OUT STD_LOGIC;
        accumulator_50_we0 : OUT STD_LOGIC;
        accumulator_50_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_50_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_51_ce0 : OUT STD_LOGIC;
        accumulator_51_we0 : OUT STD_LOGIC;
        accumulator_51_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_51_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_52_ce0 : OUT STD_LOGIC;
        accumulator_52_we0 : OUT STD_LOGIC;
        accumulator_52_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_52_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_53_ce0 : OUT STD_LOGIC;
        accumulator_53_we0 : OUT STD_LOGIC;
        accumulator_53_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_53_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_54_ce0 : OUT STD_LOGIC;
        accumulator_54_we0 : OUT STD_LOGIC;
        accumulator_54_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_54_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_55_ce0 : OUT STD_LOGIC;
        accumulator_55_we0 : OUT STD_LOGIC;
        accumulator_55_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_55_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_56_ce0 : OUT STD_LOGIC;
        accumulator_56_we0 : OUT STD_LOGIC;
        accumulator_56_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_56_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_57_ce0 : OUT STD_LOGIC;
        accumulator_57_we0 : OUT STD_LOGIC;
        accumulator_57_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_57_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_58_ce0 : OUT STD_LOGIC;
        accumulator_58_we0 : OUT STD_LOGIC;
        accumulator_58_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_58_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_59_ce0 : OUT STD_LOGIC;
        accumulator_59_we0 : OUT STD_LOGIC;
        accumulator_59_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_59_q0 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component reversi_accel_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        accumulator_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_0_ce0 : OUT STD_LOGIC;
        accumulator_0_we0 : OUT STD_LOGIC;
        accumulator_0_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_0_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_1_ce0 : OUT STD_LOGIC;
        accumulator_1_we0 : OUT STD_LOGIC;
        accumulator_1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_1_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_2_ce0 : OUT STD_LOGIC;
        accumulator_2_we0 : OUT STD_LOGIC;
        accumulator_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_3_ce0 : OUT STD_LOGIC;
        accumulator_3_we0 : OUT STD_LOGIC;
        accumulator_3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_3_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_4_ce0 : OUT STD_LOGIC;
        accumulator_4_we0 : OUT STD_LOGIC;
        accumulator_4_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_4_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_5_ce0 : OUT STD_LOGIC;
        accumulator_5_we0 : OUT STD_LOGIC;
        accumulator_5_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_5_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_6_ce0 : OUT STD_LOGIC;
        accumulator_6_we0 : OUT STD_LOGIC;
        accumulator_6_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_6_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_7_ce0 : OUT STD_LOGIC;
        accumulator_7_we0 : OUT STD_LOGIC;
        accumulator_7_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_7_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_8_ce0 : OUT STD_LOGIC;
        accumulator_8_we0 : OUT STD_LOGIC;
        accumulator_8_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_8_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_9_ce0 : OUT STD_LOGIC;
        accumulator_9_we0 : OUT STD_LOGIC;
        accumulator_9_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_9_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_10_ce0 : OUT STD_LOGIC;
        accumulator_10_we0 : OUT STD_LOGIC;
        accumulator_10_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_10_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_11_ce0 : OUT STD_LOGIC;
        accumulator_11_we0 : OUT STD_LOGIC;
        accumulator_11_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_11_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_12_ce0 : OUT STD_LOGIC;
        accumulator_12_we0 : OUT STD_LOGIC;
        accumulator_12_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_12_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_13_ce0 : OUT STD_LOGIC;
        accumulator_13_we0 : OUT STD_LOGIC;
        accumulator_13_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_13_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_14_ce0 : OUT STD_LOGIC;
        accumulator_14_we0 : OUT STD_LOGIC;
        accumulator_14_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_14_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_15_ce0 : OUT STD_LOGIC;
        accumulator_15_we0 : OUT STD_LOGIC;
        accumulator_15_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_15_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_16_ce0 : OUT STD_LOGIC;
        accumulator_16_we0 : OUT STD_LOGIC;
        accumulator_16_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_16_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_17_ce0 : OUT STD_LOGIC;
        accumulator_17_we0 : OUT STD_LOGIC;
        accumulator_17_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_17_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_18_ce0 : OUT STD_LOGIC;
        accumulator_18_we0 : OUT STD_LOGIC;
        accumulator_18_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_18_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_19_ce0 : OUT STD_LOGIC;
        accumulator_19_we0 : OUT STD_LOGIC;
        accumulator_19_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_19_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_20_ce0 : OUT STD_LOGIC;
        accumulator_20_we0 : OUT STD_LOGIC;
        accumulator_20_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_20_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_21_ce0 : OUT STD_LOGIC;
        accumulator_21_we0 : OUT STD_LOGIC;
        accumulator_21_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_21_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_22_ce0 : OUT STD_LOGIC;
        accumulator_22_we0 : OUT STD_LOGIC;
        accumulator_22_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_22_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_23_ce0 : OUT STD_LOGIC;
        accumulator_23_we0 : OUT STD_LOGIC;
        accumulator_23_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_23_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_24_ce0 : OUT STD_LOGIC;
        accumulator_24_we0 : OUT STD_LOGIC;
        accumulator_24_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_24_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_25_ce0 : OUT STD_LOGIC;
        accumulator_25_we0 : OUT STD_LOGIC;
        accumulator_25_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_25_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_26_ce0 : OUT STD_LOGIC;
        accumulator_26_we0 : OUT STD_LOGIC;
        accumulator_26_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_26_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_27_ce0 : OUT STD_LOGIC;
        accumulator_27_we0 : OUT STD_LOGIC;
        accumulator_27_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_27_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_28_ce0 : OUT STD_LOGIC;
        accumulator_28_we0 : OUT STD_LOGIC;
        accumulator_28_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_28_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_29_ce0 : OUT STD_LOGIC;
        accumulator_29_we0 : OUT STD_LOGIC;
        accumulator_29_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_29_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_30_ce0 : OUT STD_LOGIC;
        accumulator_30_we0 : OUT STD_LOGIC;
        accumulator_30_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_30_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_31_ce0 : OUT STD_LOGIC;
        accumulator_31_we0 : OUT STD_LOGIC;
        accumulator_31_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_31_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_32_ce0 : OUT STD_LOGIC;
        accumulator_32_we0 : OUT STD_LOGIC;
        accumulator_32_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_32_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_33_ce0 : OUT STD_LOGIC;
        accumulator_33_we0 : OUT STD_LOGIC;
        accumulator_33_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_33_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_34_ce0 : OUT STD_LOGIC;
        accumulator_34_we0 : OUT STD_LOGIC;
        accumulator_34_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_34_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_35_ce0 : OUT STD_LOGIC;
        accumulator_35_we0 : OUT STD_LOGIC;
        accumulator_35_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_35_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_36_ce0 : OUT STD_LOGIC;
        accumulator_36_we0 : OUT STD_LOGIC;
        accumulator_36_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_36_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_37_ce0 : OUT STD_LOGIC;
        accumulator_37_we0 : OUT STD_LOGIC;
        accumulator_37_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_37_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_38_ce0 : OUT STD_LOGIC;
        accumulator_38_we0 : OUT STD_LOGIC;
        accumulator_38_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_38_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_39_ce0 : OUT STD_LOGIC;
        accumulator_39_we0 : OUT STD_LOGIC;
        accumulator_39_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_39_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_40_ce0 : OUT STD_LOGIC;
        accumulator_40_we0 : OUT STD_LOGIC;
        accumulator_40_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_40_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_41_ce0 : OUT STD_LOGIC;
        accumulator_41_we0 : OUT STD_LOGIC;
        accumulator_41_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_41_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_42_ce0 : OUT STD_LOGIC;
        accumulator_42_we0 : OUT STD_LOGIC;
        accumulator_42_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_42_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_43_ce0 : OUT STD_LOGIC;
        accumulator_43_we0 : OUT STD_LOGIC;
        accumulator_43_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_43_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_44_ce0 : OUT STD_LOGIC;
        accumulator_44_we0 : OUT STD_LOGIC;
        accumulator_44_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_44_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_45_ce0 : OUT STD_LOGIC;
        accumulator_45_we0 : OUT STD_LOGIC;
        accumulator_45_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_45_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_46_ce0 : OUT STD_LOGIC;
        accumulator_46_we0 : OUT STD_LOGIC;
        accumulator_46_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_46_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_47_ce0 : OUT STD_LOGIC;
        accumulator_47_we0 : OUT STD_LOGIC;
        accumulator_47_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_47_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_48_ce0 : OUT STD_LOGIC;
        accumulator_48_we0 : OUT STD_LOGIC;
        accumulator_48_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_48_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_49_ce0 : OUT STD_LOGIC;
        accumulator_49_we0 : OUT STD_LOGIC;
        accumulator_49_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_49_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_50_ce0 : OUT STD_LOGIC;
        accumulator_50_we0 : OUT STD_LOGIC;
        accumulator_50_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_50_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_51_ce0 : OUT STD_LOGIC;
        accumulator_51_we0 : OUT STD_LOGIC;
        accumulator_51_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_51_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_52_ce0 : OUT STD_LOGIC;
        accumulator_52_we0 : OUT STD_LOGIC;
        accumulator_52_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_52_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_53_ce0 : OUT STD_LOGIC;
        accumulator_53_we0 : OUT STD_LOGIC;
        accumulator_53_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_53_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_54_ce0 : OUT STD_LOGIC;
        accumulator_54_we0 : OUT STD_LOGIC;
        accumulator_54_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_54_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_55_ce0 : OUT STD_LOGIC;
        accumulator_55_we0 : OUT STD_LOGIC;
        accumulator_55_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_55_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_56_ce0 : OUT STD_LOGIC;
        accumulator_56_we0 : OUT STD_LOGIC;
        accumulator_56_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_56_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_57_ce0 : OUT STD_LOGIC;
        accumulator_57_we0 : OUT STD_LOGIC;
        accumulator_57_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_57_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_58_ce0 : OUT STD_LOGIC;
        accumulator_58_we0 : OUT STD_LOGIC;
        accumulator_58_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_58_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_59_ce0 : OUT STD_LOGIC;
        accumulator_59_we0 : OUT STD_LOGIC;
        accumulator_59_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accumulator_59_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        accumulator_60_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        accumulator_60_ce0 : OUT STD_LOGIC;
        accumulator_60_we0 : OUT STD_LOGIC;
        accumulator_60_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_AWVALID : OUT STD_LOGIC;
        m_axi_rho_AWREADY : IN STD_LOGIC;
        m_axi_rho_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_rho_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_rho_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_rho_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_rho_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_WVALID : OUT STD_LOGIC;
        m_axi_rho_WREADY : IN STD_LOGIC;
        m_axi_rho_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_rho_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_WLAST : OUT STD_LOGIC;
        m_axi_rho_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_ARVALID : OUT STD_LOGIC;
        m_axi_rho_ARREADY : IN STD_LOGIC;
        m_axi_rho_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_rho_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_rho_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_rho_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_rho_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_rho_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_RVALID : IN STD_LOGIC;
        m_axi_rho_RREADY : OUT STD_LOGIC;
        m_axi_rho_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_rho_RLAST : IN STD_LOGIC;
        m_axi_rho_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_rho_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_BVALID : IN STD_LOGIC;
        m_axi_rho_BREADY : OUT STD_LOGIC;
        m_axi_rho_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_rho_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_rho_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        linesrho : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_theta_AWVALID : OUT STD_LOGIC;
        m_axi_theta_AWREADY : IN STD_LOGIC;
        m_axi_theta_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_theta_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_theta_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_theta_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_theta_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_WVALID : OUT STD_LOGIC;
        m_axi_theta_WREADY : IN STD_LOGIC;
        m_axi_theta_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_theta_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_WLAST : OUT STD_LOGIC;
        m_axi_theta_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_ARVALID : OUT STD_LOGIC;
        m_axi_theta_ARREADY : IN STD_LOGIC;
        m_axi_theta_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_theta_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_theta_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_theta_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_theta_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_theta_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_RVALID : IN STD_LOGIC;
        m_axi_theta_RREADY : OUT STD_LOGIC;
        m_axi_theta_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_theta_RLAST : IN STD_LOGIC;
        m_axi_theta_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_theta_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_BVALID : IN STD_LOGIC;
        m_axi_theta_BREADY : OUT STD_LOGIC;
        m_axi_theta_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_theta_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_theta_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        linestheta : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_60_RAM_T2P_BRAMbck IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    accum_V_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_address0,
        ce0 => accum_V_ce0,
        we0 => accum_V_we0,
        d0 => accum_V_d0,
        q0 => accum_V_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address1,
        ce1 => accum_V_ce1,
        q1 => accum_V_q1);

    accum_V_1_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_1_address0,
        ce0 => accum_V_1_ce0,
        we0 => accum_V_1_we0,
        d0 => accum_V_1_d0,
        q0 => accum_V_1_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address1,
        ce1 => accum_V_1_ce1,
        q1 => accum_V_1_q1);

    accum_V_2_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_2_address0,
        ce0 => accum_V_2_ce0,
        we0 => accum_V_2_we0,
        d0 => accum_V_2_d0,
        q0 => accum_V_2_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address1,
        ce1 => accum_V_2_ce1,
        q1 => accum_V_2_q1);

    accum_V_3_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_3_address0,
        ce0 => accum_V_3_ce0,
        we0 => accum_V_3_we0,
        d0 => accum_V_3_d0,
        q0 => accum_V_3_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address1,
        ce1 => accum_V_3_ce1,
        q1 => accum_V_3_q1);

    accum_V_4_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_4_address0,
        ce0 => accum_V_4_ce0,
        we0 => accum_V_4_we0,
        d0 => accum_V_4_d0,
        q0 => accum_V_4_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address1,
        ce1 => accum_V_4_ce1,
        q1 => accum_V_4_q1);

    accum_V_5_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_5_address0,
        ce0 => accum_V_5_ce0,
        we0 => accum_V_5_we0,
        d0 => accum_V_5_d0,
        q0 => accum_V_5_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address1,
        ce1 => accum_V_5_ce1,
        q1 => accum_V_5_q1);

    accum_V_6_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_6_address0,
        ce0 => accum_V_6_ce0,
        we0 => accum_V_6_we0,
        d0 => accum_V_6_d0,
        q0 => accum_V_6_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address1,
        ce1 => accum_V_6_ce1,
        q1 => accum_V_6_q1);

    accum_V_7_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_7_address0,
        ce0 => accum_V_7_ce0,
        we0 => accum_V_7_we0,
        d0 => accum_V_7_d0,
        q0 => accum_V_7_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address1,
        ce1 => accum_V_7_ce1,
        q1 => accum_V_7_q1);

    accum_V_8_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_8_address0,
        ce0 => accum_V_8_ce0,
        we0 => accum_V_8_we0,
        d0 => accum_V_8_d0,
        q0 => accum_V_8_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address1,
        ce1 => accum_V_8_ce1,
        q1 => accum_V_8_q1);

    accum_V_9_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_9_address0,
        ce0 => accum_V_9_ce0,
        we0 => accum_V_9_we0,
        d0 => accum_V_9_d0,
        q0 => accum_V_9_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address1,
        ce1 => accum_V_9_ce1,
        q1 => accum_V_9_q1);

    accum_V_10_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_10_address0,
        ce0 => accum_V_10_ce0,
        we0 => accum_V_10_we0,
        d0 => accum_V_10_d0,
        q0 => accum_V_10_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address1,
        ce1 => accum_V_10_ce1,
        q1 => accum_V_10_q1);

    accum_V_11_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_11_address0,
        ce0 => accum_V_11_ce0,
        we0 => accum_V_11_we0,
        d0 => accum_V_11_d0,
        q0 => accum_V_11_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address1,
        ce1 => accum_V_11_ce1,
        q1 => accum_V_11_q1);

    accum_V_12_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_12_address0,
        ce0 => accum_V_12_ce0,
        we0 => accum_V_12_we0,
        d0 => accum_V_12_d0,
        q0 => accum_V_12_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address1,
        ce1 => accum_V_12_ce1,
        q1 => accum_V_12_q1);

    accum_V_13_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_13_address0,
        ce0 => accum_V_13_ce0,
        we0 => accum_V_13_we0,
        d0 => accum_V_13_d0,
        q0 => accum_V_13_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address1,
        ce1 => accum_V_13_ce1,
        q1 => accum_V_13_q1);

    accum_V_14_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_14_address0,
        ce0 => accum_V_14_ce0,
        we0 => accum_V_14_we0,
        d0 => accum_V_14_d0,
        q0 => accum_V_14_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address1,
        ce1 => accum_V_14_ce1,
        q1 => accum_V_14_q1);

    accum_V_15_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_15_address0,
        ce0 => accum_V_15_ce0,
        we0 => accum_V_15_we0,
        d0 => accum_V_15_d0,
        q0 => accum_V_15_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address1,
        ce1 => accum_V_15_ce1,
        q1 => accum_V_15_q1);

    accum_V_16_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_16_address0,
        ce0 => accum_V_16_ce0,
        we0 => accum_V_16_we0,
        d0 => accum_V_16_d0,
        q0 => accum_V_16_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address1,
        ce1 => accum_V_16_ce1,
        q1 => accum_V_16_q1);

    accum_V_17_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_17_address0,
        ce0 => accum_V_17_ce0,
        we0 => accum_V_17_we0,
        d0 => accum_V_17_d0,
        q0 => accum_V_17_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address1,
        ce1 => accum_V_17_ce1,
        q1 => accum_V_17_q1);

    accum_V_18_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_18_address0,
        ce0 => accum_V_18_ce0,
        we0 => accum_V_18_we0,
        d0 => accum_V_18_d0,
        q0 => accum_V_18_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address1,
        ce1 => accum_V_18_ce1,
        q1 => accum_V_18_q1);

    accum_V_19_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_19_address0,
        ce0 => accum_V_19_ce0,
        we0 => accum_V_19_we0,
        d0 => accum_V_19_d0,
        q0 => accum_V_19_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address1,
        ce1 => accum_V_19_ce1,
        q1 => accum_V_19_q1);

    accum_V_20_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_20_address0,
        ce0 => accum_V_20_ce0,
        we0 => accum_V_20_we0,
        d0 => accum_V_20_d0,
        q0 => accum_V_20_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address1,
        ce1 => accum_V_20_ce1,
        q1 => accum_V_20_q1);

    accum_V_21_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_21_address0,
        ce0 => accum_V_21_ce0,
        we0 => accum_V_21_we0,
        d0 => accum_V_21_d0,
        q0 => accum_V_21_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address1,
        ce1 => accum_V_21_ce1,
        q1 => accum_V_21_q1);

    accum_V_22_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_22_address0,
        ce0 => accum_V_22_ce0,
        we0 => accum_V_22_we0,
        d0 => accum_V_22_d0,
        q0 => accum_V_22_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address1,
        ce1 => accum_V_22_ce1,
        q1 => accum_V_22_q1);

    accum_V_23_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_23_address0,
        ce0 => accum_V_23_ce0,
        we0 => accum_V_23_we0,
        d0 => accum_V_23_d0,
        q0 => accum_V_23_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address1,
        ce1 => accum_V_23_ce1,
        q1 => accum_V_23_q1);

    accum_V_24_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_24_address0,
        ce0 => accum_V_24_ce0,
        we0 => accum_V_24_we0,
        d0 => accum_V_24_d0,
        q0 => accum_V_24_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address1,
        ce1 => accum_V_24_ce1,
        q1 => accum_V_24_q1);

    accum_V_25_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_25_address0,
        ce0 => accum_V_25_ce0,
        we0 => accum_V_25_we0,
        d0 => accum_V_25_d0,
        q0 => accum_V_25_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address1,
        ce1 => accum_V_25_ce1,
        q1 => accum_V_25_q1);

    accum_V_26_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_26_address0,
        ce0 => accum_V_26_ce0,
        we0 => accum_V_26_we0,
        d0 => accum_V_26_d0,
        q0 => accum_V_26_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address1,
        ce1 => accum_V_26_ce1,
        q1 => accum_V_26_q1);

    accum_V_27_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_27_address0,
        ce0 => accum_V_27_ce0,
        we0 => accum_V_27_we0,
        d0 => accum_V_27_d0,
        q0 => accum_V_27_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address1,
        ce1 => accum_V_27_ce1,
        q1 => accum_V_27_q1);

    accum_V_28_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_28_address0,
        ce0 => accum_V_28_ce0,
        we0 => accum_V_28_we0,
        d0 => accum_V_28_d0,
        q0 => accum_V_28_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address1,
        ce1 => accum_V_28_ce1,
        q1 => accum_V_28_q1);

    accum_V_29_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_29_address0,
        ce0 => accum_V_29_ce0,
        we0 => accum_V_29_we0,
        d0 => accum_V_29_d0,
        q0 => accum_V_29_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address1,
        ce1 => accum_V_29_ce1,
        q1 => accum_V_29_q1);

    accum_V_30_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_30_address0,
        ce0 => accum_V_30_ce0,
        we0 => accum_V_30_we0,
        d0 => accum_V_30_d0,
        q0 => accum_V_30_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address1,
        ce1 => accum_V_30_ce1,
        q1 => accum_V_30_q1);

    accum_V_31_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_31_address0,
        ce0 => accum_V_31_ce0,
        we0 => accum_V_31_we0,
        d0 => accum_V_31_d0,
        q0 => accum_V_31_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address1,
        ce1 => accum_V_31_ce1,
        q1 => accum_V_31_q1);

    accum_V_32_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_32_address0,
        ce0 => accum_V_32_ce0,
        we0 => accum_V_32_we0,
        d0 => accum_V_32_d0,
        q0 => accum_V_32_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address1,
        ce1 => accum_V_32_ce1,
        q1 => accum_V_32_q1);

    accum_V_33_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_33_address0,
        ce0 => accum_V_33_ce0,
        we0 => accum_V_33_we0,
        d0 => accum_V_33_d0,
        q0 => accum_V_33_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address1,
        ce1 => accum_V_33_ce1,
        q1 => accum_V_33_q1);

    accum_V_34_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_34_address0,
        ce0 => accum_V_34_ce0,
        we0 => accum_V_34_we0,
        d0 => accum_V_34_d0,
        q0 => accum_V_34_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address1,
        ce1 => accum_V_34_ce1,
        q1 => accum_V_34_q1);

    accum_V_35_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_35_address0,
        ce0 => accum_V_35_ce0,
        we0 => accum_V_35_we0,
        d0 => accum_V_35_d0,
        q0 => accum_V_35_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address1,
        ce1 => accum_V_35_ce1,
        q1 => accum_V_35_q1);

    accum_V_36_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_36_address0,
        ce0 => accum_V_36_ce0,
        we0 => accum_V_36_we0,
        d0 => accum_V_36_d0,
        q0 => accum_V_36_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address1,
        ce1 => accum_V_36_ce1,
        q1 => accum_V_36_q1);

    accum_V_37_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_37_address0,
        ce0 => accum_V_37_ce0,
        we0 => accum_V_37_we0,
        d0 => accum_V_37_d0,
        q0 => accum_V_37_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address1,
        ce1 => accum_V_37_ce1,
        q1 => accum_V_37_q1);

    accum_V_38_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_38_address0,
        ce0 => accum_V_38_ce0,
        we0 => accum_V_38_we0,
        d0 => accum_V_38_d0,
        q0 => accum_V_38_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address1,
        ce1 => accum_V_38_ce1,
        q1 => accum_V_38_q1);

    accum_V_39_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_39_address0,
        ce0 => accum_V_39_ce0,
        we0 => accum_V_39_we0,
        d0 => accum_V_39_d0,
        q0 => accum_V_39_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address1,
        ce1 => accum_V_39_ce1,
        q1 => accum_V_39_q1);

    accum_V_40_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_40_address0,
        ce0 => accum_V_40_ce0,
        we0 => accum_V_40_we0,
        d0 => accum_V_40_d0,
        q0 => accum_V_40_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address1,
        ce1 => accum_V_40_ce1,
        q1 => accum_V_40_q1);

    accum_V_41_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_41_address0,
        ce0 => accum_V_41_ce0,
        we0 => accum_V_41_we0,
        d0 => accum_V_41_d0,
        q0 => accum_V_41_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address1,
        ce1 => accum_V_41_ce1,
        q1 => accum_V_41_q1);

    accum_V_42_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_42_address0,
        ce0 => accum_V_42_ce0,
        we0 => accum_V_42_we0,
        d0 => accum_V_42_d0,
        q0 => accum_V_42_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address1,
        ce1 => accum_V_42_ce1,
        q1 => accum_V_42_q1);

    accum_V_43_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_43_address0,
        ce0 => accum_V_43_ce0,
        we0 => accum_V_43_we0,
        d0 => accum_V_43_d0,
        q0 => accum_V_43_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address1,
        ce1 => accum_V_43_ce1,
        q1 => accum_V_43_q1);

    accum_V_44_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_44_address0,
        ce0 => accum_V_44_ce0,
        we0 => accum_V_44_we0,
        d0 => accum_V_44_d0,
        q0 => accum_V_44_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address1,
        ce1 => accum_V_44_ce1,
        q1 => accum_V_44_q1);

    accum_V_45_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_45_address0,
        ce0 => accum_V_45_ce0,
        we0 => accum_V_45_we0,
        d0 => accum_V_45_d0,
        q0 => accum_V_45_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address1,
        ce1 => accum_V_45_ce1,
        q1 => accum_V_45_q1);

    accum_V_46_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_46_address0,
        ce0 => accum_V_46_ce0,
        we0 => accum_V_46_we0,
        d0 => accum_V_46_d0,
        q0 => accum_V_46_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address1,
        ce1 => accum_V_46_ce1,
        q1 => accum_V_46_q1);

    accum_V_47_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_47_address0,
        ce0 => accum_V_47_ce0,
        we0 => accum_V_47_we0,
        d0 => accum_V_47_d0,
        q0 => accum_V_47_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address1,
        ce1 => accum_V_47_ce1,
        q1 => accum_V_47_q1);

    accum_V_48_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_48_address0,
        ce0 => accum_V_48_ce0,
        we0 => accum_V_48_we0,
        d0 => accum_V_48_d0,
        q0 => accum_V_48_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address1,
        ce1 => accum_V_48_ce1,
        q1 => accum_V_48_q1);

    accum_V_49_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_49_address0,
        ce0 => accum_V_49_ce0,
        we0 => accum_V_49_we0,
        d0 => accum_V_49_d0,
        q0 => accum_V_49_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address1,
        ce1 => accum_V_49_ce1,
        q1 => accum_V_49_q1);

    accum_V_50_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_50_address0,
        ce0 => accum_V_50_ce0,
        we0 => accum_V_50_we0,
        d0 => accum_V_50_d0,
        q0 => accum_V_50_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address1,
        ce1 => accum_V_50_ce1,
        q1 => accum_V_50_q1);

    accum_V_51_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_51_address0,
        ce0 => accum_V_51_ce0,
        we0 => accum_V_51_we0,
        d0 => accum_V_51_d0,
        q0 => accum_V_51_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address1,
        ce1 => accum_V_51_ce1,
        q1 => accum_V_51_q1);

    accum_V_52_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_52_address0,
        ce0 => accum_V_52_ce0,
        we0 => accum_V_52_we0,
        d0 => accum_V_52_d0,
        q0 => accum_V_52_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address1,
        ce1 => accum_V_52_ce1,
        q1 => accum_V_52_q1);

    accum_V_53_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_53_address0,
        ce0 => accum_V_53_ce0,
        we0 => accum_V_53_we0,
        d0 => accum_V_53_d0,
        q0 => accum_V_53_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address1,
        ce1 => accum_V_53_ce1,
        q1 => accum_V_53_q1);

    accum_V_54_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_54_address0,
        ce0 => accum_V_54_ce0,
        we0 => accum_V_54_we0,
        d0 => accum_V_54_d0,
        q0 => accum_V_54_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address1,
        ce1 => accum_V_54_ce1,
        q1 => accum_V_54_q1);

    accum_V_55_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_55_address0,
        ce0 => accum_V_55_ce0,
        we0 => accum_V_55_we0,
        d0 => accum_V_55_d0,
        q0 => accum_V_55_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address1,
        ce1 => accum_V_55_ce1,
        q1 => accum_V_55_q1);

    accum_V_56_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_56_address0,
        ce0 => accum_V_56_ce0,
        we0 => accum_V_56_we0,
        d0 => accum_V_56_d0,
        q0 => accum_V_56_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address1,
        ce1 => accum_V_56_ce1,
        q1 => accum_V_56_q1);

    accum_V_57_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_57_address0,
        ce0 => accum_V_57_ce0,
        we0 => accum_V_57_we0,
        d0 => accum_V_57_d0,
        q0 => accum_V_57_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address1,
        ce1 => accum_V_57_ce1,
        q1 => accum_V_57_q1);

    accum_V_58_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_58_address0,
        ce0 => accum_V_58_ce0,
        we0 => accum_V_58_we0,
        d0 => accum_V_58_d0,
        q0 => accum_V_58_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address1,
        ce1 => accum_V_58_ce1,
        q1 => accum_V_58_q1);

    accum_V_59_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_59_address0,
        ce0 => accum_V_59_ce0,
        we0 => accum_V_59_we0,
        d0 => accum_V_59_d0,
        q0 => accum_V_59_q0,
        address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address1,
        ce1 => accum_V_59_ce1,
        q1 => accum_V_59_q1);

    accum_V_60_U : component reversi_accel_xfHoughLines_0_1024_1024_0_1_2_1_6u_3u_32_483_0_180_s_accum_V_60_RAM_T2P_BRAMbck
    generic map (
        DataWidth => 1,
        AddressRange => 484,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_60_address0,
        ce0 => accum_V_60_ce0,
        we0 => accum_V_60_we0,
        d0 => accum_V_60_d0);

    grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324 : component reversi_accel_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start,
        ap_done => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done,
        ap_idle => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_idle,
        ap_ready => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_ready,
        mat_dil_b_data338_dout => mat_dil_b_data338_dout,
        mat_dil_b_data338_num_data_valid => ap_const_lv2_0,
        mat_dil_b_data338_fifo_cap => ap_const_lv2_0,
        mat_dil_b_data338_empty_n => mat_dil_b_data338_empty_n,
        mat_dil_b_data338_read => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_mat_dil_b_data338_read,
        accum_0_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address0,
        accum_0_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce0,
        accum_0_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_we0,
        accum_0_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_d0,
        accum_0_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address1,
        accum_0_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce1,
        accum_0_q1 => accum_V_q1,
        accum_1_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address0,
        accum_1_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce0,
        accum_1_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_we0,
        accum_1_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_d0,
        accum_1_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address1,
        accum_1_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce1,
        accum_1_q1 => accum_V_1_q1,
        accum_2_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address0,
        accum_2_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce0,
        accum_2_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_we0,
        accum_2_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_d0,
        accum_2_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address1,
        accum_2_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce1,
        accum_2_q1 => accum_V_2_q1,
        accum_3_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address0,
        accum_3_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce0,
        accum_3_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_we0,
        accum_3_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_d0,
        accum_3_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address1,
        accum_3_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce1,
        accum_3_q1 => accum_V_3_q1,
        accum_4_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address0,
        accum_4_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce0,
        accum_4_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_we0,
        accum_4_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_d0,
        accum_4_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address1,
        accum_4_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce1,
        accum_4_q1 => accum_V_4_q1,
        accum_5_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address0,
        accum_5_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce0,
        accum_5_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_we0,
        accum_5_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_d0,
        accum_5_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address1,
        accum_5_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce1,
        accum_5_q1 => accum_V_5_q1,
        accum_6_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address0,
        accum_6_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce0,
        accum_6_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_we0,
        accum_6_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_d0,
        accum_6_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address1,
        accum_6_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce1,
        accum_6_q1 => accum_V_6_q1,
        accum_7_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address0,
        accum_7_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce0,
        accum_7_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_we0,
        accum_7_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_d0,
        accum_7_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address1,
        accum_7_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce1,
        accum_7_q1 => accum_V_7_q1,
        accum_8_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address0,
        accum_8_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce0,
        accum_8_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_we0,
        accum_8_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_d0,
        accum_8_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address1,
        accum_8_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce1,
        accum_8_q1 => accum_V_8_q1,
        accum_9_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address0,
        accum_9_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce0,
        accum_9_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_we0,
        accum_9_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_d0,
        accum_9_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address1,
        accum_9_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce1,
        accum_9_q1 => accum_V_9_q1,
        accum_10_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address0,
        accum_10_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce0,
        accum_10_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_we0,
        accum_10_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_d0,
        accum_10_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address1,
        accum_10_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce1,
        accum_10_q1 => accum_V_10_q1,
        accum_11_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address0,
        accum_11_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce0,
        accum_11_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_we0,
        accum_11_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_d0,
        accum_11_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address1,
        accum_11_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce1,
        accum_11_q1 => accum_V_11_q1,
        accum_12_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address0,
        accum_12_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce0,
        accum_12_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_we0,
        accum_12_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_d0,
        accum_12_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address1,
        accum_12_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce1,
        accum_12_q1 => accum_V_12_q1,
        accum_13_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address0,
        accum_13_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce0,
        accum_13_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_we0,
        accum_13_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_d0,
        accum_13_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address1,
        accum_13_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce1,
        accum_13_q1 => accum_V_13_q1,
        accum_14_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address0,
        accum_14_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce0,
        accum_14_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_we0,
        accum_14_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_d0,
        accum_14_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address1,
        accum_14_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce1,
        accum_14_q1 => accum_V_14_q1,
        accum_15_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address0,
        accum_15_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce0,
        accum_15_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_we0,
        accum_15_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_d0,
        accum_15_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address1,
        accum_15_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce1,
        accum_15_q1 => accum_V_15_q1,
        accum_16_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address0,
        accum_16_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce0,
        accum_16_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_we0,
        accum_16_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_d0,
        accum_16_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address1,
        accum_16_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce1,
        accum_16_q1 => accum_V_16_q1,
        accum_17_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address0,
        accum_17_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce0,
        accum_17_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_we0,
        accum_17_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_d0,
        accum_17_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address1,
        accum_17_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce1,
        accum_17_q1 => accum_V_17_q1,
        accum_18_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address0,
        accum_18_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce0,
        accum_18_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_we0,
        accum_18_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_d0,
        accum_18_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address1,
        accum_18_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce1,
        accum_18_q1 => accum_V_18_q1,
        accum_19_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address0,
        accum_19_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce0,
        accum_19_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_we0,
        accum_19_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_d0,
        accum_19_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address1,
        accum_19_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce1,
        accum_19_q1 => accum_V_19_q1,
        accum_20_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address0,
        accum_20_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce0,
        accum_20_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_we0,
        accum_20_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_d0,
        accum_20_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address1,
        accum_20_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce1,
        accum_20_q1 => accum_V_20_q1,
        accum_21_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address0,
        accum_21_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce0,
        accum_21_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_we0,
        accum_21_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_d0,
        accum_21_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address1,
        accum_21_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce1,
        accum_21_q1 => accum_V_21_q1,
        accum_22_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address0,
        accum_22_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce0,
        accum_22_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_we0,
        accum_22_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_d0,
        accum_22_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address1,
        accum_22_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce1,
        accum_22_q1 => accum_V_22_q1,
        accum_23_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address0,
        accum_23_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce0,
        accum_23_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_we0,
        accum_23_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_d0,
        accum_23_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address1,
        accum_23_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce1,
        accum_23_q1 => accum_V_23_q1,
        accum_24_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address0,
        accum_24_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce0,
        accum_24_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_we0,
        accum_24_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_d0,
        accum_24_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address1,
        accum_24_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce1,
        accum_24_q1 => accum_V_24_q1,
        accum_25_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address0,
        accum_25_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce0,
        accum_25_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_we0,
        accum_25_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_d0,
        accum_25_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address1,
        accum_25_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce1,
        accum_25_q1 => accum_V_25_q1,
        accum_26_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address0,
        accum_26_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce0,
        accum_26_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_we0,
        accum_26_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_d0,
        accum_26_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address1,
        accum_26_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce1,
        accum_26_q1 => accum_V_26_q1,
        accum_27_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address0,
        accum_27_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce0,
        accum_27_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_we0,
        accum_27_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_d0,
        accum_27_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address1,
        accum_27_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce1,
        accum_27_q1 => accum_V_27_q1,
        accum_28_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address0,
        accum_28_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce0,
        accum_28_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_we0,
        accum_28_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_d0,
        accum_28_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address1,
        accum_28_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce1,
        accum_28_q1 => accum_V_28_q1,
        accum_29_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address0,
        accum_29_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce0,
        accum_29_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_we0,
        accum_29_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_d0,
        accum_29_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address1,
        accum_29_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce1,
        accum_29_q1 => accum_V_29_q1,
        accum_30_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address0,
        accum_30_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce0,
        accum_30_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_we0,
        accum_30_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_d0,
        accum_30_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address1,
        accum_30_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce1,
        accum_30_q1 => accum_V_30_q1,
        accum_31_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address0,
        accum_31_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce0,
        accum_31_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_we0,
        accum_31_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_d0,
        accum_31_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address1,
        accum_31_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce1,
        accum_31_q1 => accum_V_31_q1,
        accum_32_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address0,
        accum_32_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce0,
        accum_32_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_we0,
        accum_32_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_d0,
        accum_32_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address1,
        accum_32_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce1,
        accum_32_q1 => accum_V_32_q1,
        accum_33_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address0,
        accum_33_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce0,
        accum_33_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_we0,
        accum_33_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_d0,
        accum_33_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address1,
        accum_33_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce1,
        accum_33_q1 => accum_V_33_q1,
        accum_34_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address0,
        accum_34_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce0,
        accum_34_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_we0,
        accum_34_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_d0,
        accum_34_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address1,
        accum_34_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce1,
        accum_34_q1 => accum_V_34_q1,
        accum_35_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address0,
        accum_35_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce0,
        accum_35_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_we0,
        accum_35_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_d0,
        accum_35_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address1,
        accum_35_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce1,
        accum_35_q1 => accum_V_35_q1,
        accum_36_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address0,
        accum_36_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce0,
        accum_36_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_we0,
        accum_36_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_d0,
        accum_36_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address1,
        accum_36_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce1,
        accum_36_q1 => accum_V_36_q1,
        accum_37_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address0,
        accum_37_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce0,
        accum_37_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_we0,
        accum_37_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_d0,
        accum_37_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address1,
        accum_37_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce1,
        accum_37_q1 => accum_V_37_q1,
        accum_38_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address0,
        accum_38_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce0,
        accum_38_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_we0,
        accum_38_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_d0,
        accum_38_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address1,
        accum_38_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce1,
        accum_38_q1 => accum_V_38_q1,
        accum_39_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address0,
        accum_39_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce0,
        accum_39_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_we0,
        accum_39_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_d0,
        accum_39_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address1,
        accum_39_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce1,
        accum_39_q1 => accum_V_39_q1,
        accum_40_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address0,
        accum_40_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce0,
        accum_40_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_we0,
        accum_40_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_d0,
        accum_40_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address1,
        accum_40_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce1,
        accum_40_q1 => accum_V_40_q1,
        accum_41_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address0,
        accum_41_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce0,
        accum_41_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_we0,
        accum_41_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_d0,
        accum_41_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address1,
        accum_41_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce1,
        accum_41_q1 => accum_V_41_q1,
        accum_42_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address0,
        accum_42_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce0,
        accum_42_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_we0,
        accum_42_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_d0,
        accum_42_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address1,
        accum_42_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce1,
        accum_42_q1 => accum_V_42_q1,
        accum_43_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address0,
        accum_43_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce0,
        accum_43_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_we0,
        accum_43_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_d0,
        accum_43_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address1,
        accum_43_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce1,
        accum_43_q1 => accum_V_43_q1,
        accum_44_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address0,
        accum_44_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce0,
        accum_44_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_we0,
        accum_44_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_d0,
        accum_44_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address1,
        accum_44_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce1,
        accum_44_q1 => accum_V_44_q1,
        accum_45_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address0,
        accum_45_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce0,
        accum_45_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_we0,
        accum_45_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_d0,
        accum_45_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address1,
        accum_45_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce1,
        accum_45_q1 => accum_V_45_q1,
        accum_46_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address0,
        accum_46_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce0,
        accum_46_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_we0,
        accum_46_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_d0,
        accum_46_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address1,
        accum_46_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce1,
        accum_46_q1 => accum_V_46_q1,
        accum_47_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address0,
        accum_47_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce0,
        accum_47_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_we0,
        accum_47_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_d0,
        accum_47_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address1,
        accum_47_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce1,
        accum_47_q1 => accum_V_47_q1,
        accum_48_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address0,
        accum_48_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce0,
        accum_48_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_we0,
        accum_48_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_d0,
        accum_48_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address1,
        accum_48_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce1,
        accum_48_q1 => accum_V_48_q1,
        accum_49_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address0,
        accum_49_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce0,
        accum_49_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_we0,
        accum_49_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_d0,
        accum_49_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address1,
        accum_49_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce1,
        accum_49_q1 => accum_V_49_q1,
        accum_50_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address0,
        accum_50_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce0,
        accum_50_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_we0,
        accum_50_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_d0,
        accum_50_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address1,
        accum_50_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce1,
        accum_50_q1 => accum_V_50_q1,
        accum_51_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address0,
        accum_51_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce0,
        accum_51_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_we0,
        accum_51_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_d0,
        accum_51_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address1,
        accum_51_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce1,
        accum_51_q1 => accum_V_51_q1,
        accum_52_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address0,
        accum_52_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce0,
        accum_52_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_we0,
        accum_52_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_d0,
        accum_52_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address1,
        accum_52_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce1,
        accum_52_q1 => accum_V_52_q1,
        accum_53_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address0,
        accum_53_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce0,
        accum_53_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_we0,
        accum_53_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_d0,
        accum_53_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address1,
        accum_53_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce1,
        accum_53_q1 => accum_V_53_q1,
        accum_54_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address0,
        accum_54_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce0,
        accum_54_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_we0,
        accum_54_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_d0,
        accum_54_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address1,
        accum_54_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce1,
        accum_54_q1 => accum_V_54_q1,
        accum_55_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address0,
        accum_55_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce0,
        accum_55_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_we0,
        accum_55_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_d0,
        accum_55_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address1,
        accum_55_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce1,
        accum_55_q1 => accum_V_55_q1,
        accum_56_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address0,
        accum_56_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce0,
        accum_56_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_we0,
        accum_56_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_d0,
        accum_56_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address1,
        accum_56_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce1,
        accum_56_q1 => accum_V_56_q1,
        accum_57_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address0,
        accum_57_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce0,
        accum_57_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_we0,
        accum_57_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_d0,
        accum_57_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address1,
        accum_57_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce1,
        accum_57_q1 => accum_V_57_q1,
        accum_58_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address0,
        accum_58_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce0,
        accum_58_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_we0,
        accum_58_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_d0,
        accum_58_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address1,
        accum_58_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce1,
        accum_58_q1 => accum_V_58_q1,
        accum_59_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address0,
        accum_59_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce0,
        accum_59_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_we0,
        accum_59_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_d0,
        accum_59_address1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address1,
        accum_59_ce1 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce1,
        accum_59_q1 => accum_V_59_q1,
        accum_60_address0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_address0,
        accum_60_ce0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_ce0,
        accum_60_we0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_we0,
        accum_60_d0 => grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_d0,
        height => height,
        width => width);

    grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456 : component reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start,
        ap_done => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done,
        ap_idle => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_idle,
        ap_ready => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_ready,
        accumulator_0_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_address0,
        accumulator_0_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_ce0,
        accumulator_0_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_we0,
        accumulator_0_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_d0,
        accumulator_0_q0 => accum_V_q0,
        accumulator_1_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_address0,
        accumulator_1_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_ce0,
        accumulator_1_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_we0,
        accumulator_1_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_d0,
        accumulator_1_q0 => accum_V_1_q0,
        accumulator_2_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_address0,
        accumulator_2_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_ce0,
        accumulator_2_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_we0,
        accumulator_2_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_d0,
        accumulator_2_q0 => accum_V_2_q0,
        accumulator_3_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_address0,
        accumulator_3_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_ce0,
        accumulator_3_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_we0,
        accumulator_3_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_d0,
        accumulator_3_q0 => accum_V_3_q0,
        accumulator_4_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_address0,
        accumulator_4_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_ce0,
        accumulator_4_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_we0,
        accumulator_4_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_d0,
        accumulator_4_q0 => accum_V_4_q0,
        accumulator_5_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_address0,
        accumulator_5_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_ce0,
        accumulator_5_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_we0,
        accumulator_5_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_d0,
        accumulator_5_q0 => accum_V_5_q0,
        accumulator_6_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_address0,
        accumulator_6_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_ce0,
        accumulator_6_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_we0,
        accumulator_6_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_d0,
        accumulator_6_q0 => accum_V_6_q0,
        accumulator_7_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_address0,
        accumulator_7_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_ce0,
        accumulator_7_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_we0,
        accumulator_7_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_d0,
        accumulator_7_q0 => accum_V_7_q0,
        accumulator_8_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_address0,
        accumulator_8_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_ce0,
        accumulator_8_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_we0,
        accumulator_8_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_d0,
        accumulator_8_q0 => accum_V_8_q0,
        accumulator_9_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_address0,
        accumulator_9_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_ce0,
        accumulator_9_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_we0,
        accumulator_9_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_d0,
        accumulator_9_q0 => accum_V_9_q0,
        accumulator_10_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_address0,
        accumulator_10_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_ce0,
        accumulator_10_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_we0,
        accumulator_10_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_d0,
        accumulator_10_q0 => accum_V_10_q0,
        accumulator_11_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_address0,
        accumulator_11_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_ce0,
        accumulator_11_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_we0,
        accumulator_11_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_d0,
        accumulator_11_q0 => accum_V_11_q0,
        accumulator_12_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_address0,
        accumulator_12_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_ce0,
        accumulator_12_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_we0,
        accumulator_12_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_d0,
        accumulator_12_q0 => accum_V_12_q0,
        accumulator_13_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_address0,
        accumulator_13_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_ce0,
        accumulator_13_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_we0,
        accumulator_13_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_d0,
        accumulator_13_q0 => accum_V_13_q0,
        accumulator_14_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_address0,
        accumulator_14_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_ce0,
        accumulator_14_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_we0,
        accumulator_14_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_d0,
        accumulator_14_q0 => accum_V_14_q0,
        accumulator_15_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_address0,
        accumulator_15_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_ce0,
        accumulator_15_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_we0,
        accumulator_15_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_d0,
        accumulator_15_q0 => accum_V_15_q0,
        accumulator_16_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_address0,
        accumulator_16_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_ce0,
        accumulator_16_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_we0,
        accumulator_16_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_d0,
        accumulator_16_q0 => accum_V_16_q0,
        accumulator_17_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_address0,
        accumulator_17_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_ce0,
        accumulator_17_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_we0,
        accumulator_17_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_d0,
        accumulator_17_q0 => accum_V_17_q0,
        accumulator_18_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_address0,
        accumulator_18_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_ce0,
        accumulator_18_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_we0,
        accumulator_18_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_d0,
        accumulator_18_q0 => accum_V_18_q0,
        accumulator_19_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_address0,
        accumulator_19_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_ce0,
        accumulator_19_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_we0,
        accumulator_19_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_d0,
        accumulator_19_q0 => accum_V_19_q0,
        accumulator_20_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_address0,
        accumulator_20_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_ce0,
        accumulator_20_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_we0,
        accumulator_20_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_d0,
        accumulator_20_q0 => accum_V_20_q0,
        accumulator_21_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_address0,
        accumulator_21_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_ce0,
        accumulator_21_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_we0,
        accumulator_21_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_d0,
        accumulator_21_q0 => accum_V_21_q0,
        accumulator_22_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_address0,
        accumulator_22_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_ce0,
        accumulator_22_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_we0,
        accumulator_22_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_d0,
        accumulator_22_q0 => accum_V_22_q0,
        accumulator_23_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_address0,
        accumulator_23_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_ce0,
        accumulator_23_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_we0,
        accumulator_23_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_d0,
        accumulator_23_q0 => accum_V_23_q0,
        accumulator_24_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_address0,
        accumulator_24_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_ce0,
        accumulator_24_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_we0,
        accumulator_24_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_d0,
        accumulator_24_q0 => accum_V_24_q0,
        accumulator_25_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_address0,
        accumulator_25_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_ce0,
        accumulator_25_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_we0,
        accumulator_25_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_d0,
        accumulator_25_q0 => accum_V_25_q0,
        accumulator_26_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_address0,
        accumulator_26_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_ce0,
        accumulator_26_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_we0,
        accumulator_26_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_d0,
        accumulator_26_q0 => accum_V_26_q0,
        accumulator_27_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_address0,
        accumulator_27_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_ce0,
        accumulator_27_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_we0,
        accumulator_27_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_d0,
        accumulator_27_q0 => accum_V_27_q0,
        accumulator_28_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_address0,
        accumulator_28_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_ce0,
        accumulator_28_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_we0,
        accumulator_28_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_d0,
        accumulator_28_q0 => accum_V_28_q0,
        accumulator_29_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_address0,
        accumulator_29_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_ce0,
        accumulator_29_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_we0,
        accumulator_29_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_d0,
        accumulator_29_q0 => accum_V_29_q0,
        accumulator_30_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_address0,
        accumulator_30_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_ce0,
        accumulator_30_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_we0,
        accumulator_30_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_d0,
        accumulator_30_q0 => accum_V_30_q0,
        accumulator_31_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_address0,
        accumulator_31_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_ce0,
        accumulator_31_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_we0,
        accumulator_31_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_d0,
        accumulator_31_q0 => accum_V_31_q0,
        accumulator_32_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_address0,
        accumulator_32_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_ce0,
        accumulator_32_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_we0,
        accumulator_32_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_d0,
        accumulator_32_q0 => accum_V_32_q0,
        accumulator_33_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_address0,
        accumulator_33_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_ce0,
        accumulator_33_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_we0,
        accumulator_33_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_d0,
        accumulator_33_q0 => accum_V_33_q0,
        accumulator_34_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_address0,
        accumulator_34_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_ce0,
        accumulator_34_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_we0,
        accumulator_34_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_d0,
        accumulator_34_q0 => accum_V_34_q0,
        accumulator_35_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_address0,
        accumulator_35_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_ce0,
        accumulator_35_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_we0,
        accumulator_35_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_d0,
        accumulator_35_q0 => accum_V_35_q0,
        accumulator_36_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_address0,
        accumulator_36_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_ce0,
        accumulator_36_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_we0,
        accumulator_36_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_d0,
        accumulator_36_q0 => accum_V_36_q0,
        accumulator_37_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_address0,
        accumulator_37_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_ce0,
        accumulator_37_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_we0,
        accumulator_37_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_d0,
        accumulator_37_q0 => accum_V_37_q0,
        accumulator_38_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_address0,
        accumulator_38_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_ce0,
        accumulator_38_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_we0,
        accumulator_38_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_d0,
        accumulator_38_q0 => accum_V_38_q0,
        accumulator_39_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_address0,
        accumulator_39_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_ce0,
        accumulator_39_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_we0,
        accumulator_39_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_d0,
        accumulator_39_q0 => accum_V_39_q0,
        accumulator_40_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_address0,
        accumulator_40_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_ce0,
        accumulator_40_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_we0,
        accumulator_40_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_d0,
        accumulator_40_q0 => accum_V_40_q0,
        accumulator_41_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_address0,
        accumulator_41_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_ce0,
        accumulator_41_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_we0,
        accumulator_41_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_d0,
        accumulator_41_q0 => accum_V_41_q0,
        accumulator_42_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_address0,
        accumulator_42_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_ce0,
        accumulator_42_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_we0,
        accumulator_42_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_d0,
        accumulator_42_q0 => accum_V_42_q0,
        accumulator_43_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_address0,
        accumulator_43_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_ce0,
        accumulator_43_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_we0,
        accumulator_43_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_d0,
        accumulator_43_q0 => accum_V_43_q0,
        accumulator_44_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_address0,
        accumulator_44_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_ce0,
        accumulator_44_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_we0,
        accumulator_44_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_d0,
        accumulator_44_q0 => accum_V_44_q0,
        accumulator_45_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_address0,
        accumulator_45_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_ce0,
        accumulator_45_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_we0,
        accumulator_45_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_d0,
        accumulator_45_q0 => accum_V_45_q0,
        accumulator_46_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_address0,
        accumulator_46_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_ce0,
        accumulator_46_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_we0,
        accumulator_46_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_d0,
        accumulator_46_q0 => accum_V_46_q0,
        accumulator_47_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_address0,
        accumulator_47_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_ce0,
        accumulator_47_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_we0,
        accumulator_47_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_d0,
        accumulator_47_q0 => accum_V_47_q0,
        accumulator_48_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_address0,
        accumulator_48_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_ce0,
        accumulator_48_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_we0,
        accumulator_48_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_d0,
        accumulator_48_q0 => accum_V_48_q0,
        accumulator_49_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_address0,
        accumulator_49_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_ce0,
        accumulator_49_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_we0,
        accumulator_49_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_d0,
        accumulator_49_q0 => accum_V_49_q0,
        accumulator_50_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_address0,
        accumulator_50_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_ce0,
        accumulator_50_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_we0,
        accumulator_50_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_d0,
        accumulator_50_q0 => accum_V_50_q0,
        accumulator_51_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_address0,
        accumulator_51_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_ce0,
        accumulator_51_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_we0,
        accumulator_51_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_d0,
        accumulator_51_q0 => accum_V_51_q0,
        accumulator_52_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_address0,
        accumulator_52_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_ce0,
        accumulator_52_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_we0,
        accumulator_52_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_d0,
        accumulator_52_q0 => accum_V_52_q0,
        accumulator_53_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_address0,
        accumulator_53_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_ce0,
        accumulator_53_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_we0,
        accumulator_53_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_d0,
        accumulator_53_q0 => accum_V_53_q0,
        accumulator_54_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_address0,
        accumulator_54_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_ce0,
        accumulator_54_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_we0,
        accumulator_54_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_d0,
        accumulator_54_q0 => accum_V_54_q0,
        accumulator_55_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_address0,
        accumulator_55_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_ce0,
        accumulator_55_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_we0,
        accumulator_55_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_d0,
        accumulator_55_q0 => accum_V_55_q0,
        accumulator_56_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_address0,
        accumulator_56_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_ce0,
        accumulator_56_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_we0,
        accumulator_56_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_d0,
        accumulator_56_q0 => accum_V_56_q0,
        accumulator_57_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_address0,
        accumulator_57_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_ce0,
        accumulator_57_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_we0,
        accumulator_57_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_d0,
        accumulator_57_q0 => accum_V_57_q0,
        accumulator_58_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_address0,
        accumulator_58_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_ce0,
        accumulator_58_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_we0,
        accumulator_58_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_d0,
        accumulator_58_q0 => accum_V_58_q0,
        accumulator_59_address0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_address0,
        accumulator_59_ce0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_ce0,
        accumulator_59_we0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_we0,
        accumulator_59_d0 => grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_d0,
        accumulator_59_q0 => accum_V_59_q0);

    grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520 : component reversi_accel_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start,
        ap_done => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done,
        ap_idle => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_idle,
        ap_ready => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_ready,
        accumulator_0_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_address0,
        accumulator_0_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_ce0,
        accumulator_0_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_we0,
        accumulator_0_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_d0,
        accumulator_0_q0 => accum_V_q0,
        accumulator_1_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_address0,
        accumulator_1_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_ce0,
        accumulator_1_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_we0,
        accumulator_1_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_d0,
        accumulator_1_q0 => accum_V_1_q0,
        accumulator_2_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_address0,
        accumulator_2_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_ce0,
        accumulator_2_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_we0,
        accumulator_2_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_d0,
        accumulator_2_q0 => accum_V_2_q0,
        accumulator_3_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_address0,
        accumulator_3_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_ce0,
        accumulator_3_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_we0,
        accumulator_3_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_d0,
        accumulator_3_q0 => accum_V_3_q0,
        accumulator_4_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_address0,
        accumulator_4_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_ce0,
        accumulator_4_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_we0,
        accumulator_4_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_d0,
        accumulator_4_q0 => accum_V_4_q0,
        accumulator_5_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_address0,
        accumulator_5_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_ce0,
        accumulator_5_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_we0,
        accumulator_5_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_d0,
        accumulator_5_q0 => accum_V_5_q0,
        accumulator_6_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_address0,
        accumulator_6_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_ce0,
        accumulator_6_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_we0,
        accumulator_6_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_d0,
        accumulator_6_q0 => accum_V_6_q0,
        accumulator_7_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_address0,
        accumulator_7_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_ce0,
        accumulator_7_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_we0,
        accumulator_7_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_d0,
        accumulator_7_q0 => accum_V_7_q0,
        accumulator_8_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_address0,
        accumulator_8_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_ce0,
        accumulator_8_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_we0,
        accumulator_8_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_d0,
        accumulator_8_q0 => accum_V_8_q0,
        accumulator_9_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_address0,
        accumulator_9_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_ce0,
        accumulator_9_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_we0,
        accumulator_9_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_d0,
        accumulator_9_q0 => accum_V_9_q0,
        accumulator_10_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_address0,
        accumulator_10_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_ce0,
        accumulator_10_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_we0,
        accumulator_10_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_d0,
        accumulator_10_q0 => accum_V_10_q0,
        accumulator_11_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_address0,
        accumulator_11_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_ce0,
        accumulator_11_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_we0,
        accumulator_11_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_d0,
        accumulator_11_q0 => accum_V_11_q0,
        accumulator_12_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_address0,
        accumulator_12_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_ce0,
        accumulator_12_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_we0,
        accumulator_12_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_d0,
        accumulator_12_q0 => accum_V_12_q0,
        accumulator_13_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_address0,
        accumulator_13_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_ce0,
        accumulator_13_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_we0,
        accumulator_13_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_d0,
        accumulator_13_q0 => accum_V_13_q0,
        accumulator_14_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_address0,
        accumulator_14_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_ce0,
        accumulator_14_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_we0,
        accumulator_14_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_d0,
        accumulator_14_q0 => accum_V_14_q0,
        accumulator_15_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_address0,
        accumulator_15_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_ce0,
        accumulator_15_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_we0,
        accumulator_15_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_d0,
        accumulator_15_q0 => accum_V_15_q0,
        accumulator_16_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_address0,
        accumulator_16_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_ce0,
        accumulator_16_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_we0,
        accumulator_16_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_d0,
        accumulator_16_q0 => accum_V_16_q0,
        accumulator_17_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_address0,
        accumulator_17_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_ce0,
        accumulator_17_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_we0,
        accumulator_17_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_d0,
        accumulator_17_q0 => accum_V_17_q0,
        accumulator_18_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_address0,
        accumulator_18_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_ce0,
        accumulator_18_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_we0,
        accumulator_18_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_d0,
        accumulator_18_q0 => accum_V_18_q0,
        accumulator_19_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_address0,
        accumulator_19_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_ce0,
        accumulator_19_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_we0,
        accumulator_19_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_d0,
        accumulator_19_q0 => accum_V_19_q0,
        accumulator_20_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_address0,
        accumulator_20_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_ce0,
        accumulator_20_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_we0,
        accumulator_20_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_d0,
        accumulator_20_q0 => accum_V_20_q0,
        accumulator_21_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_address0,
        accumulator_21_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_ce0,
        accumulator_21_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_we0,
        accumulator_21_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_d0,
        accumulator_21_q0 => accum_V_21_q0,
        accumulator_22_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_address0,
        accumulator_22_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_ce0,
        accumulator_22_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_we0,
        accumulator_22_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_d0,
        accumulator_22_q0 => accum_V_22_q0,
        accumulator_23_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_address0,
        accumulator_23_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_ce0,
        accumulator_23_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_we0,
        accumulator_23_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_d0,
        accumulator_23_q0 => accum_V_23_q0,
        accumulator_24_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_address0,
        accumulator_24_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_ce0,
        accumulator_24_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_we0,
        accumulator_24_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_d0,
        accumulator_24_q0 => accum_V_24_q0,
        accumulator_25_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_address0,
        accumulator_25_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_ce0,
        accumulator_25_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_we0,
        accumulator_25_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_d0,
        accumulator_25_q0 => accum_V_25_q0,
        accumulator_26_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_address0,
        accumulator_26_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_ce0,
        accumulator_26_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_we0,
        accumulator_26_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_d0,
        accumulator_26_q0 => accum_V_26_q0,
        accumulator_27_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_address0,
        accumulator_27_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_ce0,
        accumulator_27_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_we0,
        accumulator_27_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_d0,
        accumulator_27_q0 => accum_V_27_q0,
        accumulator_28_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_address0,
        accumulator_28_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_ce0,
        accumulator_28_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_we0,
        accumulator_28_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_d0,
        accumulator_28_q0 => accum_V_28_q0,
        accumulator_29_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_address0,
        accumulator_29_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_ce0,
        accumulator_29_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_we0,
        accumulator_29_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_d0,
        accumulator_29_q0 => accum_V_29_q0,
        accumulator_30_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_address0,
        accumulator_30_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_ce0,
        accumulator_30_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_we0,
        accumulator_30_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_d0,
        accumulator_30_q0 => accum_V_30_q0,
        accumulator_31_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_address0,
        accumulator_31_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_ce0,
        accumulator_31_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_we0,
        accumulator_31_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_d0,
        accumulator_31_q0 => accum_V_31_q0,
        accumulator_32_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_address0,
        accumulator_32_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_ce0,
        accumulator_32_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_we0,
        accumulator_32_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_d0,
        accumulator_32_q0 => accum_V_32_q0,
        accumulator_33_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_address0,
        accumulator_33_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_ce0,
        accumulator_33_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_we0,
        accumulator_33_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_d0,
        accumulator_33_q0 => accum_V_33_q0,
        accumulator_34_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_address0,
        accumulator_34_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_ce0,
        accumulator_34_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_we0,
        accumulator_34_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_d0,
        accumulator_34_q0 => accum_V_34_q0,
        accumulator_35_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_address0,
        accumulator_35_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_ce0,
        accumulator_35_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_we0,
        accumulator_35_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_d0,
        accumulator_35_q0 => accum_V_35_q0,
        accumulator_36_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_address0,
        accumulator_36_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_ce0,
        accumulator_36_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_we0,
        accumulator_36_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_d0,
        accumulator_36_q0 => accum_V_36_q0,
        accumulator_37_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_address0,
        accumulator_37_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_ce0,
        accumulator_37_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_we0,
        accumulator_37_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_d0,
        accumulator_37_q0 => accum_V_37_q0,
        accumulator_38_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_address0,
        accumulator_38_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_ce0,
        accumulator_38_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_we0,
        accumulator_38_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_d0,
        accumulator_38_q0 => accum_V_38_q0,
        accumulator_39_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_address0,
        accumulator_39_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_ce0,
        accumulator_39_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_we0,
        accumulator_39_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_d0,
        accumulator_39_q0 => accum_V_39_q0,
        accumulator_40_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_address0,
        accumulator_40_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_ce0,
        accumulator_40_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_we0,
        accumulator_40_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_d0,
        accumulator_40_q0 => accum_V_40_q0,
        accumulator_41_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_address0,
        accumulator_41_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_ce0,
        accumulator_41_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_we0,
        accumulator_41_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_d0,
        accumulator_41_q0 => accum_V_41_q0,
        accumulator_42_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_address0,
        accumulator_42_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_ce0,
        accumulator_42_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_we0,
        accumulator_42_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_d0,
        accumulator_42_q0 => accum_V_42_q0,
        accumulator_43_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_address0,
        accumulator_43_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_ce0,
        accumulator_43_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_we0,
        accumulator_43_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_d0,
        accumulator_43_q0 => accum_V_43_q0,
        accumulator_44_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_address0,
        accumulator_44_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_ce0,
        accumulator_44_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_we0,
        accumulator_44_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_d0,
        accumulator_44_q0 => accum_V_44_q0,
        accumulator_45_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_address0,
        accumulator_45_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_ce0,
        accumulator_45_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_we0,
        accumulator_45_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_d0,
        accumulator_45_q0 => accum_V_45_q0,
        accumulator_46_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_address0,
        accumulator_46_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_ce0,
        accumulator_46_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_we0,
        accumulator_46_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_d0,
        accumulator_46_q0 => accum_V_46_q0,
        accumulator_47_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_address0,
        accumulator_47_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_ce0,
        accumulator_47_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_we0,
        accumulator_47_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_d0,
        accumulator_47_q0 => accum_V_47_q0,
        accumulator_48_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_address0,
        accumulator_48_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_ce0,
        accumulator_48_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_we0,
        accumulator_48_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_d0,
        accumulator_48_q0 => accum_V_48_q0,
        accumulator_49_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_address0,
        accumulator_49_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_ce0,
        accumulator_49_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_we0,
        accumulator_49_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_d0,
        accumulator_49_q0 => accum_V_49_q0,
        accumulator_50_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_address0,
        accumulator_50_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_ce0,
        accumulator_50_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_we0,
        accumulator_50_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_d0,
        accumulator_50_q0 => accum_V_50_q0,
        accumulator_51_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_address0,
        accumulator_51_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_ce0,
        accumulator_51_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_we0,
        accumulator_51_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_d0,
        accumulator_51_q0 => accum_V_51_q0,
        accumulator_52_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_address0,
        accumulator_52_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_ce0,
        accumulator_52_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_we0,
        accumulator_52_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_d0,
        accumulator_52_q0 => accum_V_52_q0,
        accumulator_53_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_address0,
        accumulator_53_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_ce0,
        accumulator_53_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_we0,
        accumulator_53_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_d0,
        accumulator_53_q0 => accum_V_53_q0,
        accumulator_54_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_address0,
        accumulator_54_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_ce0,
        accumulator_54_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_we0,
        accumulator_54_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_d0,
        accumulator_54_q0 => accum_V_54_q0,
        accumulator_55_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_address0,
        accumulator_55_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_ce0,
        accumulator_55_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_we0,
        accumulator_55_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_d0,
        accumulator_55_q0 => accum_V_55_q0,
        accumulator_56_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_address0,
        accumulator_56_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_ce0,
        accumulator_56_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_we0,
        accumulator_56_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_d0,
        accumulator_56_q0 => accum_V_56_q0,
        accumulator_57_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_address0,
        accumulator_57_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_ce0,
        accumulator_57_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_we0,
        accumulator_57_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_d0,
        accumulator_57_q0 => accum_V_57_q0,
        accumulator_58_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_address0,
        accumulator_58_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_ce0,
        accumulator_58_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_we0,
        accumulator_58_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_d0,
        accumulator_58_q0 => accum_V_58_q0,
        accumulator_59_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_address0,
        accumulator_59_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_ce0,
        accumulator_59_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_we0,
        accumulator_59_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_d0,
        accumulator_59_q0 => accum_V_59_q0,
        accumulator_60_address0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_address0,
        accumulator_60_ce0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_ce0,
        accumulator_60_we0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_we0,
        accumulator_60_d0 => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_d0,
        m_axi_rho_AWVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWVALID,
        m_axi_rho_AWREADY => m_axi_rho_AWREADY,
        m_axi_rho_AWADDR => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWADDR,
        m_axi_rho_AWID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWID,
        m_axi_rho_AWLEN => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLEN,
        m_axi_rho_AWSIZE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWSIZE,
        m_axi_rho_AWBURST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWBURST,
        m_axi_rho_AWLOCK => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLOCK,
        m_axi_rho_AWCACHE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWCACHE,
        m_axi_rho_AWPROT => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWPROT,
        m_axi_rho_AWQOS => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWQOS,
        m_axi_rho_AWREGION => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWREGION,
        m_axi_rho_AWUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWUSER,
        m_axi_rho_WVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WVALID,
        m_axi_rho_WREADY => m_axi_rho_WREADY,
        m_axi_rho_WDATA => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WDATA,
        m_axi_rho_WSTRB => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WSTRB,
        m_axi_rho_WLAST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WLAST,
        m_axi_rho_WID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WID,
        m_axi_rho_WUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WUSER,
        m_axi_rho_ARVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARVALID,
        m_axi_rho_ARREADY => ap_const_logic_0,
        m_axi_rho_ARADDR => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARADDR,
        m_axi_rho_ARID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARID,
        m_axi_rho_ARLEN => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARLEN,
        m_axi_rho_ARSIZE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARSIZE,
        m_axi_rho_ARBURST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARBURST,
        m_axi_rho_ARLOCK => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARLOCK,
        m_axi_rho_ARCACHE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARCACHE,
        m_axi_rho_ARPROT => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARPROT,
        m_axi_rho_ARQOS => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARQOS,
        m_axi_rho_ARREGION => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARREGION,
        m_axi_rho_ARUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_ARUSER,
        m_axi_rho_RVALID => ap_const_logic_0,
        m_axi_rho_RREADY => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_RREADY,
        m_axi_rho_RDATA => ap_const_lv32_0,
        m_axi_rho_RLAST => ap_const_logic_0,
        m_axi_rho_RID => ap_const_lv1_0,
        m_axi_rho_RFIFONUM => ap_const_lv9_0,
        m_axi_rho_RUSER => ap_const_lv1_0,
        m_axi_rho_RRESP => ap_const_lv2_0,
        m_axi_rho_BVALID => m_axi_rho_BVALID,
        m_axi_rho_BREADY => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_BREADY,
        m_axi_rho_BRESP => m_axi_rho_BRESP,
        m_axi_rho_BID => m_axi_rho_BID,
        m_axi_rho_BUSER => m_axi_rho_BUSER,
        linesrho => outputrho,
        m_axi_theta_AWVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWVALID,
        m_axi_theta_AWREADY => m_axi_theta_AWREADY,
        m_axi_theta_AWADDR => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWADDR,
        m_axi_theta_AWID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWID,
        m_axi_theta_AWLEN => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLEN,
        m_axi_theta_AWSIZE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWSIZE,
        m_axi_theta_AWBURST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWBURST,
        m_axi_theta_AWLOCK => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLOCK,
        m_axi_theta_AWCACHE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWCACHE,
        m_axi_theta_AWPROT => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWPROT,
        m_axi_theta_AWQOS => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWQOS,
        m_axi_theta_AWREGION => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWREGION,
        m_axi_theta_AWUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWUSER,
        m_axi_theta_WVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WVALID,
        m_axi_theta_WREADY => m_axi_theta_WREADY,
        m_axi_theta_WDATA => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WDATA,
        m_axi_theta_WSTRB => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WSTRB,
        m_axi_theta_WLAST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WLAST,
        m_axi_theta_WID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WID,
        m_axi_theta_WUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WUSER,
        m_axi_theta_ARVALID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARVALID,
        m_axi_theta_ARREADY => ap_const_logic_0,
        m_axi_theta_ARADDR => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARADDR,
        m_axi_theta_ARID => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARID,
        m_axi_theta_ARLEN => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARLEN,
        m_axi_theta_ARSIZE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARSIZE,
        m_axi_theta_ARBURST => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARBURST,
        m_axi_theta_ARLOCK => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARLOCK,
        m_axi_theta_ARCACHE => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARCACHE,
        m_axi_theta_ARPROT => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARPROT,
        m_axi_theta_ARQOS => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARQOS,
        m_axi_theta_ARREGION => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARREGION,
        m_axi_theta_ARUSER => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_ARUSER,
        m_axi_theta_RVALID => ap_const_logic_0,
        m_axi_theta_RREADY => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_RREADY,
        m_axi_theta_RDATA => ap_const_lv32_0,
        m_axi_theta_RLAST => ap_const_logic_0,
        m_axi_theta_RID => ap_const_lv1_0,
        m_axi_theta_RFIFONUM => ap_const_lv9_0,
        m_axi_theta_RUSER => ap_const_lv1_0,
        m_axi_theta_RRESP => ap_const_lv2_0,
        m_axi_theta_BVALID => m_axi_theta_BVALID,
        m_axi_theta_BREADY => grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_BREADY,
        m_axi_theta_BRESP => m_axi_theta_BRESP,
        m_axi_theta_BID => m_axi_theta_BID,
        m_axi_theta_BUSER => m_axi_theta_BUSER,
        linestheta => outputtheta);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_ready = ap_const_logic_1)) then 
                    grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_ready = ap_const_logic_1)) then 
                    grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    accum_V_10_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_10_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_10_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_10_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_address0;
        else 
            accum_V_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_10_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_10_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_10_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_10_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce0;
        else 
            accum_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_10_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_10_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_ce1;
        else 
            accum_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_10_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_10_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_10_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_10_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_d0;
        else 
            accum_V_10_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_10_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_10_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_10_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_10_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_10_we0;
        else 
            accum_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_11_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_11_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_11_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_11_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_address0;
        else 
            accum_V_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_11_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_11_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_11_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_11_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce0;
        else 
            accum_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_11_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_11_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_ce1;
        else 
            accum_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_11_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_11_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_11_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_11_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_d0;
        else 
            accum_V_11_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_11_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_11_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_11_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_11_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_11_we0;
        else 
            accum_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_12_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_12_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_12_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_12_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_address0;
        else 
            accum_V_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_12_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_12_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_12_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_12_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce0;
        else 
            accum_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_12_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_12_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_ce1;
        else 
            accum_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_12_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_12_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_12_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_12_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_d0;
        else 
            accum_V_12_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_12_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_12_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_12_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_12_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_12_we0;
        else 
            accum_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_13_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_13_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_13_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_13_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_address0;
        else 
            accum_V_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_13_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_13_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_13_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_13_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce0;
        else 
            accum_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_13_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_13_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_ce1;
        else 
            accum_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_13_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_13_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_13_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_13_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_d0;
        else 
            accum_V_13_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_13_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_13_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_13_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_13_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_13_we0;
        else 
            accum_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_14_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_14_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_14_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_14_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_address0;
        else 
            accum_V_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_14_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_14_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_14_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_14_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce0;
        else 
            accum_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_14_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_14_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_ce1;
        else 
            accum_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_14_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_14_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_14_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_14_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_d0;
        else 
            accum_V_14_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_14_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_14_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_14_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_14_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_14_we0;
        else 
            accum_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_15_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_15_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_15_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_15_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_address0;
        else 
            accum_V_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_15_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_15_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_15_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_15_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce0;
        else 
            accum_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_15_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_15_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_ce1;
        else 
            accum_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_15_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_15_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_15_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_15_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_d0;
        else 
            accum_V_15_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_15_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_15_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_15_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_15_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_15_we0;
        else 
            accum_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_16_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_16_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_16_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_16_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_address0;
        else 
            accum_V_16_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_16_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_16_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_16_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_16_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce0;
        else 
            accum_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_16_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_16_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_ce1;
        else 
            accum_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_16_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_16_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_16_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_16_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_d0;
        else 
            accum_V_16_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_16_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_16_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_16_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_16_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_16_we0;
        else 
            accum_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_17_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_17_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_17_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_17_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_address0;
        else 
            accum_V_17_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_17_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_17_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_17_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_17_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce0;
        else 
            accum_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_17_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_17_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_ce1;
        else 
            accum_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_17_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_17_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_17_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_17_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_d0;
        else 
            accum_V_17_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_17_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_17_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_17_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_17_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_17_we0;
        else 
            accum_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_18_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_18_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_18_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_18_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_address0;
        else 
            accum_V_18_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_18_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_18_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_18_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_18_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce0;
        else 
            accum_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_18_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_18_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_ce1;
        else 
            accum_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_18_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_18_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_18_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_18_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_d0;
        else 
            accum_V_18_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_18_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_18_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_18_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_18_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_18_we0;
        else 
            accum_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_19_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_19_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_19_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_19_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_address0;
        else 
            accum_V_19_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_19_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_19_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_19_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_19_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce0;
        else 
            accum_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_19_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_19_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_ce1;
        else 
            accum_V_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_19_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_19_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_19_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_19_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_d0;
        else 
            accum_V_19_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_19_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_19_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_19_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_19_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_19_we0;
        else 
            accum_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_1_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_1_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_1_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_1_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_address0;
        else 
            accum_V_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_1_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_1_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_1_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_1_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce0;
        else 
            accum_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_1_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_1_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_ce1;
        else 
            accum_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_1_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_1_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_1_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_1_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_d0;
        else 
            accum_V_1_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_1_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_1_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_1_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_1_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_1_we0;
        else 
            accum_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_20_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_20_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_20_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_20_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_address0;
        else 
            accum_V_20_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_20_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_20_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_20_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_20_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce0;
        else 
            accum_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_20_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_20_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_ce1;
        else 
            accum_V_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_20_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_20_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_20_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_20_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_d0;
        else 
            accum_V_20_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_20_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_20_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_20_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_20_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_20_we0;
        else 
            accum_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_21_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_21_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_21_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_21_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_address0;
        else 
            accum_V_21_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_21_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_21_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_21_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_21_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce0;
        else 
            accum_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_21_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_21_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_ce1;
        else 
            accum_V_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_21_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_21_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_21_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_21_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_d0;
        else 
            accum_V_21_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_21_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_21_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_21_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_21_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_21_we0;
        else 
            accum_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_22_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_22_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_22_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_22_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_address0;
        else 
            accum_V_22_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_22_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_22_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_22_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_22_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce0;
        else 
            accum_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_22_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_22_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_ce1;
        else 
            accum_V_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_22_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_22_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_22_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_22_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_d0;
        else 
            accum_V_22_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_22_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_22_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_22_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_22_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_22_we0;
        else 
            accum_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_23_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_23_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_23_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_23_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_address0;
        else 
            accum_V_23_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_23_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_23_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_23_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_23_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce0;
        else 
            accum_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_23_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_23_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_ce1;
        else 
            accum_V_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_23_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_23_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_23_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_23_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_d0;
        else 
            accum_V_23_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_23_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_23_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_23_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_23_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_23_we0;
        else 
            accum_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_24_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_24_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_24_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_24_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_address0;
        else 
            accum_V_24_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_24_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_24_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_24_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_24_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce0;
        else 
            accum_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_24_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_24_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_ce1;
        else 
            accum_V_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_24_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_24_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_24_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_24_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_d0;
        else 
            accum_V_24_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_24_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_24_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_24_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_24_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_24_we0;
        else 
            accum_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_25_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_25_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_25_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_25_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_address0;
        else 
            accum_V_25_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_25_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_25_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_25_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_25_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce0;
        else 
            accum_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_25_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_25_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_ce1;
        else 
            accum_V_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_25_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_25_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_25_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_25_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_d0;
        else 
            accum_V_25_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_25_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_25_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_25_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_25_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_25_we0;
        else 
            accum_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_26_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_26_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_26_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_26_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_address0;
        else 
            accum_V_26_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_26_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_26_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_26_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_26_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce0;
        else 
            accum_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_26_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_26_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_ce1;
        else 
            accum_V_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_26_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_26_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_26_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_26_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_d0;
        else 
            accum_V_26_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_26_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_26_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_26_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_26_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_26_we0;
        else 
            accum_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_27_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_27_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_27_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_27_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_address0;
        else 
            accum_V_27_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_27_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_27_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_27_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_27_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce0;
        else 
            accum_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_27_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_27_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_ce1;
        else 
            accum_V_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_27_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_27_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_27_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_27_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_d0;
        else 
            accum_V_27_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_27_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_27_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_27_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_27_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_27_we0;
        else 
            accum_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_28_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_28_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_28_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_28_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_address0;
        else 
            accum_V_28_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_28_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_28_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_28_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_28_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce0;
        else 
            accum_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_28_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_28_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_ce1;
        else 
            accum_V_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_28_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_28_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_28_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_28_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_d0;
        else 
            accum_V_28_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_28_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_28_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_28_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_28_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_28_we0;
        else 
            accum_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_29_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_29_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_29_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_29_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_address0;
        else 
            accum_V_29_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_29_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_29_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_29_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_29_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce0;
        else 
            accum_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_29_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_29_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_ce1;
        else 
            accum_V_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_29_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_29_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_29_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_29_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_d0;
        else 
            accum_V_29_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_29_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_29_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_29_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_29_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_29_we0;
        else 
            accum_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_2_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_2_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_2_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_2_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_address0;
        else 
            accum_V_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_2_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_2_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_2_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_2_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce0;
        else 
            accum_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_2_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_2_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_ce1;
        else 
            accum_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_2_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_2_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_2_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_2_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_d0;
        else 
            accum_V_2_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_2_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_2_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_2_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_2_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_2_we0;
        else 
            accum_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_30_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_30_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_30_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_30_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_address0;
        else 
            accum_V_30_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_30_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_30_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_30_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_30_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce0;
        else 
            accum_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_30_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_30_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_ce1;
        else 
            accum_V_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_30_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_30_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_30_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_30_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_d0;
        else 
            accum_V_30_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_30_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_30_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_30_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_30_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_30_we0;
        else 
            accum_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_31_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_31_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_31_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_31_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_address0;
        else 
            accum_V_31_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_31_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_31_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_31_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_31_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce0;
        else 
            accum_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_31_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_31_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_ce1;
        else 
            accum_V_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_31_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_31_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_31_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_31_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_d0;
        else 
            accum_V_31_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_31_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_31_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_31_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_31_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_31_we0;
        else 
            accum_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_32_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_32_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_32_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_32_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_address0;
        else 
            accum_V_32_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_32_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_32_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_32_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_32_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce0;
        else 
            accum_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_32_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_32_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_ce1;
        else 
            accum_V_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_32_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_32_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_32_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_32_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_d0;
        else 
            accum_V_32_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_32_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_32_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_32_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_32_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_32_we0;
        else 
            accum_V_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_33_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_33_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_33_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_33_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_address0;
        else 
            accum_V_33_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_33_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_33_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_33_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_33_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce0;
        else 
            accum_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_33_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_33_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_ce1;
        else 
            accum_V_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_33_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_33_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_33_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_33_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_d0;
        else 
            accum_V_33_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_33_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_33_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_33_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_33_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_33_we0;
        else 
            accum_V_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_34_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_34_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_34_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_34_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_address0;
        else 
            accum_V_34_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_34_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_34_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_34_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_34_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce0;
        else 
            accum_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_34_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_34_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_ce1;
        else 
            accum_V_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_34_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_34_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_34_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_34_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_d0;
        else 
            accum_V_34_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_34_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_34_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_34_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_34_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_34_we0;
        else 
            accum_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_35_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_35_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_35_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_35_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_address0;
        else 
            accum_V_35_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_35_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_35_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_35_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_35_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce0;
        else 
            accum_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_35_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_35_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_ce1;
        else 
            accum_V_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_35_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_35_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_35_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_35_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_d0;
        else 
            accum_V_35_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_35_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_35_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_35_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_35_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_35_we0;
        else 
            accum_V_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_36_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_36_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_36_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_36_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_address0;
        else 
            accum_V_36_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_36_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_36_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_36_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_36_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce0;
        else 
            accum_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_36_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_36_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_ce1;
        else 
            accum_V_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_36_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_36_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_36_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_36_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_d0;
        else 
            accum_V_36_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_36_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_36_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_36_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_36_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_36_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_36_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_36_we0;
        else 
            accum_V_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_37_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_37_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_37_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_37_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_address0;
        else 
            accum_V_37_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_37_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_37_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_37_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_37_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce0;
        else 
            accum_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_37_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_37_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_ce1;
        else 
            accum_V_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_37_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_37_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_37_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_37_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_d0;
        else 
            accum_V_37_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_37_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_37_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_37_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_37_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_37_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_37_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_37_we0;
        else 
            accum_V_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_38_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_38_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_38_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_38_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_address0;
        else 
            accum_V_38_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_38_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_38_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_38_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_38_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce0;
        else 
            accum_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_38_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_38_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_ce1;
        else 
            accum_V_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_38_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_38_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_38_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_38_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_d0;
        else 
            accum_V_38_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_38_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_38_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_38_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_38_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_38_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_38_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_38_we0;
        else 
            accum_V_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_39_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_39_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_39_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_39_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_address0;
        else 
            accum_V_39_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_39_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_39_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_39_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_39_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce0;
        else 
            accum_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_39_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_39_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_ce1;
        else 
            accum_V_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_39_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_39_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_39_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_39_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_d0;
        else 
            accum_V_39_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_39_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_39_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_39_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_39_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_39_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_39_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_39_we0;
        else 
            accum_V_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_3_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_3_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_3_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_3_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_address0;
        else 
            accum_V_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_3_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_3_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_3_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_3_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce0;
        else 
            accum_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_3_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_3_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_ce1;
        else 
            accum_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_3_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_3_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_3_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_3_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_d0;
        else 
            accum_V_3_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_3_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_3_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_3_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_3_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_3_we0;
        else 
            accum_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_40_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_40_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_40_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_40_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_address0;
        else 
            accum_V_40_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_40_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_40_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_40_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_40_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce0;
        else 
            accum_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_40_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_40_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_ce1;
        else 
            accum_V_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_40_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_40_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_40_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_40_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_d0;
        else 
            accum_V_40_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_40_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_40_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_40_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_40_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_40_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_40_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_40_we0;
        else 
            accum_V_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_41_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_41_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_41_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_41_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_address0;
        else 
            accum_V_41_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_41_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_41_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_41_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_41_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce0;
        else 
            accum_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_41_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_41_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_ce1;
        else 
            accum_V_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_41_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_41_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_41_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_41_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_d0;
        else 
            accum_V_41_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_41_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_41_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_41_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_41_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_41_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_41_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_41_we0;
        else 
            accum_V_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_42_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_42_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_42_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_42_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_address0;
        else 
            accum_V_42_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_42_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_42_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_42_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_42_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce0;
        else 
            accum_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_42_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_42_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_ce1;
        else 
            accum_V_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_42_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_42_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_42_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_42_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_d0;
        else 
            accum_V_42_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_42_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_42_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_42_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_42_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_42_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_42_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_42_we0;
        else 
            accum_V_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_43_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_43_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_43_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_43_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_address0;
        else 
            accum_V_43_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_43_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_43_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_43_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_43_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce0;
        else 
            accum_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_43_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_43_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_ce1;
        else 
            accum_V_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_43_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_43_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_43_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_43_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_d0;
        else 
            accum_V_43_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_43_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_43_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_43_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_43_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_43_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_43_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_43_we0;
        else 
            accum_V_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_44_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_44_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_44_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_44_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_address0;
        else 
            accum_V_44_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_44_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_44_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_44_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_44_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce0;
        else 
            accum_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_44_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_44_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_ce1;
        else 
            accum_V_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_44_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_44_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_44_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_44_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_d0;
        else 
            accum_V_44_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_44_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_44_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_44_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_44_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_44_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_44_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_44_we0;
        else 
            accum_V_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_45_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_45_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_45_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_45_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_address0;
        else 
            accum_V_45_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_45_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_45_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_45_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_45_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce0;
        else 
            accum_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_45_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_45_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_ce1;
        else 
            accum_V_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_45_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_45_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_45_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_45_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_d0;
        else 
            accum_V_45_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_45_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_45_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_45_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_45_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_45_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_45_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_45_we0;
        else 
            accum_V_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_46_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_46_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_46_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_46_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_address0;
        else 
            accum_V_46_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_46_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_46_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_46_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_46_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce0;
        else 
            accum_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_46_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_46_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_ce1;
        else 
            accum_V_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_46_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_46_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_46_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_46_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_d0;
        else 
            accum_V_46_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_46_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_46_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_46_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_46_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_46_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_46_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_46_we0;
        else 
            accum_V_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_47_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_47_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_47_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_47_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_address0;
        else 
            accum_V_47_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_47_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_47_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_47_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_47_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce0;
        else 
            accum_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_47_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_47_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_ce1;
        else 
            accum_V_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_47_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_47_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_47_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_47_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_d0;
        else 
            accum_V_47_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_47_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_47_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_47_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_47_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_47_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_47_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_47_we0;
        else 
            accum_V_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_48_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_48_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_48_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_48_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_address0;
        else 
            accum_V_48_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_48_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_48_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_48_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_48_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce0;
        else 
            accum_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_48_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_48_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_ce1;
        else 
            accum_V_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_48_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_48_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_48_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_48_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_d0;
        else 
            accum_V_48_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_48_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_48_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_48_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_48_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_48_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_48_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_48_we0;
        else 
            accum_V_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_49_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_49_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_49_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_49_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_address0;
        else 
            accum_V_49_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_49_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_49_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_49_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_49_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce0;
        else 
            accum_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_49_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_49_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_ce1;
        else 
            accum_V_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_49_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_49_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_49_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_49_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_d0;
        else 
            accum_V_49_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_49_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_49_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_49_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_49_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_49_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_49_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_49_we0;
        else 
            accum_V_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_4_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_4_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_4_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_4_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_address0;
        else 
            accum_V_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_4_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_4_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_4_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_4_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce0;
        else 
            accum_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_4_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_4_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_ce1;
        else 
            accum_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_4_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_4_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_4_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_4_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_d0;
        else 
            accum_V_4_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_4_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_4_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_4_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_4_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_4_we0;
        else 
            accum_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_50_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_50_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_50_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_50_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_address0;
        else 
            accum_V_50_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_50_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_50_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_50_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_50_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce0;
        else 
            accum_V_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_50_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_50_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_ce1;
        else 
            accum_V_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_50_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_50_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_50_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_50_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_d0;
        else 
            accum_V_50_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_50_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_50_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_50_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_50_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_50_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_50_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_50_we0;
        else 
            accum_V_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_51_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_51_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_51_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_51_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_address0;
        else 
            accum_V_51_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_51_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_51_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_51_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_51_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce0;
        else 
            accum_V_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_51_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_51_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_ce1;
        else 
            accum_V_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_51_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_51_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_51_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_51_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_d0;
        else 
            accum_V_51_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_51_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_51_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_51_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_51_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_51_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_51_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_51_we0;
        else 
            accum_V_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_52_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_52_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_52_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_52_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_address0;
        else 
            accum_V_52_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_52_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_52_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_52_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_52_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce0;
        else 
            accum_V_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_52_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_52_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_ce1;
        else 
            accum_V_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_52_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_52_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_52_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_52_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_d0;
        else 
            accum_V_52_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_52_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_52_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_52_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_52_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_52_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_52_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_52_we0;
        else 
            accum_V_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_53_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_53_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_53_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_53_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_address0;
        else 
            accum_V_53_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_53_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_53_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_53_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_53_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce0;
        else 
            accum_V_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_53_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_53_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_ce1;
        else 
            accum_V_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_53_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_53_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_53_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_53_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_d0;
        else 
            accum_V_53_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_53_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_53_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_53_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_53_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_53_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_53_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_53_we0;
        else 
            accum_V_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_54_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_54_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_54_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_54_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_address0;
        else 
            accum_V_54_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_54_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_54_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_54_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_54_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce0;
        else 
            accum_V_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_54_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_54_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_ce1;
        else 
            accum_V_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_54_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_54_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_54_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_54_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_d0;
        else 
            accum_V_54_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_54_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_54_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_54_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_54_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_54_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_54_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_54_we0;
        else 
            accum_V_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_55_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_55_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_55_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_55_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_address0;
        else 
            accum_V_55_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_55_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_55_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_55_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_55_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce0;
        else 
            accum_V_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_55_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_55_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_ce1;
        else 
            accum_V_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_55_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_55_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_55_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_55_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_d0;
        else 
            accum_V_55_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_55_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_55_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_55_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_55_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_55_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_55_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_55_we0;
        else 
            accum_V_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_56_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_56_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_56_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_56_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_address0;
        else 
            accum_V_56_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_56_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_56_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_56_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_56_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce0;
        else 
            accum_V_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_56_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_56_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_ce1;
        else 
            accum_V_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_56_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_56_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_56_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_56_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_d0;
        else 
            accum_V_56_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_56_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_56_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_56_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_56_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_56_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_56_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_56_we0;
        else 
            accum_V_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_57_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_57_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_57_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_57_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_address0;
        else 
            accum_V_57_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_57_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_57_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_57_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_57_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce0;
        else 
            accum_V_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_57_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_57_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_ce1;
        else 
            accum_V_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_57_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_57_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_57_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_57_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_d0;
        else 
            accum_V_57_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_57_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_57_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_57_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_57_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_57_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_57_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_57_we0;
        else 
            accum_V_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_58_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_58_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_58_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_58_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_address0;
        else 
            accum_V_58_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_58_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_58_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_58_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_58_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce0;
        else 
            accum_V_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_58_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_58_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_ce1;
        else 
            accum_V_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_58_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_58_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_58_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_58_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_d0;
        else 
            accum_V_58_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_58_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_58_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_58_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_58_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_58_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_58_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_58_we0;
        else 
            accum_V_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_59_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_59_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_59_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_59_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_address0;
        else 
            accum_V_59_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_59_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_59_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_59_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_59_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce0;
        else 
            accum_V_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_59_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_59_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_ce1;
        else 
            accum_V_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_59_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_59_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_59_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_59_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_d0;
        else 
            accum_V_59_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_59_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_59_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_59_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_59_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_59_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_59_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_59_we0;
        else 
            accum_V_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_5_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_5_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_5_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_5_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_address0;
        else 
            accum_V_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_5_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_5_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_5_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_5_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce0;
        else 
            accum_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_5_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_5_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_ce1;
        else 
            accum_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_5_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_5_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_5_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_5_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_d0;
        else 
            accum_V_5_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_5_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_5_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_5_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_5_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_5_we0;
        else 
            accum_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_60_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_60_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_60_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_address0;
        else 
            accum_V_60_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_60_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_60_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_60_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_ce0;
        else 
            accum_V_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_60_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_60_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_60_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_d0;
        else 
            accum_V_60_d0 <= "X";
        end if; 
    end process;


    accum_V_60_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_60_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_60_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_60_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_60_we0;
        else 
            accum_V_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_6_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_6_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_6_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_6_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_address0;
        else 
            accum_V_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_6_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_6_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_6_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_6_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce0;
        else 
            accum_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_6_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_6_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_ce1;
        else 
            accum_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_6_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_6_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_6_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_6_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_d0;
        else 
            accum_V_6_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_6_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_6_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_6_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_6_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_6_we0;
        else 
            accum_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_7_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_7_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_7_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_7_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_address0;
        else 
            accum_V_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_7_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_7_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_7_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_7_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce0;
        else 
            accum_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_7_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_7_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_ce1;
        else 
            accum_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_7_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_7_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_7_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_7_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_d0;
        else 
            accum_V_7_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_7_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_7_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_7_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_7_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_7_we0;
        else 
            accum_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_8_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_8_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_8_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_8_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_address0;
        else 
            accum_V_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_8_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_8_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_8_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_8_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce0;
        else 
            accum_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_8_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_8_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_ce1;
        else 
            accum_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_8_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_8_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_8_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_8_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_d0;
        else 
            accum_V_8_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_8_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_8_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_8_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_8_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_8_we0;
        else 
            accum_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_9_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_9_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_9_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_9_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_address0;
        else 
            accum_V_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_9_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_9_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_9_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_9_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce0;
        else 
            accum_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_9_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_9_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_ce1;
        else 
            accum_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_9_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_9_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_9_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_9_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_d0;
        else 
            accum_V_9_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_9_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_9_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_9_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_9_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_9_we0;
        else 
            accum_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_address0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_address0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_address0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_address0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_address0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_address0;
        else 
            accum_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accum_V_ce0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_ce0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_ce0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_ce0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_ce0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce0;
        else 
            accum_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_ce1_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_ce1 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_ce1;
        else 
            accum_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_d0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_d0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_d0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_d0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_d0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_d0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_d0;
        else 
            accum_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_we0_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_we0, grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_we0, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accum_V_we0 <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_accumulator_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accum_V_we0 <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_accumulator_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_we0 <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_accum_0_we0;
        else 
            accum_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done)
    begin
        if ((grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done)
    begin
        if ((grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done)
    begin
        if ((grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_ap_start_reg;
    grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start <= grp_xfThinning_1024_1024_0_1_1_60u_483_s_fu_456_ap_start_reg;
    grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_ap_start_reg;
    m_axi_rho_ARADDR <= ap_const_lv64_0;
    m_axi_rho_ARBURST <= ap_const_lv2_0;
    m_axi_rho_ARCACHE <= ap_const_lv4_0;
    m_axi_rho_ARID <= ap_const_lv1_0;
    m_axi_rho_ARLEN <= ap_const_lv32_0;
    m_axi_rho_ARLOCK <= ap_const_lv2_0;
    m_axi_rho_ARPROT <= ap_const_lv3_0;
    m_axi_rho_ARQOS <= ap_const_lv4_0;
    m_axi_rho_ARREGION <= ap_const_lv4_0;
    m_axi_rho_ARSIZE <= ap_const_lv3_0;
    m_axi_rho_ARUSER <= ap_const_lv1_0;
    m_axi_rho_ARVALID <= ap_const_logic_0;
    m_axi_rho_AWADDR <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWADDR;
    m_axi_rho_AWBURST <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWBURST;
    m_axi_rho_AWCACHE <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWCACHE;
    m_axi_rho_AWID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWID;
    m_axi_rho_AWLEN <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLEN;
    m_axi_rho_AWLOCK <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWLOCK;
    m_axi_rho_AWPROT <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWPROT;
    m_axi_rho_AWQOS <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWQOS;
    m_axi_rho_AWREGION <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWREGION;
    m_axi_rho_AWSIZE <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWSIZE;
    m_axi_rho_AWUSER <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWUSER;

    m_axi_rho_AWVALID_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_rho_AWVALID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_AWVALID;
        else 
            m_axi_rho_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_rho_BREADY_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_BREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_rho_BREADY <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_BREADY;
        else 
            m_axi_rho_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_rho_RREADY <= ap_const_logic_0;
    m_axi_rho_WDATA <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WDATA;
    m_axi_rho_WID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WID;
    m_axi_rho_WLAST <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WLAST;
    m_axi_rho_WSTRB <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WSTRB;
    m_axi_rho_WUSER <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WUSER;

    m_axi_rho_WVALID_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_rho_WVALID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_rho_WVALID;
        else 
            m_axi_rho_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_theta_ARADDR <= ap_const_lv64_0;
    m_axi_theta_ARBURST <= ap_const_lv2_0;
    m_axi_theta_ARCACHE <= ap_const_lv4_0;
    m_axi_theta_ARID <= ap_const_lv1_0;
    m_axi_theta_ARLEN <= ap_const_lv32_0;
    m_axi_theta_ARLOCK <= ap_const_lv2_0;
    m_axi_theta_ARPROT <= ap_const_lv3_0;
    m_axi_theta_ARQOS <= ap_const_lv4_0;
    m_axi_theta_ARREGION <= ap_const_lv4_0;
    m_axi_theta_ARSIZE <= ap_const_lv3_0;
    m_axi_theta_ARUSER <= ap_const_lv1_0;
    m_axi_theta_ARVALID <= ap_const_logic_0;
    m_axi_theta_AWADDR <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWADDR;
    m_axi_theta_AWBURST <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWBURST;
    m_axi_theta_AWCACHE <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWCACHE;
    m_axi_theta_AWID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWID;
    m_axi_theta_AWLEN <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLEN;
    m_axi_theta_AWLOCK <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWLOCK;
    m_axi_theta_AWPROT <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWPROT;
    m_axi_theta_AWQOS <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWQOS;
    m_axi_theta_AWREGION <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWREGION;
    m_axi_theta_AWSIZE <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWSIZE;
    m_axi_theta_AWUSER <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWUSER;

    m_axi_theta_AWVALID_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_theta_AWVALID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_AWVALID;
        else 
            m_axi_theta_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_theta_BREADY_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_BREADY, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_theta_BREADY <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_BREADY;
        else 
            m_axi_theta_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_theta_RREADY <= ap_const_logic_0;
    m_axi_theta_WDATA <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WDATA;
    m_axi_theta_WID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WID;
    m_axi_theta_WLAST <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WLAST;
    m_axi_theta_WSTRB <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WSTRB;
    m_axi_theta_WUSER <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WUSER;

    m_axi_theta_WVALID_assign_proc : process(ap_CS_fsm_state5, grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WVALID, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_theta_WVALID <= grp_xfSorting_1024_1024_0_1_1_6u_3u_60_483_32_0_s_fu_520_m_axi_theta_WVALID;
        else 
            m_axi_theta_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mat_dil_b_data338_read_assign_proc : process(grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_mat_dil_b_data338_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mat_dil_b_data338_read <= grp_xfVoting_0_1024_1024_0_1_2_1_6u_3u_60_483_0_s_fu_324_mat_dil_b_data338_read;
        else 
            mat_dil_b_data338_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
