<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>Base+Disp*Scale, question about memory addressing - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=10659" />
  <link rel="prev" href="../?id=10659&amp;page=1" />   </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=10659">Base+Disp*Scale, question about memory addressing</a></p>
   <div class="post" id="post-82366">
    <div class="subject"><a href="#post-82366">Base+Disp*Scale, question about memory addressing</a></div>
    <div class="body"><div class="quote"><br /><br />Sorry, didn't notice your post until now:<br />On the K7, the only particular limitation of the LEA instruction is if you use the  prefix.. i.e. (Win32 case) if you use the 16 bit form (useful in some tricky optimizations) it gets slow, because it's a Vector Path instruction (i.e. not RISC-like).<br /><br />I really fail to comprehend why the Pentium 4 designers made some flaws like the one on the (very used) 32 bit form of the LEA instruction.. or the whole FPU. How many transistors do you need to hardwire 1,2,4,8 shifts? Almost none. The K7 is extremely optimized also in CISC-like memory operations using complex addressing modes.<br />I'm not ashamed to say that I'm not a Intel fan. </div><br /><br />I can proudly say that also, I always wonder why P4s FPU performs so badly, I just dont know why, so much more mem-to-mmu bandwidth and clock speed.</div>
    <div class="meta">Posted on 2003-02-17 18:19:41 by x86asm</div>
   </div>
  </div>
 </body>
</html>