package openrv300

import spinal.core._

object Main extends App {
  Config.spinal.generateVerilog()
}
