Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design top_lvr_fw.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design top_lvr_fw.adb.
'BA_NAME' set to 'top_lvr_fw_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw_sep2\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   Z:\windows\lvr_fw\lvr_fw_sep2\synthesis\top_lvr_fw.edn

The Import command succeeded ( 00:00:03 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3PN250
Package     : 100 VQFP
Source      : Z:\windows\lvr_fw\lvr_fw_sep2\synthesis\top_lvr_fw.edn
Format      : EDIF
Topcell     : top_lvr_fw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net GLOB_BUFF/GLA drives no load.
Warning: CMP201: Net GLOB_BUFF/LOCK drives no load.
Warning: CMP201: Net GLOB_BUFF/SDOUT drives no load.
Warning: CMP201: Net GLOB_BUFF/Core_YB drives no load.
Warning: CMP201: Net GLOB_BUFF/Core_YC drives no load.
Warning: Top level port MODE_WDT_EN is not connected to any IO pad
Warning: Top level port MODE_DIAG_NORMB is not connected to any IO pad
Warning: Top level port TEMP_FAILSAFE_EN is not connected to any IO pad
Warning: Top level port RX_FPGA is not connected to any IO pad
Warning: Top level port ADDR_SEL<4> is not connected to any IO pad
Warning: Top level port ADDR_SEL<3> is not connected to any IO pad
Warning: Top level port ADDR_SEL<2> is not connected to any IO pad
Warning: Top level port ADDR_SEL<1> is not connected to any IO pad
Warning: Top level port ADDR_SEL<0> is not connected to any IO pad
Warning: Top level port UNUSED_1 is not connected to any IO pad
Warning: Top level port UNUSED_2 is not connected to any IO pad
Warning: Top level port J11_25_TCONN is not connected to any IO pad
Warning: Top level port J11_27_TCONN is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   22
  - Buffers:                2
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        69

    Total macros optimized  93
Warning: CMP800: Global Output GLA of PLL instance 'GLOB_BUFF/Core' is floating. This will waste
         one global resource.

There were 0 error(s) and 18 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   1193  Total:   6144   (19.42%)
    IO (W/ clocks)             Used:     63  Total:     68   (92.65%)
    GLOBAL (Chip+Quadrant)     Used:      5  Total:     18   (27.78%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 5      | 6  (83.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 902          | 902
    SEQ     | 291          | 291

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 18            | 0            | 0
    Output I/O                            | 45            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 2     | 31     | 0
    LVCMOS15                        | 1.50v | N/A   | 16    | 14     | 0

I/O Placement:

    Locked  :  55 ( 87.30% )
    Placed  :   6 (  9.52% )
    UnPlaced:   2 (  3.17% )

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    277     CLK_NET       Net   : db_clk5mhz_c
                          Driver: db_clk5mhz_inferred_clock
                          Source: NETLIST
    266     SET/RESET_NET Net   : MASTER_RST_B
                          Driver: MASTER_RST_B_RNI5KT3
                          Source: NETLIST
    23      SET/RESET_NET Net   : GB_SPI_RST_B
                          Driver: GLOB_BUFF/Core
                          Source: ESSENTIAL
    3       INT_NET       Net   : db_sca_clk_out_c
                          Driver: GLOB_BUFF/Core
                          Source: ESSENTIAL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : CONTROL34/N_466_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    24      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    24      INT_NET       Net   : CONTROL12/N_466_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    24      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    24      INT_NET       Net   : CONTROL78/N_466_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    24      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    23      INT_NET       Net   : CONTROL56/N_466_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    23      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]
    21      INT_NET       Net   : CONTROL56/N_85
                          Driver: CONTROL56/SEQUENCER_STATE_RNIP6R7[7]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : CONTROL34/N_466_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    24      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    24      INT_NET       Net   : CONTROL12/N_466_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    24      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    24      INT_NET       Net   : CONTROL78/N_466_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    24      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    23      INT_NET       Net   : CONTROL56/N_466_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    23      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]
    21      INT_NET       Net   : CONTROL56/N_85
                          Driver: CONTROL56/SEQUENCER_STATE_RNIP6R7[7]

The Compile command succeeded ( 00:00:02 )
Wrote status report to file: top_lvr_fw_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_lvr_fw_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_lvr_fw_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file Z:\windows\lvr_fw\lvr_fw_sep2\designer\impl1\top_lvr_fw.adb.

The Execute Script command succeeded ( 00:00:07 )
Design closed.

