<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////home/jthompson/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>SPI65.rpt</ascFile><devFile>/home/jthompson/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>SPI65.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="12- 7-2019" design="SPI65" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  2:52AM" version="1.0"/><inputs id="cpu_Nres" userloc="P44"/><inputs id="cpu_d0PIN_SPECSIG" userloc="P34"/><inputs id="cpu_phi2" userloc="P23"/><inputs id="cpu_a1_SPECSIG" userloc="P37"/><inputs id="cpu_a0_SPECSIG" userloc="P38"/><inputs id="cpu_rnw" userloc="P36"/><inputs id="Ncs2" userloc="P40"/><inputs id="cs1" userloc="P39"/><inputs id="cpu_d1PIN_SPECSIG" userloc="P33"/><inputs id="cpu_d2PIN_SPECSIG" userloc="P32"/><inputs id="cpu_d3PIN_SPECSIG" userloc="P31"/><inputs id="extclk" userloc="P42"/><inputs id="cpu_d4PIN_SPECSIG" userloc="P30"/><inputs id="cpu_d6PIN_SPECSIG" userloc="P28"/><inputs id="cpu_d5PIN_SPECSIG" userloc="P29"/><inputs id="cpu_d7PIN_SPECSIG" userloc="P27"/><inputs id="spi_miso" userloc="P20"/><inputs id="spi_int0_SPECSIG" userloc="P7"/><inputs id="spi_int1_SPECSIG" userloc="P8"/><inputs id="spi_int2_SPECSIG" userloc="P12"/><inputs id="spi_int3_SPECSIG" userloc="P13"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="cs1" use="I"/><pin id="FB1_MC5_PIN40" pinnum="40" signal="Ncs2" use="I"/><pin id="FB1_MC6_PIN41" pinnum="41" signal="cpu_Nirq" use="O"/><pin id="FB1_MC8_PIN42" pinnum="42" signal="extclk" use="I"/><pin id="FB1_MC9_PIN43" pinnum="43" signal="spidatain2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN44" pinnum="44" signal="cpu_Nres" use="I"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="shifting2" use="b_SPECSIG"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="divcnt1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN3" pinnum="3" use="b_SPECSIG"/><pin id="FB2_MC2_PIN29" pinnum="29" signal="cpu_d5_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN30" pinnum="30" signal="cpu_d4_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC6_PIN31" pinnum="31" signal="cpu_d3_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC8_PIN32" pinnum="32" signal="cpu_d2_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="cpu_d1_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="cpu_d0_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC14_PIN36" pinnum="36" signal="cpu_rnw" use="I"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="cpu_a1_SPECSIG" use="I"/><pin id="FB2_MC17_PIN38" pinnum="38" signal="cpu_a0_SPECSIG" use="I"/><pin id="FB3_MC2_PIN5" pinnum="5"/><pin id="FB3_MC5_PIN6" pinnum="6"/><pin id="FB3_MC8_PIN7" pinnum="7" signal="spi_int0_SPECSIG" use="I"/><pin id="FB3_MC9_PIN8" pinnum="8" signal="spi_int1_SPECSIG" use="I"/><pin id="FB3_MC11_PIN12" pinnum="12" signal="spi_int2_SPECSIG" use="I"/><pin id="FB3_MC14_PIN13" pinnum="13" signal="spi_int3_SPECSIG" use="I"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="spi_Nsel0_SPECSIG" use="O"/><pin id="FB3_MC16_PIN18" pinnum="18" signal="spi_Nsel2_SPECSIG" use="O"/><pin id="FB3_MC17_PIN16" pinnum="16" signal="spi_Nsel1_SPECSIG" use="O"/><pin id="FB4_MC2_PIN19" pinnum="19" signal="spi_Nsel3_SPECSIG" use="O"/><pin id="FB4_MC5_PIN20" pinnum="20" signal="spi_miso" use="I"/><pin id="FB4_MC8_PIN21" pinnum="21" signal="spi_mosi" use="O"/><pin id="FB4_MC11_PIN22" pinnum="22" signal="spi_sclk" use="O"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="cpu_phi2" use="I"/><pin id="FB4_MC15_PIN27" pinnum="27" signal="cpu_d7_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC17_PIN28" pinnum="28" signal="cpu_d6_SPECSIG" use="IO_SPECSIG"/><fblock id="FB1" inputUse="39" pinUse="5"><macrocell id="FB1_MC1" sigUse="10" signal="divcnt3_SPECSIG"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4" pt5="FB1_1_5"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="3" signal="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4" pt5="FB1_2_5"/></macrocell><macrocell id="FB1_MC3" sigUse="8" signal="spidataout6_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4"/></macrocell><macrocell id="FB1_MC4" sigUse="9" signal="spidatain6_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40" sigUse="9" signal="spidatain5_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41" sigUse="10" signal="cpu_Nirq"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4" pt5="FB1_6_5"/></macrocell><macrocell id="FB1_MC7" sigUse="9" signal="spidatain4_SPECSIG"><pterms pt1="FB1_7_1" pt2="FB1_7_2" pt3="FB1_7_3" pt4="FB1_7_4"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42" sigUse="9" signal="spidatain3_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3" pt4="FB1_8_4"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43" sigUse="9" signal="spidatain2_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3" pt4="FB1_9_4"/></macrocell><macrocell id="FB1_MC10" sigUse="9" signal="spidatain1_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2" pt3="FB1_10_3" pt4="FB1_10_4"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44" sigUse="8" signal="slaveinten2_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3" pt4="FB1_11_4"/></macrocell><macrocell id="FB1_MC12" sigUse="8" signal="ier"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4" pt5="FB1_12_5"/></macrocell><macrocell id="FB1_MC13" sigUse="10" signal="divcnt0_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4" pt5="FB1_13_5"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="7" signal="shifting2"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="10" signal="divcnt1_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4" pt5="FB1_15_5"/></macrocell><macrocell id="FB1_MC16"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4"/></macrocell><macrocell id="FB1_MC18" sigUse="10" signal="divcnt2_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput fbk="PIN" id="FB1_I1" signal="cpu_d6PIN_SPECSIG"/><fbinput id="FB1_I2" signal="Ncs2"/><fbinput id="FB1_I3" signal="cpu_Nres"/><fbinput id="FB1_I4" signal="cpu_a0_SPECSIG"/><fbinput id="FB1_I5" signal="cpu_a1_SPECSIG"/><fbinput id="FB1_I6" signal="cpu_phi2"/><fbinput id="FB1_I7" signal="cpu_rnw"/><fbinput id="FB1_I8" signal="cs1"/><fbinput id="FB1_I9" signal="divcnt0_SPECSIG"/><fbinput id="FB1_I10" signal="divcnt1_SPECSIG"/><fbinput id="FB1_I11" signal="divcnt2_SPECSIG"/><fbinput id="FB1_I12" signal="divcnt3_SPECSIG"/><fbinput id="FB1_I13" signal="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/><fbinput id="FB1_I14" signal="divisor0_SPECSIG"/><fbinput id="FB1_I15" signal="divisor1_SPECSIG"/><fbinput id="FB1_I16" signal="divisor2_SPECSIG"/><fbinput id="FB1_I17" signal="divisor3_SPECSIG"/><fbinput id="FB1_I18" signal="ece"/><fbinput id="FB1_I19" signal="extclk"/><fbinput id="FB1_I20" signal="ier"/><fbinput id="FB1_I21" signal="shiftcnt0_SPECSIG"/><fbinput id="FB1_I22" signal="shiftdone"/><fbinput id="FB1_I23" signal="shifting2"/><fbinput id="FB1_I24" signal="slaveinten0_SPECSIG"/><fbinput id="FB1_I25" signal="slaveinten1_SPECSIG"/><fbinput id="FB1_I26" signal="slaveinten2_SPECSIG"/><fbinput id="FB1_I27" signal="slaveinten3_SPECSIG"/><fbinput id="FB1_I28" signal="spi_int0_SPECSIG"/><fbinput id="FB1_I29" signal="spi_int1_SPECSIG"/><fbinput id="FB1_I30" signal="spi_int2_SPECSIG"/><fbinput id="FB1_I31" signal="spi_int3_SPECSIG"/><fbinput id="FB1_I32" signal="spidatain0_SPECSIG"/><fbinput id="FB1_I33" signal="spidatain1_SPECSIG"/><fbinput id="FB1_I34" signal="spidatain2_SPECSIG"/><fbinput id="FB1_I35" signal="spidatain3_SPECSIG"/><fbinput id="FB1_I36" signal="spidatain4_SPECSIG"/><fbinput id="FB1_I37" signal="spidatain5_SPECSIG"/><fbinput id="FB1_I38" signal="start_shifting"/><fbinput id="FB1_I39" signal="tc"/><pterm id="FB1_1_1"><signal id="cpu_Nres" negated="ON"/><signal id="divcnt3_SPECSIG"/><signal id="divisor3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_2"><signal id="cpu_Nres" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor3_SPECSIG"/></pterm><pterm id="FB1_1_3"><signal id="cpu_Nres" negated="ON"/><signal id="divisor3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_4"><signal id="cpu_Nres" negated="ON"/><signal id="divisor3_SPECSIG"/></pterm><pterm id="FB1_1_5"><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/></pterm><pterm id="FB1_2_1"><signal id="ece"/><signal id="extclk" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG"/></pterm><pterm id="FB1_2_3"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divisor3_SPECSIG"/></pterm><pterm id="FB1_2_4"><signal id="cpu_Nres"/><signal id="cpu_phi2" negated="ON"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece" negated="ON"/></pterm><pterm id="FB1_2_5"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece"/><signal id="extclk" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="cpu_d6PIN_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB1_3_4"><signal id="cpu_phi2" negated="ON"/><signal id="ece" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="spidatain5_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_4_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_5_1"><signal id="spidatain4_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_6_1"><signal id="ier"/><signal id="tc"/></pterm><pterm id="FB1_6_2"><signal id="slaveinten0_SPECSIG"/><signal id="spi_int0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="slaveinten1_SPECSIG"/><signal id="spi_int1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_4"><signal id="slaveinten2_SPECSIG"/><signal id="spi_int2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_5"><signal id="slaveinten3_SPECSIG"/><signal id="spi_int3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="spidatain3_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_7_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_8_1"><signal id="spidatain2_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_9_1"><signal id="spidatain1_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_9_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_10_1"><signal id="spidatain0_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_10_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB1_11_1"><signal id="cpu_d6PIN_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_11_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB1_11_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="cpu_d6PIN_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB1_12_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB1_12_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB1_12_5"><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor0_SPECSIG" negated="ON"/><signal id="extclk"/></pterm><pterm id="FB1_13_1"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="cpu_Nres" negated="ON"/><signal id="divisor0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_3"><signal id="cpu_Nres" negated="ON"/><signal id="divisor0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_4"><signal id="cpu_Nres" negated="ON"/><signal id="divisor0_SPECSIG"/></pterm><pterm id="FB1_13_5"><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="shiftdone" negated="ON"/><signal id="start_shifting"/></pterm><pterm id="FB1_14_2"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_3"><signal id="cpu_phi2"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="cpu_Nres" negated="ON"/><signal id="divisor1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="cpu_Nres" negated="ON"/><signal id="divisor1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_4"><signal id="cpu_Nres" negated="ON"/><signal id="divisor1_SPECSIG"/></pterm><pterm id="FB1_15_5"><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG"/><signal id="divcnt1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="cpu_phi2"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor1_SPECSIG" negated="ON"/><signal id="extclk"/></pterm><pterm id="FB1_17_1"><signal id="cpu_Nres"/><signal id="divcnt1_SPECSIG"/><signal id="divcnt2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG"/></pterm><pterm id="FB1_17_3"><signal id="cpu_phi2"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_4"><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="ece"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divisor2_SPECSIG" negated="ON"/><signal id="extclk"/></pterm><pterm id="FB1_18_1"><signal id="cpu_Nres" negated="ON"/><signal id="divisor2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="cpu_Nres"/><signal id="divcnt0_SPECSIG"/><signal id="divcnt2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="cpu_Nres" negated="ON"/><signal id="divisor2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_4"><signal id="cpu_Nres" negated="ON"/><signal id="divisor2_SPECSIG"/></pterm><pterm id="FB1_18_5"><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/></pterm><equation id="divcnt3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_1_1"/><eq_pterm ptindx="FB1_1_2"/><eq_pterm import="1" ptindx="FB1_2_2"/><eq_pterm import="1" ptindx="FB1_2_3"/><eq_pterm import="1" ptindx="FB1_2_4"/><eq_pterm import="1" ptindx="FB1_2_5"/></d2><clk><eq_pterm ptindx="FB1_1_5"/></clk><set><eq_pterm ptindx="FB1_1_4"/></set><reset><eq_pterm ptindx="FB1_1_3"/></reset><prld ptindx="GND"/></equation><equation id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm import="1" ptindx="FB1_3_4"/></d2></equation><equation id="spidataout6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><eq_pterm ptindx="FB1_3_2"/></clk><ce><eq_pterm ptindx="FB1_3_3"/></ce><prld ptindx="GND"/></equation><equation id="spidatain6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_4_1"/></d2><clk><eq_pterm ptindx="FB1_4_3"/></clk><reset><eq_pterm ptindx="FB1_4_2"/></reset><ce><eq_pterm ptindx="FB1_4_4"/></ce><prld ptindx="GND"/></equation><equation id="spidatain5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_5_1"/></d2><clk><eq_pterm ptindx="FB1_5_3"/></clk><reset><eq_pterm ptindx="FB1_5_2"/></reset><ce><eq_pterm ptindx="FB1_5_4"/></ce><prld ptindx="GND"/></equation><equation id="cpu_Nirq" negated="ON" userloc="P41"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/><eq_pterm ptindx="FB1_6_4"/><eq_pterm ptindx="FB1_6_5"/></d2></equation><equation id="spidatain4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_7_1"/></d2><clk><eq_pterm ptindx="FB1_7_3"/></clk><reset><eq_pterm ptindx="FB1_7_2"/></reset><ce><eq_pterm ptindx="FB1_7_4"/></ce><prld ptindx="GND"/></equation><equation id="spidatain3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><eq_pterm ptindx="FB1_8_3"/></clk><reset><eq_pterm ptindx="FB1_8_2"/></reset><ce><eq_pterm ptindx="FB1_8_4"/></ce><prld ptindx="GND"/></equation><equation id="spidatain2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><eq_pterm ptindx="FB1_9_3"/></clk><reset><eq_pterm ptindx="FB1_9_2"/></reset><ce><eq_pterm ptindx="FB1_9_4"/></ce><prld ptindx="GND"/></equation><equation id="spidatain1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><eq_pterm ptindx="FB1_10_3"/></clk><reset><eq_pterm ptindx="FB1_10_2"/></reset><ce><eq_pterm ptindx="FB1_10_4"/></ce><prld ptindx="GND"/></equation><equation id="slaveinten2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><eq_pterm ptindx="FB1_11_3"/></clk><reset><eq_pterm ptindx="FB1_11_2"/></reset><ce><eq_pterm ptindx="FB1_11_4"/></ce><prld ptindx="GND"/></equation><equation id="ier" regUse="D"><d2><eq_pterm ptindx="FB1_12_1"/></d2><clk><eq_pterm ptindx="FB1_12_3"/></clk><reset><eq_pterm ptindx="FB1_12_2"/></reset><ce><eq_pterm ptindx="FB1_12_4"/></ce><prld ptindx="GND"/></equation><equation id="divcnt0_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/><eq_pterm import="1" ptindx="FB1_12_5"/><eq_pterm import="1" ptindx="FB1_14_3"/></d2><clk><eq_pterm ptindx="FB1_13_5"/></clk><set><eq_pterm ptindx="FB1_13_4"/></set><reset><eq_pterm ptindx="FB1_13_2"/></reset><prld ptindx="GND"/></equation><equation id="shifting2" regUse="D"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><eq_pterm ptindx="FB1_14_2"/></clk><prld ptindx="GND"/></equation><equation id="divcnt1_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/><eq_pterm import="1" ptindx="FB1_16_1"/><eq_pterm import="1" ptindx="FB1_16_2"/><eq_pterm import="1" ptindx="FB1_16_3"/></d2><clk><eq_pterm ptindx="FB1_15_5"/></clk><set><eq_pterm ptindx="FB1_15_4"/></set><reset><eq_pterm ptindx="FB1_15_1"/></reset><prld ptindx="GND"/></equation><equation id="divcnt2_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm import="1" ptindx="FB1_17_1"/><eq_pterm import="1" ptindx="FB1_17_2"/><eq_pterm import="1" ptindx="FB1_17_3"/><eq_pterm import="1" ptindx="FB1_17_4"/></d2><clk><eq_pterm ptindx="FB1_18_5"/></clk><set><eq_pterm ptindx="FB1_18_4"/></set><reset><eq_pterm ptindx="FB1_18_1"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="37" pinUse="9"><macrocell id="FB2_MC1" sigUse="8" signal="spidataout2_SPECSIG"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29" sigUse="11" signal="cpu_d5_SPECSIG"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4" pt5="FB2_2_5"/></macrocell><macrocell id="FB2_MC3" sigUse="8" signal="spidataout1_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3"/></macrocell><macrocell id="FB2_MC4" sigUse="8" signal="spidataout0_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30" sigUse="10" signal="cpu_d4_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3" pt4="FB2_5_4" pt5="FB2_5_5"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31" sigUse="10" signal="cpu_d3_SPECSIG"><pterms pt1="FB2_6_1" pt2="FB2_6_2" pt3="FB2_6_3" pt4="FB2_6_4" pt5="FB2_6_5"/></macrocell><macrocell id="FB2_MC7" sigUse="9" signal="start_shifting"><pterms pt1="FB2_7_1" pt2="FB2_7_2" pt3="FB2_7_3" pt4="FB2_7_4"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32" sigUse="10" signal="cpu_d2_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2" pt3="FB2_8_3" pt4="FB2_8_4" pt5="FB2_8_5"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33" sigUse="10" signal="cpu_d1_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3" pt4="FB2_9_4" pt5="FB2_9_5"/></macrocell><macrocell id="FB2_MC10" sigUse="8" signal="slaveinten0_SPECSIG"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3" pt4="FB2_10_4"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="10" signal="cpu_d0_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3" pt4="FB2_11_4" pt5="FB2_11_5"/></macrocell><macrocell id="FB2_MC12" sigUse="8" signal="frx"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4"/></macrocell><macrocell id="FB2_MC13" sigUse="8" signal="ece"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36" sigUse="8" signal="divisor2_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37" sigUse="8" signal="divisor1_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4"/></macrocell><macrocell id="FB2_MC16" sigUse="8" signal="divisor0_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3" pt4="FB2_16_4"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38" sigUse="8" signal="cpol"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4"/></macrocell><macrocell id="FB2_MC18" sigUse="8" signal="cpha"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4"/></macrocell><fbinput fbk="PIN" id="FB2_I1" signal="cpu_d4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I2" signal="cpu_d2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I3" signal="cpu_d1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I4" signal="cpu_d0PIN_SPECSIG"/><fbinput id="FB2_I5" signal="Ncs2"/><fbinput id="FB2_I6" signal="cpha"/><fbinput id="FB2_I7" signal="cpol"/><fbinput id="FB2_I8" signal="cpu_Nres"/><fbinput id="FB2_I9" signal="cpu_a0_SPECSIG"/><fbinput id="FB2_I10" signal="cpu_a1_SPECSIG"/><fbinput id="FB2_I11" signal="cpu_phi2"/><fbinput id="FB2_I12" signal="cpu_rnw"/><fbinput id="FB2_I13" signal="cs1"/><fbinput id="FB2_I14" signal="divisor0_SPECSIG"/><fbinput id="FB2_I15" signal="divisor1_SPECSIG"/><fbinput id="FB2_I16" signal="divisor2_SPECSIG"/><fbinput id="FB2_I17" signal="divisor3_SPECSIG"/><fbinput id="FB2_I18" signal="ece"/><fbinput id="FB2_I19" signal="frx"/><fbinput id="FB2_I20" signal="shifting2"/><fbinput id="FB2_I21" signal="slaveinten0_SPECSIG"/><fbinput id="FB2_I22" signal="slaveinten1_SPECSIG"/><fbinput id="FB2_I23" signal="spi_Nsel0_SPECSIG"/><fbinput id="FB2_I24" signal="spi_Nsel1_SPECSIG"/><fbinput id="FB2_I25" signal="spi_Nsel2_SPECSIG"/><fbinput id="FB2_I26" signal="spi_Nsel3_SPECSIG"/><fbinput id="FB2_I27" signal="spi_int0_SPECSIG"/><fbinput id="FB2_I28" signal="spi_int1_SPECSIG"/><fbinput id="FB2_I29" signal="spidatain0_SPECSIG"/><fbinput id="FB2_I30" signal="spidatain1_SPECSIG"/><fbinput id="FB2_I31" signal="spidatain2_SPECSIG"/><fbinput id="FB2_I32" signal="spidatain3_SPECSIG"/><fbinput id="FB2_I33" signal="spidatain4_SPECSIG"/><fbinput id="FB2_I34" signal="spidatain5_SPECSIG"/><fbinput id="FB2_I35" signal="start_shifting"/><fbinput id="FB2_I36" signal="start_shiftingstart_shifting_RSTF__INT_SPECSIG"/><fbinput id="FB2_I37" signal="tmo"/><pterm id="FB2_1_1"><signal id="cpu_d2PIN_SPECSIG"/></pterm><pterm id="FB2_1_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_1_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_1_4"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/><signal id="spi_int1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_1"><signal id="cpu_phi2"/><signal id="slaveinten1_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_2_2"><signal id="cpu_phi2"/><signal id="spidatain5_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_2_3"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="start_shifting"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_2_4"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="shifting2"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_2_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_3_1"><signal id="cpu_d1PIN_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_3_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_4_1"><signal id="cpu_d0PIN_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_4_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="cpu_phi2"/><signal id="frx"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="cpu_phi2"/><signal id="slaveinten0_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_5_3"><signal id="cpu_phi2"/><signal id="spidatain4_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_5_4"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/><signal id="spi_int0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="cpu_phi2"/><signal id="spi_Nsel3_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_6_2"><signal id="cpu_phi2"/><signal id="divisor3_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_6_3"><signal id="cpu_phi2"/><signal id="spidatain3_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_6_4"><signal id="cpu_phi2"/><signal id="tmo"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_6_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_7_1"><signal id="frx"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="start_shifting" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_7_2"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="start_shifting" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_7_3"><signal id="start_shiftingstart_shifting_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_4"><signal id="cpu_phi2"/></pterm><pterm id="FB2_8_1"><signal id="cpu_phi2"/><signal id="spi_Nsel2_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_8_2"><signal id="cpu_phi2"/><signal id="ece"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_8_3"><signal id="cpu_phi2"/><signal id="divisor2_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_8_4"><signal id="cpu_phi2"/><signal id="spidatain2_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_8_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_9_1"><signal id="cpu_phi2"/><signal id="spi_Nsel1_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_9_2"><signal id="cpu_phi2"/><signal id="cpol"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_9_3"><signal id="cpu_phi2"/><signal id="divisor1_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_9_4"><signal id="cpu_phi2"/><signal id="spidatain1_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_9_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_10_1"><signal id="cpu_d4PIN_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_10_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_10_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_11_1"><signal id="cpu_phi2"/><signal id="spi_Nsel0_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_11_2"><signal id="cpu_phi2"/><signal id="cpha"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_11_3"><signal id="cpu_phi2"/><signal id="divisor0_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_11_4"><signal id="cpu_phi2"/><signal id="spidatain0_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_11_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_12_1"><signal id="cpu_d4PIN_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_12_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_12_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_13_1"><signal id="cpu_d2PIN_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_13_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="cpu_d2PIN_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_14_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_14_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="cpu_d1PIN_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_15_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_15_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="cpu_d0PIN_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_16_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_16_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="cpu_d1PIN_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_17_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="cpu_d0PIN_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB2_18_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><equation id="spidataout2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_1_1"/></d2><clk><eq_pterm ptindx="FB2_1_2"/></clk><ce><eq_pterm ptindx="FB2_1_3"/></ce><prld ptindx="GND"/></equation><equation id="cpu_d5_SPECSIG" userloc="P29"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/><eq_pterm ptindx="FB2_2_3"/><eq_pterm ptindx="FB2_2_4"/><eq_pterm import="1" ptindx="FB2_1_4"/></d2><oe><eq_pterm ptindx="FB2_2_5"/></oe></equation><equation id="spidataout1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/></d2><clk><eq_pterm ptindx="FB2_3_2"/></clk><ce><eq_pterm ptindx="FB2_3_3"/></ce><prld ptindx="GND"/></equation><equation id="spidataout0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><eq_pterm ptindx="FB2_4_2"/></clk><ce><eq_pterm ptindx="FB2_4_3"/></ce><prld ptindx="GND"/></equation><equation id="cpu_d4_SPECSIG" userloc="P30"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/><eq_pterm ptindx="FB2_5_3"/><eq_pterm ptindx="FB2_5_4"/></d2><oe><eq_pterm ptindx="FB2_5_5"/></oe></equation><equation id="cpu_d3_SPECSIG" userloc="P31"><d2><eq_pterm ptindx="FB2_6_1"/><eq_pterm ptindx="FB2_6_2"/><eq_pterm ptindx="FB2_6_3"/><eq_pterm ptindx="FB2_6_4"/></d2><oe><eq_pterm ptindx="FB2_6_5"/></oe></equation><equation id="start_shifting" regUse="T"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/></d2><clk><eq_pterm ptindx="FB2_7_4"/></clk><reset><eq_pterm ptindx="FB2_7_3"/></reset><prld ptindx="GND"/></equation><equation id="cpu_d2_SPECSIG" userloc="P32"><d2><eq_pterm ptindx="FB2_8_1"/><eq_pterm ptindx="FB2_8_2"/><eq_pterm ptindx="FB2_8_3"/><eq_pterm ptindx="FB2_8_4"/></d2><oe><eq_pterm ptindx="FB2_8_5"/></oe></equation><equation id="cpu_d1_SPECSIG" userloc="P33"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/><eq_pterm ptindx="FB2_9_3"/><eq_pterm ptindx="FB2_9_4"/></d2><oe><eq_pterm ptindx="FB2_9_5"/></oe></equation><equation id="slaveinten0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_10_1"/></d2><clk><eq_pterm ptindx="FB2_10_3"/></clk><reset><eq_pterm ptindx="FB2_10_2"/></reset><ce><eq_pterm ptindx="FB2_10_4"/></ce><prld ptindx="GND"/></equation><equation id="cpu_d0_SPECSIG" userloc="P34"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/><eq_pterm ptindx="FB2_11_3"/><eq_pterm ptindx="FB2_11_4"/></d2><oe><eq_pterm ptindx="FB2_11_5"/></oe></equation><equation id="frx" regUse="D"><d2><eq_pterm ptindx="FB2_12_1"/></d2><clk><eq_pterm ptindx="FB2_12_3"/></clk><reset><eq_pterm ptindx="FB2_12_2"/></reset><ce><eq_pterm ptindx="FB2_12_4"/></ce><prld ptindx="GND"/></equation><equation id="ece" regUse="D"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><eq_pterm ptindx="FB2_13_3"/></clk><reset><eq_pterm ptindx="FB2_13_2"/></reset><ce><eq_pterm ptindx="FB2_13_4"/></ce><prld ptindx="GND"/></equation><equation id="divisor2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><eq_pterm ptindx="FB2_14_3"/></clk><reset><eq_pterm ptindx="FB2_14_2"/></reset><ce><eq_pterm ptindx="FB2_14_4"/></ce><prld ptindx="GND"/></equation><equation id="divisor1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><eq_pterm ptindx="FB2_15_3"/></clk><reset><eq_pterm ptindx="FB2_15_2"/></reset><ce><eq_pterm ptindx="FB2_15_4"/></ce><prld ptindx="GND"/></equation><equation id="divisor0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><eq_pterm ptindx="FB2_16_3"/></clk><reset><eq_pterm ptindx="FB2_16_2"/></reset><ce><eq_pterm ptindx="FB2_16_4"/></ce><prld ptindx="GND"/></equation><equation id="cpol" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><eq_pterm ptindx="FB2_17_3"/></clk><reset><eq_pterm ptindx="FB2_17_2"/></reset><ce><eq_pterm ptindx="FB2_17_4"/></ce><prld ptindx="GND"/></equation><equation id="cpha" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk><eq_pterm ptindx="FB2_18_3"/></clk><reset><eq_pterm ptindx="FB2_18_2"/></reset><ce><eq_pterm ptindx="FB2_18_4"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="13" pinUse="7"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12" sigUse="8" signal="spidataout7_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3"/></macrocell><macrocell id="FB3_MC12" sigUse="8" signal="spidataout5_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3"/></macrocell><macrocell id="FB3_MC13" sigUse="8" signal="spidataout4_SPECSIG"><pterms pt1="FB3_13_1" pt2="FB3_13_2" pt3="FB3_13_3"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13" sigUse="8" signal="slaveinten3_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3" pt4="FB3_14_4"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="8" signal="spi_Nsel0_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18" sigUse="8" signal="spi_Nsel2_SPECSIG"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16" sigUse="8" signal="spi_Nsel1_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3" pt4="FB3_17_4"/></macrocell><macrocell id="FB3_MC18" sigUse="8" signal="slaveinten1_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3" pt4="FB3_18_4"/></macrocell><fbinput fbk="PIN" id="FB3_I1" signal="cpu_d7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I2" signal="cpu_d5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I3" signal="cpu_d4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I4" signal="cpu_d2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I5" signal="cpu_d1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I6" signal="cpu_d0PIN_SPECSIG"/><fbinput id="FB3_I7" signal="Ncs2"/><fbinput id="FB3_I8" signal="cpu_Nres"/><fbinput id="FB3_I9" signal="cpu_a0_SPECSIG"/><fbinput id="FB3_I10" signal="cpu_a1_SPECSIG"/><fbinput id="FB3_I11" signal="cpu_phi2"/><fbinput id="FB3_I12" signal="cpu_rnw"/><fbinput id="FB3_I13" signal="cs1"/><pterm id="FB3_11_1"><signal id="cpu_d7PIN_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_11_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="cpu_d5PIN_SPECSIG"/></pterm><pterm id="FB3_12_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_12_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="cpu_d4PIN_SPECSIG"/></pterm><pterm id="FB3_13_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_13_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="cpu_d7PIN_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB3_14_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_14_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="cpu_d0PIN_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB3_15_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_15_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="cpu_d2PIN_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_16_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="cpu_d1PIN_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB3_17_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_17_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB3_18_1"><signal id="cpu_d5PIN_SPECSIG"/></pterm><pterm id="FB3_18_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB3_18_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB3_18_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><equation id="spidataout7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_11_1"/></d2><clk><eq_pterm ptindx="FB3_11_2"/></clk><ce><eq_pterm ptindx="FB3_11_3"/></ce><prld ptindx="GND"/></equation><equation id="spidataout5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><eq_pterm ptindx="FB3_12_2"/></clk><ce><eq_pterm ptindx="FB3_12_3"/></ce><prld ptindx="GND"/></equation><equation id="spidataout4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_13_1"/></d2><clk><eq_pterm ptindx="FB3_13_2"/></clk><ce><eq_pterm ptindx="FB3_13_3"/></ce><prld ptindx="GND"/></equation><equation id="slaveinten3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk><eq_pterm ptindx="FB3_14_3"/></clk><reset><eq_pterm ptindx="FB3_14_2"/></reset><ce><eq_pterm ptindx="FB3_14_4"/></ce><prld ptindx="GND"/></equation><equation id="spi_Nsel0_SPECSIG" regUse="D" userloc="P14"><d2><eq_pterm ptindx="FB3_15_1"/></d2><clk><eq_pterm ptindx="FB3_15_3"/></clk><set><eq_pterm ptindx="FB3_15_2"/></set><ce><eq_pterm ptindx="FB3_15_4"/></ce><prld ptindx="GND"/></equation><equation id="spi_Nsel2_SPECSIG" regUse="D" userloc="P18"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><eq_pterm ptindx="FB3_16_3"/></clk><set><eq_pterm ptindx="FB3_16_2"/></set><ce><eq_pterm ptindx="FB3_16_4"/></ce><prld ptindx="GND"/></equation><equation id="spi_Nsel1_SPECSIG" regUse="D" userloc="P16"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><eq_pterm ptindx="FB3_17_3"/></clk><set><eq_pterm ptindx="FB3_17_2"/></set><ce><eq_pterm ptindx="FB3_17_4"/></ce><prld ptindx="GND"/></equation><equation id="slaveinten1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/></d2><clk><eq_pterm ptindx="FB3_18_3"/></clk><reset><eq_pterm ptindx="FB3_18_2"/></reset><ce><eq_pterm ptindx="FB3_18_4"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="39" pinUse="7"><macrocell id="FB4_MC1" sigUse="2" signal="start_shiftingstart_shifting_RSTF__INT_SPECSIG"><pterms pt1="FB4_1_1"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19" sigUse="8" signal="spi_Nsel3_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2" pt3="FB4_2_3" pt4="FB4_2_4"/></macrocell><macrocell id="FB4_MC3" sigUse="6" signal="tc"><pterms pt1="FB4_3_1" pt2="FB4_3_2" pt3="FB4_3_3"/></macrocell><macrocell id="FB4_MC4" sigUse="8" signal="spidataout3_SPECSIG"><pterms pt1="FB4_4_1" pt2="FB4_4_2" pt3="FB4_4_3"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20" sigUse="10" signal="shiftdone"><pterms pt1="FB4_5_1" pt2="FB4_5_2" pt3="FB4_5_3"/></macrocell><macrocell id="FB4_MC6" sigUse="8" signal="shiftcnt0_SPECSIG"><pterms pt1="FB4_6_1" pt2="FB4_6_2" pt3="FB4_6_3"/></macrocell><macrocell id="FB4_MC7" sigUse="8" signal="tmo"><pterms pt1="FB4_7_1" pt2="FB4_7_2" pt3="FB4_7_3" pt4="FB4_7_4" pt5="FB4_7_5"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21" sigUse="20" signal="spi_mosi"><pterms pt1="FB4_8_1" pt2="FB4_8_2" pt3="FB4_8_3" pt4="FB4_8_4" pt5="FB4_8_5"/></macrocell><macrocell id="FB4_MC9"><pterms pt1="FB4_9_1" pt2="FB4_9_2" pt3="FB4_9_3" pt4="FB4_9_4" pt5="FB4_9_5"/></macrocell><macrocell id="FB4_MC10" sigUse="9" signal="spidatain7_SPECSIG"><pterms pt1="FB4_10_1" pt2="FB4_10_2" pt3="FB4_10_3" pt4="FB4_10_4" pt5="FB4_10_5"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22" sigUse="11" signal="spi_sclk"><pterms pt1="FB4_11_1" pt2="FB4_11_2" pt3="FB4_11_3" pt4="FB4_11_4" pt5="FB4_11_5"/></macrocell><macrocell id="FB4_MC12" sigUse="9" signal="spidatain0_SPECSIG"><pterms pt1="FB4_12_1" pt2="FB4_12_2" pt3="FB4_12_3" pt4="FB4_12_4"/></macrocell><macrocell id="FB4_MC13" sigUse="11" signal="shiftcnt3_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2" pt3="FB4_13_3" pt4="FB4_13_4"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23" sigUse="10" signal="shiftcnt2_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3" pt4="FB4_14_4"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27" sigUse="10" signal="cpu_d7_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2" pt3="FB4_15_3" pt4="FB4_15_4" pt5="FB4_15_5"/></macrocell><macrocell id="FB4_MC16" sigUse="9" signal="shiftcnt1_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2" pt3="FB4_16_3" pt4="FB4_16_4"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28" sigUse="10" signal="cpu_d6_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3" pt4="FB4_17_4" pt5="FB4_17_5"/></macrocell><macrocell id="FB4_MC18" sigUse="8" signal="divisor3_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3" pt4="FB4_18_4"/></macrocell><fbinput fbk="PIN" id="FB4_I1" signal="cpu_d3PIN_SPECSIG"/><fbinput id="FB4_I2" signal="Ncs2"/><fbinput id="FB4_I3" signal="cpha"/><fbinput id="FB4_I4" signal="cpol"/><fbinput id="FB4_I5" signal="cpu_Nres"/><fbinput id="FB4_I6" signal="cpu_a0_SPECSIG"/><fbinput id="FB4_I7" signal="cpu_a1_SPECSIG"/><fbinput id="FB4_I8" signal="cpu_phi2"/><fbinput id="FB4_I9" signal="cpu_rnw"/><fbinput id="FB4_I10" signal="cs1"/><fbinput id="FB4_I11" signal="divcnt0_SPECSIG"/><fbinput id="FB4_I12" signal="divcnt1_SPECSIG"/><fbinput id="FB4_I13" signal="divcnt2_SPECSIG"/><fbinput id="FB4_I14" signal="divcnt3_SPECSIG"/><fbinput id="FB4_I15" signal="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG"/><fbinput id="FB4_I16" signal="ier"/><fbinput id="FB4_I17" signal="shiftcnt0_SPECSIG"/><fbinput id="FB4_I18" signal="shiftcnt1_SPECSIG"/><fbinput id="FB4_I19" signal="shiftcnt2_SPECSIG"/><fbinput id="FB4_I20" signal="shiftcnt3_SPECSIG"/><fbinput id="FB4_I21" signal="shiftdone"/><fbinput id="FB4_I22" signal="shifting2"/><fbinput id="FB4_I23" signal="slaveinten2_SPECSIG"/><fbinput id="FB4_I24" signal="slaveinten3_SPECSIG"/><fbinput id="FB4_I25" signal="spi_int2_SPECSIG"/><fbinput id="FB4_I26" signal="spi_int3_SPECSIG"/><fbinput id="FB4_I27" signal="spi_miso"/><fbinput id="FB4_I28" signal="spidatain6_SPECSIG"/><fbinput id="FB4_I29" signal="spidatain7_SPECSIG"/><fbinput id="FB4_I30" signal="spidataout0_SPECSIG"/><fbinput id="FB4_I31" signal="spidataout1_SPECSIG"/><fbinput id="FB4_I32" signal="spidataout2_SPECSIG"/><fbinput id="FB4_I33" signal="spidataout3_SPECSIG"/><fbinput id="FB4_I34" signal="spidataout4_SPECSIG"/><fbinput id="FB4_I35" signal="spidataout5_SPECSIG"/><fbinput id="FB4_I36" signal="spidataout6_SPECSIG"/><fbinput id="FB4_I37" signal="spidataout7_SPECSIG"/><fbinput id="FB4_I38" signal="tc"/><fbinput id="FB4_I39" signal="tmo"/><pterm id="FB4_1_1"><signal id="cpu_Nres"/><signal id="shiftdone" negated="ON"/></pterm><pterm id="FB4_2_1"><signal id="cpu_d3PIN_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_2_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB4_2_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_3_1"><signal id="shiftdone"/></pterm><pterm id="FB4_3_2"><signal id="cpu_phi2"/></pterm><pterm id="FB4_3_3"><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_4_1"><signal id="cpu_d3PIN_SPECSIG"/></pterm><pterm id="FB4_4_2"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB4_4_3"><signal id="cpu_Nres"/><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_5_1"><signal id="shiftcnt3_SPECSIG"/><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt0_SPECSIG"/><signal id="shiftcnt1_SPECSIG"/></pterm><pterm id="FB4_5_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_5_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_6_1"><signal id="shiftcnt0_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_6_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_6_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_7_1"><signal id="cpu_d3PIN_SPECSIG"/></pterm><pterm id="FB4_7_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_7_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB4_7_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_7_5"><signal id="shiftcnt3_SPECSIG"/><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt1_SPECSIG"/><signal id="shiftdone" negated="ON"/><signal id="spidataout0_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_8_1"><signal id="shiftcnt3_SPECSIG"/><signal id="shiftcnt2_SPECSIG" negated="ON"/><signal id="shiftcnt1_SPECSIG"/><signal id="shiftdone" negated="ON"/><signal id="spidataout2_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_8_2"><signal id="shiftcnt3_SPECSIG" negated="ON"/><signal id="shiftcnt2_SPECSIG" negated="ON"/><signal id="shiftcnt1_SPECSIG"/><signal id="shiftdone" negated="ON"/><signal id="spidataout6_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_8_3"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_8_4"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8_5"><signal id="tmo" negated="ON"/></pterm><pterm id="FB4_9_1"><signal id="shiftcnt3_SPECSIG"/><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt1_SPECSIG" negated="ON"/><signal id="shiftdone" negated="ON"/><signal id="spidataout1_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_9_2"><signal id="shiftcnt3_SPECSIG"/><signal id="shiftcnt2_SPECSIG" negated="ON"/><signal id="shiftcnt1_SPECSIG" negated="ON"/><signal id="shiftdone" negated="ON"/><signal id="spidataout3_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_9_3"><signal id="shiftcnt3_SPECSIG" negated="ON"/><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt1_SPECSIG"/><signal id="shiftdone" negated="ON"/><signal id="spidataout4_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_9_4"><signal id="shiftcnt3_SPECSIG" negated="ON"/><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt1_SPECSIG" negated="ON"/><signal id="shiftdone" negated="ON"/><signal id="spidataout5_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_9_5"><signal id="shiftcnt3_SPECSIG" negated="ON"/><signal id="shiftcnt2_SPECSIG" negated="ON"/><signal id="shiftcnt1_SPECSIG" negated="ON"/><signal id="shiftdone" negated="ON"/><signal id="spidataout7_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_10_1"><signal id="spidatain6_SPECSIG"/></pterm><pterm id="FB4_10_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_10_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_10_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB4_10_5"><signal id="cpu_Nres"/><signal id="cpha"/><signal id="shiftcnt0_SPECSIG" negated="ON"/><signal id="shiftdone" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_11_1"><signal id="cpol"/></pterm><pterm id="FB4_11_2"><signal id="cpu_Nres"/><signal id="cpha" negated="ON"/><signal id="shiftcnt0_SPECSIG"/><signal id="shiftdone" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_11_3"><signal id="cpu_Nres" negated="ON"/><signal id="cpol" negated="ON"/></pterm><pterm id="FB4_11_4"><signal id="cpu_Nres" negated="ON"/><signal id="cpol"/></pterm><pterm id="FB4_11_5"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12_1"><signal id="spi_miso"/></pterm><pterm id="FB4_12_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_12_3"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12_4"><signal id="shiftcnt0_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB4_13_1"><signal id="shiftcnt3_SPECSIG"/><signal id="shifting2" negated="ON"/></pterm><pterm id="FB4_13_2"><signal id="shiftcnt2_SPECSIG"/><signal id="shiftcnt0_SPECSIG"/><signal id="shiftcnt1_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB4_13_3"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_13_4"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_1"><signal id="shiftcnt2_SPECSIG"/><signal id="shifting2" negated="ON"/></pterm><pterm id="FB4_14_2"><signal id="shiftcnt0_SPECSIG"/><signal id="shiftcnt1_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB4_14_3"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_14_4"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_1"><signal id="cpu_phi2"/><signal id="slaveinten3_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_15_2"><signal id="cpu_phi2"/><signal id="spidatain7_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_15_3"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/><signal id="spi_int3_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_4"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="tc"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_15_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_16_1"><signal id="shiftcnt0_SPECSIG"/><signal id="shiftcnt1_SPECSIG" negated="ON"/><signal id="shifting2"/></pterm><pterm id="FB4_16_2"><signal id="shiftcnt0_SPECSIG" negated="ON"/><signal id="shiftcnt1_SPECSIG"/><signal id="shifting2"/></pterm><pterm id="FB4_16_3"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_16_4"><signal id="divcnt0_SPECSIG" negated="ON"/><signal id="divcnt1_SPECSIG" negated="ON"/><signal id="divcnt2_SPECSIG" negated="ON"/><signal id="divcnt3_SPECSIG" negated="ON"/><signal id="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_1"><signal id="cpu_phi2"/><signal id="ier"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_17_2"><signal id="cpu_phi2"/><signal id="slaveinten2_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_17_3"><signal id="cpu_phi2"/><signal id="spidatain6_SPECSIG"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG" negated="ON"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_17_4"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/><signal id="spi_int2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_5"><signal id="cpu_phi2"/><signal id="cpu_rnw"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><pterm id="FB4_18_1"><signal id="cpu_d3PIN_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="cpu_Nres" negated="ON"/></pterm><pterm id="FB4_18_3"><signal id="cpu_phi2" negated="ON"/></pterm><pterm id="FB4_18_4"><signal id="cpu_rnw" negated="ON"/><signal id="cpu_a1_SPECSIG"/><signal id="cpu_a0_SPECSIG" negated="ON"/><signal id="cs1"/><signal id="Ncs2" negated="ON"/></pterm><equation id="start_shiftingstart_shifting_RSTF__INT_SPECSIG"><d2><eq_pterm ptindx="FB4_1_1"/></d2></equation><equation id="spi_Nsel3_SPECSIG" regUse="D" userloc="P19"><d2><eq_pterm ptindx="FB4_2_1"/></d2><clk><eq_pterm ptindx="FB4_2_3"/></clk><set><eq_pterm ptindx="FB4_2_2"/></set><ce><eq_pterm ptindx="FB4_2_4"/></ce><prld ptindx="GND"/></equation><equation id="tc" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="FB4_3_2"/></clk><set><eq_pterm ptindx="FB4_3_1"/></set><ce><eq_pterm ptindx="FB4_3_3"/></ce><prld ptindx="GND"/></equation><equation id="spidataout3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_4_1"/></d2><clk><eq_pterm ptindx="FB4_4_2"/></clk><ce><eq_pterm ptindx="FB4_4_3"/></ce><prld ptindx="GND"/></equation><equation id="shiftdone" regUse="D"><d2><eq_pterm ptindx="FB4_5_1"/></d2><clk><eq_pterm ptindx="FB4_5_3"/></clk><reset><eq_pterm ptindx="FB4_5_2"/></reset><prld ptindx="GND"/></equation><equation id="shiftcnt0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_6_1"/></d2><clk><eq_pterm ptindx="FB4_6_3"/></clk><reset><eq_pterm ptindx="FB4_6_2"/></reset><prld ptindx="GND"/></equation><equation id="tmo" regUse="D"><d2><eq_pterm ptindx="FB4_7_1"/></d2><clk><eq_pterm ptindx="FB4_7_3"/></clk><reset><eq_pterm ptindx="FB4_7_2"/></reset><ce><eq_pterm ptindx="FB4_7_4"/></ce><prld ptindx="GND"/></equation><equation id="spi_mosi" negated="ON" regUse="D" userloc="P21"><d2><eq_pterm ptindx="FB4_8_1"/><eq_pterm ptindx="FB4_8_2"/><eq_pterm import="1" ptindx="FB4_7_5"/><eq_pterm import="1" ptindx="FB4_9_1"/><eq_pterm import="1" ptindx="FB4_9_2"/><eq_pterm import="1" ptindx="FB4_9_3"/><eq_pterm import="1" ptindx="FB4_9_4"/><eq_pterm import="1" ptindx="FB4_9_5"/></d2><clk><eq_pterm ptindx="FB4_8_4"/></clk><set><eq_pterm ptindx="FB4_8_3"/></set><oe><eq_pterm ptindx="FB4_8_5"/></oe><prld ptindx="GND"/></equation><equation id="spidatain7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_10_1"/></d2><clk><eq_pterm ptindx="FB4_10_3"/></clk><reset><eq_pterm ptindx="FB4_10_2"/></reset><ce><eq_pterm ptindx="FB4_10_4"/></ce><prld ptindx="GND"/></equation><equation id="spi_sclk" regUse="D" userloc="P22"><d1><eq_pterm ptindx="FB4_11_1"/></d1><d2><eq_pterm ptindx="FB4_11_2"/><eq_pterm import="1" ptindx="FB4_10_5"/></d2><clk><eq_pterm ptindx="FB4_11_5"/></clk><set><eq_pterm ptindx="FB4_11_4"/></set><reset><eq_pterm ptindx="FB4_11_3"/></reset><prld ptindx="GND"/></equation><equation id="spidatain0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_12_1"/></d2><clk><eq_pterm ptindx="FB4_12_3"/></clk><reset><eq_pterm ptindx="FB4_12_2"/></reset><ce><eq_pterm ptindx="FB4_12_4"/></ce><prld ptindx="GND"/></equation><equation id="shiftcnt3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_13_1"/><eq_pterm ptindx="FB4_13_2"/></d2><clk><eq_pterm ptindx="FB4_13_4"/></clk><reset><eq_pterm ptindx="FB4_13_3"/></reset><prld ptindx="GND"/></equation><equation id="shiftcnt2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/></d2><clk><eq_pterm ptindx="FB4_14_4"/></clk><reset><eq_pterm ptindx="FB4_14_3"/></reset><prld ptindx="GND"/></equation><equation id="cpu_d7_SPECSIG" userloc="P27"><d2><eq_pterm ptindx="FB4_15_1"/><eq_pterm ptindx="FB4_15_2"/><eq_pterm ptindx="FB4_15_3"/><eq_pterm ptindx="FB4_15_4"/></d2><oe><eq_pterm ptindx="FB4_15_5"/></oe></equation><equation id="shiftcnt1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm ptindx="FB4_16_2"/></d2><clk><eq_pterm ptindx="FB4_16_4"/></clk><reset><eq_pterm ptindx="FB4_16_3"/></reset><prld ptindx="GND"/></equation><equation id="cpu_d6_SPECSIG" userloc="P28"><d2><eq_pterm ptindx="FB4_17_1"/><eq_pterm ptindx="FB4_17_2"/><eq_pterm ptindx="FB4_17_3"/><eq_pterm ptindx="FB4_17_4"/></d2><oe><eq_pterm ptindx="FB4_17_5"/></oe></equation><equation id="divisor3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk><eq_pterm ptindx="FB4_18_3"/></clk><reset><eq_pterm ptindx="FB4_18_2"/></reset><ce><eq_pterm ptindx="FB4_18_4"/></ce><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'SPI65.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'cpu_Nres' based upon the LOC   constraint 'P44'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'diag_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'cpu_Nres_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-7-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="cpu_d0PIN_SPECSIG" value="cpu_d&lt;0&gt;.PIN"/><specSig signal="cpu_a1_SPECSIG" value="cpu_a&lt;1&gt;"/><specSig signal="cpu_a0_SPECSIG" value="cpu_a&lt;0&gt;"/><specSig signal="cpu_d1PIN_SPECSIG" value="cpu_d&lt;1&gt;.PIN"/><specSig signal="cpu_d2PIN_SPECSIG" value="cpu_d&lt;2&gt;.PIN"/><specSig signal="cpu_d3PIN_SPECSIG" value="cpu_d&lt;3&gt;.PIN"/><specSig signal="cpu_d4PIN_SPECSIG" value="cpu_d&lt;4&gt;.PIN"/><specSig signal="cpu_d6PIN_SPECSIG" value="cpu_d&lt;6&gt;.PIN"/><specSig signal="cpu_d5PIN_SPECSIG" value="cpu_d&lt;5&gt;.PIN"/><specSig signal="cpu_d7PIN_SPECSIG" value="cpu_d&lt;7&gt;.PIN"/><specSig signal="spi_int0_SPECSIG" value="spi_int&lt;0&gt;"/><specSig signal="spi_int1_SPECSIG" value="spi_int&lt;1&gt;"/><specSig signal="spi_int2_SPECSIG" value="spi_int&lt;2&gt;"/><specSig signal="spi_int3_SPECSIG" value="spi_int&lt;3&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="spidatain2_SPECSIG" value="spidatain&lt;2&gt;"/><specSig signal="divcnt1_SPECSIG" value="divcnt&lt;1&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="cpu_d5_SPECSIG" value="cpu_d&lt;5&gt;"/><specSig signal="cpu_d4_SPECSIG" value="cpu_d&lt;4&gt;"/><specSig signal="cpu_d3_SPECSIG" value="cpu_d&lt;3&gt;"/><specSig signal="cpu_d2_SPECSIG" value="cpu_d&lt;2&gt;"/><specSig signal="cpu_d1_SPECSIG" value="cpu_d&lt;1&gt;"/><specSig signal="cpu_d0_SPECSIG" value="cpu_d&lt;0&gt;"/><specSig signal="spi_Nsel0_SPECSIG" value="spi_Nsel&lt;0&gt;"/><specSig signal="spi_Nsel2_SPECSIG" value="spi_Nsel&lt;2&gt;"/><specSig signal="spi_Nsel1_SPECSIG" value="spi_Nsel&lt;1&gt;"/><specSig signal="spi_Nsel3_SPECSIG" value="spi_Nsel&lt;3&gt;"/><specSig signal="cpu_d7_SPECSIG" value="cpu_d&lt;7&gt;"/><specSig signal="cpu_d6_SPECSIG" value="cpu_d&lt;6&gt;"/><specSig signal="divcnt3_SPECSIG" value="divcnt&lt;3&gt;"/><specSig signal="divcnt3divcnt&lt;3&gt;_CLKF_SPECSIG" value="divcnt&lt;3&gt;/divcnt&lt;3&gt;_CLKF"/><specSig signal="spidataout6_SPECSIG" value="spidataout&lt;6&gt;"/><specSig signal="spidatain6_SPECSIG" value="spidatain&lt;6&gt;"/><specSig signal="spidatain5_SPECSIG" value="spidatain&lt;5&gt;"/><specSig signal="spidatain4_SPECSIG" value="spidatain&lt;4&gt;"/><specSig signal="spidatain3_SPECSIG" value="spidatain&lt;3&gt;"/><specSig signal="spidatain1_SPECSIG" value="spidatain&lt;1&gt;"/><specSig signal="slaveinten2_SPECSIG" value="slaveinten&lt;2&gt;"/><specSig signal="divcnt0_SPECSIG" value="divcnt&lt;0&gt;"/><specSig signal="divcnt2_SPECSIG" value="divcnt&lt;2&gt;"/><specSig signal="divisor0_SPECSIG" value="divisor&lt;0&gt;"/><specSig signal="divisor1_SPECSIG" value="divisor&lt;1&gt;"/><specSig signal="divisor2_SPECSIG" value="divisor&lt;2&gt;"/><specSig signal="divisor3_SPECSIG" value="divisor&lt;3&gt;"/><specSig signal="shiftcnt0_SPECSIG" value="shiftcnt&lt;0&gt;"/><specSig signal="slaveinten0_SPECSIG" value="slaveinten&lt;0&gt;"/><specSig signal="slaveinten1_SPECSIG" value="slaveinten&lt;1&gt;"/><specSig signal="slaveinten3_SPECSIG" value="slaveinten&lt;3&gt;"/><specSig signal="spidatain0_SPECSIG" value="spidatain&lt;0&gt;"/><specSig signal="spidataout2_SPECSIG" value="spidataout&lt;2&gt;"/><specSig signal="spidataout1_SPECSIG" value="spidataout&lt;1&gt;"/><specSig signal="spidataout0_SPECSIG" value="spidataout&lt;0&gt;"/><specSig signal="start_shiftingstart_shifting_RSTF__INT_SPECSIG" value="start_shifting/start_shifting_RSTF__$INT"/><specSig signal="spidataout7_SPECSIG" value="spidataout&lt;7&gt;"/><specSig signal="spidataout5_SPECSIG" value="spidataout&lt;5&gt;"/><specSig signal="spidataout4_SPECSIG" value="spidataout&lt;4&gt;"/><specSig signal="spidataout3_SPECSIG" value="spidataout&lt;3&gt;"/><specSig signal="spidatain7_SPECSIG" value="spidatain&lt;7&gt;"/><specSig signal="shiftcnt3_SPECSIG" value="shiftcnt&lt;3&gt;"/><specSig signal="shiftcnt2_SPECSIG" value="shiftcnt&lt;2&gt;"/><specSig signal="shiftcnt1_SPECSIG" value="shiftcnt&lt;1&gt;"/></document>
