Release 7.1.02i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 4.13 s | Elapsed : 0.00 / 3.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 4.13 s | Elapsed : 0.00 / 3.00 s
 
--> Reading design: program_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "program_ram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "program_ram"
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : program_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : program_ram.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/PROGRAM_RAM is now defined in a different file: was C:/usu/eii/caviar/usbaer_mapper_multichip_multievent/program_ram.vhd, now is C:/usu/eii/caviar/EnDesarrollo/usbaer_mapper_multichip_multievent_proba/program_ram.vhd
WARNING:HDLParsers:3215 - Unit work/PROGRAM_RAM/BEHAVIORAL is now defined in a different file: was C:/usu/eii/caviar/usbaer_mapper_multichip_multievent/program_ram.vhd, now is C:/usu/eii/caviar/EnDesarrollo/usbaer_mapper_multichip_multievent_proba/program_ram.vhd
Compiling vhdl file "C:/usu/eii/caviar/EnDesarrollo/usbaer_mapper_multichip_multievent_proba/program_ram.vhd" in Library work.
Architecture behavioral of Entity program_ram is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <program_ram> (Architecture <behavioral>).
Entity <program_ram> analyzed. Unit <program_ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <program_ram>.
    Related source file is "C:/usu/eii/caviar/EnDesarrollo/usbaer_mapper_multichip_multievent_proba/program_ram.vhd".
WARNING:Xst:646 - Signal <LDATA> is assigned but never used.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 16                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | $n0005 (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <DATA>.
    Found 19-bit tristate buffer for signal <RAM_ADDRESS>.
    Found 32-bit tristate buffer for signal <RAM_DATA>.
    Found 1-bit tristate buffer for signal <RAM_OE>.
    Found 4-bit tristate buffer for signal <RAM_WE>.
    Found 19-bit adder for signal <$n0000> created at line 67.
    Found 8-bit 4-to-1 multiplexer for signal <$n0004> created at line 81.
    Found 8-bit comparator equal for signal <$n0006> created at line 157.
    Found 4-bit 4-to-1 multiplexer for signal <$n0049>.
    Found 1-of-4 decoder for signal <$n0051>.
    Found 2-bit comparator less for signal <$n0057> created at line 72.
    Found 19-bit register for signal <ADDR>.
    Found 2-bit up counter for signal <nibble>.
    Found 2-bit up counter for signal <nibble_address>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Decoder(s).
	inferred  64 Tristate(s).
Unit <program_ram> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <CS[1:8]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00000001
 wait_valid  | 00000010
 write_addr  | 00000100
 write       | 00010000
 check       | 10000000
 read        | 00001000
 estabiliza  | 00100000
 estabiliza2 | 01000000
-------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 1
 19-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 2
# Registers                        : 27
 1-bit register                    : 27
# Comparators                      : 2
 2-bit comparator less             : 1
 8-bit comparator equal            : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 1
# Decoders                         : 1
 1-of-4 decoder                    : 1
# Tristates                        : 5
 1-bit tristate buffer             : 1
 19-bit tristate buffer            : 1
 32-bit tristate buffer            : 1
 4-bit tristate buffer             : 1
 8-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <program_ram> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block program_ram, actual ratio is 2.
FlipFlop nibble_1 has been replicated 1 time(s)
FlipFlop CS_FFd8 has been replicated 5 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : program_ram.ngr
Top Level Output File Name         : program_ram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 74

Macro Statistics :
# Registers                        : 21
#      1-bit register              : 19
#      2-bit register              : 2
# Multiplexers                     : 2
#      4-bit 4-to-1 multiplexer    : 1
#      8-bit 4-to-1 multiplexer    : 1
# Tristates                        : 5
#      1-bit tristate buffer       : 1
#      19-bit tristate buffer      : 1
#      32-bit tristate buffer      : 1
#      4-bit tristate buffer       : 1
#      8-bit tristate buffer       : 1
# Decoders                         : 1
#      1-of-4 decoder              : 1
# Adders/Subtractors               : 1
#      19-bit adder                : 1
# Comparators                      : 2
#      2-bit comparator less       : 1
#      8-bit comparator equal      : 1

Cell Usage :
# BELS                             : 161
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT3_L                      : 34
#      LUT4                        : 34
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MUXCY                       : 22
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 37
#      FDC                         : 7
#      FDCE                        : 24
#      FDP                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 73
#      IBUF                        : 5
#      IOBUF                       : 40
#      OBUF                        : 4
#      OBUFT                       : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      60  out of   2352     2%  
 Number of Slice Flip Flops:            37  out of   4704     0%  
 Number of 4 input LUTs:               108  out of   4704     2%  
 Number of bonded IOBs:                 74  out of    144    51%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 14.483ns (Maximum Frequency: 69.046MHz)
   Minimum input arrival time before clock: 12.689ns
   Maximum output required time after clock: 13.245ns
   Maximum combinational path delay: 8.549ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 14.483ns (frequency: 69.046MHz)
  Total number of paths / destination ports: 1993 / 55
-------------------------------------------------------------------------
Delay:               14.483ns (Levels of Logic = 9)
  Source:            nibble_1_1 (FF)
  Destination:       ADDR_16 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: nibble_1_1 to ADDR_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   1.085   2.520  nibble_1_1 (nibble_1_1)
     LUT3_L:I0->LO         1   0.549   0.000  Mmux__n0004__n0004<0>__n0004<0>111_F (N254)
     MUXF5:I0->O           2   0.315   1.206  Mmux__n0004__n0004<0>__n0004<0>111 (DATA_1_IOBUF)
     LUT4_L:I2->LO         1   0.549   0.000  Eq_stagelut (N4)
     MUXCY:S->O            1   0.659   0.000  Eq_stagecy (Eq_stage_cyo)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_0 (Eq_stage_cyo1)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_1 (Eq_stage_cyo2)
     MUXCY:CI->O           6   0.042   1.665  Eq_stagecy_rn_2 (_n0006)
     LUT3:I2->O            1   0.549   1.035  _n007312_SW0 (N232)
     LUT4:I1->O           19   0.549   2.790  _n007338 (_n0073)
     FDCE:CE                   0.886          ADDR_2
    ----------------------------------------
    Total                     14.483ns (5.267ns logic, 9.216ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2651 / 48
-------------------------------------------------------------------------
Offset:              12.689ns (Levels of Logic = 10)
  Source:            RAM_DATA<0> (PAD)
  Destination:       ADDR_16 (FF)
  Destination Clock: CLK rising

  Data Path: RAM_DATA<0> to ADDR_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.776   1.035  RAM_DATA_0_IOBUF (N128)
     LUT3_L:I1->LO         1   0.549   0.000  Mmux__n0004__n0004<0>111_F (N256)
     MUXF5:I0->O           2   0.315   1.206  Mmux__n0004__n0004<0>111 (DATA_0_IOBUF)
     LUT4_L:I0->LO         1   0.549   0.000  Eq_stagelut (N4)
     MUXCY:S->O            1   0.659   0.000  Eq_stagecy (Eq_stage_cyo)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_0 (Eq_stage_cyo1)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_1 (Eq_stage_cyo2)
     MUXCY:CI->O           6   0.042   1.665  Eq_stagecy_rn_2 (_n0006)
     LUT3:I2->O            1   0.549   1.035  _n007312_SW0 (N232)
     LUT4:I1->O           19   0.549   2.790  _n007338 (_n0073)
     FDCE:CE                   0.886          ADDR_2
    ----------------------------------------
    Total                     12.689ns (4.958ns logic, 7.731ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 393 / 67
-------------------------------------------------------------------------
Offset:              13.245ns (Levels of Logic = 3)
  Source:            CS_FFd7 (FF)
  Destination:       RAM_ADDRESS<18> (PAD)
  Source Clock:      CLK rising

  Data Path: CS_FFd7 to RAM_ADDRESS<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   1.085   2.430  CS_FFd7 (CS_FFd7)
     LUT4:I3->O            1   0.549   1.035  RAM_ADDRESS_ADDR_EnableTr_INV1 (N17)
     LUT4:I3->O           19   0.549   2.790  RAM_ADDRESS_ADDR_EnableTr_INV2 (RAM_ADDRESS_ADDR_N0)
     OBUFT:T->O                4.807          RAM_ADDRESS_1_OBUFT (RAM_ADDRESS<1>)
    ----------------------------------------
    Total                     13.245ns (6.990ns logic, 6.255ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 65 / 41
-------------------------------------------------------------------------
Delay:               8.549ns (Levels of Logic = 4)
  Source:            RAM_DATA<0> (PAD)
  Destination:       DATA<0> (PAD)

  Data Path: RAM_DATA<0> to DATA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.776   1.035  RAM_DATA_0_IOBUF (N128)
     LUT3_L:I1->LO         1   0.549   0.000  Mmux__n0004__n0004<0>111_F (N256)
     MUXF5:I0->O           2   0.315   1.206  Mmux__n0004__n0004<0>111 (DATA_0_IOBUF)
     IOBUF:I->IO               4.668          DATA_0_IOBUF (DATA<0>)
    ----------------------------------------
    Total                      8.549ns (6.308ns logic, 2.241ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
CPU : 13.93 / 18.26 s | Elapsed : 14.00 / 17.00 s
 
--> 

Total memory usage is 88296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

