INFO-FLOW: Workspace H:/SEM8/RE-MR/integerize_convolution/solution1 opened at Wed Apr 27 11:13:17 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Vivado/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/Vivado/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.137 sec.
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.253 sec.
Command     ap_source done; 0.254 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/Vivado/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/Vivado/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source F:/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Command       ap_part_info done; 0.939 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7a35t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7a35t-cpg236-1 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=0.0.0 
Command   open_solution done; 1.871 sec.
Execute   set_part xc7a35t-cpg236-1 -tool vivado 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7a35t 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.122 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -version 0.0.0 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Code/intergerize_convolution.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted Code/intergerize_convolution.cpp 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/Vivado/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "Code/intergerize_convolution.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Vivado/Vivado/2019.1/common/technology/autopilot" -I "F:/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "H:/SEM8/RE-MR/integerize_convolution/solution1/.autopilot/db/intergerize_convolution.pp.0.cpp" 
INFO-FLOW: exec F:/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/Vivado/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E Code/intergerize_convolution.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vivado/2019.1/common/technology/autopilot -I F:/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o H:/SEM8/RE-MR/integerize_convolution/solution1/.autopilot/db/intergerize_convolution.pp.0.cpp
WARNING: [HLS 200-40] In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/integerize_convolution.h:14:
F:/Vivado/Vivado/2019.1/common/technology/autopilot\hls_opencv.h:300:2: error: hls_opencv.h is not intended to be included in design source files, please include hls_opencv.h only in design testbench.
#error hls_opencv.h is not intended to be included in design source files, please include hls_opencv.h only in design testbench.
 ^
1 error generated.
Command       clang done; error code: 2; 2.785 sec.
Command     elaborate done; error code: 2; 2.807 sec.
Command   csynth_design done; error code: 2; 2.818 sec.
Command ap_source done; error code: 1; 4.835 sec.
Execute cleanup_all 
