// Seed: 3475588322
module module_0;
  wire id_1 = id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri id_0
);
  tri id_2;
  supply0 id_3, id_4;
  module_0 modCall_1 ();
  initial
    case (1)
      id_2: if (id_4) id_3 = 1;
    endcase
  assign id_2 = 1;
  uwire id_5 = -1'b0;
  assign id_2 = -1'b0;
  assign id_4 = 1'b0;
  assign id_4 = 1 && -1;
  wire id_6;
  assign id_3 = id_4;
endmodule
module module_2 ();
  always id_1 <= 1;
  module_0 modCall_1 ();
endmodule
