#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar  8 18:24:30 2021
# Process ID: 6189
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1
# Command line: vivado -log tri_mode_ethernet_mac_0_example_design_ddr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tri_mode_ethernet_mac_0_example_design_ddr.tcl
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design_ddr.vds
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tri_mode_ethernet_mac_0_example_design_ddr.tcl -notrace
Command: synth_design -top tri_mode_ethernet_mac_0_example_design_ddr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6215 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.180 ; gain = 73.996 ; free physical = 3865 ; free virtual = 7648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_example_design_ddr' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:6]
	Parameter OUR_MAC_ADDRESS bound to: 48'b000000000000101000110101000000000000000000000001 
	Parameter USER_DATA_BYTES bound to: 784 - type: integer 
	Parameter OUR_IP_ADDRESS bound to: 16843010 - type: integer 
	Parameter DUMMY_MAC_ADDRESS bound to: 48'b101010101010101010101010101010101010101010101010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:128]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:129]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:130]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:131]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:185]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:187]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:195]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:197]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:198]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:199]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:258]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:259]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:260]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:265]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:266]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:267]
INFO: [Synth 8-6157] synthesizing module 'mii_to_rmii_0' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/mii_to_rmii_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mii_to_rmii_0' (1#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/mii_to_rmii_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'accelerator_controls' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/accelerator_controls_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_controls' (2#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/accelerator_controls_stub.v:6]
WARNING: [Synth 8-350] instance 'vio' of module 'accelerator_controls' requires 4 connections, but only 2 given [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:327]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:54]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v:63]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (4#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (5#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v:63]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v:66]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (6#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (7#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v:66]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' (8#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v:54]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v:64]
	Parameter STARTUP bound to: 0 - type: integer 
	Parameter UPDATE_SPEED bound to: 1 - type: integer 
	Parameter MDIO_RD bound to: 2 - type: integer 
	Parameter MDIO_POLL_CHECK bound to: 3 - type: integer 
	Parameter MDIO_1G bound to: 4 - type: integer 
	Parameter MDIO_10_100 bound to: 5 - type: integer 
	Parameter MDIO_RESTART bound to: 12 - type: integer 
	Parameter MDIO_LOOPBACK bound to: 13 - type: integer 
	Parameter MDIO_STATS bound to: 14 - type: integer 
	Parameter MDIO_STATS_POLL_CHECK bound to: 15 - type: integer 
	Parameter RESET_MAC_TX bound to: 16 - type: integer 
	Parameter RESET_MAC_RX bound to: 17 - type: integer 
	Parameter CNFG_MDIO bound to: 18 - type: integer 
	Parameter CNFG_FLOW bound to: 19 - type: integer 
	Parameter CNFG_FILTER bound to: 22 - type: integer 
	Parameter CNFG_FRM_FILTER_1 bound to: 31 - type: integer 
	Parameter CNFG_FRM_FILTER_2 bound to: 32 - type: integer 
	Parameter CNFG_FRM_FILTER_3 bound to: 33 - type: integer 
	Parameter CNFG_FRM_FILTER_MASK_1 bound to: 34 - type: integer 
	Parameter CNFG_FRM_FILTER_MASK_2 bound to: 35 - type: integer 
	Parameter CNFG_FRM_FILTER_MASK_3 bound to: 36 - type: integer 
	Parameter CHECK_SPEED bound to: 25 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SET_DATA bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000010 
	Parameter POLL bound to: 3 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter CONFIG_MANAGEMENT_ADD bound to: 17'b00000010100000000 
	Parameter CONFIG_FLOW_CTRL_ADD bound to: 17'b00000010000001100 
	Parameter RECEIVER_ADD bound to: 17'b00000010000000100 
	Parameter TRANSMITTER_ADD bound to: 17'b00000010000001000 
	Parameter SPEED_CONFIG_ADD bound to: 17'b00000010000010000 
	Parameter CONFIG_UNI0_CTRL_ADD bound to: 17'b00000011100000000 
	Parameter CONFIG_UNI1_CTRL_ADD bound to: 17'b00000011100000100 
	Parameter CONFIG_ADDR_CTRL_ADD bound to: 17'b00000011100001000 
	Parameter CONFIG_FRAME_FILTER_1 bound to: 17'b00000011100010000 
	Parameter CONFIG_FRAME_FILTER_2 bound to: 17'b00000011100010100 
	Parameter CONFIG_FRAME_FILTER_3 bound to: 17'b00000011100011000 
	Parameter CONFIG_FRAME_FILTER_MASK_1 bound to: 17'b00000011101010000 
	Parameter CONFIG_FRAME_FILTER_MASK_2 bound to: 17'b00000011101010100 
	Parameter CONFIG_FRAME_FILTER_MASK_3 bound to: 17'b00000011101011000 
	Parameter MDIO_CONTROL bound to: 17'b00000010100000100 
	Parameter MDIO_TX_DATA bound to: 17'b00000010100001000 
	Parameter MDIO_RX_DATA bound to: 17'b00000010100001100 
	Parameter MDIO_OP_RD bound to: 2'b10 
	Parameter MDIO_OP_WR bound to: 2'b01 
	Parameter PHY_ADDR bound to: 8'b00000111 
	Parameter PHY_CONTROL_REG bound to: 8'b00000000 
	Parameter PHY_STATUS_REG bound to: 8'b00000001 
	Parameter PHY_ABILITY_REG bound to: 8'b00000100 
	Parameter PHY_1000BASET_CONTROL_REG bound to: 8'b00001001 
WARNING: [Synth 8-6014] Unused sequential element design_on_board_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v:339]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' (9#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v:64]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:89]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_support' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0' (10#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_support' (11#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
	Parameter IDLE_s bound to: 4'b0000 
	Parameter QUEUE1_s bound to: 4'b0001 
	Parameter QUEUE2_s bound to: 4'b0010 
	Parameter QUEUE3_s bound to: 4'b0011 
	Parameter START_DATA1_s bound to: 4'b0100 
	Parameter DATA_PRELOAD1_s bound to: 4'b0101 
	Parameter DATA_PRELOAD2_s bound to: 4'b0110 
	Parameter WAIT_HANDSHAKE_s bound to: 4'b0111 
	Parameter FRAME_s bound to: 4'b1000 
	Parameter HANDSHAKE_s bound to: 4'b1001 
	Parameter FINISH_s bound to: 4'b1010 
	Parameter DROP_ERR_s bound to: 4'b1011 
	Parameter DROP_s bound to: 4'b1100 
	Parameter RETRANSMIT_ERR_s bound to: 4'b1101 
	Parameter RETRANSMIT_WAIT_s bound to: 4'b1110 
	Parameter RETRANSMIT_s bound to: 4'b1111 
	Parameter WAIT_s bound to: 2'b00 
	Parameter DATA_s bound to: 2'b01 
	Parameter EOF_s bound to: 2'b10 
	Parameter OVFLOW_s bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:248]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:270]
INFO: [Synth 8-226] default block is never used [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:324]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v:66]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (12#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (13#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
	Parameter WAIT_s bound to: 3'b000 
	Parameter QUEUE1_s bound to: 3'b001 
	Parameter QUEUE2_s bound to: 3'b010 
	Parameter QUEUE3_s bound to: 3'b011 
	Parameter QUEUE_SOF_s bound to: 3'b100 
	Parameter SOF_s bound to: 3'b101 
	Parameter DATA_s bound to: 3'b110 
	Parameter EOF_s bound to: 3'b111 
	Parameter IDLE_s bound to: 3'b000 
	Parameter FRAME_s bound to: 3'b001 
	Parameter GF_s bound to: 3'b010 
	Parameter BF_s bound to: 3'b011 
	Parameter OVFLOW_s bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v:255]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (14#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (15#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (16#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:89]
INFO: [Synth 8-6157] synthesizing module 'ip_layer' [/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv:2]
	Parameter USER_DATA_BYTES bound to: 784 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip_packet_tx' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv:7]
	Parameter AXI_S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAC_ADDR_WIDTH bound to: 48 - type: integer 
	Parameter ACCEL_DATA_WIDTH bound to: 10 - type: integer 
	Parameter eth_packet_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 8'b01000101 
	Parameter service_type bound to: 8'b00000000 
	Parameter packet_length bound to: 16'b0000000000101110 
	Parameter identification bound to: 16'b0000000000000000 
	Parameter flags_and_fragment bound to: 16'b0000000000000000 
	Parameter time_to_live bound to: 8'b10000000 
	Parameter protocol bound to: 8'b00000000 
	Parameter ETH_HDR_SIZE_BYTES bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE_BYTES bound to: 20 - type: integer 
	Parameter FRAME_CHECKSUM_BYTES bound to: 4 - type: integer 
	Parameter DATA_SIZE_BYTES bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv:35]
INFO: [Synth 8-6157] synthesizing module 'counter_sync_reset' [/home/quinn/ece532-project/util/rtl/util.sv:1]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_sync_reset' (17#1) [/home/quinn/ece532-project/util/rtl/util.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ipv4_checksum_calculator' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ipv4_checksum_calculator' (18#1) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_packet_tx' (19#1) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ip_packet_rx' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:1]
	Parameter USER_DATA_BYTES bound to: 784 - type: integer 
	Parameter IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAC_ADDR_WIDTH bound to: 48 - type: integer 
	Parameter AXI_S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 16 - type: integer 
	Parameter ETH_HDR_SIZE_BYTES bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE_BYTES bound to: 20 - type: integer 
	Parameter DATA_FRAME_WIDTH bound to: 6272 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:78]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:79]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:81]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:82]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:85]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:86]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:88]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:89]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:90]
INFO: [Synth 8-6157] synthesizing module 'counter_sync_reset__parameterized0' [/home/quinn/ece532-project/util/rtl/util.sv:1]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_sync_reset__parameterized0' (19#1) [/home/quinn/ece532-project/util/rtl/util.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_write_register_little_endian' [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
	Parameter SIZE_IN_BYTES bound to: 14 - type: integer 
	Parameter BYTE_NUM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_write_register_little_endian' (20#1) [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'BYTE_NUM' does not match port width (16) of module 'byte_write_register_little_endian' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:254]
INFO: [Synth 8-6157] synthesizing module 'byte_write_register_little_endian__parameterized0' [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
	Parameter SIZE_IN_BYTES bound to: 20 - type: integer 
	Parameter BYTE_NUM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_write_register_little_endian__parameterized0' (20#1) [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'BYTE_NUM' does not match port width (16) of module 'byte_write_register_little_endian__parameterized0' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:266]
INFO: [Synth 8-6157] synthesizing module 'byte_write_register_little_endian__parameterized1' [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
	Parameter SIZE_IN_BYTES bound to: 784 - type: integer 
	Parameter BYTE_NUM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_write_register_little_endian__parameterized1' (20#1) [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'BYTE_NUM' does not match port width (16) of module 'byte_write_register_little_endian__parameterized1' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:278]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'state_counter_logic'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:235]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_hdr_register'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:249]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ip_hdr_register'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:261]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'user_data_register'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'ip_packet_rx' (21#1) [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_layer' (22#1) [/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'XOR_NN' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
	Parameter weights bound to: 36'b000000010000000000000000010000000000 
	Parameter bias bound to: 18'sb111111110111111111 
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_NC' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/Mult_Add_NC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_NC' (23#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/Mult_Add_NC_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_COL' [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/Mult_Add_COL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_COL' (24#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-6189-hw-dev/realtime/Mult_Add_COL_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FW_FP_Converter' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FW_FP_Converter' (25#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv:7]
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:159]
INFO: [Synth 8-6157] synthesizing module 'Hard_Threshold' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:177]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Hard_Threshold' (26#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron' (27#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron__parameterized0' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
	Parameter weights bound to: 36'b000000010000000000000000010000000000 
	Parameter bias bound to: 18'sb111111100111111111 
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron__parameterized0' (27#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron__parameterized1' [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
	Parameter weights bound to: 36'b000000010000000000111111101111111111 
	Parameter bias bound to: 18'sb111111110111111111 
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron__parameterized1' (27#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'XOR_NN' (28#1) [/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mii_to_rmii'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:137]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:327]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'example_resets'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:374]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clocking_wizard'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:344]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trimac_fifo_block'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:555]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ip_layer_inst'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:682]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nn'. This will prevent further optimization [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:723]
WARNING: [Synth 8-6014] Unused sequential element enable_address_swap_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:294]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:420]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_toggle_sync_reg_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:433]
WARNING: [Synth 8-6014] Unused sequential element rx_stats_shift_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:441]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:457]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_toggle_sync_reg_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:470]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_shift_reg was removed.  [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:478]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_ddr' (29#1) [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/accelerator.sv:6]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[16]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[15]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[14]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[13]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[12]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[11]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[10]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[9]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[8]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[7]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[6]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[5]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[4]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[3]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[2]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[1]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[0]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[0]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[1]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[2]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[3]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[4]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[5]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[6]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[7]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[8]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[9]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[10]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[11]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[12]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[13]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[14]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[15]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[16]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[17]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[18]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[19]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[20]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[21]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[22]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[23]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[24]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[25]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[26]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[27]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[28]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[29]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[30]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[31]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[32]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[33]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[34]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[35]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[36]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[37]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[38]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[39]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[40]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[41]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[42]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[43]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[44]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[45]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[46]
WARNING: [Synth 8-3331] design ip_packet_rx has unconnected port ACCELERATOR_MAC_ADDRESS[47]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_tx_client_fifo has unconnected port tx_collision
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_tx_client_fifo has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_0_axi_lite_sm has unconnected port src_mac_address[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1564.930 ; gain = 157.746 ; free physical = 3838 ; free virtual = 7622
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.930 ; gain = 157.746 ; free physical = 3850 ; free virtual = 7634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.930 ; gain = 157.746 ; free physical = 3850 ; free virtual = 7634
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N1/M1'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N1/M1'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N2/M1'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N2/M1'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N3/M1'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'nn/N3/M1'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N1/M0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N1/M0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N2/M0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N2/M0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N3/M0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'nn/N3/M0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls/accelerator_controls_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls/accelerator_controls_in_context.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking_wizard'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking_wizard'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0/mii_to_rmii_0_in_context.xdc] for cell 'mii_to_rmii'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0/mii_to_rmii_0_in_context.xdc] for cell 'mii_to_rmii'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tri_mode_ethernet_mac_0_example_design_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tri_mode_ethernet_mac_0_example_design_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.758 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7291
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tri_mode_ethernet_mac_0_example_design_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tri_mode_ethernet_mac_0_example_design_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.758 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7291
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.758 ; gain = 0.000 ; free physical = 3508 ; free virtual = 7291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.758 ; gain = 0.000 ; free physical = 3508 ; free virtual = 7291
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1930.758 ; gain = 0.000 ; free physical = 3508 ; free virtual = 7291
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N1/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N1/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N2/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N2/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N3/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nn/N3/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1930.758 ; gain = 523.574 ; free physical = 3641 ; free virtual = 7425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1930.758 ; gain = 523.574 ; free physical = 3641 ; free virtual = 7425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mdc. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdc. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mdio. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdio. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for nn/N1/M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn/N2/M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn/N3/M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn/N1/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn/N2/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nn/N3/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clocking_wizard. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mii_to_rmii. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1930.758 ; gain = 523.574 ; free physical = 3641 ; free virtual = 7425
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'mdio_access_sm_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_arvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "start_mdio" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drive_mdio" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v:1078]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v:504]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_packet_tx'
INFO: [Synth 8-5546] ROM "ready_for_send" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_counter_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_counter_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_value" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_packet_rx'
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                SET_DATA |                             1000 |                               01
                    INIT |                             0100 |                               10
                    POLL |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_access_sm_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STARTUP |           0000000000000000000001 |                           000000
            UPDATE_SPEED |           0000000000000000000010 |                           000001
                 MDIO_RD |           0000000000000000000100 |                           000010
         MDIO_POLL_CHECK |           0000000000000000001000 |                           000011
                 MDIO_1G |           0000000000000000010000 |                           000100
             MDIO_10_100 |           0000000000000000100000 |                           000101
            MDIO_RESTART |           0000000000000001000000 |                           001100
           MDIO_LOOPBACK |           0000000000000010000000 |                           001101
              MDIO_STATS |           0000000000000100000000 |                           001110
   MDIO_STATS_POLL_CHECK |           0000000000001000000000 |                           001111
            RESET_MAC_RX |           0000000000010000000000 |                           010001
            RESET_MAC_TX |           0000000000100000000000 |                           010000
               CNFG_MDIO |           0000000001000000000000 |                           010010
               CNFG_FLOW |           0000000010000000000000 |                           010011
             CNFG_FILTER |           0000000100000000000000 |                           010110
       CNFG_FRM_FILTER_1 |           0000001000000000000000 |                           011111
  CNFG_FRM_FILTER_MASK_1 |           0000010000000000000000 |                           100010
       CNFG_FRM_FILTER_2 |           0000100000000000000000 |                           100000
  CNFG_FRM_FILTER_MASK_2 |           0001000000000000000000 |                           100011
       CNFG_FRM_FILTER_3 |           0010000000000000000000 |                           100001
  CNFG_FRM_FILTER_MASK_3 |           0100000000000000000000 |                           100100
             CHECK_SPEED |           1000000000000000000000 |                           011001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                             0000 |                             0000
                QUEUE1_s |                             0001 |                             0001
                QUEUE2_s |                             0010 |                             0010
                QUEUE3_s |                             0011 |                             0011
           START_DATA1_s |                             0100 |                             0100
         DATA_PRELOAD1_s |                             0101 |                             0101
                 FRAME_s |                             0110 |                             1000
             HANDSHAKE_s |                             0111 |                             1001
                FINISH_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                               01 |                               00
                  DATA_s |                               11 |                               01
                OVFLOW_s |                               00 |                               11
                   EOF_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_s |                         00000001 |                              000
                QUEUE1_s |                         00000010 |                              001
                QUEUE2_s |                         00000100 |                              010
                QUEUE3_s |                         00001000 |                              011
             QUEUE_SOF_s |                         00010000 |                              100
                  DATA_s |                         00100000 |                              110
                   EOF_s |                         01000000 |                              111
                   SOF_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_s |                            00001 |                              000
                 FRAME_s |                            00010 |                              001
                OVFLOW_s |                            00100 |                              100
                    GF_s |                            01000 |                              010
                    BF_s |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                         00000000
            SEND_ETH_HDR |                               01 |                         00000001
             SEND_IP_HDR |                               10 |                         00000010
          SEND_USER_DATA |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_packet_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              000 |                         00000000
             GET_ETH_HDR |                              001 |                         00000001
              GET_IP_HDR |                              010 |                         00000010
           GET_USER_DATA |                              011 |                         00000011
     PASS_TO_ACCELERATOR |                              100 |                         00000101
            WAIT_FOR_END |                              101 |                         00000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_packet_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1930.758 ; gain = 523.574 ; free physical = 3607 ; free virtual = 7393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------+------------+----------+
|      |RTL Partition                                          |Replication |Instances |
+------+-------------------------------------------------------+------------+----------+
|1     |byte_write_register_little_endian__parameterized1__GB0 |           1|     34497|
|2     |byte_write_register_little_endian__parameterized1__GB1 |           1|      8883|
|3     |byte_write_register_little_endian__parameterized1__GB2 |           1|     11167|
|4     |byte_write_register_little_endian__parameterized1__GB3 |           1|     13926|
|5     |byte_write_register_little_endian__parameterized1__GB4 |           1|     17345|
|6     |byte_write_register_little_endian__parameterized1__GB5 |           1|     21674|
|7     |byte_write_register_little_endian__parameterized1__GB6 |           1|     27100|
|8     |ip_packet_rx__GC0                                      |           1|      6702|
|9     |ip_packet_tx                                           |           1|      1380|
|10    |tri_mode_ethernet_mac_0_example_design_ddr__GC0        |           1|      4838|
+------+-------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register latched_value_reg [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:16]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	             6272 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 88    
+---RAMs : 
	              36K Bit         RAMs := 2     
+---Muxes : 
	   2 Input   6272 Bit        Muxes := 1     
	   3 Input   6272 Bit        Muxes := 1     
	   3 Input    160 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   3 Input    112 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  22 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 6     
	  22 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 43    
	  21 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 12    
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 18    
	  15 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 9     
	  21 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register latched_value_reg [/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv:16]
Hierarchical RTL Component report 
Module tri_mode_ethernet_mac_0_example_design_ddr 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module counter_sync_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module ipv4_checksum_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
Module ip_packet_tx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	  21 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
	  21 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 3     
Module byte_write_register_little_endian__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             6272 Bit    Registers := 1     
+---Muxes : 
	   2 Input   6272 Bit        Muxes := 1     
	   3 Input   6272 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
Module byte_write_register_little_endian 
Detailed RTL Component Info : 
+---Registers : 
	              112 Bit    Registers := 1     
+---Muxes : 
	   3 Input    112 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module byte_write_register_little_endian__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
+---Muxes : 
	   3 Input    160 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
Module ip_packet_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 6     
Module tri_mode_ethernet_mac_0_example_design_resets 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module tri_mode_ethernet_mac_0_axi_lite_sm 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  22 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	  22 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 10    
Module tri_mode_ethernet_mac_0_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module tri_mode_ethernet_mac_0_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module FW_FP_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Hard_Threshold 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FW_FP_Converter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Hard_Threshold__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FW_FP_Converter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Hard_Threshold__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module XOR_NN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_reg_addr_reg[1]' (FDRE) to 'i_0/axi_lite_controller/mdio_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_reg_addr_reg[4]' (FDRE) to 'i_0/axi_lite_controller/mdio_reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_reg_addr_reg[5]' (FDRE) to 'i_0/axi_lite_controller/mdio_reg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_reg_addr_reg[6]' (FDRE) to 'i_0/axi_lite_controller/mdio_reg_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/mdio_reg_addr_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/speed_reg[0]' (FDE) to 'i_0/axi_lite_controller/speed_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/speed_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/FSM_onehot_axi_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pause_shift_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[0]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[2]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/pause_shift_reg[1]' (FD) to 'i_0/pause_req_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/pause_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[3]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[4]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[5]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[6]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[0]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[7]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[0]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[8]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[0]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[9]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[10]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[11]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[1]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[12]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[1]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[13]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[1]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[2]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[1]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[15]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[2]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[16]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[2]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[17]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[18]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[10]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[19]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[20]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[21]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[22]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[16]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[23]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[17]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[24]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[18]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[25]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[26]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[14]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[27]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[19]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[28]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[17]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[22]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[29]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[23]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[17]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[30]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[24]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[31]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[24]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[25]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[32]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[24]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/serial_command_shift_reg[33]' (FD) to 'i_0/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/axi_wr_data_reg[27]' (FDRE) to 'i_0/axi_lite_controller/axi_wr_data_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/mdio_wr_data_reg[27]' (FDE) to 'i_0/axi_lite_controller/mdio_wr_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_lite_controller/s_axi_wdata_reg[27]' (FDRE) to 'i_0/axi_lite_controller/s_axi_wdata_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trimac_fifo_block/\user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser_reg )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1934.680 ; gain = 527.496 ; free physical = 1500 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------+------------+----------+
|      |RTL Partition                                          |Replication |Instances |
+------+-------------------------------------------------------+------------+----------+
|1     |byte_write_register_little_endian__parameterized1__GB0 |           1|     25303|
|2     |byte_write_register_little_endian__parameterized1__GB1 |           1|       122|
|3     |byte_write_register_little_endian__parameterized1__GB2 |           1|       186|
|4     |byte_write_register_little_endian__parameterized1__GB3 |           1|       161|
|5     |byte_write_register_little_endian__parameterized1__GB4 |           1|       193|
|6     |byte_write_register_little_endian__parameterized1__GB5 |           1|       219|
|7     |byte_write_register_little_endian__parameterized1__GB6 |           1|       262|
|8     |ip_packet_rx__GC0                                      |           1|       796|
|9     |ip_packet_tx                                           |           1|       932|
|10    |tri_mode_ethernet_mac_0_example_design_ddr__GC0        |           1|      2367|
+------+-------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' to pin 'mii_to_rmii/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' to pin 'mii_to_rmii/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rx_mac_aclk' to pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk' to pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking_wizard/clk_out1' to pin 'clocking_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking_wizard/clk_out2' to pin 'clocking_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking_wizard/clk_out3' to pin 'clocking_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking_wizard/clk_out4' to pin 'clocking_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.680 ; gain = 527.496 ; free physical = 1362 ; free virtual = 5184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.766 ; gain = 531.582 ; free physical = 1331 ; free virtual = 5154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------+------------+----------+
|      |RTL Partition                                          |Replication |Instances |
+------+-------------------------------------------------------+------------+----------+
|1     |byte_write_register_little_endian__parameterized1__GB0 |           1|     20571|
|2     |byte_write_register_little_endian__parameterized1__GB1 |           1|       122|
|3     |byte_write_register_little_endian__parameterized1__GB2 |           1|       186|
|4     |byte_write_register_little_endian__parameterized1__GB3 |           1|       161|
|5     |byte_write_register_little_endian__parameterized1__GB4 |           1|       193|
|6     |byte_write_register_little_endian__parameterized1__GB5 |           1|       219|
|7     |byte_write_register_little_endian__parameterized1__GB6 |           1|       262|
|8     |ip_packet_rx__GC0                                      |           1|       796|
|9     |ip_packet_tx                                           |           1|       870|
|10    |tri_mode_ethernet_mac_0_example_design_ddr__GC0        |           1|      2367|
+------+-------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:28 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1161 ; free virtual = 4988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------+------------+----------+
|      |RTL Partition                                          |Replication |Instances |
+------+-------------------------------------------------------+------------+----------+
|1     |byte_write_register_little_endian__parameterized1__GB0 |           1|     12786|
|2     |byte_write_register_little_endian__parameterized1__GB1 |           1|        79|
|3     |byte_write_register_little_endian__parameterized1__GB2 |           1|       112|
|4     |byte_write_register_little_endian__parameterized1__GB3 |           1|       115|
|5     |byte_write_register_little_endian__parameterized1__GB4 |           1|       142|
|6     |byte_write_register_little_endian__parameterized1__GB5 |           1|       169|
|7     |byte_write_register_little_endian__parameterized1__GB6 |           1|       204|
|8     |ip_packet_rx__GC0                                      |           1|       539|
|9     |ip_packet_tx                                           |           1|       225|
|10    |tri_mode_ethernet_mac_0_example_design_ddr__GC0        |           1|      1876|
+------+-------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:30 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:30 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:32 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:32 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:17 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1148 ; free virtual = 4991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:17 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tri_mode_ethernet_mac_0_fifo_block         | user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|tri_mode_ethernet_mac_0_example_design_ddr | axi_lite_controller/count_shift_reg[20]      | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+-------------------------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tri_mode_ethernet_mac_0 |         1|
|2     |Mult_Add_NC             |         3|
|3     |Mult_Add_COL            |         3|
|4     |mii_to_rmii_0           |         1|
|5     |accelerator_controls    |         1|
|6     |clk_wiz_0               |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |Mult_Add_COL            |     1|
|2     |Mult_Add_COL__3         |     1|
|3     |Mult_Add_COL__4         |     1|
|4     |Mult_Add_NC             |     1|
|5     |Mult_Add_NC__3          |     1|
|6     |Mult_Add_NC__4          |     1|
|7     |accelerator_controls    |     1|
|8     |clk_wiz_0               |     1|
|9     |mii_to_rmii_0           |     1|
|10    |tri_mode_ethernet_mac_0 |     1|
|11    |CARRY4                  |    86|
|12    |LUT1                    |   197|
|13    |LUT2                    |   136|
|14    |LUT3                    |   166|
|15    |LUT4                    |   129|
|16    |LUT5                    |  6666|
|17    |LUT6                    |   911|
|18    |RAMB36E1_1              |     2|
|19    |SRL16E                  |     8|
|20    |SRLC32E                 |     1|
|21    |FDCE                    |     5|
|22    |FDPE                    |    30|
|23    |FDRE                    |  6912|
|24    |FDSE                    |   280|
|25    |IBUF                    |     4|
|26    |OBUF                    |     4|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------------------------+------+
|      |Instance                           |Module                                            |Cells |
+------+-----------------------------------+--------------------------------------------------+------+
|1     |top                                |                                                  | 16271|
|2     |  ip_layer_inst                    |ip_layer                                          | 14405|
|3     |    rx                             |ip_packet_rx                                      | 14168|
|4     |      user_data_register           |byte_write_register_little_endian__parameterized1 | 13544|
|5     |      state_counter_logic          |counter_sync_reset__parameterized0                |    21|
|6     |      eth_hdr_register             |byte_write_register_little_endian                 |   159|
|7     |      ip_hdr_register              |byte_write_register_little_endian__parameterized0 |   218|
|8     |    tx                             |ip_packet_tx                                      |   170|
|9     |      get_checksum                 |ipv4_checksum_calculator                          |    12|
|10    |      state_counter_business_logic |counter_sync_reset                                |   141|
|11    |  example_resets                   |tri_mode_ethernet_mac_0_example_design_resets     |    56|
|12    |    dcm_sync                       |tri_mode_ethernet_mac_0_sync_block__9             |     5|
|13    |    glbl_reset_gen                 |tri_mode_ethernet_mac_0_reset_sync__3             |     5|
|14    |    axi_lite_reset_gen             |tri_mode_ethernet_mac_0_reset_sync__4             |     5|
|15    |    gtx_reset_gen                  |tri_mode_ethernet_mac_0_reset_sync__5             |     5|
|16    |    chk_reset_gen                  |tri_mode_ethernet_mac_0_reset_sync                |     5|
|17    |  rx_stats_sync                    |tri_mode_ethernet_mac_0_sync_block__10            |     5|
|18    |  tx_stats_sync                    |tri_mode_ethernet_mac_0_sync_block                |     5|
|19    |  trimac_fifo_block                |tri_mode_ethernet_mac_0_fifo_block                |   734|
|20    |    rx_mac_reset_gen               |tri_mode_ethernet_mac_0_reset_sync__1             |     5|
|21    |    tx_mac_reset_gen               |tri_mode_ethernet_mac_0_reset_sync__2             |     5|
|22    |    trimac_sup_block               |tri_mode_ethernet_mac_0_support                   |   136|
|23    |    user_side_FIFO                 |tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo       |   588|
|24    |      rx_fifo_i                    |tri_mode_ethernet_mac_0_rx_client_fifo            |   238|
|25    |        resync_wr_store_frame_tog  |tri_mode_ethernet_mac_0_sync_block__1             |     5|
|26    |        sync_rd_addr_tog           |tri_mode_ethernet_mac_0_sync_block__2             |     5|
|27    |        rx_ramgen_i                |tri_mode_ethernet_mac_0_bram_tdp_0                |     8|
|28    |      tx_fifo_i                    |tri_mode_ethernet_mac_0_tx_client_fifo            |   350|
|29    |        resync_rd_tran_frame_tog   |tri_mode_ethernet_mac_0_sync_block__3             |     5|
|30    |        resync_wr_frame_in_fifo    |tri_mode_ethernet_mac_0_sync_block__4             |     5|
|31    |        resync_wr_frames_in_fifo   |tri_mode_ethernet_mac_0_sync_block__5             |     5|
|32    |        resync_fif_valid_tog       |tri_mode_ethernet_mac_0_sync_block__6             |     5|
|33    |        resync_rd_txfer_tog        |tri_mode_ethernet_mac_0_sync_block__7             |     5|
|34    |        tx_ramgen_i                |tri_mode_ethernet_mac_0_bram_tdp                  |     5|
|35    |  nn                               |XOR_NN                                            |   707|
|36    |    N1                             |FC_Neuron                                         |   205|
|37    |    N2                             |FC_Neuron__parameterized0                         |   204|
|38    |    N3                             |FC_Neuron__parameterized1                         |   204|
|39    |  axi_lite_controller              |tri_mode_ethernet_mac_0_axi_lite_sm               |   314|
|40    |    update_speed_sync_inst         |tri_mode_ethernet_mac_0_sync_block__8             |     5|
+------+-----------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:17 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 1147 ; free virtual = 4990
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:03:11 . Memory (MB): peak = 1950.691 ; gain = 177.680 ; free physical = 3470 ; free virtual = 7313
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:18 . Memory (MB): peak = 1950.691 ; gain = 543.508 ; free physical = 3477 ; free virtual = 7313
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_store_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_store_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_tran_frame_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'wr_txfer_tog_delay_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_tran_frame_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'rd_txfer_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'frame_in_fifo_valid_tog_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tri_mode_ethernet_mac_0_example_design_ddr' is not ideal for floorplanning, since the cellview 'byte_write_register_little_endian__parameterized1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1962.777 ; gain = 0.000 ; free physical = 3415 ; free virtual = 7250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
410 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:21 . Memory (MB): peak = 1962.777 ; gain = 555.594 ; free physical = 3482 ; free virtual = 7318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1962.777 ; gain = 0.000 ; free physical = 3482 ; free virtual = 7318
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design_ddr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tri_mode_ethernet_mac_0_example_design_ddr_utilization_synth.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  8 18:28:08 2021...
