// Seed: 1852664840
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output reg id_1;
  always @(posedge 1'h0 or posedge -1'b0 == 1'b0) begin : LABEL_0
    if (1) id_1 <= id_3;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd33,
    parameter id_7 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8
);
  inout logic [7:0] id_8;
  input wire _id_7;
  input wire id_6;
  inout wire _id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  logic [7:0] id_10 = id_10[id_5 : 1];
  assign id_8[(id_7)] = -1 && 'b0 ? id_4[1 : 1'b0] : id_5;
  parameter id_11 = 1;
  wire id_12;
  reg id_13, id_14, id_15, id_16;
  initial if (id_11[1'b0]) if (id_11) id_14 <= -1'b0 || 1;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_3
  );
endmodule
