Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Oct  7 22:23:32 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/HLS_FIR_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 1.487ns (78.511%)  route 0.407ns (21.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.331     1.437 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.172     1.609    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[0]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.765 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_36/O
                         net (fo=1, unplaced)         0.235     2.000    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[0])
                                                     -0.465     9.547    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 1.443ns (78.852%)  route 0.387ns (21.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.305     1.411 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=1, unplaced)         0.226     1.637    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[2]
                         LUT3 (Prop_LUT3_I0_O)        0.138     1.775 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_34/O
                         net (fo=1, unplaced)         0.161     1.936    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[2]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[2])
                                                     -0.441     9.571    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 1.461ns (78.338%)  route 0.404ns (21.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.305     1.411 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=1, unplaced)         0.282     1.693    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[3]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.849 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_33/O
                         net (fo=1, unplaced)         0.122     1.971    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[3]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[3])
                                                     -0.400     9.612    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -1.971    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.281ns (74.912%)  route 0.429ns (25.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[15])
                                                      1.281     1.388 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, unplaced)        0.429     1.817    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[28]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.557     9.463    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.433ns (78.178%)  route 0.400ns (21.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.277     1.383 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=1, unplaced)         0.172     1.555    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[7]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.711 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_29/O
                         net (fo=1, unplaced)         0.228     1.939    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[7]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[7])
                                                     -0.420     9.592    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.474ns (81.123%)  route 0.343ns (18.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.318     1.424 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.173     1.597    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[1]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.753 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_35/O
                         net (fo=1, unplaced)         0.170     1.923    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[1]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[1])
                                                     -0.429     9.583    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 1.432ns (77.573%)  route 0.414ns (22.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[6])
                                                      1.276     1.382 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=1, unplaced)         0.283     1.665    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[6]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.821 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_30/O
                         net (fo=1, unplaced)         0.131     1.952    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[6]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[6])
                                                     -0.395     9.617    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 1.388ns (77.542%)  route 0.402ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[8])
                                                      1.250     1.356 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[8]
                         net (fo=1, unplaced)         0.223     1.579    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[8]
                         LUT3 (Prop_LUT3_I0_O)        0.138     1.717 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_28/O
                         net (fo=1, unplaced)         0.179     1.896    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[8]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[8])
                                                     -0.443     9.569    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  7.673    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.397ns (78.351%)  route 0.386ns (21.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[15])
                                                      1.259     1.365 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=1, unplaced)         0.226     1.591    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[15]
                         LUT3 (Prop_LUT3_I0_O)        0.138     1.729 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_21/O
                         net (fo=1, unplaced)         0.160     1.889    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[15]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[15])
                                                     -0.448     9.564    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 1.435ns (78.760%)  route 0.387ns (21.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[5])
                                                      1.279     1.385 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, unplaced)         0.226     1.611    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[5]
                         LUT3 (Prop_LUT3_I0_O)        0.156     1.767 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_31/O
                         net (fo=1, unplaced)         0.161     1.928    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[5]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[5])
                                                     -0.406     9.606    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  7.678    




