Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 12 10:07:54 2023
| Host         : LAPTOP-8KA88UT5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_hdmi_test_methodology_drc_routed.rpt -pb top_hdmi_test_methodology_drc_routed.pb -rpx top_hdmi_test_methodology_drc_routed.rpx
| Design       : top_hdmi_test
| Device       : xc7a35tfgg484-2L
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+---------+----------+--------------------------------------------------------+------------+
| Rule    | Severity | Description                                            | Violations |
+---------+----------+--------------------------------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert                           | 2          |
| XDCC-1  | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7  | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+---------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell hdmi_top_inst/datain_2_rgb_inst/h_cnt[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) hdmi_top_inst/datain_2_rgb_inst/h_active_reg/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[0]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[10]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[11]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[1]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[2]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[3]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[4]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[5]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[6]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[7]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[8]/CLR, hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[9]/CLR, hdmi_top_inst/datain_2_rgb_inst/hs_reg_d0_reg/CLR, hdmi_top_inst/datain_2_rgb_inst/hs_reg_reg/CLR (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell img_data_generator_inst/h_ratio[2]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) img_data_generator_inst/addra_reg[0]/CLR, img_data_generator_inst/addra_reg[10]/CLR, img_data_generator_inst/addra_reg[11]/CLR, img_data_generator_inst/addra_reg[12]/CLR, img_data_generator_inst/addra_reg[13]/CLR, img_data_generator_inst/addra_reg[14]/CLR, img_data_generator_inst/addra_reg[15]/CLR, img_data_generator_inst/addra_reg[16]/CLR, img_data_generator_inst/addra_reg[1]/CLR, img_data_generator_inst/addra_reg[2]/CLR, img_data_generator_inst/addra_reg[3]/CLR, img_data_generator_inst/addra_reg[4]/CLR, img_data_generator_inst/addra_reg[5]/CLR, img_data_generator_inst/addra_reg[6]/CLR, img_data_generator_inst/addra_reg[7]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 [get_ports sys_clk] (Source: E:/eth_ddr3_hdmi/eth_ddr3_hdmi.srcs/constrs_1/imports/new/top.xdc (Line: 10))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/eth_ddr3_hdmi/eth_ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 [get_ports sys_clk] (Source: E:/eth_ddr3_hdmi/eth_ddr3_hdmi.srcs/constrs_1/imports/new/top.xdc (Line: 10))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/eth_ddr3_hdmi/eth_ddr3_hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


