Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a979d1bf9e204dd5973313b5ca382038 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testTC_behav xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" Line 2. Module countUD16L doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.edgeDect
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.topMod
Compiling module xil_defaultlib.testTC
Compiling module xil_defaultlib.glbl
Built simulation snapshot testTC_behav
