// Seed: 1021394375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  input wire id_3;
  input wire id_2;
  assign module_2.id_0 = 0;
  input wire id_1;
  parameter id_5 = 1;
  assign id_4 = 1;
  assign id_4 = id_2;
endmodule
program module_1;
  wire [-1 : 1] id_1, id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endprogram
module module_2 (
    input supply0 id_0,
    output tri1 id_1
    , id_5,
    output tri1 id_2,
    output uwire id_3
    , id_6
);
  assign id_5 = id_0;
  assign id_1 = -1;
  assign id_3 = id_6;
  uwire id_7 = -1;
  logic id_8;
  ;
  assign id_2 = 1'b0;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = 1;
endmodule
