================================================================================ 
Commit: fa8afaf6a6be913407fceabf2708b0d0c7e62f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:57:37 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1493_00
Edited
Hsd-es-id: N/A
Original commit date: Wed Dec 2 17:53:25 2020 -0800
Change-Id: I93b1cf67d1c68fb7f5f9f9ab32861717a8f6106a
Original commit hash: 4ac57ab43f29f3cba4f0e8a00e155c62ecca89da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40558fa9f9a765052cd1289b74899785ab1864d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:57:27 2021 -0800 
-------------------------------------------------------------------------------- 
[RPL-S] C1S: Add the basic checking of RPL-S CPUID in TCSS/MRC/VMD.

Simple let the RPL-S act as ADL-S now, then can boot to Win10.
Edited
Hsd-es-id: 1508587456
Original commit date: Fri Nov 27 15:45:16 2020 +0800
Change-Id: Ic91c538731426f647ffe46ed58aa0e1b32586402
Original commit hash: f47ecd7742584ef183fb003f8608bd5ed5f3f1c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 6cb145431be38877c62a369053e07106aa063de6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:45 2021 -0800 
-------------------------------------------------------------------------------- 
[ADP-P ][PO][Audio]: Add support for ALC 245 for ADL
Edited
Remove option for select external or internal codec.
All external or internal codecs verbs tables are added to common verb database.
Add verb table for ALC245

Hsd-es-id: 16012222312
Original commit date: Wed Dec 2 10:58:27 2020 +0100
Change-Id: I1a9b073b12db9fc1b62ee0239c0119ce1c84d16f
Original commit hash: b69e27f5875467567a8e0f78fdb0d7b9a6ef5bfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 47a8729e7b122aec38b67bb7e911a20679487683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:38 2021 -0800 
-------------------------------------------------------------------------------- 
[C1S/ME] ME recovery process initiated when HDA_SDO is asserted
Edited
Resolution: When ME is disabled by HDA_SDO jumper, ME resiliency driver should read ME FWSTS from HOB.
            Merge change from TGL.

Hsd-es-id: 16012163183
Original commit date: Wed Dec 2 13:08:15 2020 +0800
Change-Id: I9208e16b7233ea1036b1489d83463a0bd2b3518e
Original commit hash: 9d4efb5e3be4632fc7999efaeeecbe13e1eeaf5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: f9960a3f383fb469c1afbcf40e82585fbfc40fd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:36 2021 -0800 
-------------------------------------------------------------------------------- 
18013974295: [Dfx][ME] Program MCTP for Dfx ME

When onboard is Dfx ME, MCTP should be programmed.
MCTP programming can be disabled using MctpBroadcastCycle BIOS Setup knob

Hsd-es-id: 18013974295
Original commit date: Mon Nov 30 09:33:47 2020 +0100
Change-Id: Iefa6a8425e4fe6e0dafdb14fde0495c07f9ad55e
Original commit hash: 687c809f6c970e0064df0ca029d694f1dc8b63ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: 261540eccb02defefda28ec65dca7ab90e06e147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:28 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 2 01:31:36 2020 -0800
Change-Id: Ic24eda02a425fdf06b986b29968cebe926dec214
Original commit hash: 3cb15ef5c322c2abee933f4fb4ca94f92fd827d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0ce3f0899c2a8590eb9d445d85497c9dcd72caf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:26 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL][HSLE]BUILD Failure when setting PcdOverclockEnable set to FALSE

Hsd-es-id: 16012218061
Original commit date: Mon Nov 30 00:39:15 2020 -0800
Change-Id: I3ec66c6272a0976ae1bda28ddeceda6f7fea4502
Original commit hash: 8094f28f5b911e0cdd18b8144e9959130d4f5c1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.inf

================================================================================ 
Commit: 54f2a32172cbe80d5fd5ca2d7cc85a9f8b90206e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:23 2021 -0800 
-------------------------------------------------------------------------------- 
UsbLib: Allow for disabling USB lanes

This change adds second function to UsbLib to allow for manually
providing number of USB2 and USB3 lanes instead of relying on amount
reported by xHCI controller.

Hsd-es-id: 16011827131
Original commit date: Mon Nov 23 12:55:09 2020 +0100
Change-Id: If563261a8de658a422ad0bf23020b3b4788aa0a7
Original commit hash: 8aaf3f0063b09c82354eb4a31744350336be30ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/UsbLib.h
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 3e3765e96db6703712e1a3c16a6ac4c8e724df99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:18 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL S] Integrate GOP 1048

Hsd-es-id: 16012200983
Original commit date: Wed Nov 25 22:49:12 2020 +0530
Change-Id: I22faa33db7468ff462f8b2637338aa4b02cc9ee3
Original commit hash: 9438d9b2c2664d3511baca8ca70e8e300b4f6df5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 5a1d3c96e49f14f544112cbef75aedde68da93ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:14 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 90e29a58585b5df2cff304e09bbbb31997d92e20)

Wed Dec 2 06:48:03 2020 +0000
Original commit date: Wed Dec 2 06:48:03 2020 +0000
Original commit hash: e4decf04d9dd5c86bd2b8eec1f4e2df7f8bdba7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9910cbcf530a27e6c623b6e233a2c5b82b5195c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:56:11 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308040886][ADL-S][A0][DDR5] fastboot with SAGV DDR5 fail to boot/hang after first transition

Issue:
 At the end of MRC Fast flow the Generic MRS FSM is not configured properly for the runtime usage of SAGV

Root cause:
 In Fast flow MRC is using Generic MRS FSM to issue JEDEC Reset/Init, clobbering the restored FSM configuration.
 Hence the final state of FSM registers is not matching the final expected SAGV configuration

Solution:
 In fast flow run the Generic MRS FSM to issue the full JEDEC init sequence, without reprogramming it.
 All the FSM registers are part of save/restore, so it's ready to be used.
 Add MR13 / DllReset to Ddr5SagvMrOrder table
 MrcSaGvFinal: call MrcFinalizeMrSeq regardless of SAGV, because we will use FSM in the Fast flow also when SAGV is off.

[
Hsd-es-id: 1308040886
Original commit date: Wed Oct 14 13:36:43 2020 -0700
Change-Id: I857037c60a0889ebd0327505213b646239833d00
Original commit hash: 5e8294e2cd3bdf47cc5ac0e4eeea9bf363be3384

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 19f45980846172cf526ef4b395c6e90b2a1c82b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:55:57 2021 -0800 
-------------------------------------------------------------------------------- 
Clean up unused API's and Structure defines in Features.c

Clean up unused API's and Structure defines

Hsd-es-id: 16012204931
Original commit date: Mon Nov 30 15:22:35 2020 +0800
Change-Id: Ic52d201297b6297f0d96888b810ebfe2efb4e95f
Original commit hash: 94cc1f53a29350e02d7b61648691e06aedecc6ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h

================================================================================ 
Commit: 854a70de8bf229c9180d32879c9fdc228608cf0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:55:50 2021 -0800 
-------------------------------------------------------------------------------- 
PeiPchInitLib: Fix ADP xHCI IP version

Only ADP-S uses xHCI IP v19.0 and other use v18. This change fixes that
and assigns correct IP version to a correct PCH flavor.

Hsd-es-id: 16012229008
Original commit date: Fri Nov 27 14:55:55 2020 +0100
Change-Id: Ide76446f024a4a4c24e0266f0c6267e5fb570c73
Original commit hash: ae569b1ac6d71dc55af1e06579a3b464ed3fca1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 5dd29249cdaee803981a1ffd902e53e4ebecbcca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:55:45 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADL-P] Bios is displaying only showing 0-5 but we have 10 CLK.

Hsd-es-id: 16012142193
Original commit date: Tue Nov 24 12:13:00 2020 +0530
Change-Id: I303a52cee0b7d513f2aa6bbf40b59f5dcd0cf0e5
Original commit hash: 4b28e394ebeddd4198123546b0b88aa00a4c8a93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 5cb4fd6e282dc2ebf51bf704f3a64d1084fb4bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:55:38 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADL-P J0 PO] System was slowing down after connecting Cnvi device..

Change : Upadate Policy as per ADL-P for COM0

Hsd-es-id: 16012169417
Original commit date: Tue Dec 1 19:07:37 2020 +0530
Change-Id: Ib932e0904732ec5e1a0ed833d60c7074c057257b
Original commit hash: 8ae72b3aa7de176b557c443a3f23b6ac7dd6147e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 4f8c4be77a80f641a6c6455dbe33381652fcb6e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 27 08:55:33 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Corrected the microcode alignment to 4K

To fix issue: Mcheck not initializing with latest IFWI.
Edited
Hsd-es-id: 1308209247
Original commit date: Tue Dec 1 10:54:59 2020 +0530
Change-Id: Ic589534f114c03f29f68c43c19a8ec2fe7f9cfb1
Original commit hash: 1a5eff614fde6fddb9fa718495f985a2aa0fec8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
