
CanLin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004020  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080040e0  080040e0  000050e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004118  08004118  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004118  08004118  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004118  08004118  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004118  08004118  00005118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800411c  0800411c  0000511c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004120  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000000c  0800412c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  0800412c  00006218  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a75f  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001af4  00000000  00000000  00010793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  00012288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000648  00000000  00000000  00012ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018331  00000000  00000000  000130f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa3f  00000000  00000000  0002b429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b377  00000000  00000000  00035e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c11df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c08  00000000  00000000  000c1224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c2e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080040c8 	.word	0x080040c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080040c8 	.word	0x080040c8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <HAL_UART_RxHalfCpltCallback>:
uint32_t 			CanTxMailbox;
volatile uint8_t 	data_received_flag = 0;


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	@ (800024c <HAL_UART_RxHalfCpltCallback+0x2c>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d108      	bne.n	8000244 <HAL_UART_RxHalfCpltCallback+0x24>
    {
        // İlk yarıyı güvenli bir yere kopyala
        memcpy(RxData_Processing, &RxData[0], PACKET_SIZE);
 8000232:	4b07      	ldr	r3, [pc, #28]	@ (8000250 <HAL_UART_RxHalfCpltCallback+0x30>)
 8000234:	4a07      	ldr	r2, [pc, #28]	@ (8000254 <HAL_UART_RxHalfCpltCallback+0x34>)
 8000236:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000238:	c313      	stmia	r3!, {r0, r1, r4}
 800023a:	6812      	ldr	r2, [r2, #0]
 800023c:	601a      	str	r2, [r3, #0]
        data_received_flag = 1;
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <HAL_UART_RxHalfCpltCallback+0x38>)
 8000240:	2201      	movs	r2, #1
 8000242:	701a      	strb	r2, [r3, #0]
    }
}
 8000244:	46c0      	nop			@ (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b003      	add	sp, #12
 800024a:	bd90      	pop	{r4, r7, pc}
 800024c:	40004400 	.word	0x40004400
 8000250:	200001bc 	.word	0x200001bc
 8000254:	200001cc 	.word	0x200001cc
 8000258:	20000210 	.word	0x20000210

0800025c <HAL_UART_RxCpltCallback>:

// Tam Doldu (32. byte geldiğinde tetiklenir ve başa döner)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800025c:	b590      	push	{r4, r7, lr}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a08      	ldr	r2, [pc, #32]	@ (800028c <HAL_UART_RxCpltCallback+0x30>)
 800026a:	4293      	cmp	r3, r2
 800026c:	d109      	bne.n	8000282 <HAL_UART_RxCpltCallback+0x26>
    {
        // İkinci yarıyı güvenli bir yere kopyala
        memcpy(RxData_Processing, &RxData[PACKET_SIZE], PACKET_SIZE);
 800026e:	4a08      	ldr	r2, [pc, #32]	@ (8000290 <HAL_UART_RxCpltCallback+0x34>)
 8000270:	4b08      	ldr	r3, [pc, #32]	@ (8000294 <HAL_UART_RxCpltCallback+0x38>)
 8000272:	3310      	adds	r3, #16
 8000274:	cb13      	ldmia	r3!, {r0, r1, r4}
 8000276:	c213      	stmia	r2!, {r0, r1, r4}
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	6013      	str	r3, [r2, #0]
        data_received_flag = 1;
 800027c:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <HAL_UART_RxCpltCallback+0x3c>)
 800027e:	2201      	movs	r2, #1
 8000280:	701a      	strb	r2, [r3, #0]
    }
}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	b003      	add	sp, #12
 8000288:	bd90      	pop	{r4, r7, pc}
 800028a:	46c0      	nop			@ (mov r8, r8)
 800028c:	40004400 	.word	0x40004400
 8000290:	200001bc 	.word	0x200001bc
 8000294:	200001cc 	.word	0x200001cc
 8000298:	20000210 	.word	0x20000210

0800029c <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a0c      	ldr	r2, [pc, #48]	@ (80002dc <HAL_UART_ErrorCallback+0x40>)
 80002aa:	4293      	cmp	r3, r2
 80002ac:	d111      	bne.n	80002d2 <HAL_UART_ErrorCallback+0x36>
    {
        __HAL_UART_CLEAR_OREFLAG(huart);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	2208      	movs	r2, #8
 80002b4:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_NEFLAG(huart);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	2204      	movs	r2, #4
 80002bc:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FEFLAG(huart);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	2202      	movs	r2, #2
 80002c4:	621a      	str	r2, [r3, #32]


        HAL_UART_Receive_DMA(huart, RxData, 16);
 80002c6:	4906      	ldr	r1, [pc, #24]	@ (80002e0 <HAL_UART_ErrorCallback+0x44>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2210      	movs	r2, #16
 80002cc:	0018      	movs	r0, r3
 80002ce:	f002 fda9 	bl	8002e24 <HAL_UART_Receive_DMA>
    }
}
 80002d2:	46c0      	nop			@ (mov r8, r8)
 80002d4:	46bd      	mov	sp, r7
 80002d6:	b002      	add	sp, #8
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	46c0      	nop			@ (mov r8, r8)
 80002dc:	40004400 	.word	0x40004400
 80002e0:	200001cc 	.word	0x200001cc

080002e4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b084      	sub	sp, #16
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
    //CAN Mesajını Al
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CanRxHeader, CanRxData);
 80002ec:	4b35      	ldr	r3, [pc, #212]	@ (80003c4 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80002ee:	4a36      	ldr	r2, [pc, #216]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	2100      	movs	r1, #0
 80002f4:	f000 fffb 	bl	80012ee <HAL_CAN_GetRxMessage>


    //UART Meşgul mü
    if (huart2.gState != HAL_UART_STATE_READY)
 80002f8:	4b34      	ldr	r3, [pc, #208]	@ (80003cc <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80002fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80002fc:	2b20      	cmp	r3, #32
 80002fe:	d15d      	bne.n	80003bc <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>
    {
        return;
    }

    // BYTE 0: Header, seri porttan gelen veri doğru mu diye uygulama kontrol edecek.
    TxData[0] = 0xAA;
 8000300:	4b33      	ldr	r3, [pc, #204]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000302:	22aa      	movs	r2, #170	@ 0xaa
 8000304:	701a      	strb	r2, [r3, #0]

    // BYTE 1: ID Type
    uint32_t tempID;
    if (CanRxHeader.IDE == CAN_ID_EXT)
 8000306:	4b30      	ldr	r3, [pc, #192]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	2b04      	cmp	r3, #4
 800030c:	d106      	bne.n	800031c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
    {
        TxData[1] = 0x01;        // EXT
 800030e:	4b30      	ldr	r3, [pc, #192]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000310:	2201      	movs	r2, #1
 8000312:	705a      	strb	r2, [r3, #1]
        tempID = CanRxHeader.ExtId;
 8000314:	4b2c      	ldr	r3, [pc, #176]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	e005      	b.n	8000328 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
    }
    else
    {
        TxData[1] = 0x00;        // STD
 800031c:	4b2c      	ldr	r3, [pc, #176]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800031e:	2200      	movs	r2, #0
 8000320:	705a      	strb	r2, [r3, #1]
        tempID = CanRxHeader.StdId;
 8000322:	4b29      	ldr	r3, [pc, #164]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	60fb      	str	r3, [r7, #12]
    }

    // BYTE 2-5: ID
    TxData[2] = (tempID >> 24) & 0xFF;
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	0e1b      	lsrs	r3, r3, #24
 800032c:	b2da      	uxtb	r2, r3
 800032e:	4b28      	ldr	r3, [pc, #160]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000330:	709a      	strb	r2, [r3, #2]
    TxData[3] = (tempID >> 16) & 0xFF;
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	0c1b      	lsrs	r3, r3, #16
 8000336:	b2da      	uxtb	r2, r3
 8000338:	4b25      	ldr	r3, [pc, #148]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800033a:	70da      	strb	r2, [r3, #3]
    TxData[4] = (tempID >> 8)  & 0xFF;
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	0a1b      	lsrs	r3, r3, #8
 8000340:	b2da      	uxtb	r2, r3
 8000342:	4b23      	ldr	r3, [pc, #140]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000344:	711a      	strb	r2, [r3, #4]
    TxData[5] = (tempID & 0xFF);
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	b2da      	uxtb	r2, r3
 800034a:	4b21      	ldr	r3, [pc, #132]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800034c:	715a      	strb	r2, [r3, #5]

    // BYTE 6: DLC
    TxData[6] = CanRxHeader.DLC;
 800034e:	4b1e      	ldr	r3, [pc, #120]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8000350:	691b      	ldr	r3, [r3, #16]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	4b1e      	ldr	r3, [pc, #120]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000356:	719a      	strb	r2, [r3, #6]

    // BYTE 7-14: Data Payload
    // döngü sabit dlc dışındakiler 0 olacak
    for (uint8_t i = 0; i < 8; i++)
 8000358:	230b      	movs	r3, #11
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	2200      	movs	r2, #0
 800035e:	701a      	strb	r2, [r3, #0]
 8000360:	e01d      	b.n	800039e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
    {
        if (i < CanRxHeader.DLC)
 8000362:	210b      	movs	r1, #11
 8000364:	187b      	adds	r3, r7, r1
 8000366:	781a      	ldrb	r2, [r3, #0]
 8000368:	4b17      	ldr	r3, [pc, #92]	@ (80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 800036a:	691b      	ldr	r3, [r3, #16]
 800036c:	429a      	cmp	r2, r3
 800036e:	d209      	bcs.n	8000384 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
        {
            TxData[7 + i] = CanRxData[i];
 8000370:	187b      	adds	r3, r7, r1
 8000372:	781a      	ldrb	r2, [r3, #0]
 8000374:	187b      	adds	r3, r7, r1
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	3307      	adds	r3, #7
 800037a:	4912      	ldr	r1, [pc, #72]	@ (80003c4 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 800037c:	5c89      	ldrb	r1, [r1, r2]
 800037e:	4a14      	ldr	r2, [pc, #80]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000380:	54d1      	strb	r1, [r2, r3]
 8000382:	e006      	b.n	8000392 <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
        }
        else
        {
            TxData[7 + i] = 0x00; // Kullanılmayan byte'ları temizle
 8000384:	230b      	movs	r3, #11
 8000386:	18fb      	adds	r3, r7, r3
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	3307      	adds	r3, #7
 800038c:	4a10      	ldr	r2, [pc, #64]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800038e:	2100      	movs	r1, #0
 8000390:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < 8; i++)
 8000392:	210b      	movs	r1, #11
 8000394:	187b      	adds	r3, r7, r1
 8000396:	781a      	ldrb	r2, [r3, #0]
 8000398:	187b      	adds	r3, r7, r1
 800039a:	3201      	adds	r2, #1
 800039c:	701a      	strb	r2, [r3, #0]
 800039e:	230b      	movs	r3, #11
 80003a0:	18fb      	adds	r3, r7, r3
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b07      	cmp	r3, #7
 80003a6:	d9dc      	bls.n	8000362 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
        }
    }

    // BYTE 15: Footer, seri porttan gelen veri doğru mu diye uygulama kontrol edecek.
    TxData[15] = 0x55;
 80003a8:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 80003aa:	2255      	movs	r2, #85	@ 0x55
 80003ac:	73da      	strb	r2, [r3, #15]
    HAL_UART_Transmit_DMA(&huart2, TxData, 16);
 80003ae:	4908      	ldr	r1, [pc, #32]	@ (80003d0 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 80003b0:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80003b2:	2210      	movs	r2, #16
 80003b4:	0018      	movs	r0, r3
 80003b6:	f002 fca5 	bl	8002d04 <HAL_UART_Transmit_DMA>
 80003ba:	e000      	b.n	80003be <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
        return;
 80003bc:	46c0      	nop			@ (mov r8, r8)
}
 80003be:	46bd      	mov	sp, r7
 80003c0:	b004      	add	sp, #16
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000204 	.word	0x20000204
 80003c8:	200001a0 	.word	0x200001a0
 80003cc:	20000050 	.word	0x20000050
 80003d0:	200001ec 	.word	0x200001ec

080003d4 <Send_CAN_Message_From_Buffer>:

void Send_CAN_Message_From_Buffer()
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0

    // ID Tipi (Byte 1)
    // 0x01: Extended, 0x00: Standard
    if (RxData_Processing[1] == 0x01)
 80003da:	4b31      	ldr	r3, [pc, #196]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 80003dc:	785b      	ldrb	r3, [r3, #1]
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d117      	bne.n	8000412 <Send_CAN_Message_From_Buffer+0x3e>
    {
        CanTxHeader.IDE = CAN_ID_EXT;
 80003e2:	4b30      	ldr	r3, [pc, #192]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 80003e4:	2204      	movs	r2, #4
 80003e6:	609a      	str	r2, [r3, #8]
        // Big Endian ID Birleştirme (Byte 2,3,4,5)
        CanTxHeader.ExtId = (RxData_Processing[2] << 24) | (RxData_Processing[3] << 16) | (RxData_Processing[4] << 8) | RxData_Processing[5];
 80003e8:	4b2d      	ldr	r3, [pc, #180]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 80003ea:	789b      	ldrb	r3, [r3, #2]
 80003ec:	061a      	lsls	r2, r3, #24
 80003ee:	4b2c      	ldr	r3, [pc, #176]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 80003f0:	78db      	ldrb	r3, [r3, #3]
 80003f2:	041b      	lsls	r3, r3, #16
 80003f4:	431a      	orrs	r2, r3
 80003f6:	4b2a      	ldr	r3, [pc, #168]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 80003f8:	791b      	ldrb	r3, [r3, #4]
 80003fa:	021b      	lsls	r3, r3, #8
 80003fc:	4313      	orrs	r3, r2
 80003fe:	4a28      	ldr	r2, [pc, #160]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000400:	7952      	ldrb	r2, [r2, #5]
 8000402:	4313      	orrs	r3, r2
 8000404:	001a      	movs	r2, r3
 8000406:	4b27      	ldr	r3, [pc, #156]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000408:	605a      	str	r2, [r3, #4]
        CanTxHeader.StdId = 0;
 800040a:	4b26      	ldr	r3, [pc, #152]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	e016      	b.n	8000440 <Send_CAN_Message_From_Buffer+0x6c>
    }
    else
    {
        CanTxHeader.IDE = CAN_ID_STD;
 8000412:	4b24      	ldr	r3, [pc, #144]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
        // Standart ID 11-bit olduğu için 32-bitlik verinin son 11 biti
        CanTxHeader.StdId = (RxData_Processing[2] << 24) | (RxData_Processing[3] << 16) | (RxData_Processing[4] << 8) | RxData_Processing[5];
 8000418:	4b21      	ldr	r3, [pc, #132]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 800041a:	789b      	ldrb	r3, [r3, #2]
 800041c:	061a      	lsls	r2, r3, #24
 800041e:	4b20      	ldr	r3, [pc, #128]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000420:	78db      	ldrb	r3, [r3, #3]
 8000422:	041b      	lsls	r3, r3, #16
 8000424:	431a      	orrs	r2, r3
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000428:	791b      	ldrb	r3, [r3, #4]
 800042a:	021b      	lsls	r3, r3, #8
 800042c:	4313      	orrs	r3, r2
 800042e:	4a1c      	ldr	r2, [pc, #112]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000430:	7952      	ldrb	r2, [r2, #5]
 8000432:	4313      	orrs	r3, r2
 8000434:	001a      	movs	r2, r3
 8000436:	4b1b      	ldr	r3, [pc, #108]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000438:	601a      	str	r2, [r3, #0]
        CanTxHeader.ExtId = 0;
 800043a:	4b1a      	ldr	r3, [pc, #104]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 800043c:	2200      	movs	r2, #0
 800043e:	605a      	str	r2, [r3, #4]
    }

    // DLC (Byte 6)
    CanTxHeader.DLC = RxData_Processing[6];
 8000440:	4b17      	ldr	r3, [pc, #92]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000442:	799b      	ldrb	r3, [r3, #6]
 8000444:	001a      	movs	r2, r3
 8000446:	4b17      	ldr	r3, [pc, #92]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000448:	611a      	str	r2, [r3, #16]
    if(CanTxHeader.DLC > 8) CanTxHeader.DLC = 8; // Güvenlik limiti
 800044a:	4b16      	ldr	r3, [pc, #88]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 800044c:	691b      	ldr	r3, [r3, #16]
 800044e:	2b08      	cmp	r3, #8
 8000450:	d902      	bls.n	8000458 <Send_CAN_Message_From_Buffer+0x84>
 8000452:	4b14      	ldr	r3, [pc, #80]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000454:	2208      	movs	r2, #8
 8000456:	611a      	str	r2, [r3, #16]

    // RTR ve TimeStamp Ayarları
    CanTxHeader.RTR = CAN_RTR_DATA;
 8000458:	4b12      	ldr	r3, [pc, #72]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 800045a:	2200      	movs	r2, #0
 800045c:	60da      	str	r2, [r3, #12]
    CanTxHeader.TransmitGlobalTime = DISABLE;
 800045e:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000460:	2200      	movs	r2, #0
 8000462:	751a      	strb	r2, [r3, #20]

    // Veriyi Kopyala (Byte 7 den itibaren)
    for (int i = 0; i < CanTxHeader.DLC; i++)
 8000464:	2300      	movs	r3, #0
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	e00b      	b.n	8000482 <Send_CAN_Message_From_Buffer+0xae>
    {
        CanTxData[i] = RxData_Processing[7 + i];
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	3307      	adds	r3, #7
 800046e:	4a0c      	ldr	r2, [pc, #48]	@ (80004a0 <Send_CAN_Message_From_Buffer+0xcc>)
 8000470:	5cd1      	ldrb	r1, [r2, r3]
 8000472:	4a0d      	ldr	r2, [pc, #52]	@ (80004a8 <Send_CAN_Message_From_Buffer+0xd4>)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	18d3      	adds	r3, r2, r3
 8000478:	1c0a      	adds	r2, r1, #0
 800047a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < CanTxHeader.DLC; i++)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	3301      	adds	r3, #1
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000484:	691a      	ldr	r2, [r3, #16]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	429a      	cmp	r2, r3
 800048a:	d8ee      	bhi.n	800046a <Send_CAN_Message_From_Buffer+0x96>
    }

    // CAN Hattı Müsait mi? (Mailbox Kontrolü)
   HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &CanTxMailbox);
 800048c:	4b07      	ldr	r3, [pc, #28]	@ (80004ac <Send_CAN_Message_From_Buffer+0xd8>)
 800048e:	4a06      	ldr	r2, [pc, #24]	@ (80004a8 <Send_CAN_Message_From_Buffer+0xd4>)
 8000490:	4904      	ldr	r1, [pc, #16]	@ (80004a4 <Send_CAN_Message_From_Buffer+0xd0>)
 8000492:	4807      	ldr	r0, [pc, #28]	@ (80004b0 <Send_CAN_Message_From_Buffer+0xdc>)
 8000494:	f000 fe59 	bl	800114a <HAL_CAN_AddTxMessage>

}
 8000498:	46c0      	nop			@ (mov r8, r8)
 800049a:	46bd      	mov	sp, r7
 800049c:	b002      	add	sp, #8
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	200001bc 	.word	0x200001bc
 80004a4:	20000188 	.word	0x20000188
 80004a8:	200001fc 	.word	0x200001fc
 80004ac:	2000020c 	.word	0x2000020c
 80004b0:	20000028 	.word	0x20000028

080004b4 <Set_CAN_BaudRate>:

void Set_CAN_BaudRate(uint8_t index)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	0002      	movs	r2, r0
 80004bc:	1dfb      	adds	r3, r7, #7
 80004be:	701a      	strb	r2, [r3, #0]
    // Mevcut hızı tut
    static uint8_t current_baud_index = 0;

    // Eğer aynı hız geldiyse işlem yapma
    if (current_baud_index == index) return;
 80004c0:	4b21      	ldr	r3, [pc, #132]	@ (8000548 <Set_CAN_BaudRate+0x94>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	1dfa      	adds	r2, r7, #7
 80004c6:	7812      	ldrb	r2, [r2, #0]
 80004c8:	429a      	cmp	r2, r3
 80004ca:	d039      	beq.n	8000540 <Set_CAN_BaudRate+0x8c>

    // 1. CAN Modülünü Durdur
    HAL_CAN_Stop(&hcan);
 80004cc:	4b1f      	ldr	r3, [pc, #124]	@ (800054c <Set_CAN_BaudRate+0x98>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f000 fdf0 	bl	80010b4 <HAL_CAN_Stop>

    // Prescaler Değerini Belirle
    uint32_t prescaler = 0;
 80004d4:	2300      	movs	r3, #0
 80004d6:	60fb      	str	r3, [r7, #12]

    switch (index)
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b03      	cmp	r3, #3
 80004de:	d011      	beq.n	8000504 <Set_CAN_BaudRate+0x50>
 80004e0:	dc13      	bgt.n	800050a <Set_CAN_BaudRate+0x56>
 80004e2:	2b02      	cmp	r3, #2
 80004e4:	d00b      	beq.n	80004fe <Set_CAN_BaudRate+0x4a>
 80004e6:	dc10      	bgt.n	800050a <Set_CAN_BaudRate+0x56>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <Set_CAN_BaudRate+0x3e>
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d003      	beq.n	80004f8 <Set_CAN_BaudRate+0x44>
 80004f0:	e00b      	b.n	800050a <Set_CAN_BaudRate+0x56>
    {
        case 0: // 125 kbps
            prescaler = 24;
 80004f2:	2318      	movs	r3, #24
 80004f4:	60fb      	str	r3, [r7, #12]
            break;
 80004f6:	e00b      	b.n	8000510 <Set_CAN_BaudRate+0x5c>
        case 1: // 250 kbps
            prescaler = 12;
 80004f8:	230c      	movs	r3, #12
 80004fa:	60fb      	str	r3, [r7, #12]
            break;
 80004fc:	e008      	b.n	8000510 <Set_CAN_BaudRate+0x5c>
        case 2: // 500 kbps
            prescaler = 6;
 80004fe:	2306      	movs	r3, #6
 8000500:	60fb      	str	r3, [r7, #12]
            break;
 8000502:	e005      	b.n	8000510 <Set_CAN_BaudRate+0x5c>
        case 3: // 1 Mbps
            prescaler = 3;
 8000504:	2303      	movs	r3, #3
 8000506:	60fb      	str	r3, [r7, #12]
            break;
 8000508:	e002      	b.n	8000510 <Set_CAN_BaudRate+0x5c>
        default:
            // Hatalı index gelirse varsayılan 500k
            prescaler = 6;
 800050a:	2306      	movs	r3, #6
 800050c:	60fb      	str	r3, [r7, #12]
            break;
 800050e:	46c0      	nop			@ (mov r8, r8)
    }

    hcan.Init.Prescaler = prescaler;
 8000510:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <Set_CAN_BaudRate+0x98>)
 8000512:	68fa      	ldr	r2, [r7, #12]
 8000514:	605a      	str	r2, [r3, #4]

    // 4. Yeniden Init Et
    if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000516:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <Set_CAN_BaudRate+0x98>)
 8000518:	0018      	movs	r0, r3
 800051a:	f000 fb95 	bl	8000c48 <HAL_CAN_Init>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <Set_CAN_BaudRate+0x72>
    {
        // Hata Yönetimi (Örn: LED Yak)
        Error_Handler();
 8000522:	f000 f975 	bl	8000810 <Error_Handler>
    }

    // 5. CAN'ı Tekrar Başlat
    if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000526:	4b09      	ldr	r3, [pc, #36]	@ (800054c <Set_CAN_BaudRate+0x98>)
 8000528:	0018      	movs	r0, r3
 800052a:	f000 fd7d 	bl	8001028 <HAL_CAN_Start>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <Set_CAN_BaudRate+0x82>
    {
        // Hata Yönetimi
        Error_Handler();
 8000532:	f000 f96d 	bl	8000810 <Error_Handler>
    }

    // Yeni hızı kaydet
    current_baud_index = index;
 8000536:	4b04      	ldr	r3, [pc, #16]	@ (8000548 <Set_CAN_BaudRate+0x94>)
 8000538:	1dfa      	adds	r2, r7, #7
 800053a:	7812      	ldrb	r2, [r2, #0]
 800053c:	701a      	strb	r2, [r3, #0]
 800053e:	e000      	b.n	8000542 <Set_CAN_BaudRate+0x8e>
    if (current_baud_index == index) return;
 8000540:	46c0      	nop			@ (mov r8, r8)
}
 8000542:	46bd      	mov	sp, r7
 8000544:	b004      	add	sp, #16
 8000546:	bd80      	pop	{r7, pc}
 8000548:	20000211 	.word	0x20000211
 800054c:	20000028 	.word	0x20000028

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000554:	f000 fb14 	bl	8000b80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000558:	f000 f83e 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055c:	f000 f932 	bl	80007c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000560:	f000 f912 	bl	8000788 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000564:	f000 f8de 	bl	8000724 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000568:	f000 f872 	bl	8000650 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, RxData, RX_BUFFER_SIZE);
 800056c:	4914      	ldr	r1, [pc, #80]	@ (80005c0 <main+0x70>)
 800056e:	4b15      	ldr	r3, [pc, #84]	@ (80005c4 <main+0x74>)
 8000570:	2220      	movs	r2, #32
 8000572:	0018      	movs	r0, r3
 8000574:	f002 fc56 	bl	8002e24 <HAL_UART_Receive_DMA>
  HAL_UART_Transmit_DMA(&huart2, TxData, 16);
 8000578:	4913      	ldr	r1, [pc, #76]	@ (80005c8 <main+0x78>)
 800057a:	4b12      	ldr	r3, [pc, #72]	@ (80005c4 <main+0x74>)
 800057c:	2210      	movs	r2, #16
 800057e:	0018      	movs	r0, r3
 8000580:	f002 fbc0 	bl	8002d04 <HAL_UART_Transmit_DMA>
  HAL_CAN_Start(&hcan);
 8000584:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <main+0x7c>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fd4e 	bl	8001028 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800058c:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <main+0x7c>)
 800058e:	2102      	movs	r1, #2
 8000590:	0018      	movs	r0, r3
 8000592:	f000 ffd7 	bl	8001544 <HAL_CAN_ActivateNotification>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 if(data_received_flag == 1)
 8000596:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <main+0x80>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	2b01      	cmp	r3, #1
 800059e:	d108      	bne.n	80005b2 <main+0x62>
	 {
		 if(RxData_Processing[15] == 0x55)
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <main+0x84>)
 80005a2:	7bdb      	ldrb	r3, [r3, #15]
 80005a4:	2b55      	cmp	r3, #85	@ 0x55
 80005a6:	d101      	bne.n	80005ac <main+0x5c>
		 {
			 Send_CAN_Message_From_Buffer();
 80005a8:	f7ff ff14 	bl	80003d4 <Send_CAN_Message_From_Buffer>
		 }

	      data_received_flag = 0; // Flag'i sıfırla
 80005ac:	4b08      	ldr	r3, [pc, #32]	@ (80005d0 <main+0x80>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	701a      	strb	r2, [r3, #0]
	 }

	 Set_CAN_BaudRate(RxData_Processing[0]);
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <main+0x84>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	0018      	movs	r0, r3
 80005b8:	f7ff ff7c 	bl	80004b4 <Set_CAN_BaudRate>
	 if(data_received_flag == 1)
 80005bc:	e7eb      	b.n	8000596 <main+0x46>
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	200001cc 	.word	0x200001cc
 80005c4:	20000050 	.word	0x20000050
 80005c8:	200001ec 	.word	0x200001ec
 80005cc:	20000028 	.word	0x20000028
 80005d0:	20000210 	.word	0x20000210
 80005d4:	200001bc 	.word	0x200001bc

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b093      	sub	sp, #76	@ 0x4c
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	2414      	movs	r4, #20
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	0018      	movs	r0, r3
 80005e4:	2334      	movs	r3, #52	@ 0x34
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f003 fd40 	bl	800406e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	0018      	movs	r0, r3
 80005f2:	2310      	movs	r3, #16
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f003 fd39 	bl	800406e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80005fc:	193b      	adds	r3, r7, r4
 80005fe:	2220      	movs	r2, #32
 8000600:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2201      	movs	r2, #1
 8000606:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800060e:	193b      	adds	r3, r7, r4
 8000610:	0018      	movs	r0, r3
 8000612:	f001 fe31 	bl	8002278 <HAL_RCC_OscConfig>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d001      	beq.n	800061e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800061a:	f000 f8f9 	bl	8000810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2207      	movs	r2, #7
 8000622:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2203      	movs	r2, #3
 8000628:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2200      	movs	r2, #0
 800062e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	2101      	movs	r1, #1
 800063a:	0018      	movs	r0, r3
 800063c:	f002 f9a2 	bl	8002984 <HAL_RCC_ClockConfig>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000644:	f000 f8e4 	bl	8000810 <Error_Handler>
  }
}
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b013      	add	sp, #76	@ 0x4c
 800064e:	bd90      	pop	{r4, r7, pc}

08000650 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000654:	4b2f      	ldr	r3, [pc, #188]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000656:	4a30      	ldr	r2, [pc, #192]	@ (8000718 <MX_CAN_Init+0xc8>)
 8000658:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 24;
 800065a:	4b2e      	ldr	r3, [pc, #184]	@ (8000714 <MX_CAN_Init+0xc4>)
 800065c:	2218      	movs	r2, #24
 800065e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000660:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000666:	4b2b      	ldr	r3, [pc, #172]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000668:	2200      	movs	r2, #0
 800066a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 800066c:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_CAN_Init+0xc4>)
 800066e:	22a0      	movs	r2, #160	@ 0xa0
 8000670:	0312      	lsls	r2, r2, #12
 8000672:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000674:	4b27      	ldr	r3, [pc, #156]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000676:	22c0      	movs	r2, #192	@ 0xc0
 8000678:	0392      	lsls	r2, r2, #14
 800067a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800067c:	4b25      	ldr	r3, [pc, #148]	@ (8000714 <MX_CAN_Init+0xc4>)
 800067e:	2200      	movs	r2, #0
 8000680:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000682:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000684:	2201      	movs	r2, #1
 8000686:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000688:	4b22      	ldr	r3, [pc, #136]	@ (8000714 <MX_CAN_Init+0xc4>)
 800068a:	2201      	movs	r2, #1
 800068c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800068e:	4b21      	ldr	r3, [pc, #132]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000690:	2201      	movs	r2, #1
 8000692:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000694:	4b1f      	ldr	r3, [pc, #124]	@ (8000714 <MX_CAN_Init+0xc4>)
 8000696:	2200      	movs	r2, #0
 8000698:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800069a:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <MX_CAN_Init+0xc4>)
 800069c:	2200      	movs	r2, #0
 800069e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80006a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <MX_CAN_Init+0xc4>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 fad0 	bl	8000c48 <HAL_CAN_Init>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d001      	beq.n	80006b0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80006ac:	f000 f8b0 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CanTxHeader.RTR 	= 	CAN_RTR_DATA;
 80006b0:	4b1a      	ldr	r3, [pc, #104]	@ (800071c <MX_CAN_Init+0xcc>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	60da      	str	r2, [r3, #12]
  CanTxHeader.DLC 	= 	8;
 80006b6:	4b19      	ldr	r3, [pc, #100]	@ (800071c <MX_CAN_Init+0xcc>)
 80006b8:	2208      	movs	r2, #8
 80006ba:	611a      	str	r2, [r3, #16]

  sFilterConfig.FilterBank 		= 	0;
 80006bc:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006be:	2200      	movs	r2, #0
 80006c0:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode 		= 	CAN_FILTERMODE_IDMASK;
 80006c2:	4b17      	ldr	r3, [pc, #92]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale 	= 	CAN_FILTERSCALE_32BIT;
 80006c8:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	61da      	str	r2, [r3, #28]

  sFilterConfig.FilterIdHigh 		= 	0x0000;
 80006ce:	4b14      	ldr	r3, [pc, #80]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow 		= 	0x0000;
 80006d4:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh 	= 	0x0000;
 80006da:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow 	= 	0x0000;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]

  sFilterConfig.FilterFIFOAssignment 	= CAN_RX_FIFO0;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation 		= ENABLE;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006ee:	2201      	movs	r2, #1
 80006f0:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank 	= 14;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006f4:	220e      	movs	r2, #14
 80006f6:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80006f8:	4a09      	ldr	r2, [pc, #36]	@ (8000720 <MX_CAN_Init+0xd0>)
 80006fa:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <MX_CAN_Init+0xc4>)
 80006fc:	0011      	movs	r1, r2
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fba0 	bl	8000e44 <HAL_CAN_ConfigFilter>
 8000704:	1e03      	subs	r3, r0, #0
 8000706:	d001      	beq.n	800070c <MX_CAN_Init+0xbc>
      {
        Error_Handler();
 8000708:	f000 f882 	bl	8000810 <Error_Handler>
      }

  /* USER CODE END CAN_Init 2 */

}
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	20000028 	.word	0x20000028
 8000718:	40006400 	.word	0x40006400
 800071c:	20000188 	.word	0x20000188
 8000720:	20000160 	.word	0x20000160

08000724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000728:	4b14      	ldr	r3, [pc, #80]	@ (800077c <MX_USART2_UART_Init+0x58>)
 800072a:	4a15      	ldr	r2, [pc, #84]	@ (8000780 <MX_USART2_UART_Init+0x5c>)
 800072c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1500000;
 800072e:	4b13      	ldr	r3, [pc, #76]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000730:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <MX_USART2_UART_Init+0x60>)
 8000732:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000734:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800073a:	4b10      	ldr	r3, [pc, #64]	@ (800077c <MX_USART2_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000740:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000746:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000748:	220c      	movs	r2, #12
 800074a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074c:	4b0b      	ldr	r3, [pc, #44]	@ (800077c <MX_USART2_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8000752:	4b0a      	ldr	r3, [pc, #40]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000754:	2280      	movs	r2, #128	@ 0x80
 8000756:	0212      	lsls	r2, r2, #8
 8000758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075a:	4b08      	ldr	r3, [pc, #32]	@ (800077c <MX_USART2_UART_Init+0x58>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000760:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000762:	2200      	movs	r2, #0
 8000764:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000766:	4b05      	ldr	r3, [pc, #20]	@ (800077c <MX_USART2_UART_Init+0x58>)
 8000768:	0018      	movs	r0, r3
 800076a:	f002 fa77 	bl	8002c5c <HAL_UART_Init>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000772:	f000 f84d 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000050 	.word	0x20000050
 8000780:	40004400 	.word	0x40004400
 8000784:	0016e360 	.word	0x0016e360

08000788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800078e:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_DMA_Init+0x38>)
 8000790:	695a      	ldr	r2, [r3, #20]
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_DMA_Init+0x38>)
 8000794:	2101      	movs	r1, #1
 8000796:	430a      	orrs	r2, r1
 8000798:	615a      	str	r2, [r3, #20]
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_DMA_Init+0x38>)
 800079c:	695b      	ldr	r3, [r3, #20]
 800079e:	2201      	movs	r2, #1
 80007a0:	4013      	ands	r3, r2
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2100      	movs	r1, #0
 80007aa:	200b      	movs	r0, #11
 80007ac:	f001 f9b4 	bl	8001b18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80007b0:	200b      	movs	r0, #11
 80007b2:	f001 f9c6 	bl	8001b42 <HAL_NVIC_EnableIRQ>

}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b002      	add	sp, #8
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <MX_GPIO_Init+0x48>)
 80007cc:	695a      	ldr	r2, [r3, #20]
 80007ce:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MX_GPIO_Init+0x48>)
 80007d0:	2180      	movs	r1, #128	@ 0x80
 80007d2:	0289      	lsls	r1, r1, #10
 80007d4:	430a      	orrs	r2, r1
 80007d6:	615a      	str	r2, [r3, #20]
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_GPIO_Init+0x48>)
 80007da:	695a      	ldr	r2, [r3, #20]
 80007dc:	2380      	movs	r3, #128	@ 0x80
 80007de:	029b      	lsls	r3, r3, #10
 80007e0:	4013      	ands	r3, r2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e6:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_GPIO_Init+0x48>)
 80007e8:	695a      	ldr	r2, [r3, #20]
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <MX_GPIO_Init+0x48>)
 80007ec:	2180      	movs	r1, #128	@ 0x80
 80007ee:	02c9      	lsls	r1, r1, #11
 80007f0:	430a      	orrs	r2, r1
 80007f2:	615a      	str	r2, [r3, #20]
 80007f4:	4b05      	ldr	r3, [pc, #20]	@ (800080c <MX_GPIO_Init+0x48>)
 80007f6:	695a      	ldr	r2, [r3, #20]
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	02db      	lsls	r3, r3, #11
 80007fc:	4013      	ands	r3, r2
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	40021000 	.word	0x40021000

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000814:	b672      	cpsid	i
}
 8000816:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000818:	46c0      	nop			@ (mov r8, r8)
 800081a:	e7fd      	b.n	8000818 <Error_Handler+0x8>

0800081c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	4b0f      	ldr	r3, [pc, #60]	@ (8000860 <HAL_MspInit+0x44>)
 8000824:	699a      	ldr	r2, [r3, #24]
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <HAL_MspInit+0x44>)
 8000828:	2101      	movs	r1, #1
 800082a:	430a      	orrs	r2, r1
 800082c:	619a      	str	r2, [r3, #24]
 800082e:	4b0c      	ldr	r3, [pc, #48]	@ (8000860 <HAL_MspInit+0x44>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	2201      	movs	r2, #1
 8000834:	4013      	ands	r3, r2
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <HAL_MspInit+0x44>)
 800083c:	69da      	ldr	r2, [r3, #28]
 800083e:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <HAL_MspInit+0x44>)
 8000840:	2180      	movs	r1, #128	@ 0x80
 8000842:	0549      	lsls	r1, r1, #21
 8000844:	430a      	orrs	r2, r1
 8000846:	61da      	str	r2, [r3, #28]
 8000848:	4b05      	ldr	r3, [pc, #20]	@ (8000860 <HAL_MspInit+0x44>)
 800084a:	69da      	ldr	r2, [r3, #28]
 800084c:	2380      	movs	r3, #128	@ 0x80
 800084e:	055b      	lsls	r3, r3, #21
 8000850:	4013      	ands	r3, r2
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b002      	add	sp, #8
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	40021000 	.word	0x40021000

08000864 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b08b      	sub	sp, #44	@ 0x2c
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	2414      	movs	r4, #20
 800086e:	193b      	adds	r3, r7, r4
 8000870:	0018      	movs	r0, r3
 8000872:	2314      	movs	r3, #20
 8000874:	001a      	movs	r2, r3
 8000876:	2100      	movs	r1, #0
 8000878:	f003 fbf9 	bl	800406e <memset>
  if(hcan->Instance==CAN)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a20      	ldr	r2, [pc, #128]	@ (8000904 <HAL_CAN_MspInit+0xa0>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d13a      	bne.n	80008fc <HAL_CAN_MspInit+0x98>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000886:	4b20      	ldr	r3, [pc, #128]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 8000888:	69da      	ldr	r2, [r3, #28]
 800088a:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 800088c:	2180      	movs	r1, #128	@ 0x80
 800088e:	0489      	lsls	r1, r1, #18
 8000890:	430a      	orrs	r2, r1
 8000892:	61da      	str	r2, [r3, #28]
 8000894:	4b1c      	ldr	r3, [pc, #112]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 8000896:	69da      	ldr	r2, [r3, #28]
 8000898:	2380      	movs	r3, #128	@ 0x80
 800089a:	049b      	lsls	r3, r3, #18
 800089c:	4013      	ands	r3, r2
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a2:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 80008a4:	695a      	ldr	r2, [r3, #20]
 80008a6:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 80008a8:	2180      	movs	r1, #128	@ 0x80
 80008aa:	02c9      	lsls	r1, r1, #11
 80008ac:	430a      	orrs	r2, r1
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	4b15      	ldr	r3, [pc, #84]	@ (8000908 <HAL_CAN_MspInit+0xa4>)
 80008b2:	695a      	ldr	r2, [r3, #20]
 80008b4:	2380      	movs	r3, #128	@ 0x80
 80008b6:	02db      	lsls	r3, r3, #11
 80008b8:	4013      	ands	r3, r2
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	22c0      	movs	r2, #192	@ 0xc0
 80008c2:	0092      	lsls	r2, r2, #2
 80008c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	0021      	movs	r1, r4
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2202      	movs	r2, #2
 80008cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2203      	movs	r2, #3
 80008d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2204      	movs	r2, #4
 80008de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <HAL_CAN_MspInit+0xa8>)
 80008e4:	0019      	movs	r1, r3
 80008e6:	0010      	movs	r0, r2
 80008e8:	f001 fb5e 	bl	8001fa8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 80008ec:	2200      	movs	r2, #0
 80008ee:	2100      	movs	r1, #0
 80008f0:	201e      	movs	r0, #30
 80008f2:	f001 f911 	bl	8001b18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 80008f6:	201e      	movs	r0, #30
 80008f8:	f001 f923 	bl	8001b42 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 80008fc:	46c0      	nop			@ (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	b00b      	add	sp, #44	@ 0x2c
 8000902:	bd90      	pop	{r4, r7, pc}
 8000904:	40006400 	.word	0x40006400
 8000908:	40021000 	.word	0x40021000
 800090c:	48000400 	.word	0x48000400

08000910 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b08b      	sub	sp, #44	@ 0x2c
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	2414      	movs	r4, #20
 800091a:	193b      	adds	r3, r7, r4
 800091c:	0018      	movs	r0, r3
 800091e:	2314      	movs	r3, #20
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f003 fba3 	bl	800406e <memset>
  if(huart->Instance==USART2)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a48      	ldr	r2, [pc, #288]	@ (8000a50 <HAL_UART_MspInit+0x140>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d000      	beq.n	8000934 <HAL_UART_MspInit+0x24>
 8000932:	e088      	b.n	8000a46 <HAL_UART_MspInit+0x136>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000934:	4b47      	ldr	r3, [pc, #284]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 8000936:	69da      	ldr	r2, [r3, #28]
 8000938:	4b46      	ldr	r3, [pc, #280]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 800093a:	2180      	movs	r1, #128	@ 0x80
 800093c:	0289      	lsls	r1, r1, #10
 800093e:	430a      	orrs	r2, r1
 8000940:	61da      	str	r2, [r3, #28]
 8000942:	4b44      	ldr	r3, [pc, #272]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 8000944:	69da      	ldr	r2, [r3, #28]
 8000946:	2380      	movs	r3, #128	@ 0x80
 8000948:	029b      	lsls	r3, r3, #10
 800094a:	4013      	ands	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000950:	4b40      	ldr	r3, [pc, #256]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 8000952:	695a      	ldr	r2, [r3, #20]
 8000954:	4b3f      	ldr	r3, [pc, #252]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 8000956:	2180      	movs	r1, #128	@ 0x80
 8000958:	0289      	lsls	r1, r1, #10
 800095a:	430a      	orrs	r2, r1
 800095c:	615a      	str	r2, [r3, #20]
 800095e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a54 <HAL_UART_MspInit+0x144>)
 8000960:	695a      	ldr	r2, [r3, #20]
 8000962:	2380      	movs	r3, #128	@ 0x80
 8000964:	029b      	lsls	r3, r3, #10
 8000966:	4013      	ands	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800096c:	0021      	movs	r1, r4
 800096e:	187b      	adds	r3, r7, r1
 8000970:	220c      	movs	r2, #12
 8000972:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2202      	movs	r2, #2
 8000978:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2203      	movs	r2, #3
 8000984:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2201      	movs	r2, #1
 800098a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	187a      	adds	r2, r7, r1
 800098e:	2390      	movs	r3, #144	@ 0x90
 8000990:	05db      	lsls	r3, r3, #23
 8000992:	0011      	movs	r1, r2
 8000994:	0018      	movs	r0, r3
 8000996:	f001 fb07 	bl	8001fa8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800099a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 800099c:	4a2f      	ldr	r2, [pc, #188]	@ (8000a5c <HAL_UART_MspInit+0x14c>)
 800099e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009ae:	2280      	movs	r2, #128	@ 0x80
 80009b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009b2:	4b29      	ldr	r3, [pc, #164]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009b8:	4b27      	ldr	r3, [pc, #156]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80009be:	4b26      	ldr	r3, [pc, #152]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009c0:	2220      	movs	r2, #32
 80009c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80009c4:	4b24      	ldr	r3, [pc, #144]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009c6:	2280      	movs	r2, #128	@ 0x80
 80009c8:	0192      	lsls	r2, r2, #6
 80009ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80009cc:	4b22      	ldr	r3, [pc, #136]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009ce:	0018      	movs	r0, r3
 80009d0:	f001 f8d4 	bl	8001b7c <HAL_DMA_Init>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80009d8:	f7ff ff1a 	bl	8000810 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a1e      	ldr	r2, [pc, #120]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <HAL_UART_MspInit+0x148>)
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80009e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 80009ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000a64 <HAL_UART_MspInit+0x154>)
 80009ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 80009f0:	2210      	movs	r2, #16
 80009f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 80009fc:	2280      	movs	r2, #128	@ 0x80
 80009fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a00:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a06:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000a12:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	0192      	lsls	r2, r2, #6
 8000a18:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f001 f8ad 	bl	8001b7c <HAL_DMA_Init>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d001      	beq.n	8000a2a <HAL_UART_MspInit+0x11a>
    {
      Error_Handler();
 8000a26:	f7ff fef3 	bl	8000810 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a2e:	671a      	str	r2, [r3, #112]	@ 0x70
 8000a30:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <HAL_UART_MspInit+0x150>)
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2100      	movs	r1, #0
 8000a3a:	201c      	movs	r0, #28
 8000a3c:	f001 f86c 	bl	8001b18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a40:	201c      	movs	r0, #28
 8000a42:	f001 f87e 	bl	8001b42 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	b00b      	add	sp, #44	@ 0x2c
 8000a4c:	bd90      	pop	{r4, r7, pc}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	40004400 	.word	0x40004400
 8000a54:	40021000 	.word	0x40021000
 8000a58:	200000d8 	.word	0x200000d8
 8000a5c:	40020058 	.word	0x40020058
 8000a60:	2000011c 	.word	0x2000011c
 8000a64:	40020044 	.word	0x40020044

08000a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	e7fd      	b.n	8000a6c <NMI_Handler+0x4>

08000a70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	e7fd      	b.n	8000a74 <HardFault_Handler+0x4>

08000a78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a7c:	46c0      	nop			@ (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f8be 	bl	8000c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000aa0:	4b05      	ldr	r3, [pc, #20]	@ (8000ab8 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f001 f995 	bl	8001dd2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000aa8:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <DMA1_Channel4_5_IRQHandler+0x20>)
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f001 f991 	bl	8001dd2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000ab0:	46c0      	nop			@ (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	2000011c 	.word	0x2000011c
 8000abc:	200000d8 	.word	0x200000d8

08000ac0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <USART2_IRQHandler+0x14>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f002 fa04 	bl	8002ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	20000050 	.word	0x20000050

08000ad8 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <CEC_CAN_IRQHandler+0x14>)
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 fd5a 	bl	8001598 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000ae4:	46c0      	nop			@ (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	20000028 	.word	0x20000028

08000af0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000afc:	4813      	ldr	r0, [pc, #76]	@ (8000b4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000afe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b00:	f7ff fff6 	bl	8000af0 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000b04:	4812      	ldr	r0, [pc, #72]	@ (8000b50 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b06:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b08:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b0a:	4a12      	ldr	r2, [pc, #72]	@ (8000b54 <LoopForever+0xa>)
    CMP R1, R2
 8000b0c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b0e:	d105      	bne.n	8000b1c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000b10:	4811      	ldr	r0, [pc, #68]	@ (8000b58 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b12:	4912      	ldr	r1, [pc, #72]	@ (8000b5c <LoopForever+0x12>)
    STR R1, [R0]
 8000b14:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b16:	4812      	ldr	r0, [pc, #72]	@ (8000b60 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b18:	4912      	ldr	r1, [pc, #72]	@ (8000b64 <LoopForever+0x1a>)
    STR R1, [R0]
 8000b1a:	6001      	str	r1, [r0, #0]

08000b1c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b1c:	4812      	ldr	r0, [pc, #72]	@ (8000b68 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000b1e:	4913      	ldr	r1, [pc, #76]	@ (8000b6c <LoopForever+0x22>)
  ldr r2, =_sidata
 8000b20:	4a13      	ldr	r2, [pc, #76]	@ (8000b70 <LoopForever+0x26>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a10      	ldr	r2, [pc, #64]	@ (8000b74 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000b34:	4c10      	ldr	r4, [pc, #64]	@ (8000b78 <LoopForever+0x2e>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b42:	f003 fa9d 	bl	8004080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b46:	f7ff fd03 	bl	8000550 <main>

08000b4a <LoopForever>:

LoopForever:
    b LoopForever
 8000b4a:	e7fe      	b.n	8000b4a <LoopForever>
  ldr   r0, =_estack
 8000b4c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000b50:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000b54:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000b58:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000b5c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000b60:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000b64:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000b68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b6c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b70:	08004120 	.word	0x08004120
  ldr r2, =_sbss
 8000b74:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b78:	20000218 	.word	0x20000218

08000b7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b7c:	e7fe      	b.n	8000b7c <ADC1_IRQHandler>
	...

08000b80 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b84:	4b07      	ldr	r3, [pc, #28]	@ (8000ba4 <HAL_Init+0x24>)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_Init+0x24>)
 8000b8a:	2110      	movs	r1, #16
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b90:	2003      	movs	r0, #3
 8000b92:	f000 f809 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b96:	f7ff fe41 	bl	800081c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b9a:	2300      	movs	r3, #0
}
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	40022000 	.word	0x40022000

08000ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb0:	4b14      	ldr	r3, [pc, #80]	@ (8000c04 <HAL_InitTick+0x5c>)
 8000bb2:	681c      	ldr	r4, [r3, #0]
 8000bb4:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_InitTick+0x60>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	0019      	movs	r1, r3
 8000bba:	23fa      	movs	r3, #250	@ 0xfa
 8000bbc:	0098      	lsls	r0, r3, #2
 8000bbe:	f7ff faa3 	bl	8000108 <__udivsi3>
 8000bc2:	0003      	movs	r3, r0
 8000bc4:	0019      	movs	r1, r3
 8000bc6:	0020      	movs	r0, r4
 8000bc8:	f7ff fa9e 	bl	8000108 <__udivsi3>
 8000bcc:	0003      	movs	r3, r0
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f000 ffc7 	bl	8001b62 <HAL_SYSTICK_Config>
 8000bd4:	1e03      	subs	r3, r0, #0
 8000bd6:	d001      	beq.n	8000bdc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	e00f      	b.n	8000bfc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d80b      	bhi.n	8000bfa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	2301      	movs	r3, #1
 8000be6:	425b      	negs	r3, r3
 8000be8:	2200      	movs	r2, #0
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 ff94 	bl	8001b18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf0:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <HAL_InitTick+0x64>)
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e000      	b.n	8000bfc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
}
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b003      	add	sp, #12
 8000c02:	bd90      	pop	{r4, r7, pc}
 8000c04:	20000000 	.word	0x20000000
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000004 	.word	0x20000004

08000c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c14:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <HAL_IncTick+0x1c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	001a      	movs	r2, r3
 8000c1a:	4b05      	ldr	r3, [pc, #20]	@ (8000c30 <HAL_IncTick+0x20>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	18d2      	adds	r2, r2, r3
 8000c20:	4b03      	ldr	r3, [pc, #12]	@ (8000c30 <HAL_IncTick+0x20>)
 8000c22:	601a      	str	r2, [r3, #0]
}
 8000c24:	46c0      	nop			@ (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	46c0      	nop			@ (mov r8, r8)
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	20000214 	.word	0x20000214

08000c34 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  return uwTick;
 8000c38:	4b02      	ldr	r3, [pc, #8]	@ (8000c44 <HAL_GetTick+0x10>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
}
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	20000214 	.word	0x20000214

08000c48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e0f0      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2220      	movs	r2, #32
 8000c5e:	5c9b      	ldrb	r3, [r3, r2]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d103      	bne.n	8000c6e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f7ff fdfb 	bl	8000864 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2101      	movs	r1, #1
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c7e:	f7ff ffd9 	bl	8000c34 <HAL_GetTick>
 8000c82:	0003      	movs	r3, r0
 8000c84:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c86:	e013      	b.n	8000cb0 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c88:	f7ff ffd4 	bl	8000c34 <HAL_GetTick>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b0a      	cmp	r3, #10
 8000c94:	d90c      	bls.n	8000cb0 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c9a:	2280      	movs	r2, #128	@ 0x80
 8000c9c:	0292      	lsls	r2, r2, #10
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	2105      	movs	r1, #5
 8000caa:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e0c5      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d0e5      	beq.n	8000c88 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2102      	movs	r1, #2
 8000cc8:	438a      	bics	r2, r1
 8000cca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ccc:	f7ff ffb2 	bl	8000c34 <HAL_GetTick>
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cd4:	e013      	b.n	8000cfe <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cd6:	f7ff ffad 	bl	8000c34 <HAL_GetTick>
 8000cda:	0002      	movs	r2, r0
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	2b0a      	cmp	r3, #10
 8000ce2:	d90c      	bls.n	8000cfe <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce8:	2280      	movs	r2, #128	@ 0x80
 8000cea:	0292      	lsls	r2, r2, #10
 8000cec:	431a      	orrs	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2220      	movs	r2, #32
 8000cf6:	2105      	movs	r1, #5
 8000cf8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e09e      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	2202      	movs	r2, #2
 8000d06:	4013      	ands	r3, r2
 8000d08:	d1e5      	bne.n	8000cd6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	7e1b      	ldrb	r3, [r3, #24]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d108      	bne.n	8000d24 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2180      	movs	r1, #128	@ 0x80
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	e007      	b.n	8000d34 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2180      	movs	r1, #128	@ 0x80
 8000d30:	438a      	bics	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7e5b      	ldrb	r3, [r3, #25]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d108      	bne.n	8000d4e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2140      	movs	r1, #64	@ 0x40
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e007      	b.n	8000d5e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2140      	movs	r1, #64	@ 0x40
 8000d5a:	438a      	bics	r2, r1
 8000d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7e9b      	ldrb	r3, [r3, #26]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d108      	bne.n	8000d78 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2120      	movs	r1, #32
 8000d72:	430a      	orrs	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	e007      	b.n	8000d88 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2120      	movs	r1, #32
 8000d84:	438a      	bics	r2, r1
 8000d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	7edb      	ldrb	r3, [r3, #27]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d108      	bne.n	8000da2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	438a      	bics	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2110      	movs	r1, #16
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	7f1b      	ldrb	r3, [r3, #28]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d108      	bne.n	8000dcc <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	e007      	b.n	8000ddc <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2108      	movs	r1, #8
 8000dd8:	438a      	bics	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	7f5b      	ldrb	r3, [r3, #29]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d108      	bne.n	8000df6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2104      	movs	r1, #4
 8000df0:	430a      	orrs	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	e007      	b.n	8000e06 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2104      	movs	r1, #4
 8000e02:	438a      	bics	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	431a      	orrs	r2, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	0011      	movs	r1, r2
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	1e5a      	subs	r2, r3, #1
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2220      	movs	r2, #32
 8000e36:	2101      	movs	r1, #1
 8000e38:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000e3a:	2300      	movs	r3, #0
}
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b004      	add	sp, #16
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e54:	2013      	movs	r0, #19
 8000e56:	183b      	adds	r3, r7, r0
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	2120      	movs	r1, #32
 8000e5c:	5c52      	ldrb	r2, [r2, r1]
 8000e5e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e60:	0002      	movs	r2, r0
 8000e62:	18bb      	adds	r3, r7, r2
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d004      	beq.n	8000e74 <HAL_CAN_ConfigFilter+0x30>
 8000e6a:	18bb      	adds	r3, r7, r2
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d000      	beq.n	8000e74 <HAL_CAN_ConfigFilter+0x30>
 8000e72:	e0cd      	b.n	8001010 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	2380      	movs	r3, #128	@ 0x80
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	58d3      	ldr	r3, [r2, r3]
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	0011      	movs	r1, r2
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	2380      	movs	r3, #128	@ 0x80
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	221f      	movs	r2, #31
 8000e90:	4013      	ands	r3, r2
 8000e92:	2201      	movs	r2, #1
 8000e94:	409a      	lsls	r2, r3
 8000e96:	0013      	movs	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	2387      	movs	r3, #135	@ 0x87
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	58d3      	ldr	r3, [r2, r3]
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	43d2      	mvns	r2, r2
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	0011      	movs	r1, r2
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	2387      	movs	r3, #135	@ 0x87
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d129      	bne.n	8000f0e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	2383      	movs	r3, #131	@ 0x83
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	58d3      	ldr	r3, [r2, r3]
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	43d2      	mvns	r2, r2
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	0011      	movs	r1, r2
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	2383      	movs	r3, #131	@ 0x83
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	041b      	lsls	r3, r3, #16
 8000ede:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ee4:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3248      	adds	r2, #72	@ 0x48
 8000eea:	00d2      	lsls	r2, r2, #3
 8000eec:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	041b      	lsls	r3, r3, #16
 8000efa:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f00:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f02:	6979      	ldr	r1, [r7, #20]
 8000f04:	3348      	adds	r3, #72	@ 0x48
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	18cb      	adds	r3, r1, r3
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d128      	bne.n	8000f68 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	2383      	movs	r3, #131	@ 0x83
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	58d2      	ldr	r2, [r2, r3]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	431a      	orrs	r2, r3
 8000f22:	0011      	movs	r1, r2
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	2383      	movs	r3, #131	@ 0x83
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	041b      	lsls	r3, r3, #16
 8000f38:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f3e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	3248      	adds	r2, #72	@ 0x48
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	041b      	lsls	r3, r3, #16
 8000f54:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f5c:	6979      	ldr	r1, [r7, #20]
 8000f5e:	3348      	adds	r3, #72	@ 0x48
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	18cb      	adds	r3, r1, r3
 8000f64:	3304      	adds	r3, #4
 8000f66:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	2381      	movs	r3, #129	@ 0x81
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	58d3      	ldr	r3, [r2, r3]
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	43d2      	mvns	r2, r2
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	0011      	movs	r1, r2
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	2381      	movs	r3, #129	@ 0x81
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	50d1      	str	r1, [r2, r3]
 8000f88:	e00a      	b.n	8000fa0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f8a:	697a      	ldr	r2, [r7, #20]
 8000f8c:	2381      	movs	r3, #129	@ 0x81
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	58d2      	ldr	r2, [r2, r3]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	0011      	movs	r1, r2
 8000f98:	697a      	ldr	r2, [r7, #20]
 8000f9a:	2381      	movs	r3, #129	@ 0x81
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10c      	bne.n	8000fc2 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	2385      	movs	r3, #133	@ 0x85
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	58d3      	ldr	r3, [r2, r3]
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	43d2      	mvns	r2, r2
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	2385      	movs	r3, #133	@ 0x85
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	50d1      	str	r1, [r2, r3]
 8000fc0:	e00a      	b.n	8000fd8 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	2385      	movs	r3, #133	@ 0x85
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	58d2      	ldr	r2, [r2, r3]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	0011      	movs	r1, r2
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	2385      	movs	r3, #133	@ 0x85
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d10a      	bne.n	8000ff6 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	2387      	movs	r3, #135	@ 0x87
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	58d2      	ldr	r2, [r2, r3]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	431a      	orrs	r2, r3
 8000fec:	0011      	movs	r1, r2
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	2387      	movs	r3, #135	@ 0x87
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ff6:	697a      	ldr	r2, [r7, #20]
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	58d3      	ldr	r3, [r2, r3]
 8000ffe:	2201      	movs	r2, #1
 8001000:	4393      	bics	r3, r2
 8001002:	0019      	movs	r1, r3
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	2380      	movs	r3, #128	@ 0x80
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800100c:	2300      	movs	r3, #0
 800100e:	e007      	b.n	8001020 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001014:	2280      	movs	r2, #128	@ 0x80
 8001016:	02d2      	lsls	r2, r2, #11
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
  }
}
 8001020:	0018      	movs	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	b006      	add	sp, #24
 8001026:	bd80      	pop	{r7, pc}

08001028 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2220      	movs	r2, #32
 8001034:	5c9b      	ldrb	r3, [r3, r2]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b01      	cmp	r3, #1
 800103a:	d12f      	bne.n	800109c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2220      	movs	r2, #32
 8001040:	2102      	movs	r1, #2
 8001042:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2101      	movs	r1, #1
 8001050:	438a      	bics	r2, r1
 8001052:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001054:	f7ff fdee 	bl	8000c34 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800105c:	e013      	b.n	8001086 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800105e:	f7ff fde9 	bl	8000c34 <HAL_GetTick>
 8001062:	0002      	movs	r2, r0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b0a      	cmp	r3, #10
 800106a:	d90c      	bls.n	8001086 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001070:	2280      	movs	r2, #128	@ 0x80
 8001072:	0292      	lsls	r2, r2, #10
 8001074:	431a      	orrs	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2220      	movs	r2, #32
 800107e:	2105      	movs	r1, #5
 8001080:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e012      	b.n	80010ac <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	2201      	movs	r2, #1
 800108e:	4013      	ands	r3, r2
 8001090:	d1e5      	bne.n	800105e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	e007      	b.n	80010ac <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	2280      	movs	r2, #128	@ 0x80
 80010a2:	0312      	lsls	r2, r2, #12
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
  }
}
 80010ac:	0018      	movs	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b004      	add	sp, #16
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2220      	movs	r2, #32
 80010c0:	5c9b      	ldrb	r3, [r3, r2]
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d134      	bne.n	8001132 <HAL_CAN_Stop+0x7e>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2101      	movs	r1, #1
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010d8:	f7ff fdac 	bl	8000c34 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80010e0:	e013      	b.n	800110a <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010e2:	f7ff fda7 	bl	8000c34 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b0a      	cmp	r3, #10
 80010ee:	d90c      	bls.n	800110a <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f4:	2280      	movs	r2, #128	@ 0x80
 80010f6:	0292      	lsls	r2, r2, #10
 80010f8:	431a      	orrs	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2220      	movs	r2, #32
 8001102:	2105      	movs	r1, #5
 8001104:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e01b      	b.n	8001142 <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	2201      	movs	r2, #1
 8001112:	4013      	ands	r3, r2
 8001114:	d0e5      	beq.n	80010e2 <HAL_CAN_Stop+0x2e>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2102      	movs	r1, #2
 8001122:	438a      	bics	r2, r1
 8001124:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2220      	movs	r2, #32
 800112a:	2101      	movs	r1, #1
 800112c:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e007      	b.n	8001142 <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	2280      	movs	r2, #128	@ 0x80
 8001138:	0352      	lsls	r2, r2, #13
 800113a:	431a      	orrs	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
  }
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b004      	add	sp, #16
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b088      	sub	sp, #32
 800114e:	af00      	add	r7, sp, #0
 8001150:	60f8      	str	r0, [r7, #12]
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001158:	201f      	movs	r0, #31
 800115a:	183b      	adds	r3, r7, r0
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	2120      	movs	r1, #32
 8001160:	5c52      	ldrb	r2, [r2, r1]
 8001162:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800116c:	183b      	adds	r3, r7, r0
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d004      	beq.n	800117e <HAL_CAN_AddTxMessage+0x34>
 8001174:	183b      	adds	r3, r7, r0
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b02      	cmp	r3, #2
 800117a:	d000      	beq.n	800117e <HAL_CAN_AddTxMessage+0x34>
 800117c:	e0ab      	b.n	80012d6 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	2380      	movs	r3, #128	@ 0x80
 8001182:	04db      	lsls	r3, r3, #19
 8001184:	4013      	ands	r3, r2
 8001186:	d10a      	bne.n	800119e <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	2380      	movs	r3, #128	@ 0x80
 800118c:	051b      	lsls	r3, r3, #20
 800118e:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001190:	d105      	bne.n	800119e <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	055b      	lsls	r3, r3, #21
 8001198:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800119a:	d100      	bne.n	800119e <HAL_CAN_AddTxMessage+0x54>
 800119c:	e092      	b.n	80012c4 <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	0e1b      	lsrs	r3, r3, #24
 80011a2:	2203      	movs	r2, #3
 80011a4:	4013      	ands	r3, r2
 80011a6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80011a8:	2201      	movs	r2, #1
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	409a      	lsls	r2, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10c      	bne.n	80011d4 <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4311      	orrs	r1, r2
 80011ca:	697a      	ldr	r2, [r7, #20]
 80011cc:	3218      	adds	r2, #24
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	50d1      	str	r1, [r2, r3]
 80011d2:	e00f      	b.n	80011f4 <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011de:	431a      	orrs	r2, r3
 80011e0:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80011ea:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	3218      	adds	r2, #24
 80011f0:	0112      	lsls	r2, r2, #4
 80011f2:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	6819      	ldr	r1, [r3, #0]
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	3318      	adds	r3, #24
 8001200:	011b      	lsls	r3, r3, #4
 8001202:	18cb      	adds	r3, r1, r3
 8001204:	3304      	adds	r3, #4
 8001206:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	7d1b      	ldrb	r3, [r3, #20]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d112      	bne.n	8001236 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	3318      	adds	r3, #24
 8001218:	011b      	lsls	r3, r3, #4
 800121a:	18d3      	adds	r3, r2, r3
 800121c:	3304      	adds	r3, #4
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6819      	ldr	r1, [r3, #0]
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	431a      	orrs	r2, r3
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3318      	adds	r3, #24
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	18cb      	adds	r3, r1, r3
 8001232:	3304      	adds	r3, #4
 8001234:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3307      	adds	r3, #7
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	061a      	lsls	r2, r3, #24
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3306      	adds	r3, #6
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	041b      	lsls	r3, r3, #16
 8001246:	431a      	orrs	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3305      	adds	r3, #5
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	021b      	lsls	r3, r3, #8
 8001250:	431a      	orrs	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3304      	adds	r3, #4
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	0019      	movs	r1, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	6818      	ldr	r0, [r3, #0]
 800125e:	430a      	orrs	r2, r1
 8001260:	6979      	ldr	r1, [r7, #20]
 8001262:	23c6      	movs	r3, #198	@ 0xc6
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	0109      	lsls	r1, r1, #4
 8001268:	1841      	adds	r1, r0, r1
 800126a:	18cb      	adds	r3, r1, r3
 800126c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3303      	adds	r3, #3
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	061a      	lsls	r2, r3, #24
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3302      	adds	r3, #2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	041b      	lsls	r3, r3, #16
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	021b      	lsls	r3, r3, #8
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	0019      	movs	r1, r3
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6818      	ldr	r0, [r3, #0]
 8001294:	430a      	orrs	r2, r1
 8001296:	6979      	ldr	r1, [r7, #20]
 8001298:	23c4      	movs	r3, #196	@ 0xc4
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	0109      	lsls	r1, r1, #4
 800129e:	1841      	adds	r1, r0, r1
 80012a0:	18cb      	adds	r3, r1, r3
 80012a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	3218      	adds	r2, #24
 80012ac:	0112      	lsls	r2, r2, #4
 80012ae:	58d2      	ldr	r2, [r2, r3]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2101      	movs	r1, #1
 80012b6:	4311      	orrs	r1, r2
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	3218      	adds	r2, #24
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e010      	b.n	80012e6 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c8:	2280      	movs	r2, #128	@ 0x80
 80012ca:	0392      	lsls	r2, r2, #14
 80012cc:	431a      	orrs	r2, r3
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e007      	b.n	80012e6 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012da:	2280      	movs	r2, #128	@ 0x80
 80012dc:	02d2      	lsls	r2, r2, #11
 80012de:	431a      	orrs	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
  }
}
 80012e6:	0018      	movs	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b008      	add	sp, #32
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b086      	sub	sp, #24
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	60f8      	str	r0, [r7, #12]
 80012f6:	60b9      	str	r1, [r7, #8]
 80012f8:	607a      	str	r2, [r7, #4]
 80012fa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012fc:	2017      	movs	r0, #23
 80012fe:	183b      	adds	r3, r7, r0
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	2120      	movs	r1, #32
 8001304:	5c52      	ldrb	r2, [r2, r1]
 8001306:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001308:	0002      	movs	r2, r0
 800130a:	18bb      	adds	r3, r7, r2
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d004      	beq.n	800131c <HAL_CAN_GetRxMessage+0x2e>
 8001312:	18bb      	adds	r3, r7, r2
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b02      	cmp	r3, #2
 8001318:	d000      	beq.n	800131c <HAL_CAN_GetRxMessage+0x2e>
 800131a:	e107      	b.n	800152c <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10e      	bne.n	8001340 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	2203      	movs	r2, #3
 800132a:	4013      	ands	r3, r2
 800132c:	d117      	bne.n	800135e <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001332:	2280      	movs	r2, #128	@ 0x80
 8001334:	0392      	lsls	r2, r2, #14
 8001336:	431a      	orrs	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e0fd      	b.n	800153c <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	2203      	movs	r2, #3
 8001348:	4013      	ands	r3, r2
 800134a:	d108      	bne.n	800135e <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001350:	2280      	movs	r2, #128	@ 0x80
 8001352:	0392      	lsls	r2, r2, #14
 8001354:	431a      	orrs	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e0ee      	b.n	800153c <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	321b      	adds	r2, #27
 8001366:	0112      	lsls	r2, r2, #4
 8001368:	58d3      	ldr	r3, [r2, r3]
 800136a:	2204      	movs	r2, #4
 800136c:	401a      	ands	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10b      	bne.n	8001392 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	321b      	adds	r2, #27
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	58d3      	ldr	r3, [r2, r3]
 8001386:	0d5b      	lsrs	r3, r3, #21
 8001388:	055b      	lsls	r3, r3, #21
 800138a:	0d5a      	lsrs	r2, r3, #21
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	e00a      	b.n	80013a8 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	321b      	adds	r2, #27
 800139a:	0112      	lsls	r2, r2, #4
 800139c:	58d3      	ldr	r3, [r2, r3]
 800139e:	08db      	lsrs	r3, r3, #3
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68ba      	ldr	r2, [r7, #8]
 80013ae:	321b      	adds	r2, #27
 80013b0:	0112      	lsls	r2, r2, #4
 80013b2:	58d3      	ldr	r3, [r2, r3]
 80013b4:	2202      	movs	r2, #2
 80013b6:	401a      	ands	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	331b      	adds	r3, #27
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	18d3      	adds	r3, r2, r3
 80013c8:	3304      	adds	r3, #4
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2208      	movs	r2, #8
 80013ce:	4013      	ands	r3, r2
 80013d0:	d003      	beq.n	80013da <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2208      	movs	r2, #8
 80013d6:	611a      	str	r2, [r3, #16]
 80013d8:	e00b      	b.n	80013f2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	331b      	adds	r3, #27
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	18d3      	adds	r3, r2, r3
 80013e6:	3304      	adds	r3, #4
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	220f      	movs	r2, #15
 80013ec:	401a      	ands	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	331b      	adds	r3, #27
 80013fa:	011b      	lsls	r3, r3, #4
 80013fc:	18d3      	adds	r3, r2, r3
 80013fe:	3304      	adds	r3, #4
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	0a1b      	lsrs	r3, r3, #8
 8001404:	22ff      	movs	r2, #255	@ 0xff
 8001406:	401a      	ands	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	331b      	adds	r3, #27
 8001414:	011b      	lsls	r3, r3, #4
 8001416:	18d3      	adds	r3, r2, r3
 8001418:	3304      	adds	r3, #4
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	0c1b      	lsrs	r3, r3, #16
 800141e:	041b      	lsls	r3, r3, #16
 8001420:	0c1a      	lsrs	r2, r3, #16
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6819      	ldr	r1, [r3, #0]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	23dc      	movs	r3, #220	@ 0xdc
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	188a      	adds	r2, r1, r2
 8001434:	18d3      	adds	r3, r2, r3
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6819      	ldr	r1, [r3, #0]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	23dc      	movs	r3, #220	@ 0xdc
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	0112      	lsls	r2, r2, #4
 800144a:	188a      	adds	r2, r1, r2
 800144c:	18d3      	adds	r3, r2, r3
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	0a1a      	lsrs	r2, r3, #8
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	b2d2      	uxtb	r2, r2
 8001458:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	6819      	ldr	r1, [r3, #0]
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	23dc      	movs	r3, #220	@ 0xdc
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	0112      	lsls	r2, r2, #4
 8001466:	188a      	adds	r2, r1, r2
 8001468:	18d3      	adds	r3, r2, r3
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	0c1a      	lsrs	r2, r3, #16
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	3302      	adds	r3, #2
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6819      	ldr	r1, [r3, #0]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	23dc      	movs	r3, #220	@ 0xdc
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	0112      	lsls	r2, r2, #4
 8001482:	188a      	adds	r2, r1, r2
 8001484:	18d3      	adds	r3, r2, r3
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	0e1a      	lsrs	r2, r3, #24
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	3303      	adds	r3, #3
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6819      	ldr	r1, [r3, #0]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	23de      	movs	r3, #222	@ 0xde
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	0112      	lsls	r2, r2, #4
 800149e:	188a      	adds	r2, r1, r2
 80014a0:	18d3      	adds	r3, r2, r3
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	3304      	adds	r3, #4
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	6819      	ldr	r1, [r3, #0]
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	23de      	movs	r3, #222	@ 0xde
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	188a      	adds	r2, r1, r2
 80014ba:	18d3      	adds	r3, r2, r3
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	0a1a      	lsrs	r2, r3, #8
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	3305      	adds	r3, #5
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6819      	ldr	r1, [r3, #0]
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	23de      	movs	r3, #222	@ 0xde
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	0112      	lsls	r2, r2, #4
 80014d4:	188a      	adds	r2, r1, r2
 80014d6:	18d3      	adds	r3, r2, r3
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0c1a      	lsrs	r2, r3, #16
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	3306      	adds	r3, #6
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	6819      	ldr	r1, [r3, #0]
 80014e8:	68ba      	ldr	r2, [r7, #8]
 80014ea:	23de      	movs	r3, #222	@ 0xde
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	0112      	lsls	r2, r2, #4
 80014f0:	188a      	adds	r2, r1, r2
 80014f2:	18d3      	adds	r3, r2, r3
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	0e1a      	lsrs	r2, r3, #24
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	3307      	adds	r3, #7
 80014fc:	b2d2      	uxtb	r2, r2
 80014fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d108      	bne.n	8001518 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2120      	movs	r1, #32
 8001512:	430a      	orrs	r2, r1
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	e007      	b.n	8001528 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	691a      	ldr	r2, [r3, #16]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2120      	movs	r1, #32
 8001524:	430a      	orrs	r2, r1
 8001526:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	e007      	b.n	800153c <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001530:	2280      	movs	r2, #128	@ 0x80
 8001532:	02d2      	lsls	r2, r2, #11
 8001534:	431a      	orrs	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
  }
}
 800153c:	0018      	movs	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	b006      	add	sp, #24
 8001542:	bd80      	pop	{r7, pc}

08001544 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800154e:	200f      	movs	r0, #15
 8001550:	183b      	adds	r3, r7, r0
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	2120      	movs	r1, #32
 8001556:	5c52      	ldrb	r2, [r2, r1]
 8001558:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800155a:	0002      	movs	r2, r0
 800155c:	18bb      	adds	r3, r7, r2
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d003      	beq.n	800156c <HAL_CAN_ActivateNotification+0x28>
 8001564:	18bb      	adds	r3, r7, r2
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d109      	bne.n	8001580 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6959      	ldr	r1, [r3, #20]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	430a      	orrs	r2, r1
 800157a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800157c:	2300      	movs	r3, #0
 800157e:	e007      	b.n	8001590 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001584:	2280      	movs	r2, #128	@ 0x80
 8001586:	02d2      	lsls	r2, r2, #11
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
  }
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}

08001598 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	@ 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80015d4:	6a3b      	ldr	r3, [r7, #32]
 80015d6:	2201      	movs	r2, #1
 80015d8:	4013      	ands	r3, r2
 80015da:	d100      	bne.n	80015de <HAL_CAN_IRQHandler+0x46>
 80015dc:	e084      	b.n	80016e8 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	2201      	movs	r2, #1
 80015e2:	4013      	ands	r3, r2
 80015e4:	d024      	beq.n	8001630 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2201      	movs	r2, #1
 80015ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2202      	movs	r2, #2
 80015f2:	4013      	ands	r3, r2
 80015f4:	d004      	beq.n	8001600 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f000 f981 	bl	8001900 <HAL_CAN_TxMailbox0CompleteCallback>
 80015fe:	e017      	b.n	8001630 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	2204      	movs	r2, #4
 8001604:	4013      	ands	r3, r2
 8001606:	d005      	beq.n	8001614 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160a:	2280      	movs	r2, #128	@ 0x80
 800160c:	0112      	lsls	r2, r2, #4
 800160e:	4313      	orrs	r3, r2
 8001610:	627b      	str	r3, [r7, #36]	@ 0x24
 8001612:	e00d      	b.n	8001630 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2208      	movs	r2, #8
 8001618:	4013      	ands	r3, r2
 800161a:	d005      	beq.n	8001628 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	2280      	movs	r2, #128	@ 0x80
 8001620:	0152      	lsls	r2, r2, #5
 8001622:	4313      	orrs	r3, r2
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
 8001626:	e003      	b.n	8001630 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	0018      	movs	r0, r3
 800162c:	f000 f980 	bl	8001930 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	2380      	movs	r3, #128	@ 0x80
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4013      	ands	r3, r2
 8001638:	d028      	beq.n	800168c <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2280      	movs	r2, #128	@ 0x80
 8001640:	0052      	lsls	r2, r2, #1
 8001642:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	2380      	movs	r3, #128	@ 0x80
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4013      	ands	r3, r2
 800164c:	d004      	beq.n	8001658 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	0018      	movs	r0, r3
 8001652:	f000 f95d 	bl	8001910 <HAL_CAN_TxMailbox1CompleteCallback>
 8001656:	e019      	b.n	800168c <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	2380      	movs	r3, #128	@ 0x80
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	4013      	ands	r3, r2
 8001660:	d005      	beq.n	800166e <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	2280      	movs	r2, #128	@ 0x80
 8001666:	0192      	lsls	r2, r2, #6
 8001668:	4313      	orrs	r3, r2
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
 800166c:	e00e      	b.n	800168c <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	4013      	ands	r3, r2
 8001676:	d005      	beq.n	8001684 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	2280      	movs	r2, #128	@ 0x80
 800167c:	01d2      	lsls	r2, r2, #7
 800167e:	4313      	orrs	r3, r2
 8001680:	627b      	str	r3, [r7, #36]	@ 0x24
 8001682:	e003      	b.n	800168c <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	0018      	movs	r0, r3
 8001688:	f000 f95a 	bl	8001940 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	2380      	movs	r3, #128	@ 0x80
 8001690:	025b      	lsls	r3, r3, #9
 8001692:	4013      	ands	r3, r2
 8001694:	d028      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2280      	movs	r2, #128	@ 0x80
 800169c:	0252      	lsls	r2, r2, #9
 800169e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	2380      	movs	r3, #128	@ 0x80
 80016a4:	029b      	lsls	r3, r3, #10
 80016a6:	4013      	ands	r3, r2
 80016a8:	d004      	beq.n	80016b4 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	0018      	movs	r0, r3
 80016ae:	f000 f937 	bl	8001920 <HAL_CAN_TxMailbox2CompleteCallback>
 80016b2:	e019      	b.n	80016e8 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	2380      	movs	r3, #128	@ 0x80
 80016b8:	02db      	lsls	r3, r3, #11
 80016ba:	4013      	ands	r3, r2
 80016bc:	d005      	beq.n	80016ca <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	2280      	movs	r2, #128	@ 0x80
 80016c2:	0212      	lsls	r2, r2, #8
 80016c4:	4313      	orrs	r3, r2
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016c8:	e00e      	b.n	80016e8 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	2380      	movs	r3, #128	@ 0x80
 80016ce:	031b      	lsls	r3, r3, #12
 80016d0:	4013      	ands	r3, r2
 80016d2:	d005      	beq.n	80016e0 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d6:	2280      	movs	r2, #128	@ 0x80
 80016d8:	0252      	lsls	r2, r2, #9
 80016da:	4313      	orrs	r3, r2
 80016dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80016de:	e003      	b.n	80016e8 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f934 	bl	8001950 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80016e8:	6a3b      	ldr	r3, [r7, #32]
 80016ea:	2208      	movs	r2, #8
 80016ec:	4013      	ands	r3, r2
 80016ee:	d00c      	beq.n	800170a <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	2210      	movs	r2, #16
 80016f4:	4013      	ands	r3, r2
 80016f6:	d008      	beq.n	800170a <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	2280      	movs	r2, #128	@ 0x80
 80016fc:	0092      	lsls	r2, r2, #2
 80016fe:	4313      	orrs	r3, r2
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2210      	movs	r2, #16
 8001708:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800170a:	6a3b      	ldr	r3, [r7, #32]
 800170c:	2204      	movs	r2, #4
 800170e:	4013      	ands	r3, r2
 8001710:	d00b      	beq.n	800172a <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	2208      	movs	r2, #8
 8001716:	4013      	ands	r3, r2
 8001718:	d007      	beq.n	800172a <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2208      	movs	r2, #8
 8001720:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	0018      	movs	r0, r3
 8001726:	f000 f91b 	bl	8001960 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2202      	movs	r2, #2
 800172e:	4013      	ands	r3, r2
 8001730:	d009      	beq.n	8001746 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	2203      	movs	r2, #3
 800173a:	4013      	ands	r3, r2
 800173c:	d003      	beq.n	8001746 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	0018      	movs	r0, r3
 8001742:	f7fe fdcf 	bl	80002e4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001746:	6a3b      	ldr	r3, [r7, #32]
 8001748:	2240      	movs	r2, #64	@ 0x40
 800174a:	4013      	ands	r3, r2
 800174c:	d00c      	beq.n	8001768 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	2210      	movs	r2, #16
 8001752:	4013      	ands	r3, r2
 8001754:	d008      	beq.n	8001768 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	2280      	movs	r2, #128	@ 0x80
 800175a:	00d2      	lsls	r2, r2, #3
 800175c:	4313      	orrs	r3, r2
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2210      	movs	r2, #16
 8001766:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	2220      	movs	r2, #32
 800176c:	4013      	ands	r3, r2
 800176e:	d00b      	beq.n	8001788 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	2208      	movs	r2, #8
 8001774:	4013      	ands	r3, r2
 8001776:	d007      	beq.n	8001788 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2208      	movs	r2, #8
 800177e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	0018      	movs	r0, r3
 8001784:	f000 f8fc 	bl	8001980 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	2210      	movs	r2, #16
 800178c:	4013      	ands	r3, r2
 800178e:	d009      	beq.n	80017a4 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	2203      	movs	r2, #3
 8001798:	4013      	ands	r3, r2
 800179a:	d003      	beq.n	80017a4 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 f8e6 	bl	8001970 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80017a4:	6a3a      	ldr	r2, [r7, #32]
 80017a6:	2380      	movs	r3, #128	@ 0x80
 80017a8:	029b      	lsls	r3, r3, #10
 80017aa:	4013      	ands	r3, r2
 80017ac:	d00b      	beq.n	80017c6 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	2210      	movs	r2, #16
 80017b2:	4013      	ands	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2210      	movs	r2, #16
 80017bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	0018      	movs	r0, r3
 80017c2:	f000 f8e5 	bl	8001990 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80017c6:	6a3a      	ldr	r2, [r7, #32]
 80017c8:	2380      	movs	r3, #128	@ 0x80
 80017ca:	025b      	lsls	r3, r3, #9
 80017cc:	4013      	ands	r3, r2
 80017ce:	d00b      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	2208      	movs	r2, #8
 80017d4:	4013      	ands	r3, r2
 80017d6:	d007      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2208      	movs	r2, #8
 80017de:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 f8dc 	bl	80019a0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80017e8:	6a3a      	ldr	r2, [r7, #32]
 80017ea:	2380      	movs	r3, #128	@ 0x80
 80017ec:	021b      	lsls	r3, r3, #8
 80017ee:	4013      	ands	r3, r2
 80017f0:	d100      	bne.n	80017f4 <HAL_CAN_IRQHandler+0x25c>
 80017f2:	e074      	b.n	80018de <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	2204      	movs	r2, #4
 80017f8:	4013      	ands	r3, r2
 80017fa:	d100      	bne.n	80017fe <HAL_CAN_IRQHandler+0x266>
 80017fc:	e06b      	b.n	80018d6 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80017fe:	6a3a      	ldr	r2, [r7, #32]
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	4013      	ands	r3, r2
 8001806:	d007      	beq.n	8001818 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2201      	movs	r2, #1
 800180c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800180e:	d003      	beq.n	8001818 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001812:	2201      	movs	r2, #1
 8001814:	4313      	orrs	r3, r2
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001818:	6a3a      	ldr	r2, [r7, #32]
 800181a:	2380      	movs	r3, #128	@ 0x80
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4013      	ands	r3, r2
 8001820:	d007      	beq.n	8001832 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2202      	movs	r2, #2
 8001826:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001828:	d003      	beq.n	8001832 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	2202      	movs	r2, #2
 800182e:	4313      	orrs	r3, r2
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001832:	6a3a      	ldr	r2, [r7, #32]
 8001834:	2380      	movs	r3, #128	@ 0x80
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	4013      	ands	r3, r2
 800183a:	d007      	beq.n	800184c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2204      	movs	r2, #4
 8001840:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001842:	d003      	beq.n	800184c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001846:	2204      	movs	r2, #4
 8001848:	4313      	orrs	r3, r2
 800184a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800184c:	6a3a      	ldr	r2, [r7, #32]
 800184e:	2380      	movs	r3, #128	@ 0x80
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	4013      	ands	r3, r2
 8001854:	d03f      	beq.n	80018d6 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2270      	movs	r2, #112	@ 0x70
 800185a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800185c:	d03b      	beq.n	80018d6 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2270      	movs	r2, #112	@ 0x70
 8001862:	4013      	ands	r3, r2
 8001864:	2b60      	cmp	r3, #96	@ 0x60
 8001866:	d027      	beq.n	80018b8 <HAL_CAN_IRQHandler+0x320>
 8001868:	d82c      	bhi.n	80018c4 <HAL_CAN_IRQHandler+0x32c>
 800186a:	2b50      	cmp	r3, #80	@ 0x50
 800186c:	d01f      	beq.n	80018ae <HAL_CAN_IRQHandler+0x316>
 800186e:	d829      	bhi.n	80018c4 <HAL_CAN_IRQHandler+0x32c>
 8001870:	2b40      	cmp	r3, #64	@ 0x40
 8001872:	d017      	beq.n	80018a4 <HAL_CAN_IRQHandler+0x30c>
 8001874:	d826      	bhi.n	80018c4 <HAL_CAN_IRQHandler+0x32c>
 8001876:	2b30      	cmp	r3, #48	@ 0x30
 8001878:	d00f      	beq.n	800189a <HAL_CAN_IRQHandler+0x302>
 800187a:	d823      	bhi.n	80018c4 <HAL_CAN_IRQHandler+0x32c>
 800187c:	2b10      	cmp	r3, #16
 800187e:	d002      	beq.n	8001886 <HAL_CAN_IRQHandler+0x2ee>
 8001880:	2b20      	cmp	r3, #32
 8001882:	d005      	beq.n	8001890 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001884:	e01e      	b.n	80018c4 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001888:	2208      	movs	r2, #8
 800188a:	4313      	orrs	r3, r2
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800188e:	e01a      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001892:	2210      	movs	r2, #16
 8001894:	4313      	orrs	r3, r2
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001898:	e015      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	2220      	movs	r2, #32
 800189e:	4313      	orrs	r3, r2
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018a2:	e010      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	2240      	movs	r2, #64	@ 0x40
 80018a8:	4313      	orrs	r3, r2
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018ac:	e00b      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	2280      	movs	r2, #128	@ 0x80
 80018b2:	4313      	orrs	r3, r2
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018b6:	e006      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 80018b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ba:	2280      	movs	r2, #128	@ 0x80
 80018bc:	0052      	lsls	r2, r2, #1
 80018be:	4313      	orrs	r3, r2
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018c2:	e000      	b.n	80018c6 <HAL_CAN_IRQHandler+0x32e>
            break;
 80018c4:	46c0      	nop			@ (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	699a      	ldr	r2, [r3, #24]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2170      	movs	r1, #112	@ 0x70
 80018d2:	438a      	bics	r2, r1
 80018d4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2204      	movs	r2, #4
 80018dc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80018de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d009      	beq.n	80018f8 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	0018      	movs	r0, r3
 80018f4:	f000 f85c 	bl	80019b0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80018f8:	46c0      	nop			@ (mov r8, r8)
 80018fa:	46bd      	mov	sp, r7
 80018fc:	b00a      	add	sp, #40	@ 0x28
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001908:	46c0      	nop			@ (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	b002      	add	sp, #8
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001918:	46c0      	nop			@ (mov r8, r8)
 800191a:	46bd      	mov	sp, r7
 800191c:	b002      	add	sp, #8
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001928:	46c0      	nop			@ (mov r8, r8)
 800192a:	46bd      	mov	sp, r7
 800192c:	b002      	add	sp, #8
 800192e:	bd80      	pop	{r7, pc}

08001930 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001938:	46c0      	nop			@ (mov r8, r8)
 800193a:	46bd      	mov	sp, r7
 800193c:	b002      	add	sp, #8
 800193e:	bd80      	pop	{r7, pc}

08001940 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001948:	46c0      	nop			@ (mov r8, r8)
 800194a:	46bd      	mov	sp, r7
 800194c:	b002      	add	sp, #8
 800194e:	bd80      	pop	{r7, pc}

08001950 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001958:	46c0      	nop			@ (mov r8, r8)
 800195a:	46bd      	mov	sp, r7
 800195c:	b002      	add	sp, #8
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001968:	46c0      	nop			@ (mov r8, r8)
 800196a:	46bd      	mov	sp, r7
 800196c:	b002      	add	sp, #8
 800196e:	bd80      	pop	{r7, pc}

08001970 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001978:	46c0      	nop			@ (mov r8, r8)
 800197a:	46bd      	mov	sp, r7
 800197c:	b002      	add	sp, #8
 800197e:	bd80      	pop	{r7, pc}

08001980 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001988:	46c0      	nop			@ (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}

08001990 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001998:	46c0      	nop			@ (mov r8, r8)
 800199a:	46bd      	mov	sp, r7
 800199c:	b002      	add	sp, #8
 800199e:	bd80      	pop	{r7, pc}

080019a0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80019a8:	46c0      	nop			@ (mov r8, r8)
 80019aa:	46bd      	mov	sp, r7
 80019ac:	b002      	add	sp, #8
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80019b8:	46c0      	nop			@ (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b002      	add	sp, #8
 80019be:	bd80      	pop	{r7, pc}

080019c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	0002      	movs	r2, r0
 80019c8:	1dfb      	adds	r3, r7, #7
 80019ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	1dfb      	adds	r3, r7, #7
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d2:	d809      	bhi.n	80019e8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d4:	1dfb      	adds	r3, r7, #7
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	001a      	movs	r2, r3
 80019da:	231f      	movs	r3, #31
 80019dc:	401a      	ands	r2, r3
 80019de:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <__NVIC_EnableIRQ+0x30>)
 80019e0:	2101      	movs	r1, #1
 80019e2:	4091      	lsls	r1, r2
 80019e4:	000a      	movs	r2, r1
 80019e6:	601a      	str	r2, [r3, #0]
  }
}
 80019e8:	46c0      	nop			@ (mov r8, r8)
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b002      	add	sp, #8
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	e000e100 	.word	0xe000e100

080019f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	0002      	movs	r2, r0
 80019fc:	6039      	str	r1, [r7, #0]
 80019fe:	1dfb      	adds	r3, r7, #7
 8001a00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a02:	1dfb      	adds	r3, r7, #7
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a08:	d828      	bhi.n	8001a5c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a0a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ac8 <__NVIC_SetPriority+0xd4>)
 8001a0c:	1dfb      	adds	r3, r7, #7
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	089b      	lsrs	r3, r3, #2
 8001a14:	33c0      	adds	r3, #192	@ 0xc0
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	589b      	ldr	r3, [r3, r2]
 8001a1a:	1dfa      	adds	r2, r7, #7
 8001a1c:	7812      	ldrb	r2, [r2, #0]
 8001a1e:	0011      	movs	r1, r2
 8001a20:	2203      	movs	r2, #3
 8001a22:	400a      	ands	r2, r1
 8001a24:	00d2      	lsls	r2, r2, #3
 8001a26:	21ff      	movs	r1, #255	@ 0xff
 8001a28:	4091      	lsls	r1, r2
 8001a2a:	000a      	movs	r2, r1
 8001a2c:	43d2      	mvns	r2, r2
 8001a2e:	401a      	ands	r2, r3
 8001a30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	019b      	lsls	r3, r3, #6
 8001a36:	22ff      	movs	r2, #255	@ 0xff
 8001a38:	401a      	ands	r2, r3
 8001a3a:	1dfb      	adds	r3, r7, #7
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	0018      	movs	r0, r3
 8001a40:	2303      	movs	r3, #3
 8001a42:	4003      	ands	r3, r0
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a48:	481f      	ldr	r0, [pc, #124]	@ (8001ac8 <__NVIC_SetPriority+0xd4>)
 8001a4a:	1dfb      	adds	r3, r7, #7
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	b25b      	sxtb	r3, r3
 8001a50:	089b      	lsrs	r3, r3, #2
 8001a52:	430a      	orrs	r2, r1
 8001a54:	33c0      	adds	r3, #192	@ 0xc0
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a5a:	e031      	b.n	8001ac0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8001acc <__NVIC_SetPriority+0xd8>)
 8001a5e:	1dfb      	adds	r3, r7, #7
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	0019      	movs	r1, r3
 8001a64:	230f      	movs	r3, #15
 8001a66:	400b      	ands	r3, r1
 8001a68:	3b08      	subs	r3, #8
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3306      	adds	r3, #6
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	18d3      	adds	r3, r2, r3
 8001a72:	3304      	adds	r3, #4
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	1dfa      	adds	r2, r7, #7
 8001a78:	7812      	ldrb	r2, [r2, #0]
 8001a7a:	0011      	movs	r1, r2
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	400a      	ands	r2, r1
 8001a80:	00d2      	lsls	r2, r2, #3
 8001a82:	21ff      	movs	r1, #255	@ 0xff
 8001a84:	4091      	lsls	r1, r2
 8001a86:	000a      	movs	r2, r1
 8001a88:	43d2      	mvns	r2, r2
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	019b      	lsls	r3, r3, #6
 8001a92:	22ff      	movs	r2, #255	@ 0xff
 8001a94:	401a      	ands	r2, r3
 8001a96:	1dfb      	adds	r3, r7, #7
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	4003      	ands	r3, r0
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001aa4:	4809      	ldr	r0, [pc, #36]	@ (8001acc <__NVIC_SetPriority+0xd8>)
 8001aa6:	1dfb      	adds	r3, r7, #7
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	001c      	movs	r4, r3
 8001aac:	230f      	movs	r3, #15
 8001aae:	4023      	ands	r3, r4
 8001ab0:	3b08      	subs	r3, #8
 8001ab2:	089b      	lsrs	r3, r3, #2
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	3306      	adds	r3, #6
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	18c3      	adds	r3, r0, r3
 8001abc:	3304      	adds	r3, #4
 8001abe:	601a      	str	r2, [r3, #0]
}
 8001ac0:	46c0      	nop			@ (mov r8, r8)
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b003      	add	sp, #12
 8001ac6:	bd90      	pop	{r4, r7, pc}
 8001ac8:	e000e100 	.word	0xe000e100
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	1e5a      	subs	r2, r3, #1
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	045b      	lsls	r3, r3, #17
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d301      	bcc.n	8001ae8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e010      	b.n	8001b0a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <SysTick_Config+0x44>)
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	3a01      	subs	r2, #1
 8001aee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af0:	2301      	movs	r3, #1
 8001af2:	425b      	negs	r3, r3
 8001af4:	2103      	movs	r1, #3
 8001af6:	0018      	movs	r0, r3
 8001af8:	f7ff ff7c 	bl	80019f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <SysTick_Config+0x44>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b02:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <SysTick_Config+0x44>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b002      	add	sp, #8
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	46c0      	nop			@ (mov r8, r8)
 8001b14:	e000e010 	.word	0xe000e010

08001b18 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	210f      	movs	r1, #15
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	1c02      	adds	r2, r0, #0
 8001b28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	187b      	adds	r3, r7, r1
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	0011      	movs	r1, r2
 8001b34:	0018      	movs	r0, r3
 8001b36:	f7ff ff5d 	bl	80019f4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	0002      	movs	r2, r0
 8001b4a:	1dfb      	adds	r3, r7, #7
 8001b4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7ff ff33 	bl	80019c0 <__NVIC_EnableIRQ>
}
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7ff ffaf 	bl	8001ad0 <SysTick_Config>
 8001b72:	0003      	movs	r3, r0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e036      	b.n	8001c00 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2221      	movs	r2, #33	@ 0x21
 8001b96:	2102      	movs	r1, #2
 8001b98:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4a18      	ldr	r2, [pc, #96]	@ (8001c08 <HAL_DMA_Init+0x8c>)
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f000 f9c4 	bl	8001f70 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2221      	movs	r2, #33	@ 0x21
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b004      	add	sp, #16
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	ffffc00f 	.word	0xffffc00f

08001c0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1a:	2317      	movs	r3, #23
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2220      	movs	r2, #32
 8001c26:	5c9b      	ldrb	r3, [r3, r2]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d101      	bne.n	8001c30 <HAL_DMA_Start_IT+0x24>
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	e04f      	b.n	8001cd0 <HAL_DMA_Start_IT+0xc4>
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2220      	movs	r2, #32
 8001c34:	2101      	movs	r1, #1
 8001c36:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2221      	movs	r2, #33	@ 0x21
 8001c3c:	5c9b      	ldrb	r3, [r3, r2]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d13a      	bne.n	8001cba <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2221      	movs	r2, #33	@ 0x21
 8001c48:	2102      	movs	r1, #2
 8001c4a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	438a      	bics	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f000 f954 	bl	8001f16 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d008      	beq.n	8001c88 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	210e      	movs	r1, #14
 8001c82:	430a      	orrs	r2, r1
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	e00f      	b.n	8001ca8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	210a      	movs	r1, #10
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2104      	movs	r1, #4
 8001ca4:	438a      	bics	r2, r1
 8001ca6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	e007      	b.n	8001cca <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001cc2:	2317      	movs	r3, #23
 8001cc4:	18fb      	adds	r3, r7, r3
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001cca:	2317      	movs	r3, #23
 8001ccc:	18fb      	adds	r3, r7, r3
 8001cce:	781b      	ldrb	r3, [r3, #0]
}
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b006      	add	sp, #24
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2221      	movs	r2, #33	@ 0x21
 8001ce4:	5c9b      	ldrb	r3, [r3, r2]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d008      	beq.n	8001cfe <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2204      	movs	r2, #4
 8001cf0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e020      	b.n	8001d40 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	210e      	movs	r1, #14
 8001d0a:	438a      	bics	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	438a      	bics	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d26:	2101      	movs	r1, #1
 8001d28:	4091      	lsls	r1, r2
 8001d2a:	000a      	movs	r2, r1
 8001d2c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2221      	movs	r2, #33	@ 0x21
 8001d32:	2101      	movs	r1, #1
 8001d34:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2220      	movs	r2, #32
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d50:	210f      	movs	r1, #15
 8001d52:	187b      	adds	r3, r7, r1
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2221      	movs	r2, #33	@ 0x21
 8001d5c:	5c9b      	ldrb	r3, [r3, r2]
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d006      	beq.n	8001d72 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2204      	movs	r2, #4
 8001d68:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001d6a:	187b      	adds	r3, r7, r1
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	701a      	strb	r2, [r3, #0]
 8001d70:	e028      	b.n	8001dc4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	210e      	movs	r1, #14
 8001d7e:	438a      	bics	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	438a      	bics	r2, r1
 8001d90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	4091      	lsls	r1, r2
 8001d9e:	000a      	movs	r2, r1
 8001da0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2221      	movs	r2, #33	@ 0x21
 8001da6:	2101      	movs	r1, #1
 8001da8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2220      	movs	r2, #32
 8001dae:	2100      	movs	r1, #0
 8001db0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d004      	beq.n	8001dc4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	0010      	movs	r0, r2
 8001dc2:	4798      	blx	r3
    }
  }
  return status;
 8001dc4:	230f      	movs	r3, #15
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	781b      	ldrb	r3, [r3, #0]
}
 8001dca:	0018      	movs	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b004      	add	sp, #16
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b084      	sub	sp, #16
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	2204      	movs	r2, #4
 8001df0:	409a      	lsls	r2, r3
 8001df2:	0013      	movs	r3, r2
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4013      	ands	r3, r2
 8001df8:	d024      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x72>
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2204      	movs	r2, #4
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d020      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2220      	movs	r2, #32
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d107      	bne.n	8001e1e <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2104      	movs	r1, #4
 8001e1a:	438a      	bics	r2, r1
 8001e1c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e26:	2104      	movs	r1, #4
 8001e28:	4091      	lsls	r1, r2
 8001e2a:	000a      	movs	r2, r1
 8001e2c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d100      	bne.n	8001e38 <HAL_DMA_IRQHandler+0x66>
 8001e36:	e06a      	b.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	0010      	movs	r0, r2
 8001e40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e42:	e064      	b.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	2202      	movs	r2, #2
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	4013      	ands	r3, r2
 8001e52:	d02b      	beq.n	8001eac <HAL_DMA_IRQHandler+0xda>
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2202      	movs	r2, #2
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d027      	beq.n	8001eac <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2220      	movs	r2, #32
 8001e64:	4013      	ands	r3, r2
 8001e66:	d10b      	bne.n	8001e80 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	210a      	movs	r1, #10
 8001e74:	438a      	bics	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2221      	movs	r2, #33	@ 0x21
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e88:	2102      	movs	r1, #2
 8001e8a:	4091      	lsls	r1, r2
 8001e8c:	000a      	movs	r2, r1
 8001e8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2220      	movs	r2, #32
 8001e94:	2100      	movs	r1, #0
 8001e96:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d036      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	0010      	movs	r0, r2
 8001ea8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001eaa:	e030      	b.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	2208      	movs	r2, #8
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d028      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2208      	movs	r2, #8
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d024      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	210e      	movs	r1, #14
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001edc:	2101      	movs	r1, #1
 8001ede:	4091      	lsls	r1, r2
 8001ee0:	000a      	movs	r2, r1
 8001ee2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2221      	movs	r2, #33	@ 0x21
 8001eee:	2101      	movs	r1, #1
 8001ef0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2220      	movs	r2, #32
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d005      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	0010      	movs	r0, r2
 8001f0a:	4798      	blx	r3
    }
  }
}
 8001f0c:	e7ff      	b.n	8001f0e <HAL_DMA_IRQHandler+0x13c>
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b004      	add	sp, #16
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4091      	lsls	r1, r2
 8001f30:	000a      	movs	r2, r1
 8001f32:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b10      	cmp	r3, #16
 8001f42:	d108      	bne.n	8001f56 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f54:	e007      	b.n	8001f66 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	60da      	str	r2, [r3, #12]
}
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b004      	add	sp, #16
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a08      	ldr	r2, [pc, #32]	@ (8001fa0 <DMA_CalcBaseAndBitshift+0x30>)
 8001f7e:	4694      	mov	ip, r2
 8001f80:	4463      	add	r3, ip
 8001f82:	2114      	movs	r1, #20
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7fe f8bf 	bl	8000108 <__udivsi3>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	009a      	lsls	r2, r3, #2
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a03      	ldr	r2, [pc, #12]	@ (8001fa4 <DMA_CalcBaseAndBitshift+0x34>)
 8001f96:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001f98:	46c0      	nop			@ (mov r8, r8)
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	b002      	add	sp, #8
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	bffdfff8 	.word	0xbffdfff8
 8001fa4:	40020000 	.word	0x40020000

08001fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fb6:	e149      	b.n	800224c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	4091      	lsls	r1, r2
 8001fc2:	000a      	movs	r2, r1
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d100      	bne.n	8001fd0 <HAL_GPIO_Init+0x28>
 8001fce:	e13a      	b.n	8002246 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d005      	beq.n	8001fe8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d130      	bne.n	800204a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	0013      	movs	r3, r2
 8001ff8:	43da      	mvns	r2, r3
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68da      	ldr	r2, [r3, #12]
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	409a      	lsls	r2, r3
 800200a:	0013      	movs	r3, r2
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800201e:	2201      	movs	r2, #1
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	409a      	lsls	r2, r3
 8002024:	0013      	movs	r3, r2
 8002026:	43da      	mvns	r2, r3
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4013      	ands	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	091b      	lsrs	r3, r3, #4
 8002034:	2201      	movs	r2, #1
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	409a      	lsls	r2, r3
 800203c:	0013      	movs	r3, r2
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4313      	orrs	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2203      	movs	r2, #3
 8002050:	4013      	ands	r3, r2
 8002052:	2b03      	cmp	r3, #3
 8002054:	d017      	beq.n	8002086 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	2203      	movs	r2, #3
 8002062:	409a      	lsls	r2, r3
 8002064:	0013      	movs	r3, r2
 8002066:	43da      	mvns	r2, r3
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4013      	ands	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	409a      	lsls	r2, r3
 8002078:	0013      	movs	r3, r2
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4313      	orrs	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2203      	movs	r2, #3
 800208c:	4013      	ands	r3, r2
 800208e:	2b02      	cmp	r3, #2
 8002090:	d123      	bne.n	80020da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	08da      	lsrs	r2, r3, #3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3208      	adds	r2, #8
 800209a:	0092      	lsls	r2, r2, #2
 800209c:	58d3      	ldr	r3, [r2, r3]
 800209e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	2207      	movs	r2, #7
 80020a4:	4013      	ands	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	220f      	movs	r2, #15
 80020aa:	409a      	lsls	r2, r3
 80020ac:	0013      	movs	r3, r2
 80020ae:	43da      	mvns	r2, r3
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4013      	ands	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	691a      	ldr	r2, [r3, #16]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2107      	movs	r1, #7
 80020be:	400b      	ands	r3, r1
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	409a      	lsls	r2, r3
 80020c4:	0013      	movs	r3, r2
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	08da      	lsrs	r2, r3, #3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3208      	adds	r2, #8
 80020d4:	0092      	lsls	r2, r2, #2
 80020d6:	6939      	ldr	r1, [r7, #16]
 80020d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	2203      	movs	r2, #3
 80020e6:	409a      	lsls	r2, r3
 80020e8:	0013      	movs	r3, r2
 80020ea:	43da      	mvns	r2, r3
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	4013      	ands	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2203      	movs	r2, #3
 80020f8:	401a      	ands	r2, r3
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	409a      	lsls	r2, r3
 8002100:	0013      	movs	r3, r2
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	23c0      	movs	r3, #192	@ 0xc0
 8002114:	029b      	lsls	r3, r3, #10
 8002116:	4013      	ands	r3, r2
 8002118:	d100      	bne.n	800211c <HAL_GPIO_Init+0x174>
 800211a:	e094      	b.n	8002246 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211c:	4b51      	ldr	r3, [pc, #324]	@ (8002264 <HAL_GPIO_Init+0x2bc>)
 800211e:	699a      	ldr	r2, [r3, #24]
 8002120:	4b50      	ldr	r3, [pc, #320]	@ (8002264 <HAL_GPIO_Init+0x2bc>)
 8002122:	2101      	movs	r1, #1
 8002124:	430a      	orrs	r2, r1
 8002126:	619a      	str	r2, [r3, #24]
 8002128:	4b4e      	ldr	r3, [pc, #312]	@ (8002264 <HAL_GPIO_Init+0x2bc>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	2201      	movs	r2, #1
 800212e:	4013      	ands	r3, r2
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002134:	4a4c      	ldr	r2, [pc, #304]	@ (8002268 <HAL_GPIO_Init+0x2c0>)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	089b      	lsrs	r3, r3, #2
 800213a:	3302      	adds	r3, #2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	589b      	ldr	r3, [r3, r2]
 8002140:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2203      	movs	r2, #3
 8002146:	4013      	ands	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	220f      	movs	r2, #15
 800214c:	409a      	lsls	r2, r3
 800214e:	0013      	movs	r3, r2
 8002150:	43da      	mvns	r2, r3
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4013      	ands	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	2390      	movs	r3, #144	@ 0x90
 800215c:	05db      	lsls	r3, r3, #23
 800215e:	429a      	cmp	r2, r3
 8002160:	d00d      	beq.n	800217e <HAL_GPIO_Init+0x1d6>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a41      	ldr	r2, [pc, #260]	@ (800226c <HAL_GPIO_Init+0x2c4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d007      	beq.n	800217a <HAL_GPIO_Init+0x1d2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a40      	ldr	r2, [pc, #256]	@ (8002270 <HAL_GPIO_Init+0x2c8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_GPIO_Init+0x1ce>
 8002172:	2302      	movs	r3, #2
 8002174:	e004      	b.n	8002180 <HAL_GPIO_Init+0x1d8>
 8002176:	2305      	movs	r3, #5
 8002178:	e002      	b.n	8002180 <HAL_GPIO_Init+0x1d8>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <HAL_GPIO_Init+0x1d8>
 800217e:	2300      	movs	r3, #0
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	2103      	movs	r1, #3
 8002184:	400a      	ands	r2, r1
 8002186:	0092      	lsls	r2, r2, #2
 8002188:	4093      	lsls	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002190:	4935      	ldr	r1, [pc, #212]	@ (8002268 <HAL_GPIO_Init+0x2c0>)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	3302      	adds	r3, #2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800219e:	4b35      	ldr	r3, [pc, #212]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	43da      	mvns	r2, r3
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4013      	ands	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	2380      	movs	r3, #128	@ 0x80
 80021b4:	035b      	lsls	r3, r3, #13
 80021b6:	4013      	ands	r3, r2
 80021b8:	d003      	beq.n	80021c2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80021c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80021c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	43da      	mvns	r2, r3
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	4013      	ands	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	2380      	movs	r3, #128	@ 0x80
 80021de:	039b      	lsls	r3, r3, #14
 80021e0:	4013      	ands	r3, r2
 80021e2:	d003      	beq.n	80021ec <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021ec:	4b21      	ldr	r3, [pc, #132]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	43da      	mvns	r2, r3
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	2380      	movs	r3, #128	@ 0x80
 8002208:	029b      	lsls	r3, r3, #10
 800220a:	4013      	ands	r3, r2
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4313      	orrs	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002216:	4b17      	ldr	r3, [pc, #92]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800221c:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	43da      	mvns	r2, r3
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	2380      	movs	r3, #128	@ 0x80
 8002232:	025b      	lsls	r3, r3, #9
 8002234:	4013      	ands	r3, r2
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002240:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <HAL_GPIO_Init+0x2cc>)
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	3301      	adds	r3, #1
 800224a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	40da      	lsrs	r2, r3
 8002254:	1e13      	subs	r3, r2, #0
 8002256:	d000      	beq.n	800225a <HAL_GPIO_Init+0x2b2>
 8002258:	e6ae      	b.n	8001fb8 <HAL_GPIO_Init+0x10>
  } 
}
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	46c0      	nop			@ (mov r8, r8)
 800225e:	46bd      	mov	sp, r7
 8002260:	b006      	add	sp, #24
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40021000 	.word	0x40021000
 8002268:	40010000 	.word	0x40010000
 800226c:	48000400 	.word	0x48000400
 8002270:	48000800 	.word	0x48000800
 8002274:	40010400 	.word	0x40010400

08002278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d102      	bne.n	800228c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	f000 fb76 	bl	8002978 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2201      	movs	r2, #1
 8002292:	4013      	ands	r3, r2
 8002294:	d100      	bne.n	8002298 <HAL_RCC_OscConfig+0x20>
 8002296:	e08e      	b.n	80023b6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002298:	4bc5      	ldr	r3, [pc, #788]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	220c      	movs	r2, #12
 800229e:	4013      	ands	r3, r2
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d00e      	beq.n	80022c2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022a4:	4bc2      	ldr	r3, [pc, #776]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	220c      	movs	r2, #12
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	d117      	bne.n	80022e0 <HAL_RCC_OscConfig+0x68>
 80022b0:	4bbf      	ldr	r3, [pc, #764]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	23c0      	movs	r3, #192	@ 0xc0
 80022b6:	025b      	lsls	r3, r3, #9
 80022b8:	401a      	ands	r2, r3
 80022ba:	2380      	movs	r3, #128	@ 0x80
 80022bc:	025b      	lsls	r3, r3, #9
 80022be:	429a      	cmp	r2, r3
 80022c0:	d10e      	bne.n	80022e0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c2:	4bbb      	ldr	r3, [pc, #748]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	2380      	movs	r3, #128	@ 0x80
 80022c8:	029b      	lsls	r3, r3, #10
 80022ca:	4013      	ands	r3, r2
 80022cc:	d100      	bne.n	80022d0 <HAL_RCC_OscConfig+0x58>
 80022ce:	e071      	b.n	80023b4 <HAL_RCC_OscConfig+0x13c>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d000      	beq.n	80022da <HAL_RCC_OscConfig+0x62>
 80022d8:	e06c      	b.n	80023b4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	f000 fb4c 	bl	8002978 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d107      	bne.n	80022f8 <HAL_RCC_OscConfig+0x80>
 80022e8:	4bb1      	ldr	r3, [pc, #708]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4bb0      	ldr	r3, [pc, #704]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80022ee:	2180      	movs	r1, #128	@ 0x80
 80022f0:	0249      	lsls	r1, r1, #9
 80022f2:	430a      	orrs	r2, r1
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	e02f      	b.n	8002358 <HAL_RCC_OscConfig+0xe0>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10c      	bne.n	800231a <HAL_RCC_OscConfig+0xa2>
 8002300:	4bab      	ldr	r3, [pc, #684]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4baa      	ldr	r3, [pc, #680]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002306:	49ab      	ldr	r1, [pc, #684]	@ (80025b4 <HAL_RCC_OscConfig+0x33c>)
 8002308:	400a      	ands	r2, r1
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	4ba8      	ldr	r3, [pc, #672]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4ba7      	ldr	r3, [pc, #668]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002312:	49a9      	ldr	r1, [pc, #676]	@ (80025b8 <HAL_RCC_OscConfig+0x340>)
 8002314:	400a      	ands	r2, r1
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	e01e      	b.n	8002358 <HAL_RCC_OscConfig+0xe0>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b05      	cmp	r3, #5
 8002320:	d10e      	bne.n	8002340 <HAL_RCC_OscConfig+0xc8>
 8002322:	4ba3      	ldr	r3, [pc, #652]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	4ba2      	ldr	r3, [pc, #648]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002328:	2180      	movs	r1, #128	@ 0x80
 800232a:	02c9      	lsls	r1, r1, #11
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	4b9f      	ldr	r3, [pc, #636]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b9e      	ldr	r3, [pc, #632]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002336:	2180      	movs	r1, #128	@ 0x80
 8002338:	0249      	lsls	r1, r1, #9
 800233a:	430a      	orrs	r2, r1
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	e00b      	b.n	8002358 <HAL_RCC_OscConfig+0xe0>
 8002340:	4b9b      	ldr	r3, [pc, #620]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b9a      	ldr	r3, [pc, #616]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002346:	499b      	ldr	r1, [pc, #620]	@ (80025b4 <HAL_RCC_OscConfig+0x33c>)
 8002348:	400a      	ands	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	4b98      	ldr	r3, [pc, #608]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4b97      	ldr	r3, [pc, #604]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002352:	4999      	ldr	r1, [pc, #612]	@ (80025b8 <HAL_RCC_OscConfig+0x340>)
 8002354:	400a      	ands	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d014      	beq.n	800238a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7fe fc68 	bl	8000c34 <HAL_GetTick>
 8002364:	0003      	movs	r3, r0
 8002366:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800236a:	f7fe fc63 	bl	8000c34 <HAL_GetTick>
 800236e:	0002      	movs	r2, r0
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b64      	cmp	r3, #100	@ 0x64
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e2fd      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237c:	4b8c      	ldr	r3, [pc, #560]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	2380      	movs	r3, #128	@ 0x80
 8002382:	029b      	lsls	r3, r3, #10
 8002384:	4013      	ands	r3, r2
 8002386:	d0f0      	beq.n	800236a <HAL_RCC_OscConfig+0xf2>
 8002388:	e015      	b.n	80023b6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238a:	f7fe fc53 	bl	8000c34 <HAL_GetTick>
 800238e:	0003      	movs	r3, r0
 8002390:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002394:	f7fe fc4e 	bl	8000c34 <HAL_GetTick>
 8002398:	0002      	movs	r2, r0
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b64      	cmp	r3, #100	@ 0x64
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e2e8      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a6:	4b82      	ldr	r3, [pc, #520]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	029b      	lsls	r3, r3, #10
 80023ae:	4013      	ands	r3, r2
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x11c>
 80023b2:	e000      	b.n	80023b6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2202      	movs	r2, #2
 80023bc:	4013      	ands	r3, r2
 80023be:	d100      	bne.n	80023c2 <HAL_RCC_OscConfig+0x14a>
 80023c0:	e06c      	b.n	800249c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80023c2:	4b7b      	ldr	r3, [pc, #492]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	220c      	movs	r2, #12
 80023c8:	4013      	ands	r3, r2
 80023ca:	d00e      	beq.n	80023ea <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023cc:	4b78      	ldr	r3, [pc, #480]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	220c      	movs	r2, #12
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d11f      	bne.n	8002418 <HAL_RCC_OscConfig+0x1a0>
 80023d8:	4b75      	ldr	r3, [pc, #468]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	23c0      	movs	r3, #192	@ 0xc0
 80023de:	025b      	lsls	r3, r3, #9
 80023e0:	401a      	ands	r2, r3
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d116      	bne.n	8002418 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ea:	4b71      	ldr	r3, [pc, #452]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2202      	movs	r2, #2
 80023f0:	4013      	ands	r3, r2
 80023f2:	d005      	beq.n	8002400 <HAL_RCC_OscConfig+0x188>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e2bb      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002400:	4b6b      	ldr	r3, [pc, #428]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	22f8      	movs	r2, #248	@ 0xf8
 8002406:	4393      	bics	r3, r2
 8002408:	0019      	movs	r1, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	00da      	lsls	r2, r3, #3
 8002410:	4b67      	ldr	r3, [pc, #412]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002412:	430a      	orrs	r2, r1
 8002414:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002416:	e041      	b.n	800249c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d024      	beq.n	800246a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002420:	4b63      	ldr	r3, [pc, #396]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b62      	ldr	r3, [pc, #392]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002426:	2101      	movs	r1, #1
 8002428:	430a      	orrs	r2, r1
 800242a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7fe fc02 	bl	8000c34 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002436:	f7fe fbfd 	bl	8000c34 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e297      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002448:	4b59      	ldr	r3, [pc, #356]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2202      	movs	r2, #2
 800244e:	4013      	ands	r3, r2
 8002450:	d0f1      	beq.n	8002436 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002452:	4b57      	ldr	r3, [pc, #348]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	22f8      	movs	r2, #248	@ 0xf8
 8002458:	4393      	bics	r3, r2
 800245a:	0019      	movs	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	00da      	lsls	r2, r3, #3
 8002462:	4b53      	ldr	r3, [pc, #332]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e018      	b.n	800249c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800246a:	4b51      	ldr	r3, [pc, #324]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4b50      	ldr	r3, [pc, #320]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002470:	2101      	movs	r1, #1
 8002472:	438a      	bics	r2, r1
 8002474:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002476:	f7fe fbdd 	bl	8000c34 <HAL_GetTick>
 800247a:	0003      	movs	r3, r0
 800247c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002480:	f7fe fbd8 	bl	8000c34 <HAL_GetTick>
 8002484:	0002      	movs	r2, r0
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e272      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002492:	4b47      	ldr	r3, [pc, #284]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2202      	movs	r2, #2
 8002498:	4013      	ands	r3, r2
 800249a:	d1f1      	bne.n	8002480 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2208      	movs	r2, #8
 80024a2:	4013      	ands	r3, r2
 80024a4:	d036      	beq.n	8002514 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d019      	beq.n	80024e2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ae:	4b40      	ldr	r3, [pc, #256]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80024b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024b2:	4b3f      	ldr	r3, [pc, #252]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80024b4:	2101      	movs	r1, #1
 80024b6:	430a      	orrs	r2, r1
 80024b8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ba:	f7fe fbbb 	bl	8000c34 <HAL_GetTick>
 80024be:	0003      	movs	r3, r0
 80024c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024c4:	f7fe fbb6 	bl	8000c34 <HAL_GetTick>
 80024c8:	0002      	movs	r2, r0
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e250      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024d6:	4b36      	ldr	r3, [pc, #216]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	2202      	movs	r2, #2
 80024dc:	4013      	ands	r3, r2
 80024de:	d0f1      	beq.n	80024c4 <HAL_RCC_OscConfig+0x24c>
 80024e0:	e018      	b.n	8002514 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024e2:	4b33      	ldr	r3, [pc, #204]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80024e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024e6:	4b32      	ldr	r3, [pc, #200]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80024e8:	2101      	movs	r1, #1
 80024ea:	438a      	bics	r2, r1
 80024ec:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7fe fba1 	bl	8000c34 <HAL_GetTick>
 80024f2:	0003      	movs	r3, r0
 80024f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f8:	f7fe fb9c 	bl	8000c34 <HAL_GetTick>
 80024fc:	0002      	movs	r2, r0
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e236      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800250a:	4b29      	ldr	r3, [pc, #164]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	2202      	movs	r2, #2
 8002510:	4013      	ands	r3, r2
 8002512:	d1f1      	bne.n	80024f8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2204      	movs	r2, #4
 800251a:	4013      	ands	r3, r2
 800251c:	d100      	bne.n	8002520 <HAL_RCC_OscConfig+0x2a8>
 800251e:	e0b5      	b.n	800268c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002520:	201f      	movs	r0, #31
 8002522:	183b      	adds	r3, r7, r0
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002528:	4b21      	ldr	r3, [pc, #132]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800252a:	69da      	ldr	r2, [r3, #28]
 800252c:	2380      	movs	r3, #128	@ 0x80
 800252e:	055b      	lsls	r3, r3, #21
 8002530:	4013      	ands	r3, r2
 8002532:	d110      	bne.n	8002556 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002534:	4b1e      	ldr	r3, [pc, #120]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002536:	69da      	ldr	r2, [r3, #28]
 8002538:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 800253a:	2180      	movs	r1, #128	@ 0x80
 800253c:	0549      	lsls	r1, r1, #21
 800253e:	430a      	orrs	r2, r1
 8002540:	61da      	str	r2, [r3, #28]
 8002542:	4b1b      	ldr	r3, [pc, #108]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 8002544:	69da      	ldr	r2, [r3, #28]
 8002546:	2380      	movs	r3, #128	@ 0x80
 8002548:	055b      	lsls	r3, r3, #21
 800254a:	4013      	ands	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002550:	183b      	adds	r3, r7, r0
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002556:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_RCC_OscConfig+0x344>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4013      	ands	r3, r2
 8002560:	d11a      	bne.n	8002598 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <HAL_RCC_OscConfig+0x344>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <HAL_RCC_OscConfig+0x344>)
 8002568:	2180      	movs	r1, #128	@ 0x80
 800256a:	0049      	lsls	r1, r1, #1
 800256c:	430a      	orrs	r2, r1
 800256e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002570:	f7fe fb60 	bl	8000c34 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800257a:	f7fe fb5b 	bl	8000c34 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b64      	cmp	r3, #100	@ 0x64
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e1f5      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800258c:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <HAL_RCC_OscConfig+0x344>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	@ 0x80
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4013      	ands	r3, r2
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d10f      	bne.n	80025c0 <HAL_RCC_OscConfig+0x348>
 80025a0:	4b03      	ldr	r3, [pc, #12]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80025a2:	6a1a      	ldr	r2, [r3, #32]
 80025a4:	4b02      	ldr	r3, [pc, #8]	@ (80025b0 <HAL_RCC_OscConfig+0x338>)
 80025a6:	2101      	movs	r1, #1
 80025a8:	430a      	orrs	r2, r1
 80025aa:	621a      	str	r2, [r3, #32]
 80025ac:	e036      	b.n	800261c <HAL_RCC_OscConfig+0x3a4>
 80025ae:	46c0      	nop			@ (mov r8, r8)
 80025b0:	40021000 	.word	0x40021000
 80025b4:	fffeffff 	.word	0xfffeffff
 80025b8:	fffbffff 	.word	0xfffbffff
 80025bc:	40007000 	.word	0x40007000
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10c      	bne.n	80025e2 <HAL_RCC_OscConfig+0x36a>
 80025c8:	4bca      	ldr	r3, [pc, #808]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025ca:	6a1a      	ldr	r2, [r3, #32]
 80025cc:	4bc9      	ldr	r3, [pc, #804]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025ce:	2101      	movs	r1, #1
 80025d0:	438a      	bics	r2, r1
 80025d2:	621a      	str	r2, [r3, #32]
 80025d4:	4bc7      	ldr	r3, [pc, #796]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025d6:	6a1a      	ldr	r2, [r3, #32]
 80025d8:	4bc6      	ldr	r3, [pc, #792]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025da:	2104      	movs	r1, #4
 80025dc:	438a      	bics	r2, r1
 80025de:	621a      	str	r2, [r3, #32]
 80025e0:	e01c      	b.n	800261c <HAL_RCC_OscConfig+0x3a4>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2b05      	cmp	r3, #5
 80025e8:	d10c      	bne.n	8002604 <HAL_RCC_OscConfig+0x38c>
 80025ea:	4bc2      	ldr	r3, [pc, #776]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025ec:	6a1a      	ldr	r2, [r3, #32]
 80025ee:	4bc1      	ldr	r3, [pc, #772]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025f0:	2104      	movs	r1, #4
 80025f2:	430a      	orrs	r2, r1
 80025f4:	621a      	str	r2, [r3, #32]
 80025f6:	4bbf      	ldr	r3, [pc, #764]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025f8:	6a1a      	ldr	r2, [r3, #32]
 80025fa:	4bbe      	ldr	r3, [pc, #760]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80025fc:	2101      	movs	r1, #1
 80025fe:	430a      	orrs	r2, r1
 8002600:	621a      	str	r2, [r3, #32]
 8002602:	e00b      	b.n	800261c <HAL_RCC_OscConfig+0x3a4>
 8002604:	4bbb      	ldr	r3, [pc, #748]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002606:	6a1a      	ldr	r2, [r3, #32]
 8002608:	4bba      	ldr	r3, [pc, #744]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800260a:	2101      	movs	r1, #1
 800260c:	438a      	bics	r2, r1
 800260e:	621a      	str	r2, [r3, #32]
 8002610:	4bb8      	ldr	r3, [pc, #736]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002612:	6a1a      	ldr	r2, [r3, #32]
 8002614:	4bb7      	ldr	r3, [pc, #732]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002616:	2104      	movs	r1, #4
 8002618:	438a      	bics	r2, r1
 800261a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d014      	beq.n	800264e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002624:	f7fe fb06 	bl	8000c34 <HAL_GetTick>
 8002628:	0003      	movs	r3, r0
 800262a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262c:	e009      	b.n	8002642 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800262e:	f7fe fb01 	bl	8000c34 <HAL_GetTick>
 8002632:	0002      	movs	r2, r0
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	4aaf      	ldr	r2, [pc, #700]	@ (80028f8 <HAL_RCC_OscConfig+0x680>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e19a      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002642:	4bac      	ldr	r3, [pc, #688]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	2202      	movs	r2, #2
 8002648:	4013      	ands	r3, r2
 800264a:	d0f0      	beq.n	800262e <HAL_RCC_OscConfig+0x3b6>
 800264c:	e013      	b.n	8002676 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264e:	f7fe faf1 	bl	8000c34 <HAL_GetTick>
 8002652:	0003      	movs	r3, r0
 8002654:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002656:	e009      	b.n	800266c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002658:	f7fe faec 	bl	8000c34 <HAL_GetTick>
 800265c:	0002      	movs	r2, r0
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	4aa5      	ldr	r2, [pc, #660]	@ (80028f8 <HAL_RCC_OscConfig+0x680>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e185      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800266c:	4ba1      	ldr	r3, [pc, #644]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	2202      	movs	r2, #2
 8002672:	4013      	ands	r3, r2
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002676:	231f      	movs	r3, #31
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d105      	bne.n	800268c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002680:	4b9c      	ldr	r3, [pc, #624]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002682:	69da      	ldr	r2, [r3, #28]
 8002684:	4b9b      	ldr	r3, [pc, #620]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002686:	499d      	ldr	r1, [pc, #628]	@ (80028fc <HAL_RCC_OscConfig+0x684>)
 8002688:	400a      	ands	r2, r1
 800268a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2210      	movs	r2, #16
 8002692:	4013      	ands	r3, r2
 8002694:	d063      	beq.n	800275e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d12a      	bne.n	80026f4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800269e:	4b95      	ldr	r3, [pc, #596]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026a2:	4b94      	ldr	r3, [pc, #592]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026a4:	2104      	movs	r1, #4
 80026a6:	430a      	orrs	r2, r1
 80026a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80026aa:	4b92      	ldr	r3, [pc, #584]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026ae:	4b91      	ldr	r3, [pc, #580]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026b0:	2101      	movs	r1, #1
 80026b2:	430a      	orrs	r2, r1
 80026b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b6:	f7fe fabd 	bl	8000c34 <HAL_GetTick>
 80026ba:	0003      	movs	r3, r0
 80026bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80026c0:	f7fe fab8 	bl	8000c34 <HAL_GetTick>
 80026c4:	0002      	movs	r2, r0
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e152      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80026d2:	4b88      	ldr	r3, [pc, #544]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026d6:	2202      	movs	r2, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	d0f1      	beq.n	80026c0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80026dc:	4b85      	ldr	r3, [pc, #532]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e0:	22f8      	movs	r2, #248	@ 0xf8
 80026e2:	4393      	bics	r3, r2
 80026e4:	0019      	movs	r1, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	00da      	lsls	r2, r3, #3
 80026ec:	4b81      	ldr	r3, [pc, #516]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026ee:	430a      	orrs	r2, r1
 80026f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80026f2:	e034      	b.n	800275e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	3305      	adds	r3, #5
 80026fa:	d111      	bne.n	8002720 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80026fc:	4b7d      	ldr	r3, [pc, #500]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80026fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002700:	4b7c      	ldr	r3, [pc, #496]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002702:	2104      	movs	r1, #4
 8002704:	438a      	bics	r2, r1
 8002706:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002708:	4b7a      	ldr	r3, [pc, #488]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800270a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270c:	22f8      	movs	r2, #248	@ 0xf8
 800270e:	4393      	bics	r3, r2
 8002710:	0019      	movs	r1, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	00da      	lsls	r2, r3, #3
 8002718:	4b76      	ldr	r3, [pc, #472]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800271a:	430a      	orrs	r2, r1
 800271c:	635a      	str	r2, [r3, #52]	@ 0x34
 800271e:	e01e      	b.n	800275e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002720:	4b74      	ldr	r3, [pc, #464]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002724:	4b73      	ldr	r3, [pc, #460]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002726:	2104      	movs	r1, #4
 8002728:	430a      	orrs	r2, r1
 800272a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800272c:	4b71      	ldr	r3, [pc, #452]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800272e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002730:	4b70      	ldr	r3, [pc, #448]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002732:	2101      	movs	r1, #1
 8002734:	438a      	bics	r2, r1
 8002736:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002738:	f7fe fa7c 	bl	8000c34 <HAL_GetTick>
 800273c:	0003      	movs	r3, r0
 800273e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002742:	f7fe fa77 	bl	8000c34 <HAL_GetTick>
 8002746:	0002      	movs	r2, r0
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e111      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002754:	4b67      	ldr	r3, [pc, #412]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002758:	2202      	movs	r2, #2
 800275a:	4013      	ands	r3, r2
 800275c:	d1f1      	bne.n	8002742 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2220      	movs	r2, #32
 8002764:	4013      	ands	r3, r2
 8002766:	d05c      	beq.n	8002822 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002768:	4b62      	ldr	r3, [pc, #392]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	220c      	movs	r2, #12
 800276e:	4013      	ands	r3, r2
 8002770:	2b0c      	cmp	r3, #12
 8002772:	d00e      	beq.n	8002792 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002774:	4b5f      	ldr	r3, [pc, #380]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	220c      	movs	r2, #12
 800277a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800277c:	2b08      	cmp	r3, #8
 800277e:	d114      	bne.n	80027aa <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002780:	4b5c      	ldr	r3, [pc, #368]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	23c0      	movs	r3, #192	@ 0xc0
 8002786:	025b      	lsls	r3, r3, #9
 8002788:	401a      	ands	r2, r3
 800278a:	23c0      	movs	r3, #192	@ 0xc0
 800278c:	025b      	lsls	r3, r3, #9
 800278e:	429a      	cmp	r2, r3
 8002790:	d10b      	bne.n	80027aa <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002792:	4b58      	ldr	r3, [pc, #352]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002796:	2380      	movs	r3, #128	@ 0x80
 8002798:	029b      	lsls	r3, r3, #10
 800279a:	4013      	ands	r3, r2
 800279c:	d040      	beq.n	8002820 <HAL_RCC_OscConfig+0x5a8>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d03c      	beq.n	8002820 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0e6      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d01b      	beq.n	80027ea <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80027b2:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80027b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027b6:	4b4f      	ldr	r3, [pc, #316]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	0249      	lsls	r1, r1, #9
 80027bc:	430a      	orrs	r2, r1
 80027be:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c0:	f7fe fa38 	bl	8000c34 <HAL_GetTick>
 80027c4:	0003      	movs	r3, r0
 80027c6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ca:	f7fe fa33 	bl	8000c34 <HAL_GetTick>
 80027ce:	0002      	movs	r2, r0
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e0cd      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80027dc:	4b45      	ldr	r3, [pc, #276]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80027de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027e0:	2380      	movs	r3, #128	@ 0x80
 80027e2:	029b      	lsls	r3, r3, #10
 80027e4:	4013      	ands	r3, r2
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x552>
 80027e8:	e01b      	b.n	8002822 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80027ea:	4b42      	ldr	r3, [pc, #264]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80027ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ee:	4b41      	ldr	r3, [pc, #260]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80027f0:	4943      	ldr	r1, [pc, #268]	@ (8002900 <HAL_RCC_OscConfig+0x688>)
 80027f2:	400a      	ands	r2, r1
 80027f4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f6:	f7fe fa1d 	bl	8000c34 <HAL_GetTick>
 80027fa:	0003      	movs	r3, r0
 80027fc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002800:	f7fe fa18 	bl	8000c34 <HAL_GetTick>
 8002804:	0002      	movs	r2, r0
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e0b2      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002812:	4b38      	ldr	r3, [pc, #224]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002814:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002816:	2380      	movs	r3, #128	@ 0x80
 8002818:	029b      	lsls	r3, r3, #10
 800281a:	4013      	ands	r3, r2
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x588>
 800281e:	e000      	b.n	8002822 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002820:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b00      	cmp	r3, #0
 8002828:	d100      	bne.n	800282c <HAL_RCC_OscConfig+0x5b4>
 800282a:	e0a4      	b.n	8002976 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800282c:	4b31      	ldr	r3, [pc, #196]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	220c      	movs	r2, #12
 8002832:	4013      	ands	r3, r2
 8002834:	2b08      	cmp	r3, #8
 8002836:	d100      	bne.n	800283a <HAL_RCC_OscConfig+0x5c2>
 8002838:	e078      	b.n	800292c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	2b02      	cmp	r3, #2
 8002840:	d14c      	bne.n	80028dc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002842:	4b2c      	ldr	r3, [pc, #176]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	4b2b      	ldr	r3, [pc, #172]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002848:	492e      	ldr	r1, [pc, #184]	@ (8002904 <HAL_RCC_OscConfig+0x68c>)
 800284a:	400a      	ands	r2, r1
 800284c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284e:	f7fe f9f1 	bl	8000c34 <HAL_GetTick>
 8002852:	0003      	movs	r3, r0
 8002854:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe f9ec 	bl	8000c34 <HAL_GetTick>
 800285c:	0002      	movs	r2, r0
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e086      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286a:	4b22      	ldr	r3, [pc, #136]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	2380      	movs	r3, #128	@ 0x80
 8002870:	049b      	lsls	r3, r3, #18
 8002872:	4013      	ands	r3, r2
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002876:	4b1f      	ldr	r3, [pc, #124]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287a:	220f      	movs	r2, #15
 800287c:	4393      	bics	r3, r2
 800287e:	0019      	movs	r1, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002884:	4b1b      	ldr	r3, [pc, #108]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 8002886:	430a      	orrs	r2, r1
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
 800288a:	4b1a      	ldr	r3, [pc, #104]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4a1e      	ldr	r2, [pc, #120]	@ (8002908 <HAL_RCC_OscConfig+0x690>)
 8002890:	4013      	ands	r3, r2
 8002892:	0019      	movs	r1, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	431a      	orrs	r2, r3
 800289e:	4b15      	ldr	r3, [pc, #84]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028a0:	430a      	orrs	r2, r1
 80028a2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a4:	4b13      	ldr	r3, [pc, #76]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4b12      	ldr	r3, [pc, #72]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028aa:	2180      	movs	r1, #128	@ 0x80
 80028ac:	0449      	lsls	r1, r1, #17
 80028ae:	430a      	orrs	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7fe f9bf 	bl	8000c34 <HAL_GetTick>
 80028b6:	0003      	movs	r3, r0
 80028b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028bc:	f7fe f9ba 	bl	8000c34 <HAL_GetTick>
 80028c0:	0002      	movs	r2, r0
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e054      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	@ 0x80
 80028d4:	049b      	lsls	r3, r3, #18
 80028d6:	4013      	ands	r3, r2
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x644>
 80028da:	e04c      	b.n	8002976 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <HAL_RCC_OscConfig+0x67c>)
 80028e2:	4908      	ldr	r1, [pc, #32]	@ (8002904 <HAL_RCC_OscConfig+0x68c>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7fe f9a4 	bl	8000c34 <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f0:	e015      	b.n	800291e <HAL_RCC_OscConfig+0x6a6>
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	40021000 	.word	0x40021000
 80028f8:	00001388 	.word	0x00001388
 80028fc:	efffffff 	.word	0xefffffff
 8002900:	fffeffff 	.word	0xfffeffff
 8002904:	feffffff 	.word	0xfeffffff
 8002908:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290c:	f7fe f992 	bl	8000c34 <HAL_GetTick>
 8002910:	0002      	movs	r2, r0
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e02c      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291e:	4b18      	ldr	r3, [pc, #96]	@ (8002980 <HAL_RCC_OscConfig+0x708>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	049b      	lsls	r3, r3, #18
 8002926:	4013      	ands	r3, r2
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x694>
 800292a:	e024      	b.n	8002976 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e01f      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002938:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <HAL_RCC_OscConfig+0x708>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <HAL_RCC_OscConfig+0x708>)
 8002940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002942:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	23c0      	movs	r3, #192	@ 0xc0
 8002948:	025b      	lsls	r3, r3, #9
 800294a:	401a      	ands	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002950:	429a      	cmp	r2, r3
 8002952:	d10e      	bne.n	8002972 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	220f      	movs	r2, #15
 8002958:	401a      	ands	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d107      	bne.n	8002972 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	23f0      	movs	r3, #240	@ 0xf0
 8002966:	039b      	lsls	r3, r3, #14
 8002968:	401a      	ands	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d001      	beq.n	8002976 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	0018      	movs	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	b008      	add	sp, #32
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40021000 	.word	0x40021000

08002984 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e0bf      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002998:	4b61      	ldr	r3, [pc, #388]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2201      	movs	r2, #1
 800299e:	4013      	ands	r3, r2
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d911      	bls.n	80029ca <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b5e      	ldr	r3, [pc, #376]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2201      	movs	r2, #1
 80029ac:	4393      	bics	r3, r2
 80029ae:	0019      	movs	r1, r3
 80029b0:	4b5b      	ldr	r3, [pc, #364]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b8:	4b59      	ldr	r3, [pc, #356]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2201      	movs	r2, #1
 80029be:	4013      	ands	r3, r2
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d001      	beq.n	80029ca <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e0a6      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2202      	movs	r2, #2
 80029d0:	4013      	ands	r3, r2
 80029d2:	d015      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2204      	movs	r2, #4
 80029da:	4013      	ands	r3, r2
 80029dc:	d006      	beq.n	80029ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80029de:	4b51      	ldr	r3, [pc, #324]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	4b50      	ldr	r3, [pc, #320]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 80029e4:	21e0      	movs	r1, #224	@ 0xe0
 80029e6:	00c9      	lsls	r1, r1, #3
 80029e8:	430a      	orrs	r2, r1
 80029ea:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	22f0      	movs	r2, #240	@ 0xf0
 80029f2:	4393      	bics	r3, r2
 80029f4:	0019      	movs	r1, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 80029fc:	430a      	orrs	r2, r1
 80029fe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2201      	movs	r2, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	d04c      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d107      	bne.n	8002a22 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a12:	4b44      	ldr	r3, [pc, #272]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	029b      	lsls	r3, r3, #10
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d120      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e07a      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d107      	bne.n	8002a3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	2380      	movs	r3, #128	@ 0x80
 8002a30:	049b      	lsls	r3, r3, #18
 8002a32:	4013      	ands	r3, r2
 8002a34:	d114      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e06e      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	d107      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a42:	4b38      	ldr	r3, [pc, #224]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a46:	2380      	movs	r3, #128	@ 0x80
 8002a48:	029b      	lsls	r3, r3, #10
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d108      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e062      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a52:	4b34      	ldr	r3, [pc, #208]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2202      	movs	r2, #2
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e05b      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a60:	4b30      	ldr	r3, [pc, #192]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2203      	movs	r2, #3
 8002a66:	4393      	bics	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a74:	f7fe f8de 	bl	8000c34 <HAL_GetTick>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7c:	e009      	b.n	8002a92 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a7e:	f7fe f8d9 	bl	8000c34 <HAL_GetTick>
 8002a82:	0002      	movs	r2, r0
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	4a27      	ldr	r2, [pc, #156]	@ (8002b28 <HAL_RCC_ClockConfig+0x1a4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e042      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a92:	4b24      	ldr	r3, [pc, #144]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	220c      	movs	r2, #12
 8002a98:	401a      	ands	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d1ec      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	4013      	ands	r3, r2
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d211      	bcs.n	8002ad6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	4393      	bics	r3, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	4b18      	ldr	r3, [pc, #96]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac4:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <HAL_RCC_ClockConfig+0x19c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	4013      	ands	r3, r2
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d001      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e020      	b.n	8002b18 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2204      	movs	r2, #4
 8002adc:	4013      	ands	r3, r2
 8002ade:	d009      	beq.n	8002af4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae0:	4b10      	ldr	r3, [pc, #64]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	4a11      	ldr	r2, [pc, #68]	@ (8002b2c <HAL_RCC_ClockConfig+0x1a8>)
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	0019      	movs	r1, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	4b0d      	ldr	r3, [pc, #52]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002af0:	430a      	orrs	r2, r1
 8002af2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002af4:	f000 f820 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8002af8:	0001      	movs	r1, r0
 8002afa:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <HAL_RCC_ClockConfig+0x1a0>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	220f      	movs	r2, #15
 8002b02:	4013      	ands	r3, r2
 8002b04:	4a0a      	ldr	r2, [pc, #40]	@ (8002b30 <HAL_RCC_ClockConfig+0x1ac>)
 8002b06:	5cd3      	ldrb	r3, [r2, r3]
 8002b08:	000a      	movs	r2, r1
 8002b0a:	40da      	lsrs	r2, r3
 8002b0c:	4b09      	ldr	r3, [pc, #36]	@ (8002b34 <HAL_RCC_ClockConfig+0x1b0>)
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f7fe f849 	bl	8000ba8 <HAL_InitTick>
  
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	0018      	movs	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	b004      	add	sp, #16
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40022000 	.word	0x40022000
 8002b24:	40021000 	.word	0x40021000
 8002b28:	00001388 	.word	0x00001388
 8002b2c:	fffff8ff 	.word	0xfffff8ff
 8002b30:	080040e0 	.word	0x080040e0
 8002b34:	20000000 	.word	0x20000000

08002b38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	2300      	movs	r3, #0
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002b52:	4b2d      	ldr	r3, [pc, #180]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	2b0c      	cmp	r3, #12
 8002b60:	d046      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0xb8>
 8002b62:	d848      	bhi.n	8002bf6 <HAL_RCC_GetSysClockFreq+0xbe>
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d002      	beq.n	8002b6e <HAL_RCC_GetSysClockFreq+0x36>
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d003      	beq.n	8002b74 <HAL_RCC_GetSysClockFreq+0x3c>
 8002b6c:	e043      	b.n	8002bf6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b6e:	4b27      	ldr	r3, [pc, #156]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b70:	613b      	str	r3, [r7, #16]
      break;
 8002b72:	e043      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	0c9b      	lsrs	r3, r3, #18
 8002b78:	220f      	movs	r2, #15
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002b7e:	5cd3      	ldrb	r3, [r2, r3]
 8002b80:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002b82:	4b21      	ldr	r3, [pc, #132]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b86:	220f      	movs	r2, #15
 8002b88:	4013      	ands	r3, r2
 8002b8a:	4a22      	ldr	r2, [pc, #136]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002b8c:	5cd3      	ldrb	r3, [r2, r3]
 8002b8e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	23c0      	movs	r3, #192	@ 0xc0
 8002b94:	025b      	lsls	r3, r3, #9
 8002b96:	401a      	ands	r2, r3
 8002b98:	2380      	movs	r3, #128	@ 0x80
 8002b9a:	025b      	lsls	r3, r3, #9
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d109      	bne.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	481a      	ldr	r0, [pc, #104]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002ba4:	f7fd fab0 	bl	8000108 <__udivsi3>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	001a      	movs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4353      	muls	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	e01a      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	23c0      	movs	r3, #192	@ 0xc0
 8002bb8:	025b      	lsls	r3, r3, #9
 8002bba:	401a      	ands	r2, r3
 8002bbc:	23c0      	movs	r3, #192	@ 0xc0
 8002bbe:	025b      	lsls	r3, r3, #9
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d109      	bne.n	8002bd8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	4814      	ldr	r0, [pc, #80]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002bc8:	f7fd fa9e 	bl	8000108 <__udivsi3>
 8002bcc:	0003      	movs	r3, r0
 8002bce:	001a      	movs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4353      	muls	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	480c      	ldr	r0, [pc, #48]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002bdc:	f7fd fa94 	bl	8000108 <__udivsi3>
 8002be0:	0003      	movs	r3, r0
 8002be2:	001a      	movs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4353      	muls	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	613b      	str	r3, [r7, #16]
      break;
 8002bee:	e005      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002bf0:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002bf2:	613b      	str	r3, [r7, #16]
      break;
 8002bf4:	e002      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bf6:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002bf8:	613b      	str	r3, [r7, #16]
      break;
 8002bfa:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002bfc:	693b      	ldr	r3, [r7, #16]
}
 8002bfe:	0018      	movs	r0, r3
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b006      	add	sp, #24
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	080040f8 	.word	0x080040f8
 8002c14:	08004108 	.word	0x08004108
 8002c18:	02dc6c00 	.word	0x02dc6c00

08002c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c20:	4b02      	ldr	r3, [pc, #8]	@ (8002c2c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c22:	681b      	ldr	r3, [r3, #0]
}
 8002c24:	0018      	movs	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	46c0      	nop			@ (mov r8, r8)
 8002c2c:	20000000 	.word	0x20000000

08002c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002c34:	f7ff fff2 	bl	8002c1c <HAL_RCC_GetHCLKFreq>
 8002c38:	0001      	movs	r1, r0
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	0a1b      	lsrs	r3, r3, #8
 8002c40:	2207      	movs	r2, #7
 8002c42:	4013      	ands	r3, r2
 8002c44:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c46:	5cd3      	ldrb	r3, [r2, r3]
 8002c48:	40d9      	lsrs	r1, r3
 8002c4a:	000b      	movs	r3, r1
}    
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	40021000 	.word	0x40021000
 8002c58:	080040f0 	.word	0x080040f0

08002c5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e044      	b.n	8002cf8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d107      	bne.n	8002c86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2278      	movs	r2, #120	@ 0x78
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7fd fe45 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2224      	movs	r2, #36	@ 0x24
 8002c8a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2101      	movs	r1, #1
 8002c98:	438a      	bics	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f000 fd50 	bl	800374c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f000 fc0c 	bl	80034cc <UART_SetConfig>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e01c      	b.n	8002cf8 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	490d      	ldr	r1, [pc, #52]	@ (8002d00 <HAL_UART_Init+0xa4>)
 8002cca:	400a      	ands	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	212a      	movs	r1, #42	@ 0x2a
 8002cda:	438a      	bics	r2, r1
 8002cdc:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2101      	movs	r1, #1
 8002cea:	430a      	orrs	r2, r1
 8002cec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 fddf 	bl	80038b4 <UART_CheckIdleState>
 8002cf6:	0003      	movs	r3, r0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b002      	add	sp, #8
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	ffffb7ff 	.word	0xffffb7ff

08002d04 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	1dbb      	adds	r3, r7, #6
 8002d10:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d16:	2b20      	cmp	r3, #32
 8002d18:	d000      	beq.n	8002d1c <HAL_UART_Transmit_DMA+0x18>
 8002d1a:	e077      	b.n	8002e0c <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_UART_Transmit_DMA+0x26>
 8002d22:	1dbb      	adds	r3, r7, #6
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e06f      	b.n	8002e0e <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	2380      	movs	r3, #128	@ 0x80
 8002d34:	015b      	lsls	r3, r3, #5
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d109      	bne.n	8002d4e <HAL_UART_Transmit_DMA+0x4a>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d105      	bne.n	8002d4e <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2201      	movs	r2, #1
 8002d46:	4013      	ands	r3, r2
 8002d48:	d001      	beq.n	8002d4e <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e05f      	b.n	8002e0e <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1dba      	adds	r2, r7, #6
 8002d58:	2150      	movs	r1, #80	@ 0x50
 8002d5a:	8812      	ldrh	r2, [r2, #0]
 8002d5c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1dba      	adds	r2, r7, #6
 8002d62:	2152      	movs	r1, #82	@ 0x52
 8002d64:	8812      	ldrh	r2, [r2, #0]
 8002d66:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2284      	movs	r2, #132	@ 0x84
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2221      	movs	r2, #33	@ 0x21
 8002d74:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d027      	beq.n	8002dce <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d82:	4a25      	ldr	r2, [pc, #148]	@ (8002e18 <HAL_UART_Transmit_DMA+0x114>)
 8002d84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8a:	4a24      	ldr	r2, [pc, #144]	@ (8002e1c <HAL_UART_Transmit_DMA+0x118>)
 8002d8c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d92:	4a23      	ldr	r2, [pc, #140]	@ (8002e20 <HAL_UART_Transmit_DMA+0x11c>)
 8002d94:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	0019      	movs	r1, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3328      	adds	r3, #40	@ 0x28
 8002dae:	001a      	movs	r2, r3
 8002db0:	1dbb      	adds	r3, r7, #6
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	f7fe ff2a 	bl	8001c0c <HAL_DMA_Start_IT>
 8002db8:	1e03      	subs	r3, r0, #0
 8002dba:	d008      	beq.n	8002dce <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2284      	movs	r2, #132	@ 0x84
 8002dc0:	2110      	movs	r1, #16
 8002dc2:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e01f      	b.n	8002e0e <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2240      	movs	r2, #64	@ 0x40
 8002dd4:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002dda:	613b      	str	r3, [r7, #16]
  return(result);
 8002ddc:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002dde:	61fb      	str	r3, [r7, #28]
 8002de0:	2301      	movs	r3, #1
 8002de2:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f383 8810 	msr	PRIMASK, r3
}
 8002dea:	46c0      	nop			@ (mov r8, r8)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2180      	movs	r1, #128	@ 0x80
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	f383 8810 	msr	PRIMASK, r3
}
 8002e06:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	e000      	b.n	8002e0e <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002e0c:	2302      	movs	r3, #2
  }
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b008      	add	sp, #32
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			@ (mov r8, r8)
 8002e18:	08003d35 	.word	0x08003d35
 8002e1c:	08003dc9 	.word	0x08003dc9
 8002e20:	08003f57 	.word	0x08003f57

08002e24 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	1dbb      	adds	r3, r7, #6
 8002e30:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2280      	movs	r2, #128	@ 0x80
 8002e36:	589b      	ldr	r3, [r3, r2]
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	d145      	bne.n	8002ec8 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_UART_Receive_DMA+0x26>
 8002e42:	1dbb      	adds	r3, r7, #6
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e03d      	b.n	8002eca <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	2380      	movs	r3, #128	@ 0x80
 8002e54:	015b      	lsls	r3, r3, #5
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d109      	bne.n	8002e6e <HAL_UART_Receive_DMA+0x4a>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4013      	ands	r3, r2
 8002e68:	d001      	beq.n	8002e6e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e02d      	b.n	8002eca <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	2380      	movs	r3, #128	@ 0x80
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d019      	beq.n	8002eb6 <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e82:	f3ef 8310 	mrs	r3, PRIMASK
 8002e86:	613b      	str	r3, [r7, #16]
  return(result);
 8002e88:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e8a:	61fb      	str	r3, [r7, #28]
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f383 8810 	msr	PRIMASK, r3
}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2180      	movs	r1, #128	@ 0x80
 8002ea4:	04c9      	lsls	r1, r1, #19
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	f383 8810 	msr	PRIMASK, r3
}
 8002eb4:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002eb6:	1dbb      	adds	r3, r7, #6
 8002eb8:	881a      	ldrh	r2, [r3, #0]
 8002eba:	68b9      	ldr	r1, [r7, #8]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f000 fe10 	bl	8003ae4 <UART_Start_Receive_DMA>
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	e000      	b.n	8002eca <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
  }
}
 8002eca:	0018      	movs	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b008      	add	sp, #32
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b0ab      	sub	sp, #172	@ 0xac
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	22a4      	movs	r2, #164	@ 0xa4
 8002ee4:	18b9      	adds	r1, r7, r2
 8002ee6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	20a0      	movs	r0, #160	@ 0xa0
 8002ef0:	1839      	adds	r1, r7, r0
 8002ef2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	219c      	movs	r1, #156	@ 0x9c
 8002efc:	1879      	adds	r1, r7, r1
 8002efe:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002f00:	0011      	movs	r1, r2
 8002f02:	18bb      	adds	r3, r7, r2
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a99      	ldr	r2, [pc, #612]	@ (800316c <HAL_UART_IRQHandler+0x298>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2298      	movs	r2, #152	@ 0x98
 8002f0c:	18bc      	adds	r4, r7, r2
 8002f0e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002f10:	18bb      	adds	r3, r7, r2
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d114      	bne.n	8002f42 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d00f      	beq.n	8002f42 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f22:	183b      	adds	r3, r7, r0
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2220      	movs	r2, #32
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d00a      	beq.n	8002f42 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d100      	bne.n	8002f36 <HAL_UART_IRQHandler+0x62>
 8002f34:	e29e      	b.n	8003474 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	0010      	movs	r0, r2
 8002f3e:	4798      	blx	r3
      }
      return;
 8002f40:	e298      	b.n	8003474 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002f42:	2398      	movs	r3, #152	@ 0x98
 8002f44:	18fb      	adds	r3, r7, r3
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d100      	bne.n	8002f4e <HAL_UART_IRQHandler+0x7a>
 8002f4c:	e114      	b.n	8003178 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002f4e:	239c      	movs	r3, #156	@ 0x9c
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2201      	movs	r2, #1
 8002f56:	4013      	ands	r3, r2
 8002f58:	d106      	bne.n	8002f68 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002f5a:	23a0      	movs	r3, #160	@ 0xa0
 8002f5c:	18fb      	adds	r3, r7, r3
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a83      	ldr	r2, [pc, #524]	@ (8003170 <HAL_UART_IRQHandler+0x29c>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	d100      	bne.n	8002f68 <HAL_UART_IRQHandler+0x94>
 8002f66:	e107      	b.n	8003178 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f68:	23a4      	movs	r3, #164	@ 0xa4
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	4013      	ands	r3, r2
 8002f72:	d012      	beq.n	8002f9a <HAL_UART_IRQHandler+0xc6>
 8002f74:	23a0      	movs	r3, #160	@ 0xa0
 8002f76:	18fb      	adds	r3, r7, r3
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	2380      	movs	r3, #128	@ 0x80
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d00b      	beq.n	8002f9a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2201      	movs	r2, #1
 8002f88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2284      	movs	r2, #132	@ 0x84
 8002f8e:	589b      	ldr	r3, [r3, r2]
 8002f90:	2201      	movs	r2, #1
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2184      	movs	r1, #132	@ 0x84
 8002f98:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f9a:	23a4      	movs	r3, #164	@ 0xa4
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d011      	beq.n	8002fca <HAL_UART_IRQHandler+0xf6>
 8002fa6:	239c      	movs	r3, #156	@ 0x9c
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2201      	movs	r2, #1
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d00b      	beq.n	8002fca <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2284      	movs	r2, #132	@ 0x84
 8002fbe:	589b      	ldr	r3, [r3, r2]
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2184      	movs	r1, #132	@ 0x84
 8002fc8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fca:	23a4      	movs	r3, #164	@ 0xa4
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2204      	movs	r2, #4
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	d011      	beq.n	8002ffa <HAL_UART_IRQHandler+0x126>
 8002fd6:	239c      	movs	r3, #156	@ 0x9c
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d00b      	beq.n	8002ffa <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2284      	movs	r2, #132	@ 0x84
 8002fee:	589b      	ldr	r3, [r3, r2]
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2184      	movs	r1, #132	@ 0x84
 8002ff8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ffa:	23a4      	movs	r3, #164	@ 0xa4
 8002ffc:	18fb      	adds	r3, r7, r3
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2208      	movs	r2, #8
 8003002:	4013      	ands	r3, r2
 8003004:	d017      	beq.n	8003036 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003006:	23a0      	movs	r3, #160	@ 0xa0
 8003008:	18fb      	adds	r3, r7, r3
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2220      	movs	r2, #32
 800300e:	4013      	ands	r3, r2
 8003010:	d105      	bne.n	800301e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003012:	239c      	movs	r3, #156	@ 0x9c
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2201      	movs	r2, #1
 800301a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800301c:	d00b      	beq.n	8003036 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2208      	movs	r2, #8
 8003024:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2284      	movs	r2, #132	@ 0x84
 800302a:	589b      	ldr	r3, [r3, r2]
 800302c:	2208      	movs	r2, #8
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2184      	movs	r1, #132	@ 0x84
 8003034:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003036:	23a4      	movs	r3, #164	@ 0xa4
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	2380      	movs	r3, #128	@ 0x80
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	4013      	ands	r3, r2
 8003042:	d013      	beq.n	800306c <HAL_UART_IRQHandler+0x198>
 8003044:	23a0      	movs	r3, #160	@ 0xa0
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	2380      	movs	r3, #128	@ 0x80
 800304c:	04db      	lsls	r3, r3, #19
 800304e:	4013      	ands	r3, r2
 8003050:	d00c      	beq.n	800306c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2280      	movs	r2, #128	@ 0x80
 8003058:	0112      	lsls	r2, r2, #4
 800305a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2284      	movs	r2, #132	@ 0x84
 8003060:	589b      	ldr	r3, [r3, r2]
 8003062:	2220      	movs	r2, #32
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2184      	movs	r1, #132	@ 0x84
 800306a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2284      	movs	r2, #132	@ 0x84
 8003070:	589b      	ldr	r3, [r3, r2]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d100      	bne.n	8003078 <HAL_UART_IRQHandler+0x1a4>
 8003076:	e1ff      	b.n	8003478 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003078:	23a4      	movs	r3, #164	@ 0xa4
 800307a:	18fb      	adds	r3, r7, r3
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2220      	movs	r2, #32
 8003080:	4013      	ands	r3, r2
 8003082:	d00e      	beq.n	80030a2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003084:	23a0      	movs	r3, #160	@ 0xa0
 8003086:	18fb      	adds	r3, r7, r3
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2220      	movs	r2, #32
 800308c:	4013      	ands	r3, r2
 800308e:	d008      	beq.n	80030a2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	0010      	movs	r0, r2
 80030a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2284      	movs	r2, #132	@ 0x84
 80030a6:	589b      	ldr	r3, [r3, r2]
 80030a8:	2194      	movs	r1, #148	@ 0x94
 80030aa:	187a      	adds	r2, r7, r1
 80030ac:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	2240      	movs	r2, #64	@ 0x40
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b40      	cmp	r3, #64	@ 0x40
 80030ba:	d004      	beq.n	80030c6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80030bc:	187b      	adds	r3, r7, r1
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2228      	movs	r2, #40	@ 0x28
 80030c2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030c4:	d047      	beq.n	8003156 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	0018      	movs	r0, r3
 80030ca:	f000 fdcf 	bl	8003c6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2240      	movs	r2, #64	@ 0x40
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b40      	cmp	r3, #64	@ 0x40
 80030da:	d137      	bne.n	800314c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030dc:	f3ef 8310 	mrs	r3, PRIMASK
 80030e0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80030e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030e4:	2090      	movs	r0, #144	@ 0x90
 80030e6:	183a      	adds	r2, r7, r0
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	2301      	movs	r3, #1
 80030ec:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030f0:	f383 8810 	msr	PRIMASK, r3
}
 80030f4:	46c0      	nop			@ (mov r8, r8)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2140      	movs	r1, #64	@ 0x40
 8003102:	438a      	bics	r2, r1
 8003104:	609a      	str	r2, [r3, #8]
 8003106:	183b      	adds	r3, r7, r0
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800310e:	f383 8810 	msr	PRIMASK, r3
}
 8003112:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003118:	2b00      	cmp	r3, #0
 800311a:	d012      	beq.n	8003142 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003120:	4a14      	ldr	r2, [pc, #80]	@ (8003174 <HAL_UART_IRQHandler+0x2a0>)
 8003122:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003128:	0018      	movs	r0, r3
 800312a:	f7fe fe0d 	bl	8001d48 <HAL_DMA_Abort_IT>
 800312e:	1e03      	subs	r3, r0, #0
 8003130:	d01a      	beq.n	8003168 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003136:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800313c:	0018      	movs	r0, r3
 800313e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003140:	e012      	b.n	8003168 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	0018      	movs	r0, r3
 8003146:	f7fd f8a9 	bl	800029c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800314a:	e00d      	b.n	8003168 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	0018      	movs	r0, r3
 8003150:	f7fd f8a4 	bl	800029c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003154:	e008      	b.n	8003168 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	0018      	movs	r0, r3
 800315a:	f7fd f89f 	bl	800029c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2284      	movs	r2, #132	@ 0x84
 8003162:	2100      	movs	r1, #0
 8003164:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003166:	e187      	b.n	8003478 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003168:	46c0      	nop			@ (mov r8, r8)
    return;
 800316a:	e185      	b.n	8003478 <HAL_UART_IRQHandler+0x5a4>
 800316c:	0000080f 	.word	0x0000080f
 8003170:	04000120 	.word	0x04000120
 8003174:	08003fdb 	.word	0x08003fdb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317c:	2b01      	cmp	r3, #1
 800317e:	d000      	beq.n	8003182 <HAL_UART_IRQHandler+0x2ae>
 8003180:	e139      	b.n	80033f6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003182:	23a4      	movs	r3, #164	@ 0xa4
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2210      	movs	r2, #16
 800318a:	4013      	ands	r3, r2
 800318c:	d100      	bne.n	8003190 <HAL_UART_IRQHandler+0x2bc>
 800318e:	e132      	b.n	80033f6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003190:	23a0      	movs	r3, #160	@ 0xa0
 8003192:	18fb      	adds	r3, r7, r3
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2210      	movs	r2, #16
 8003198:	4013      	ands	r3, r2
 800319a:	d100      	bne.n	800319e <HAL_UART_IRQHandler+0x2ca>
 800319c:	e12b      	b.n	80033f6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2210      	movs	r2, #16
 80031a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	2240      	movs	r2, #64	@ 0x40
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b40      	cmp	r3, #64	@ 0x40
 80031b2:	d000      	beq.n	80031b6 <HAL_UART_IRQHandler+0x2e2>
 80031b4:	e09f      	b.n	80032f6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	217e      	movs	r1, #126	@ 0x7e
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d100      	bne.n	80031ce <HAL_UART_IRQHandler+0x2fa>
 80031cc:	e156      	b.n	800347c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2258      	movs	r2, #88	@ 0x58
 80031d2:	5a9b      	ldrh	r3, [r3, r2]
 80031d4:	187a      	adds	r2, r7, r1
 80031d6:	8812      	ldrh	r2, [r2, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d300      	bcc.n	80031de <HAL_UART_IRQHandler+0x30a>
 80031dc:	e14e      	b.n	800347c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	187a      	adds	r2, r7, r1
 80031e2:	215a      	movs	r1, #90	@ 0x5a
 80031e4:	8812      	ldrh	r2, [r2, #0]
 80031e6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b20      	cmp	r3, #32
 80031f0:	d06f      	beq.n	80032d2 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031f2:	f3ef 8310 	mrs	r3, PRIMASK
 80031f6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031fc:	2301      	movs	r3, #1
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	f383 8810 	msr	PRIMASK, r3
}
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	499e      	ldr	r1, [pc, #632]	@ (800348c <HAL_UART_IRQHandler+0x5b8>)
 8003214:	400a      	ands	r2, r1
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800321a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321e:	f383 8810 	msr	PRIMASK, r3
}
 8003222:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003224:	f3ef 8310 	mrs	r3, PRIMASK
 8003228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800322a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322c:	677b      	str	r3, [r7, #116]	@ 0x74
 800322e:	2301      	movs	r3, #1
 8003230:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003234:	f383 8810 	msr	PRIMASK, r3
}
 8003238:	46c0      	nop			@ (mov r8, r8)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2101      	movs	r1, #1
 8003246:	438a      	bics	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800324c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003250:	f383 8810 	msr	PRIMASK, r3
}
 8003254:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003256:	f3ef 8310 	mrs	r3, PRIMASK
 800325a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800325c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800325e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003260:	2301      	movs	r3, #1
 8003262:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003266:	f383 8810 	msr	PRIMASK, r3
}
 800326a:	46c0      	nop			@ (mov r8, r8)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2140      	movs	r1, #64	@ 0x40
 8003278:	438a      	bics	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800327e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003280:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003282:	f383 8810 	msr	PRIMASK, r3
}
 8003286:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2280      	movs	r2, #128	@ 0x80
 800328c:	2120      	movs	r1, #32
 800328e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003296:	f3ef 8310 	mrs	r3, PRIMASK
 800329a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800329c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800329e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032a0:	2301      	movs	r3, #1
 80032a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032a6:	f383 8810 	msr	PRIMASK, r3
}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2110      	movs	r1, #16
 80032b8:	438a      	bics	r2, r1
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032c2:	f383 8810 	msr	PRIMASK, r3
}
 80032c6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032cc:	0018      	movs	r0, r3
 80032ce:	f7fe fd03 	bl	8001cd8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2202      	movs	r2, #2
 80032d6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2258      	movs	r2, #88	@ 0x58
 80032dc:	5a9a      	ldrh	r2, [r3, r2]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	215a      	movs	r1, #90	@ 0x5a
 80032e2:	5a5b      	ldrh	r3, [r3, r1]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	0011      	movs	r1, r2
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 f8e0 	bl	80034b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032f4:	e0c2      	b.n	800347c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2258      	movs	r2, #88	@ 0x58
 80032fa:	5a99      	ldrh	r1, [r3, r2]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	225a      	movs	r2, #90	@ 0x5a
 8003300:	5a9b      	ldrh	r3, [r3, r2]
 8003302:	b29a      	uxth	r2, r3
 8003304:	208e      	movs	r0, #142	@ 0x8e
 8003306:	183b      	adds	r3, r7, r0
 8003308:	1a8a      	subs	r2, r1, r2
 800330a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	225a      	movs	r2, #90	@ 0x5a
 8003310:	5a9b      	ldrh	r3, [r3, r2]
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d100      	bne.n	800331a <HAL_UART_IRQHandler+0x446>
 8003318:	e0b2      	b.n	8003480 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800331a:	183b      	adds	r3, r7, r0
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d100      	bne.n	8003324 <HAL_UART_IRQHandler+0x450>
 8003322:	e0ad      	b.n	8003480 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003324:	f3ef 8310 	mrs	r3, PRIMASK
 8003328:	60fb      	str	r3, [r7, #12]
  return(result);
 800332a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800332c:	2488      	movs	r4, #136	@ 0x88
 800332e:	193a      	adds	r2, r7, r4
 8003330:	6013      	str	r3, [r2, #0]
 8003332:	2301      	movs	r3, #1
 8003334:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	f383 8810 	msr	PRIMASK, r3
}
 800333c:	46c0      	nop			@ (mov r8, r8)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4951      	ldr	r1, [pc, #324]	@ (8003490 <HAL_UART_IRQHandler+0x5bc>)
 800334a:	400a      	ands	r2, r1
 800334c:	601a      	str	r2, [r3, #0]
 800334e:	193b      	adds	r3, r7, r4
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f383 8810 	msr	PRIMASK, r3
}
 800335a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800335c:	f3ef 8310 	mrs	r3, PRIMASK
 8003360:	61bb      	str	r3, [r7, #24]
  return(result);
 8003362:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003364:	2484      	movs	r4, #132	@ 0x84
 8003366:	193a      	adds	r2, r7, r4
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	2301      	movs	r3, #1
 800336c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	f383 8810 	msr	PRIMASK, r3
}
 8003374:	46c0      	nop			@ (mov r8, r8)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	438a      	bics	r2, r1
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	193b      	adds	r3, r7, r4
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	f383 8810 	msr	PRIMASK, r3
}
 8003392:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2280      	movs	r2, #128	@ 0x80
 8003398:	2120      	movs	r1, #32
 800339a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a8:	f3ef 8310 	mrs	r3, PRIMASK
 80033ac:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033b0:	2480      	movs	r4, #128	@ 0x80
 80033b2:	193a      	adds	r2, r7, r4
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	2301      	movs	r3, #1
 80033b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033bc:	f383 8810 	msr	PRIMASK, r3
}
 80033c0:	46c0      	nop			@ (mov r8, r8)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2110      	movs	r1, #16
 80033ce:	438a      	bics	r2, r1
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	193b      	adds	r3, r7, r4
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033da:	f383 8810 	msr	PRIMASK, r3
}
 80033de:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033e6:	183b      	adds	r3, r7, r0
 80033e8:	881a      	ldrh	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	0011      	movs	r1, r2
 80033ee:	0018      	movs	r0, r3
 80033f0:	f000 f860 	bl	80034b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033f4:	e044      	b.n	8003480 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033f6:	23a4      	movs	r3, #164	@ 0xa4
 80033f8:	18fb      	adds	r3, r7, r3
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	2380      	movs	r3, #128	@ 0x80
 80033fe:	035b      	lsls	r3, r3, #13
 8003400:	4013      	ands	r3, r2
 8003402:	d010      	beq.n	8003426 <HAL_UART_IRQHandler+0x552>
 8003404:	239c      	movs	r3, #156	@ 0x9c
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	2380      	movs	r3, #128	@ 0x80
 800340c:	03db      	lsls	r3, r3, #15
 800340e:	4013      	ands	r3, r2
 8003410:	d009      	beq.n	8003426 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2280      	movs	r2, #128	@ 0x80
 8003418:	0352      	lsls	r2, r2, #13
 800341a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	0018      	movs	r0, r3
 8003420:	f000 fe1d 	bl	800405e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003424:	e02f      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003426:	23a4      	movs	r3, #164	@ 0xa4
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2280      	movs	r2, #128	@ 0x80
 800342e:	4013      	ands	r3, r2
 8003430:	d00f      	beq.n	8003452 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003432:	23a0      	movs	r3, #160	@ 0xa0
 8003434:	18fb      	adds	r3, r7, r3
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2280      	movs	r2, #128	@ 0x80
 800343a:	4013      	ands	r3, r2
 800343c:	d009      	beq.n	8003452 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d01e      	beq.n	8003484 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	0010      	movs	r0, r2
 800344e:	4798      	blx	r3
    }
    return;
 8003450:	e018      	b.n	8003484 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003452:	23a4      	movs	r3, #164	@ 0xa4
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2240      	movs	r2, #64	@ 0x40
 800345a:	4013      	ands	r3, r2
 800345c:	d013      	beq.n	8003486 <HAL_UART_IRQHandler+0x5b2>
 800345e:	23a0      	movs	r3, #160	@ 0xa0
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2240      	movs	r2, #64	@ 0x40
 8003466:	4013      	ands	r3, r2
 8003468:	d00d      	beq.n	8003486 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	0018      	movs	r0, r3
 800346e:	f000 fdcb 	bl	8004008 <UART_EndTransmit_IT>
    return;
 8003472:	e008      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003474:	46c0      	nop			@ (mov r8, r8)
 8003476:	e006      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	e004      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
      return;
 800347c:	46c0      	nop			@ (mov r8, r8)
 800347e:	e002      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003480:	46c0      	nop			@ (mov r8, r8)
 8003482:	e000      	b.n	8003486 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003484:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003486:	46bd      	mov	sp, r7
 8003488:	b02b      	add	sp, #172	@ 0xac
 800348a:	bd90      	pop	{r4, r7, pc}
 800348c:	fffffeff 	.word	0xfffffeff
 8003490:	fffffedf 	.word	0xfffffedf

08003494 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800349c:	46c0      	nop			@ (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	b002      	add	sp, #8
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80034ac:	46c0      	nop			@ (mov r8, r8)
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	000a      	movs	r2, r1
 80034be:	1cbb      	adds	r3, r7, #2
 80034c0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034c2:	46c0      	nop			@ (mov r8, r8)
 80034c4:	46bd      	mov	sp, r7
 80034c6:	b002      	add	sp, #8
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034d4:	231e      	movs	r3, #30
 80034d6:	18fb      	adds	r3, r7, r3
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a8d      	ldr	r2, [pc, #564]	@ (8003730 <UART_SetConfig+0x264>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	0019      	movs	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	430a      	orrs	r2, r1
 8003508:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	4a88      	ldr	r2, [pc, #544]	@ (8003734 <UART_SetConfig+0x268>)
 8003512:	4013      	ands	r3, r2
 8003514:	0019      	movs	r1, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	4a7f      	ldr	r2, [pc, #508]	@ (8003738 <UART_SetConfig+0x26c>)
 800353a:	4013      	ands	r3, r2
 800353c:	0019      	movs	r1, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	430a      	orrs	r2, r1
 8003546:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a7b      	ldr	r2, [pc, #492]	@ (800373c <UART_SetConfig+0x270>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d127      	bne.n	80035a2 <UART_SetConfig+0xd6>
 8003552:	4b7b      	ldr	r3, [pc, #492]	@ (8003740 <UART_SetConfig+0x274>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	2203      	movs	r2, #3
 8003558:	4013      	ands	r3, r2
 800355a:	2b03      	cmp	r3, #3
 800355c:	d00d      	beq.n	800357a <UART_SetConfig+0xae>
 800355e:	d81b      	bhi.n	8003598 <UART_SetConfig+0xcc>
 8003560:	2b02      	cmp	r3, #2
 8003562:	d014      	beq.n	800358e <UART_SetConfig+0xc2>
 8003564:	d818      	bhi.n	8003598 <UART_SetConfig+0xcc>
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <UART_SetConfig+0xa4>
 800356a:	2b01      	cmp	r3, #1
 800356c:	d00a      	beq.n	8003584 <UART_SetConfig+0xb8>
 800356e:	e013      	b.n	8003598 <UART_SetConfig+0xcc>
 8003570:	231f      	movs	r3, #31
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
 8003578:	e021      	b.n	80035be <UART_SetConfig+0xf2>
 800357a:	231f      	movs	r3, #31
 800357c:	18fb      	adds	r3, r7, r3
 800357e:	2202      	movs	r2, #2
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e01c      	b.n	80035be <UART_SetConfig+0xf2>
 8003584:	231f      	movs	r3, #31
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	2204      	movs	r2, #4
 800358a:	701a      	strb	r2, [r3, #0]
 800358c:	e017      	b.n	80035be <UART_SetConfig+0xf2>
 800358e:	231f      	movs	r3, #31
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	2208      	movs	r2, #8
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	e012      	b.n	80035be <UART_SetConfig+0xf2>
 8003598:	231f      	movs	r3, #31
 800359a:	18fb      	adds	r3, r7, r3
 800359c:	2210      	movs	r2, #16
 800359e:	701a      	strb	r2, [r3, #0]
 80035a0:	e00d      	b.n	80035be <UART_SetConfig+0xf2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a67      	ldr	r2, [pc, #412]	@ (8003744 <UART_SetConfig+0x278>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d104      	bne.n	80035b6 <UART_SetConfig+0xea>
 80035ac:	231f      	movs	r3, #31
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	e003      	b.n	80035be <UART_SetConfig+0xf2>
 80035b6:	231f      	movs	r3, #31
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	2210      	movs	r2, #16
 80035bc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69da      	ldr	r2, [r3, #28]
 80035c2:	2380      	movs	r3, #128	@ 0x80
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d15c      	bne.n	8003684 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80035ca:	231f      	movs	r3, #31
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d015      	beq.n	8003600 <UART_SetConfig+0x134>
 80035d4:	dc18      	bgt.n	8003608 <UART_SetConfig+0x13c>
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d00d      	beq.n	80035f6 <UART_SetConfig+0x12a>
 80035da:	dc15      	bgt.n	8003608 <UART_SetConfig+0x13c>
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <UART_SetConfig+0x11a>
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d005      	beq.n	80035f0 <UART_SetConfig+0x124>
 80035e4:	e010      	b.n	8003608 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035e6:	f7ff fb23 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 80035ea:	0003      	movs	r3, r0
 80035ec:	61bb      	str	r3, [r7, #24]
        break;
 80035ee:	e012      	b.n	8003616 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035f0:	4b55      	ldr	r3, [pc, #340]	@ (8003748 <UART_SetConfig+0x27c>)
 80035f2:	61bb      	str	r3, [r7, #24]
        break;
 80035f4:	e00f      	b.n	8003616 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035f6:	f7ff fa9f 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 80035fa:	0003      	movs	r3, r0
 80035fc:	61bb      	str	r3, [r7, #24]
        break;
 80035fe:	e00a      	b.n	8003616 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	021b      	lsls	r3, r3, #8
 8003604:	61bb      	str	r3, [r7, #24]
        break;
 8003606:	e006      	b.n	8003616 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003608:	2300      	movs	r3, #0
 800360a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800360c:	231e      	movs	r3, #30
 800360e:	18fb      	adds	r3, r7, r3
 8003610:	2201      	movs	r2, #1
 8003612:	701a      	strb	r2, [r3, #0]
        break;
 8003614:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d100      	bne.n	800361e <UART_SetConfig+0x152>
 800361c:	e07a      	b.n	8003714 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	005a      	lsls	r2, r3, #1
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	085b      	lsrs	r3, r3, #1
 8003628:	18d2      	adds	r2, r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	0019      	movs	r1, r3
 8003630:	0010      	movs	r0, r2
 8003632:	f7fc fd69 	bl	8000108 <__udivsi3>
 8003636:	0003      	movs	r3, r0
 8003638:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	2b0f      	cmp	r3, #15
 800363e:	d91c      	bls.n	800367a <UART_SetConfig+0x1ae>
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	2380      	movs	r3, #128	@ 0x80
 8003644:	025b      	lsls	r3, r3, #9
 8003646:	429a      	cmp	r2, r3
 8003648:	d217      	bcs.n	800367a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	b29a      	uxth	r2, r3
 800364e:	200e      	movs	r0, #14
 8003650:	183b      	adds	r3, r7, r0
 8003652:	210f      	movs	r1, #15
 8003654:	438a      	bics	r2, r1
 8003656:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	b29b      	uxth	r3, r3
 800365e:	2207      	movs	r2, #7
 8003660:	4013      	ands	r3, r2
 8003662:	b299      	uxth	r1, r3
 8003664:	183b      	adds	r3, r7, r0
 8003666:	183a      	adds	r2, r7, r0
 8003668:	8812      	ldrh	r2, [r2, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	183a      	adds	r2, r7, r0
 8003674:	8812      	ldrh	r2, [r2, #0]
 8003676:	60da      	str	r2, [r3, #12]
 8003678:	e04c      	b.n	8003714 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800367a:	231e      	movs	r3, #30
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	e047      	b.n	8003714 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003684:	231f      	movs	r3, #31
 8003686:	18fb      	adds	r3, r7, r3
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b08      	cmp	r3, #8
 800368c:	d015      	beq.n	80036ba <UART_SetConfig+0x1ee>
 800368e:	dc18      	bgt.n	80036c2 <UART_SetConfig+0x1f6>
 8003690:	2b04      	cmp	r3, #4
 8003692:	d00d      	beq.n	80036b0 <UART_SetConfig+0x1e4>
 8003694:	dc15      	bgt.n	80036c2 <UART_SetConfig+0x1f6>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <UART_SetConfig+0x1d4>
 800369a:	2b02      	cmp	r3, #2
 800369c:	d005      	beq.n	80036aa <UART_SetConfig+0x1de>
 800369e:	e010      	b.n	80036c2 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036a0:	f7ff fac6 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 80036a4:	0003      	movs	r3, r0
 80036a6:	61bb      	str	r3, [r7, #24]
        break;
 80036a8:	e012      	b.n	80036d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036aa:	4b27      	ldr	r3, [pc, #156]	@ (8003748 <UART_SetConfig+0x27c>)
 80036ac:	61bb      	str	r3, [r7, #24]
        break;
 80036ae:	e00f      	b.n	80036d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036b0:	f7ff fa42 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 80036b4:	0003      	movs	r3, r0
 80036b6:	61bb      	str	r3, [r7, #24]
        break;
 80036b8:	e00a      	b.n	80036d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ba:	2380      	movs	r3, #128	@ 0x80
 80036bc:	021b      	lsls	r3, r3, #8
 80036be:	61bb      	str	r3, [r7, #24]
        break;
 80036c0:	e006      	b.n	80036d0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036c6:	231e      	movs	r3, #30
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	2201      	movs	r2, #1
 80036cc:	701a      	strb	r2, [r3, #0]
        break;
 80036ce:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d01e      	beq.n	8003714 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	085a      	lsrs	r2, r3, #1
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	18d2      	adds	r2, r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	0019      	movs	r1, r3
 80036e6:	0010      	movs	r0, r2
 80036e8:	f7fc fd0e 	bl	8000108 <__udivsi3>
 80036ec:	0003      	movs	r3, r0
 80036ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	2b0f      	cmp	r3, #15
 80036f4:	d90a      	bls.n	800370c <UART_SetConfig+0x240>
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	2380      	movs	r3, #128	@ 0x80
 80036fa:	025b      	lsls	r3, r3, #9
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d205      	bcs.n	800370c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	b29a      	uxth	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	e003      	b.n	8003714 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800370c:	231e      	movs	r3, #30
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	2201      	movs	r2, #1
 8003712:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003720:	231e      	movs	r3, #30
 8003722:	18fb      	adds	r3, r7, r3
 8003724:	781b      	ldrb	r3, [r3, #0]
}
 8003726:	0018      	movs	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	b008      	add	sp, #32
 800372c:	bd80      	pop	{r7, pc}
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	efff69f3 	.word	0xefff69f3
 8003734:	ffffcfff 	.word	0xffffcfff
 8003738:	fffff4ff 	.word	0xfffff4ff
 800373c:	40013800 	.word	0x40013800
 8003740:	40021000 	.word	0x40021000
 8003744:	40004400 	.word	0x40004400
 8003748:	007a1200 	.word	0x007a1200

0800374c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	2208      	movs	r2, #8
 800375a:	4013      	ands	r3, r2
 800375c:	d00b      	beq.n	8003776 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	4a4a      	ldr	r2, [pc, #296]	@ (8003890 <UART_AdvFeatureConfig+0x144>)
 8003766:	4013      	ands	r3, r2
 8003768:	0019      	movs	r1, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377a:	2201      	movs	r2, #1
 800377c:	4013      	ands	r3, r2
 800377e:	d00b      	beq.n	8003798 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4a43      	ldr	r2, [pc, #268]	@ (8003894 <UART_AdvFeatureConfig+0x148>)
 8003788:	4013      	ands	r3, r2
 800378a:	0019      	movs	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	2202      	movs	r2, #2
 800379e:	4013      	ands	r3, r2
 80037a0:	d00b      	beq.n	80037ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	4a3b      	ldr	r2, [pc, #236]	@ (8003898 <UART_AdvFeatureConfig+0x14c>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	0019      	movs	r1, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	2204      	movs	r2, #4
 80037c0:	4013      	ands	r3, r2
 80037c2:	d00b      	beq.n	80037dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	4a34      	ldr	r2, [pc, #208]	@ (800389c <UART_AdvFeatureConfig+0x150>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	0019      	movs	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e0:	2210      	movs	r2, #16
 80037e2:	4013      	ands	r3, r2
 80037e4:	d00b      	beq.n	80037fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	4a2c      	ldr	r2, [pc, #176]	@ (80038a0 <UART_AdvFeatureConfig+0x154>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	0019      	movs	r1, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	2220      	movs	r2, #32
 8003804:	4013      	ands	r3, r2
 8003806:	d00b      	beq.n	8003820 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	4a25      	ldr	r2, [pc, #148]	@ (80038a4 <UART_AdvFeatureConfig+0x158>)
 8003810:	4013      	ands	r3, r2
 8003812:	0019      	movs	r1, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	2240      	movs	r2, #64	@ 0x40
 8003826:	4013      	ands	r3, r2
 8003828:	d01d      	beq.n	8003866 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	4a1d      	ldr	r2, [pc, #116]	@ (80038a8 <UART_AdvFeatureConfig+0x15c>)
 8003832:	4013      	ands	r3, r2
 8003834:	0019      	movs	r1, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003846:	2380      	movs	r3, #128	@ 0x80
 8003848:	035b      	lsls	r3, r3, #13
 800384a:	429a      	cmp	r2, r3
 800384c:	d10b      	bne.n	8003866 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	4a15      	ldr	r2, [pc, #84]	@ (80038ac <UART_AdvFeatureConfig+0x160>)
 8003856:	4013      	ands	r3, r2
 8003858:	0019      	movs	r1, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	2280      	movs	r2, #128	@ 0x80
 800386c:	4013      	ands	r3, r2
 800386e:	d00b      	beq.n	8003888 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	4a0e      	ldr	r2, [pc, #56]	@ (80038b0 <UART_AdvFeatureConfig+0x164>)
 8003878:	4013      	ands	r3, r2
 800387a:	0019      	movs	r1, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	605a      	str	r2, [r3, #4]
  }
}
 8003888:	46c0      	nop			@ (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b002      	add	sp, #8
 800388e:	bd80      	pop	{r7, pc}
 8003890:	ffff7fff 	.word	0xffff7fff
 8003894:	fffdffff 	.word	0xfffdffff
 8003898:	fffeffff 	.word	0xfffeffff
 800389c:	fffbffff 	.word	0xfffbffff
 80038a0:	ffffefff 	.word	0xffffefff
 80038a4:	ffffdfff 	.word	0xffffdfff
 80038a8:	ffefffff 	.word	0xffefffff
 80038ac:	ff9fffff 	.word	0xff9fffff
 80038b0:	fff7ffff 	.word	0xfff7ffff

080038b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b092      	sub	sp, #72	@ 0x48
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2284      	movs	r2, #132	@ 0x84
 80038c0:	2100      	movs	r1, #0
 80038c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038c4:	f7fd f9b6 	bl	8000c34 <HAL_GetTick>
 80038c8:	0003      	movs	r3, r0
 80038ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2208      	movs	r2, #8
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b08      	cmp	r3, #8
 80038d8:	d12c      	bne.n	8003934 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038dc:	2280      	movs	r2, #128	@ 0x80
 80038de:	0391      	lsls	r1, r2, #14
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	4a46      	ldr	r2, [pc, #280]	@ (80039fc <UART_CheckIdleState+0x148>)
 80038e4:	9200      	str	r2, [sp, #0]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f000 f88c 	bl	8003a04 <UART_WaitOnFlagUntilTimeout>
 80038ec:	1e03      	subs	r3, r0, #0
 80038ee:	d021      	beq.n	8003934 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f0:	f3ef 8310 	mrs	r3, PRIMASK
 80038f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038fa:	2301      	movs	r3, #1
 80038fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	f383 8810 	msr	PRIMASK, r3
}
 8003904:	46c0      	nop			@ (mov r8, r8)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2180      	movs	r1, #128	@ 0x80
 8003912:	438a      	bics	r2, r1
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391c:	f383 8810 	msr	PRIMASK, r3
}
 8003920:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2278      	movs	r2, #120	@ 0x78
 800392c:	2100      	movs	r1, #0
 800392e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e05f      	b.n	80039f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2204      	movs	r2, #4
 800393c:	4013      	ands	r3, r2
 800393e:	2b04      	cmp	r3, #4
 8003940:	d146      	bne.n	80039d0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003944:	2280      	movs	r2, #128	@ 0x80
 8003946:	03d1      	lsls	r1, r2, #15
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4a2c      	ldr	r2, [pc, #176]	@ (80039fc <UART_CheckIdleState+0x148>)
 800394c:	9200      	str	r2, [sp, #0]
 800394e:	2200      	movs	r2, #0
 8003950:	f000 f858 	bl	8003a04 <UART_WaitOnFlagUntilTimeout>
 8003954:	1e03      	subs	r3, r0, #0
 8003956:	d03b      	beq.n	80039d0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003958:	f3ef 8310 	mrs	r3, PRIMASK
 800395c:	60fb      	str	r3, [r7, #12]
  return(result);
 800395e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003960:	637b      	str	r3, [r7, #52]	@ 0x34
 8003962:	2301      	movs	r3, #1
 8003964:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f383 8810 	msr	PRIMASK, r3
}
 800396c:	46c0      	nop			@ (mov r8, r8)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4921      	ldr	r1, [pc, #132]	@ (8003a00 <UART_CheckIdleState+0x14c>)
 800397a:	400a      	ands	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003980:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f383 8810 	msr	PRIMASK, r3
}
 8003988:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800398a:	f3ef 8310 	mrs	r3, PRIMASK
 800398e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003990:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003992:	633b      	str	r3, [r7, #48]	@ 0x30
 8003994:	2301      	movs	r3, #1
 8003996:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f383 8810 	msr	PRIMASK, r3
}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2101      	movs	r1, #1
 80039ac:	438a      	bics	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	f383 8810 	msr	PRIMASK, r3
}
 80039ba:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2280      	movs	r2, #128	@ 0x80
 80039c0:	2120      	movs	r1, #32
 80039c2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2278      	movs	r2, #120	@ 0x78
 80039c8:	2100      	movs	r1, #0
 80039ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e011      	b.n	80039f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2280      	movs	r2, #128	@ 0x80
 80039da:	2120      	movs	r1, #32
 80039dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2278      	movs	r2, #120	@ 0x78
 80039ee:	2100      	movs	r1, #0
 80039f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	0018      	movs	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b010      	add	sp, #64	@ 0x40
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	01ffffff 	.word	0x01ffffff
 8003a00:	fffffedf 	.word	0xfffffedf

08003a04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	603b      	str	r3, [r7, #0]
 8003a10:	1dfb      	adds	r3, r7, #7
 8003a12:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a14:	e051      	b.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	d04e      	beq.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1c:	f7fd f90a 	bl	8000c34 <HAL_GetTick>
 8003a20:	0002      	movs	r2, r0
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d302      	bcc.n	8003a32 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e051      	b.n	8003ada <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2204      	movs	r2, #4
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d03b      	beq.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b80      	cmp	r3, #128	@ 0x80
 8003a46:	d038      	beq.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b40      	cmp	r3, #64	@ 0x40
 8003a4c:	d035      	beq.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	2208      	movs	r2, #8
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b08      	cmp	r3, #8
 8003a5a:	d111      	bne.n	8003a80 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2208      	movs	r2, #8
 8003a62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	0018      	movs	r0, r3
 8003a68:	f000 f900 	bl	8003c6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2284      	movs	r2, #132	@ 0x84
 8003a70:	2108      	movs	r1, #8
 8003a72:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2278      	movs	r2, #120	@ 0x78
 8003a78:	2100      	movs	r1, #0
 8003a7a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e02c      	b.n	8003ada <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	69da      	ldr	r2, [r3, #28]
 8003a86:	2380      	movs	r3, #128	@ 0x80
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	2380      	movs	r3, #128	@ 0x80
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d112      	bne.n	8003aba <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2280      	movs	r2, #128	@ 0x80
 8003a9a:	0112      	lsls	r2, r2, #4
 8003a9c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	f000 f8e3 	bl	8003c6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2284      	movs	r2, #132	@ 0x84
 8003aaa:	2120      	movs	r1, #32
 8003aac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2278      	movs	r2, #120	@ 0x78
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e00f      	b.n	8003ada <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	425a      	negs	r2, r3
 8003aca:	4153      	adcs	r3, r2
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	001a      	movs	r2, r3
 8003ad0:	1dfb      	adds	r3, r7, #7
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d09e      	beq.n	8003a16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	0018      	movs	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b004      	add	sp, #16
 8003ae0:	bd80      	pop	{r7, pc}
	...

08003ae4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b090      	sub	sp, #64	@ 0x40
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	1dbb      	adds	r3, r7, #6
 8003af0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	1dba      	adds	r2, r7, #6
 8003afc:	2158      	movs	r1, #88	@ 0x58
 8003afe:	8812      	ldrh	r2, [r2, #0]
 8003b00:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2284      	movs	r2, #132	@ 0x84
 8003b06:	2100      	movs	r1, #0
 8003b08:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2280      	movs	r2, #128	@ 0x80
 8003b0e:	2122      	movs	r1, #34	@ 0x22
 8003b10:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d028      	beq.n	8003b6c <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b1e:	4a3e      	ldr	r2, [pc, #248]	@ (8003c18 <UART_Start_Receive_DMA+0x134>)
 8003b20:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b26:	4a3d      	ldr	r2, [pc, #244]	@ (8003c1c <UART_Start_Receive_DMA+0x138>)
 8003b28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b2e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c20 <UART_Start_Receive_DMA+0x13c>)
 8003b30:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b36:	2200      	movs	r2, #0
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	3324      	adds	r3, #36	@ 0x24
 8003b44:	0019      	movs	r1, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4a:	001a      	movs	r2, r3
 8003b4c:	1dbb      	adds	r3, r7, #6
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	f7fe f85c 	bl	8001c0c <HAL_DMA_Start_IT>
 8003b54:	1e03      	subs	r3, r0, #0
 8003b56:	d009      	beq.n	8003b6c <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2284      	movs	r2, #132	@ 0x84
 8003b5c:	2110      	movs	r1, #16
 8003b5e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2280      	movs	r2, #128	@ 0x80
 8003b64:	2120      	movs	r1, #32
 8003b66:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e050      	b.n	8003c0e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d019      	beq.n	8003ba8 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b74:	f3ef 8310 	mrs	r3, PRIMASK
 8003b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b7e:	2301      	movs	r3, #1
 8003b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b84:	f383 8810 	msr	PRIMASK, r3
}
 8003b88:	46c0      	nop			@ (mov r8, r8)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2180      	movs	r1, #128	@ 0x80
 8003b96:	0049      	lsls	r1, r1, #1
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba2:	f383 8810 	msr	PRIMASK, r3
}
 8003ba6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bac:	613b      	str	r3, [r7, #16]
  return(result);
 8003bae:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f383 8810 	msr	PRIMASK, r3
}
 8003bbc:	46c0      	nop			@ (mov r8, r8)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2101      	movs	r1, #1
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	609a      	str	r2, [r3, #8]
 8003bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	f383 8810 	msr	PRIMASK, r3
}
 8003bd8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bda:	f3ef 8310 	mrs	r3, PRIMASK
 8003bde:	61fb      	str	r3, [r7, #28]
  return(result);
 8003be0:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003be4:	2301      	movs	r3, #1
 8003be6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	f383 8810 	msr	PRIMASK, r3
}
 8003bee:	46c0      	nop			@ (mov r8, r8)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689a      	ldr	r2, [r3, #8]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2140      	movs	r1, #64	@ 0x40
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	609a      	str	r2, [r3, #8]
 8003c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c06:	f383 8810 	msr	PRIMASK, r3
}
 8003c0a:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	0018      	movs	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b010      	add	sp, #64	@ 0x40
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			@ (mov r8, r8)
 8003c18:	08003de9 	.word	0x08003de9
 8003c1c:	08003f15 	.word	0x08003f15
 8003c20:	08003f57 	.word	0x08003f57

08003c24 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c30:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c32:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	2301      	movs	r3, #1
 8003c38:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f383 8810 	msr	PRIMASK, r3
}
 8003c40:	46c0      	nop			@ (mov r8, r8)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	21c0      	movs	r1, #192	@ 0xc0
 8003c4e:	438a      	bics	r2, r1
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f383 8810 	msr	PRIMASK, r3
}
 8003c5c:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2220      	movs	r2, #32
 8003c62:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003c64:	46c0      	nop			@ (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b006      	add	sp, #24
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b08e      	sub	sp, #56	@ 0x38
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c74:	f3ef 8310 	mrs	r3, PRIMASK
 8003c78:	617b      	str	r3, [r7, #20]
  return(result);
 8003c7a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c7e:	2301      	movs	r3, #1
 8003c80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	f383 8810 	msr	PRIMASK, r3
}
 8003c88:	46c0      	nop			@ (mov r8, r8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4926      	ldr	r1, [pc, #152]	@ (8003d30 <UART_EndRxTransfer+0xc4>)
 8003c96:	400a      	ands	r2, r1
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	f383 8810 	msr	PRIMASK, r3
}
 8003ca4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8003caa:	623b      	str	r3, [r7, #32]
  return(result);
 8003cac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cae:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	f383 8810 	msr	PRIMASK, r3
}
 8003cba:	46c0      	nop			@ (mov r8, r8)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	438a      	bics	r2, r1
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd2:	f383 8810 	msr	PRIMASK, r3
}
 8003cd6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d118      	bne.n	8003d12 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ce4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ce6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cea:	2301      	movs	r3, #1
 8003cec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f383 8810 	msr	PRIMASK, r3
}
 8003cf4:	46c0      	nop			@ (mov r8, r8)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2110      	movs	r1, #16
 8003d02:	438a      	bics	r2, r1
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f383 8810 	msr	PRIMASK, r3
}
 8003d10:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2280      	movs	r2, #128	@ 0x80
 8003d16:	2120      	movs	r1, #32
 8003d18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003d26:	46c0      	nop			@ (mov r8, r8)
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	b00e      	add	sp, #56	@ 0x38
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	46c0      	nop			@ (mov r8, r8)
 8003d30:	fffffedf 	.word	0xfffffedf

08003d34 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08c      	sub	sp, #48	@ 0x30
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	d035      	beq.n	8003db6 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8003d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4c:	2252      	movs	r2, #82	@ 0x52
 8003d4e:	2100      	movs	r1, #0
 8003d50:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d52:	f3ef 8310 	mrs	r3, PRIMASK
 8003d56:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d58:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f383 8810 	msr	PRIMASK, r3
}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2180      	movs	r1, #128	@ 0x80
 8003d74:	438a      	bics	r2, r1
 8003d76:	609a      	str	r2, [r3, #8]
 8003d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f383 8810 	msr	PRIMASK, r3
}
 8003d82:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d84:	f3ef 8310 	mrs	r3, PRIMASK
 8003d88:	61bb      	str	r3, [r7, #24]
  return(result);
 8003d8a:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d8e:	2301      	movs	r3, #1
 8003d90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f383 8810 	msr	PRIMASK, r3
}
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2140      	movs	r1, #64	@ 0x40
 8003da6:	430a      	orrs	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	f383 8810 	msr	PRIMASK, r3
}
 8003db4:	e004      	b.n	8003dc0 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8003db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db8:	0018      	movs	r0, r3
 8003dba:	f7ff fb6b 	bl	8003494 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003dbe:	46c0      	nop			@ (mov r8, r8)
 8003dc0:	46c0      	nop			@ (mov r8, r8)
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b00c      	add	sp, #48	@ 0x30
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f7ff fb63 	bl	80034a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dde:	46c0      	nop			@ (mov r8, r8)
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b004      	add	sp, #16
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b094      	sub	sp, #80	@ 0x50
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	2b20      	cmp	r3, #32
 8003dfc:	d06f      	beq.n	8003ede <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8003dfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e00:	225a      	movs	r2, #90	@ 0x5a
 8003e02:	2100      	movs	r1, #0
 8003e04:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e06:	f3ef 8310 	mrs	r3, PRIMASK
 8003e0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e0c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e10:	2301      	movs	r3, #1
 8003e12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f383 8810 	msr	PRIMASK, r3
}
 8003e1a:	46c0      	nop			@ (mov r8, r8)
 8003e1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	493a      	ldr	r1, [pc, #232]	@ (8003f10 <UART_DMAReceiveCplt+0x128>)
 8003e28:	400a      	ands	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e2e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	f383 8810 	msr	PRIMASK, r3
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e38:	f3ef 8310 	mrs	r3, PRIMASK
 8003e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e42:	2301      	movs	r3, #1
 8003e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e48:	f383 8810 	msr	PRIMASK, r3
}
 8003e4c:	46c0      	nop			@ (mov r8, r8)
 8003e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2101      	movs	r1, #1
 8003e5a:	438a      	bics	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
 8003e5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e64:	f383 8810 	msr	PRIMASK, r3
}
 8003e68:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e6e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e72:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e74:	2301      	movs	r3, #1
 8003e76:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7a:	f383 8810 	msr	PRIMASK, r3
}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2140      	movs	r1, #64	@ 0x40
 8003e8c:	438a      	bics	r2, r1
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e92:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e96:	f383 8810 	msr	PRIMASK, r3
}
 8003e9a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e9e:	2280      	movs	r2, #128	@ 0x80
 8003ea0:	2120      	movs	r1, #32
 8003ea2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d118      	bne.n	8003ede <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eac:	f3ef 8310 	mrs	r3, PRIMASK
 8003eb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f383 8810 	msr	PRIMASK, r3
}
 8003ec0:	46c0      	nop			@ (mov r8, r8)
 8003ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2110      	movs	r1, #16
 8003ece:	438a      	bics	r2, r1
 8003ed0:	601a      	str	r2, [r3, #0]
 8003ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f383 8810 	msr	PRIMASK, r3
}
 8003edc:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d108      	bne.n	8003efe <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eee:	2258      	movs	r2, #88	@ 0x58
 8003ef0:	5a9a      	ldrh	r2, [r3, r2]
 8003ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ef4:	0011      	movs	r1, r2
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	f7ff fadc 	bl	80034b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003efc:	e003      	b.n	8003f06 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003efe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f00:	0018      	movs	r0, r3
 8003f02:	f7fc f9ab 	bl	800025c <HAL_UART_RxCpltCallback>
}
 8003f06:	46c0      	nop			@ (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b014      	add	sp, #80	@ 0x50
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	46c0      	nop			@ (mov r8, r8)
 8003f10:	fffffeff 	.word	0xfffffeff

08003f14 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d10a      	bne.n	8003f46 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2258      	movs	r2, #88	@ 0x58
 8003f34:	5a9b      	ldrh	r3, [r3, r2]
 8003f36:	085b      	lsrs	r3, r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	0011      	movs	r1, r2
 8003f3e:	0018      	movs	r0, r3
 8003f40:	f7ff fab8 	bl	80034b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f44:	e003      	b.n	8003f4e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	0018      	movs	r0, r3
 8003f4a:	f7fc f969 	bl	8000220 <HAL_UART_RxHalfCpltCallback>
}
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b004      	add	sp, #16
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b086      	sub	sp, #24
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f62:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2280      	movs	r2, #128	@ 0x80
 8003f6e:	589b      	ldr	r3, [r3, r2]
 8003f70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	2280      	movs	r2, #128	@ 0x80
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	2b80      	cmp	r3, #128	@ 0x80
 8003f7e:	d10a      	bne.n	8003f96 <UART_DMAError+0x40>
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	2b21      	cmp	r3, #33	@ 0x21
 8003f84:	d107      	bne.n	8003f96 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2252      	movs	r2, #82	@ 0x52
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	0018      	movs	r0, r3
 8003f92:	f7ff fe47 	bl	8003c24 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2240      	movs	r2, #64	@ 0x40
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b40      	cmp	r3, #64	@ 0x40
 8003fa2:	d10a      	bne.n	8003fba <UART_DMAError+0x64>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b22      	cmp	r3, #34	@ 0x22
 8003fa8:	d107      	bne.n	8003fba <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	225a      	movs	r2, #90	@ 0x5a
 8003fae:	2100      	movs	r1, #0
 8003fb0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	f7ff fe59 	bl	8003c6c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2284      	movs	r2, #132	@ 0x84
 8003fbe:	589b      	ldr	r3, [r3, r2]
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2184      	movs	r1, #132	@ 0x84
 8003fc8:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	0018      	movs	r0, r3
 8003fce:	f7fc f965 	bl	800029c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	b006      	add	sp, #24
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b084      	sub	sp, #16
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	225a      	movs	r2, #90	@ 0x5a
 8003fec:	2100      	movs	r1, #0
 8003fee:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2252      	movs	r2, #82	@ 0x52
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	f7fc f94e 	bl	800029c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004000:	46c0      	nop			@ (mov r8, r8)
 8004002:	46bd      	mov	sp, r7
 8004004:	b004      	add	sp, #16
 8004006:	bd80      	pop	{r7, pc}

08004008 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004010:	f3ef 8310 	mrs	r3, PRIMASK
 8004014:	60bb      	str	r3, [r7, #8]
  return(result);
 8004016:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	2301      	movs	r3, #1
 800401c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f383 8810 	msr	PRIMASK, r3
}
 8004024:	46c0      	nop			@ (mov r8, r8)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2140      	movs	r1, #64	@ 0x40
 8004032:	438a      	bics	r2, r1
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f383 8810 	msr	PRIMASK, r3
}
 8004040:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2220      	movs	r2, #32
 8004046:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	0018      	movs	r0, r3
 8004052:	f7ff fa1f 	bl	8003494 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	46bd      	mov	sp, r7
 800405a:	b006      	add	sp, #24
 800405c:	bd80      	pop	{r7, pc}

0800405e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b082      	sub	sp, #8
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	46bd      	mov	sp, r7
 800406a:	b002      	add	sp, #8
 800406c:	bd80      	pop	{r7, pc}

0800406e <memset>:
 800406e:	0003      	movs	r3, r0
 8004070:	1882      	adds	r2, r0, r2
 8004072:	4293      	cmp	r3, r2
 8004074:	d100      	bne.n	8004078 <memset+0xa>
 8004076:	4770      	bx	lr
 8004078:	7019      	strb	r1, [r3, #0]
 800407a:	3301      	adds	r3, #1
 800407c:	e7f9      	b.n	8004072 <memset+0x4>
	...

08004080 <__libc_init_array>:
 8004080:	b570      	push	{r4, r5, r6, lr}
 8004082:	2600      	movs	r6, #0
 8004084:	4c0c      	ldr	r4, [pc, #48]	@ (80040b8 <__libc_init_array+0x38>)
 8004086:	4d0d      	ldr	r5, [pc, #52]	@ (80040bc <__libc_init_array+0x3c>)
 8004088:	1b64      	subs	r4, r4, r5
 800408a:	10a4      	asrs	r4, r4, #2
 800408c:	42a6      	cmp	r6, r4
 800408e:	d109      	bne.n	80040a4 <__libc_init_array+0x24>
 8004090:	2600      	movs	r6, #0
 8004092:	f000 f819 	bl	80040c8 <_init>
 8004096:	4c0a      	ldr	r4, [pc, #40]	@ (80040c0 <__libc_init_array+0x40>)
 8004098:	4d0a      	ldr	r5, [pc, #40]	@ (80040c4 <__libc_init_array+0x44>)
 800409a:	1b64      	subs	r4, r4, r5
 800409c:	10a4      	asrs	r4, r4, #2
 800409e:	42a6      	cmp	r6, r4
 80040a0:	d105      	bne.n	80040ae <__libc_init_array+0x2e>
 80040a2:	bd70      	pop	{r4, r5, r6, pc}
 80040a4:	00b3      	lsls	r3, r6, #2
 80040a6:	58eb      	ldr	r3, [r5, r3]
 80040a8:	4798      	blx	r3
 80040aa:	3601      	adds	r6, #1
 80040ac:	e7ee      	b.n	800408c <__libc_init_array+0xc>
 80040ae:	00b3      	lsls	r3, r6, #2
 80040b0:	58eb      	ldr	r3, [r5, r3]
 80040b2:	4798      	blx	r3
 80040b4:	3601      	adds	r6, #1
 80040b6:	e7f2      	b.n	800409e <__libc_init_array+0x1e>
 80040b8:	08004118 	.word	0x08004118
 80040bc:	08004118 	.word	0x08004118
 80040c0:	0800411c 	.word	0x0800411c
 80040c4:	08004118 	.word	0x08004118

080040c8 <_init>:
 80040c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ca:	46c0      	nop			@ (mov r8, r8)
 80040cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ce:	bc08      	pop	{r3}
 80040d0:	469e      	mov	lr, r3
 80040d2:	4770      	bx	lr

080040d4 <_fini>:
 80040d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040da:	bc08      	pop	{r3}
 80040dc:	469e      	mov	lr, r3
 80040de:	4770      	bx	lr
