@article{brooks2000wattch,
  title={Wattch: A framework for architectural-level power analysis and optimizations},
  author={Brooks, David and Tiwari, Vivek and Martonosi, Margaret},
  journal={ACM SIGARCH Computer Architecture News},
  volume={28},
  number={2},
  pages={83--94},
  year={2000},
  publisher={ACM New York, NY, USA}
}
@article{wilton1993enhanced,
  title={An enhanced access and cycle time model for on-chip caches},
  author={Wilton, Steven JE and Jouppi, Norman P},
  year={1993},
  publisher={Citeseer}
}
@inproceedings{li2009mcpat,
  title={McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures},
  author={Li, Sheng and Ahn, Jung Ho and Strong, Richard D and Brockman, Jay B and Tullsen, Dean M and Jouppi, Norman P},
  booktitle={Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={469--480},
  year={2009}
}
@inproceedings{li2011cacti,
  title={CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques},
  author={Li, Sheng and Chen, Ke and Ahn, Jung Ho and Brockman, Jay B and Jouppi, Norman P},
  booktitle={2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={694--701},
  year={2011},
  organization={IEEE}
}
@article{nose2000analysis,
  title={Analysis and future trend of short-circuit power},
  author={Nose, Koichi and Sakurai, Takayasu},
  journal={IEEE Transactions on Computer-aided design of integrated circuits and systems},
  volume={19},
  number={9},
  pages={1023--1030},
  year={2000},
  publisher={IEEE}
}
@inproceedings{mccullough2011evaluating,
  title={Evaluating the effectiveness of model-based power characterization},
  author={McCullough, John C and Agarwal, Yuvraj and Chandrashekar, Jaideep and Kuppuswamy, Sathyanarayan and Snoeren, Alex C and Gupta, Rajesh K},
  booktitle={USENIX Annual Technical Conf},
  volume={20},
  year={2011}
}
@article{lim2014power,
  title={Power modeling for GPU architectures using McPAT},
  author={Lim, Jieun and Lakshminarayana, Nagesh B and Kim, Hyesoon and Song, William and Yalamanchili, Sudhakar and Sung, Wonyong},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={19},
  number={3},
  pages={1--24},
  year={2014},
  publisher={ACM New York, NY, USA}
}
@inproceedings{sunwoo2010presto,
  title={PrEsto: An FPGA-accelerated power estimation methodology for complex systems},
  author={Sunwoo, Dam and Wu, Gene Y and Patil, Nikhil A and Chiou, Derek},
  booktitle={2010 International Conference on Field Programmable Logic and Applications},
  pages={310--317},
  year={2010},
  organization={IEEE}
}
@inproceedings{lee2015powertrain,
  title={PowerTrain: A learning-based calibration of McPAT power models},
  author={Lee, Wooseok and Kim, Youngchun and Ryoo, Jee Ho and Sunwoo, Dam and Gerstlauer, Andreas and John, Lizy K},
  booktitle={2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)},
  pages={189--194},
  year={2015},
  organization={IEEE}
}
@techreport{waterman2014risc,
  title={The risc-v instruction set manual. volume 1: User-level isa, version 2.0},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovi, Krste},
  year={2014},
  institution={CALIFORNIA UNIV BERKELEY DEPT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES}
}
@article{asanovic2016rocket,
  title={The rocket chip generator},
  author={Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and others},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17},
  year={2016}
}
@techreport{asanovic2015berkeley,
  title={The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor},
  author={Asanovic, Krste and Patterson, David A and Celio, Christopher},
  year={2015},
  institution={University of California at Berkeley Berkeley United States}
}
@inproceedings{amid2020chipyard,
  title={Chipyard-An Integrated SoC Research and Implementation Environment},
  author={Amid, Alon and Biancolin, David and Gonzalez, Abraham and Grubb, Daniel and Karandikar, Sagar and Liew, Harrison and Magyar, Albert and Mao, Howard and Ou, Albert and Pemberton, Nathan and others},
  booktitle={2020 57th ACM/IEEE Design Automation Conference (DAC)},
  pages={1--6},
  year={2020},
  organization={IEEE}
}
@article{8777130,
   author={F. {Zaruba} and L. {Benini}},
   journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
   title={The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology},
   year={2019},
   volume={27},
   number={11},
   pages={2629-2640},
   doi={10.1109/TVLSI.2019.2926114},
   ISSN={1557-9999},
   month={Nov},
}
@article{waterman2011risc,
  title={The risc-v instruction set manual, volume i: Base user-level isa},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovic, Krste},
  journal={EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62},
  volume={116},
  year={2011}
}
@article{waterman2016risc,
  title={The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovi{\'c}, Krste},
  year={2016}
}
@techreport{waterman2015risc,
  title={The risc-v instruction set manual volume 2: Privileged architecture version 1.7},
  author={Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A and Asanovic, Krste},
  year={2015},
  institution={University of California at Berkeley Berkeley United States}
}
@inproceedings{lee201445nm,
  title={A 45nm 1.3 GHz 16.7 double-precision GFLOPS/W RISC-V processor with vector accelerators},
  author={Lee, Yunsup and Waterman, Andrew and Avizienis, Rimas and Cook, Henry and Sun, Chen and Stojanovi{\'c}, Vladimir and Asanovi{\'c}, Krste},
  booktitle={ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC)},
  pages={199--202},
  year={2014},
  organization={IEEE}
}
@inproceedings{bachrach2012chisel,
  title={Chisel: constructing hardware in a scala embedded language},
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'c}, Krste},
  booktitle={DAC Design Automation Conference 2012},
  pages={1212--1221},
  year={2012},
  organization={IEEE}
}
@inproceedings{izraelevitz2017reusability,
  title={Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations},
  author={Izraelevitz, Adam and Koenig, Jack and Li, Patrick and Lin, Richard and Wang, Angie and Magyar, Albert and Kim, Donggyu and Schmidt, Colin and Markley, Chick and Lawson, Jim and others},
  booktitle={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={209--216},
  year={2017},
  organization={IEEE}
}
