interface hla
hla_layout stlink
hla_device_desc ST-LINK/V2-1
hla_vid_pid 0x0483 0x374b
transport select hla_swd
reset_config srst_only srst_nogate connect_assert_srst
add_usage_text mrw address
add_help_text mrw {Returns value of word in memory.}
add_usage_text mmw {address setbits clearbits}
add_help_text mmw {Modify word in memory. new_val = (old_val & ~clearbits) | setbits;}
hla newtap STM32F407VGTx cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x2ba01477
target create STM32F407VGTx.cpu cortex_m -endian little -chain-position STM32F407VGTx.cpu
STM32F407VGTx.cpu configure -work-area-phys 0x20000000 -work-area-size 0x8000 -work-area-backup 0
flash bank STM32F407VGTx.flash stm32f2x 0 0 0 0 STM32F407VGTx.cpu
adapter_khz 1800
adapter_nsrst_delay 100
STM32F407VGTx.cpu configure -event examine-end {
global ENABLE_LOW_POWER
global STOP_WATCHDOG

	if { [expr ($ENABLE_LOW_POWER == 1)] } {
		# Enable debug during low power modes (uses more power)
		# DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
		mmw 0xE0042004 0x00000007 0
	}
	if { [expr ($ENABLE_LOW_POWER == 0)] } {
		# Disable debug during low power modes
		# DBGMCU_CR |= ~(DBG_STANDBY | DBG_STOP | DBG_SLEEP)
		mmw 0xE0042004 0 0x00000007
	}
	if { [expr ($STOP_WATCHDOG == 1)] } {
		# Stop watchdog counters during halt
		# DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
		mmw 0xE0042008 0x00001800 0
	}
	if { [expr ($STOP_WATCHDOG == 0)] } {
		# Don't stop watchdog counters during halt
		# DBGMCU_APB1_FZ |= ~(DBG_IWDG_STOP | DBG_WWDG_STOP)
		mmw 0xE0042008 0 0x00001800
	}
}
STM32F407VGTx.cpu configure -event trace-config {
	# Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
	# change this value accordingly to configure trace pins
	# assignment
	mmw 0xE0042004 0x00000020 0
}
STM32F407VGTx.cpu configure -event reset-start {
	adapter_khz 1800
}
STM32F407VGTx.cpu configure -event reset-init {
global _CLOCK_FREQ

	echo "configuring PLL"
	# Configure PLL to boost clock to HSI x 8 (64 MHz)
	mww 0x40023800 0x00008a81 ;# RCC_CR = HSICAL[bogus = 138] | HSITRIM[16] | HSION (reset value)
	mww 0x40023808 0x00000000 ;# RCC_CFGR = (all = div1), select HSI as main clock source. (reset value)
	mww 0x4002380c 0x00000000 ;# RCC_CIR = 0, all off. (reset value)
	mww 0x40023804 0x24403010 ;# RCC_PLLCFGR = PLLQ[div4] | PLLSRC[HSI] | PLLP[div2] | PLLN[mul192] | PLLM[div16] (reset value)
	mww 0x40023c00 0x00000103 ;# FLASH_ACR = PRFTEN | LATENCY[2] (we'll run at 84 MHz, see section 3.5.1, table 10 and table 11)
	mww 0x40023800 0x01008a81 ;# RCC_CR = PLLON | HSICAL[bogus = 138] | HSITRIM[16] | HSION (enable PLL)
	sleep 10                  ;# Wait for PLL to lock
	mww 0x40023808 0x00000002 ;# RCC_CFGR = (all = div1), select PLL as main clock source. (we should now run at 84 MHz)

	adapter_khz $_CLOCK_FREQ
}
STM32F407VGTx.cpu configure -event gdb-attach {
global CONNECT_UNDER_RESET

	# Needed to be able to use the connect_assert_srst in reset_config
	# otherwise, wrong value when reading device flash size register
	if { [expr ($CONNECT_UNDER_RESET == 1)] } {
		reset init
	}
}
