/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include "imx53.dtsi"

/ {
	model = "Digi CCWMX53 Board";
	compatible = "fsl,imx53-ccxmx53", "fsl,imx53";

	memory {
		reg = <0x0 0x0>;	//reg = <0x70000000 0x40000000>;
	};
	
	regulators {
	compatible = "simple-bus";
	#address-cells = <1>;
	#size-cells = <0>;

		reg_usbh1_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 2 0>;
		};
		
		reg_3p3v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

};

&weim {
	pinctrl-names = "default";
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0xf2000000 0x04000000>,
			 <1 0 0xf4000000 0x04000000>;
	fsl,weim-cs-gpr = <&gpr>;	
	status = "okay";
	
	lan9221_cs0@0,0 {
		#address-cells = <1>;
		#size-cells = <1>;
		pinctrl-names = "default";
		compatible = "smsc,lan9221", "smsc,lan9115";
		reg = <0 0x00000000 0x02000000>;
		fsl,weim-cs-timing = <
			0x00420081 0x00000000
			0x32260000 0x00000000
			0x72080f00 0x00000000
		>;
		clocks = <&clks IMX5_CLK_DUMMY>;
		interrupt-parent = <&gpio4>;
		interrupts = <2 0x8>;
		phy-mode = "mii";
		reg-io-width = <2>;
		smsc,irq-push-pull;
		vdd33a-supply = <&reg_3p3v>;
		vddvario-supply = <&reg_3p3v>;
		status = "disabled";
	};
	
	lan9221_cs1@0,1 {
		#address-cells = <1>;
		#size-cells = <1>;
		pinctrl-names = "default";
		compatible = "smsc,lan9221", "smsc,lan9115";
		reg = <1 0x00000000 0x02000000>;
		fsl,weim-cs-timing = <
			0x00420081 0x00000000
			0x32260000 0x00000000
			0x72080f00 0x00000000
		>;
		clocks = <&clks IMX5_CLK_DUMMY>;
		interrupt-parent = <&gpio4>;
		interrupts = <2 0x8>;
		phy-mode = "mii";
		reg-io-width = <2>;
		smsc,irq-push-pull;
		vdd33a-supply = <&reg_3p3v>;
		vddvario-supply = <&reg_3p3v>;
	};
};

&esdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esdhc2>;
	non-removable;
	//cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
	//wp-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&esdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esdhc3>;
	non-removable;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx53-digi {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				
				//SMSC LAN9220
				MX53_PAD_GPIO_12__GPIO4_2            0x000001d5
				MX53_PAD_EIM_EB3__GPIO2_31			 0x1d5
				MX53_PAD_EIM_D16__EMI_WEIM_D_16      0x000000A4
				MX53_PAD_EIM_D17__EMI_WEIM_D_17      0x000000A4
				MX53_PAD_EIM_D18__EMI_WEIM_D_18      0x000000A4
				MX53_PAD_EIM_D19__EMI_WEIM_D_19      0x000000A4
				MX53_PAD_EIM_D20__EMI_WEIM_D_20      0x000000A4
				MX53_PAD_EIM_D21__EMI_WEIM_D_21      0x000000A4
				MX53_PAD_EIM_D22__EMI_WEIM_D_22      0x000000A4
				MX53_PAD_EIM_D23__EMI_WEIM_D_23      0x000000A4
				MX53_PAD_EIM_D24__EMI_WEIM_D_24      0x000000A4
				MX53_PAD_EIM_D25__EMI_WEIM_D_25      0x000000A4
				MX53_PAD_EIM_D26__EMI_WEIM_D_26      0x000000A4
				MX53_PAD_EIM_D27__EMI_WEIM_D_27      0x000000A4
				MX53_PAD_EIM_D28__EMI_WEIM_D_28      0x000000A4
				MX53_PAD_EIM_D29__EMI_WEIM_D_29      0x000000A4
				MX53_PAD_EIM_D30__EMI_WEIM_D_30      0x000000A4
				MX53_PAD_EIM_D31__EMI_WEIM_D_31      0x000000A4
				MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0 0x000000A4
				MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1 0x000000A4
				MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2 0x000000A4
				MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3 0x000000A4
				MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4 0x000000A4
				MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5 0x000000A4
				MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6 0x000000A4
				MX53_PAD_EIM_OE__EMI_WEIM_OE	     0x000000A4
				MX53_PAD_EIM_RW__EMI_WEIM_RW	     0x000000A4
				MX53_PAD_EIM_CS1__EMI_WEIM_CS_1	     0x000000A4
			>;
		};

		pinctrl_usb: usbgrp {
			fsl,pins = <
				MX53_PAD_GPIO_2__GPIO1_2			0x80000000
				MX53_PAD_GPIO_3__USBOH3_USBH1_OC	0x80000000
			>;
		};
		
		pinctrl_esdhc2: esdhc2grp {
			fsl,pins = <
				MX53_PAD_SD2_DATA0__ESDHC2_DAT0		0x1d5
				MX53_PAD_SD2_DATA1__ESDHC2_DAT1		0x1d5
				MX53_PAD_SD2_DATA2__ESDHC2_DAT2		0x1d5
				MX53_PAD_SD2_DATA3__ESDHC2_DAT3		0x1d5
				MX53_PAD_SD2_CMD__ESDHC2_CMD		0x1d5
				MX53_PAD_SD2_CLK__ESDHC2_CLK		0x1d5
			>;
		};
		
		pinctrl_esdhc3: esdhc3grp {
			fsl,pins = <
				MX53_PAD_PATA_DATA8__ESDHC3_DAT0	0x1d5
				MX53_PAD_PATA_DATA9__ESDHC3_DAT1	0x1d5
				MX53_PAD_PATA_DATA10__ESDHC3_DAT2	0x1d5
				MX53_PAD_PATA_DATA11__ESDHC3_DAT3	0x1d5
				MX53_PAD_PATA_RESET_B__ESDHC3_CMD	0x1d5
				MX53_PAD_PATA_IORDY__ESDHC3_CLK		0x1d5
			>;
		};
		
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX53_PAD_PATA_DIOW__UART1_TXD_MUX	0x1e4
				MX53_PAD_PATA_DMACK__UART1_RXD_MUX	0x1e4
			>;
		};
		
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX	0x1e4
				MX53_PAD_PATA_DMARQ__UART2_TXD_MUX	0x1e4
			>;
		};
		
		pinctrl_lvds0: lvds0grp {
			fsl,pins = <
				MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3 0x80000000
				MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK 0x80000000
				MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2 0x80000000
				MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1 0x80000000
				MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0 0x80000000
			>;
		};
		
		pinctrl_fec: fecgrp {
			fsl,pins = <
				MX53_PAD_FEC_MDC__FEC_MDC			0x80000000
				MX53_PAD_FEC_MDIO__FEC_MDIO			0x80000000
				MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	0x80000000
				MX53_PAD_FEC_RX_ER__FEC_RX_ER		0x80000000
				MX53_PAD_FEC_CRS_DV__FEC_RX_DV		0x80000000
				MX53_PAD_FEC_RXD1__FEC_RDATA_1		0x80000000
				MX53_PAD_FEC_RXD0__FEC_RDATA_0		0x80000000
				MX53_PAD_FEC_TX_EN__FEC_TX_EN		0x80000000
				MX53_PAD_FEC_TXD1__FEC_TDATA_1		0x80000000
				MX53_PAD_FEC_TXD0__FEC_TDATA_0		0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC	0x80000000
				MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	0x80000000
				MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	0x80000000
				MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	0x80000000
			>;
		};
		
		pinctrl_nand: nandgrp {
			fsl,pins = <
				MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B	0x4
				MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B	0x4
				MX53_PAD_NANDF_CLE__EMI_NANDF_CLE	0x4
				MX53_PAD_NANDF_ALE__EMI_NANDF_ALE	0x4
				MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B	0xe0
				MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0	0xe0
				MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0	0x4
				MX53_PAD_PATA_DATA0__EMI_NANDF_D_0	0xa4
				MX53_PAD_PATA_DATA1__EMI_NANDF_D_1	0xa4
				MX53_PAD_PATA_DATA2__EMI_NANDF_D_2	0xa4
				MX53_PAD_PATA_DATA3__EMI_NANDF_D_3	0xa4
				MX53_PAD_PATA_DATA4__EMI_NANDF_D_4	0xa4
				MX53_PAD_PATA_DATA5__EMI_NANDF_D_5	0xa4
				MX53_PAD_PATA_DATA6__EMI_NANDF_D_6	0xa4
				MX53_PAD_PATA_DATA7__EMI_NANDF_D_7	0xa4
			>;
		};
		
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX53_PAD_CSI0_DAT8__I2C1_SDA		0xc0000000
				MX53_PAD_CSI0_DAT9__I2C1_SCL		0xc0000000
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX53_PAD_KEY_ROW3__I2C2_SDA			0xc0000000
				MX53_PAD_KEY_COL3__I2C2_SCL			0xc0000000
			>;
		};
		
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX53_PAD_GPIO_6__I2C3_SDA			0xc0000000
				MX53_PAD_GPIO_5__I2C3_SCL			0xc0000000
			>;
		};
		
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&sata {
	status = "okay";
};

&ssi2 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};


&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb>;
	vbus-supply = <&reg_usbh1_vbus>;
	phy_type = "utmi";
	status = "okay";
};

&usbotg {
	dr_mode = "host";
	status = "okay";
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	accelerometer: mma8450@1c {
		compatible = "fsl,mma8450";
		reg = <0x1c>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	pmic: dialog@68 {
		compatible = "dlg,da9053", "dlg,da9052";
		reg = <0x68>;
		interrupt-parent = <&gpio7>;
		interrupts = <11 0x8>; /* low-level active IRQ at GPIO7_11 */
	};
	
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		status = "disabled";
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio7 6 0>;
	status = "okay";
};

&nfc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_nand>;
	nand-bus-width = <8>;
	nand-ecc-mode = "hw";
	status = "okay";
};

&ldb {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lvds0>;
	status = "okay";

	lvds0: lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			native-mode = <&lvds_timing0>;
			lvds_timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hsync-len = <60>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vsync-len = <10>;
				vfront-porch = <7>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};
