{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:09:00 2019 " "Info: Processing started: Fri May 24 15:09:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"++\", or \"--\" Final_gen_2.v(191) " "Error (10170): Verilog HDL syntax error at Final_gen_2.v(191) near text \"=\";  expecting \"++\", or \"--\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Final_gen_2.v(193) " "Error (10170): Verilog HDL syntax error at Final_gen_2.v(193) near text \"else\";  expecting \"end\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "five_sec_trig Final_gen_2.v(177) " "Error (10112): Ignored design unit \"five_sec_trig\" at Final_gen_2.v(177) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 177 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fl_fl Final_gen_2.v(204) " "Error (10112): Ignored design unit \"fl_fl\" at Final_gen_2.v(204) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 204 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter Final_gen_2.v(222) " "Error (10112): Ignored design unit \"counter\" at Final_gen_2.v(222) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 222 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "up_down_counter Final_gen_2.v(239) " "Error (10112): Ignored design unit \"up_down_counter\" at Final_gen_2.v(239) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 239 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "keys Final_gen_2.v(260) " "Error (10112): Ignored design unit \"keys\" at Final_gen_2.v(260) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 260 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "delitel Final_gen_2.v(275) " "Error (10112): Ignored design unit \"delitel\" at Final_gen_2.v(275) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 275 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "d_trig Final_gen_2.v(294) " "Error (10112): Ignored design unit \"d_trig\" at Final_gen_2.v(294) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 294 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LED Final_gen_2.v(321) " "Error (10112): Ignored design unit \"LED\" at Final_gen_2.v(321) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 321 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(408) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(408): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(409) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(409): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 409 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(410) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(410): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 410 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(411) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(411): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 411 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(417) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(417): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 417 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(418) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(418): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 418 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(419) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(419): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 419 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(420) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(420): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segm_out Final_gen_2.v(386) " "Error (10112): Ignored design unit \"segm_out\" at Final_gen_2.v(386) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 386 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter_6 Final_gen_2.v(429) " "Error (10112): Ignored design unit \"counter_6\" at Final_gen_2.v(429) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 429 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(451) " "Warning (10268): Verilog HDL information at Final_gen_2.v(451): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 451 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bidec Final_gen_2.v(444) " "Error (10112): Ignored design unit \"bidec\" at Final_gen_2.v(444) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 444 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bidec_to_7 Final_gen_2.v(514) " "Error (10112): Ignored design unit \"bidec_to_7\" at Final_gen_2.v(514) due to previous errors" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 514 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file final_gen_2.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "E:/slava/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 8 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 14 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Error: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 15:09:02 2019 " "Error: Processing ended: Fri May 24 15:09:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 8 s " "Error: Quartus II Full Compilation was unsuccessful. 16 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
