#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002030b0e88c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002030b03d920 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v000002030b0f27c0_0 .var "clk", 0 0;
v000002030b0f1fa0_0 .var "d", 0 0;
v000002030b0f1d20_0 .net "d0", 3 0, L_000002030b0f2400;  1 drivers
S_000002030b03dab0 .scope module, "a" "sipo" 3 4, 4 11 0, S_000002030b03d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "d0";
v000002030b03bcd0_0 .net "clk", 0 0, v000002030b0f27c0_0;  1 drivers
v000002030b0f25e0_0 .net "d", 0 0, v000002030b0f1fa0_0;  1 drivers
v000002030b0f2720_0 .net "d0", 3 0, L_000002030b0f2400;  alias, 1 drivers
L_000002030b0f2040 .part L_000002030b0f2400, 3, 1;
L_000002030b0f1e60 .part L_000002030b0f2400, 2, 1;
L_000002030b0f2360 .part L_000002030b0f2400, 1, 1;
L_000002030b0f2400 .concat8 [ 1 1 1 1], v000002030b03bc30_0, v000002030b0f59a0_0, v000002030b0e6d70_0, v000002030b0e6f50_0;
S_000002030b0f55e0 .scope module, "aa" "dff" 4 14, 4 1 0, S_000002030b03dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v000002030b0e8000_0 .net "clk", 0 0, v000002030b0f27c0_0;  alias, 1 drivers
v000002030b0c2b20_0 .net "d", 0 0, v000002030b0f1fa0_0;  alias, 1 drivers
v000002030b0e6f50_0 .var "d0", 0 0;
E_000002030b039750 .event posedge, v000002030b0e8000_0;
S_000002030b0f5770 .scope module, "bb" "dff" 4 15, 4 1 0, S_000002030b03dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v000002030b0e8550_0 .net "clk", 0 0, v000002030b0f27c0_0;  alias, 1 drivers
v000002030b0e8a50_0 .net "d", 0 0, L_000002030b0f2040;  1 drivers
v000002030b0e6d70_0 .var "d0", 0 0;
S_000002030b0f15f0 .scope module, "cc" "dff" 4 16, 4 1 0, S_000002030b03dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v000002030b0e6e10_0 .net "clk", 0 0, v000002030b0f27c0_0;  alias, 1 drivers
v000002030b0f5900_0 .net "d", 0 0, L_000002030b0f1e60;  1 drivers
v000002030b0f59a0_0 .var "d0", 0 0;
S_000002030b0f1780 .scope module, "dd" "dff" 4 17, 4 1 0, S_000002030b03dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "d0";
v000002030b03dc40_0 .net "clk", 0 0, v000002030b0f27c0_0;  alias, 1 drivers
v000002030b03dce0_0 .net "d", 0 0, L_000002030b0f2360;  1 drivers
v000002030b03bc30_0 .var "d0", 0 0;
    .scope S_000002030b0f55e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b0e6f50_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_000002030b0f55e0;
T_1 ;
    %wait E_000002030b039750;
    %load/vec4 v000002030b0c2b20_0;
    %assign/vec4 v000002030b0e6f50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002030b0f5770;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b0e6d70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000002030b0f5770;
T_3 ;
    %wait E_000002030b039750;
    %load/vec4 v000002030b0e8a50_0;
    %assign/vec4 v000002030b0e6d70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002030b0f15f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b0f59a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002030b0f15f0;
T_5 ;
    %wait E_000002030b039750;
    %load/vec4 v000002030b0f5900_0;
    %assign/vec4 v000002030b0f59a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002030b0f1780;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b03bc30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000002030b0f1780;
T_7 ;
    %wait E_000002030b039750;
    %load/vec4 v000002030b03dce0_0;
    %assign/vec4 v000002030b03bc30_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002030b03d920;
T_8 ;
    %vpi_call/w 3 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 3 8 "$monitor", $time, " d=%b,clk=%b,d0=%b", v000002030b0f1fa0_0, v000002030b0f27c0_0, v000002030b0f1d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002030b03d920;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b0f27c0_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000002030b0f27c0_0;
    %inv;
    %store/vec4 v000002030b0f27c0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000002030b03d920;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002030b0f1fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002030b0f1fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002030b0f1fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002030b0f1fa0_0, 0, 1;
    %delay 40, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "SIPOTB.sv";
    "SIPO.sv";
