

================================================================
== Vitis HLS Report for 'gesture_model'
================================================================
* Date:           Mon Sep  2 18:51:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    69392|    69392|  0.694 ms|  0.694 ms|  60430|  60430|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |Loop_VITIS_LOOP_149_1_proc8_U0  |Loop_VITIS_LOOP_149_1_proc8  |      122|      122|   1.220 us|   1.220 us|    122|    122|       no|
        |conv1d_0_U0                     |conv1d_0                     |     3799|     3799|  37.990 us|  37.990 us|   3799|   3799|       no|
        |batch_normalization_0_U0        |batch_normalization_0        |     1918|     1918|  19.180 us|  19.180 us|   1918|   1918|       no|
        |max_pooling1d_0_U0              |max_pooling1d_0              |     1892|     1892|  18.920 us|  18.920 us|   1892|   1892|       no|
        |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |      946|      946|   9.460 us|   9.460 us|    946|    946|       no|
        |dense_0_U0                      |dense_0                      |    60429|    60429|   0.604 ms|   0.604 ms|  60429|  60429|       no|
        |batch_normalization_1_U0        |batch_normalization_1        |       45|       45|   0.450 us|   0.450 us|     45|     45|       no|
        |dense_1_U0                      |dense_1                      |      234|      234|   2.340 us|   2.340 us|    234|    234|       no|
        |Loop_VITIS_LOOP_171_3_proc9_U0  |Loop_VITIS_LOOP_171_3_proc9  |       23|       23|   0.230 us|   0.230 us|     23|     23|       no|
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|  141|   15928|  14246|    0|
|Memory           |       29|    -|     256|     36|    0|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       59|  141|   16184|  14284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|   39|      11|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-----+-------+------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +--------------------------------+-----------------------------+---------+-----+-------+------+-----+
    |Loop_VITIS_LOOP_149_1_proc8_U0  |Loop_VITIS_LOOP_149_1_proc8  |        0|    0|      9|    64|    0|
    |Loop_VITIS_LOOP_171_3_proc9_U0  |Loop_VITIS_LOOP_171_3_proc9  |        0|    0|     11|    83|    0|
    |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |        0|    0|     46|   261|    0|
    |batch_normalization_0_U0        |batch_normalization_0        |        0|    9|   1662|  1142|    0|
    |batch_normalization_1_U0        |batch_normalization_1        |        0|    9|   1267|   905|    0|
    |control_s_axi_U                 |control_s_axi                |        0|    0|     36|    40|    0|
    |conv1d_0_U0                     |conv1d_0                     |        0|   10|   1614|  1259|    0|
    |dense_0_U0                      |dense_0                      |       30|    5|    740|   763|    0|
    |dense_1_U0                      |dense_1                      |        0|  108|  10457|  9408|    0|
    |max_pooling1d_0_U0              |max_pooling1d_0              |        0|    0|     86|   321|    0|
    +--------------------------------+-----------------------------+---------+-----+-------+------+-----+
    |Total                           |                             |       30|  141|  15928| 14246|    0|
    +--------------------------------+-----------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |batch_norm_out_0_U  |batch_norm_out_0_RAM_AUTO_1R1W  |        8|    0|   0|    0|  1888|   32|     1|        60416|
    |batch_norm_out_1_U  |batch_norm_out_1_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    |conv1d_out_0_U      |conv1d_out_0_RAM_AUTO_1R1W      |        8|    0|   0|    0|  1888|   32|     1|        60416|
    |dense_out_0_U       |dense_out_0_RAM_AUTO_1R1W       |        1|    0|   0|    0|    16|   32|     1|          512|
    |input_0_U           |input_0_RAM_AUTO_1R1W           |        4|    0|   0|    0|   120|   32|     1|         3840|
    |max_pool_out_0_U    |max_pool_out_0_RAM_AUTO_1R1W    |        4|    0|   0|    0|   944|   32|     1|        30208|
    |flatten_out_0_U     |max_pool_out_0_RAM_AUTO_1R1W    |        4|    0|   0|    0|   944|   32|     1|        30208|
    |output_U            |output_RAM_AUTO_1R1W            |        0|  128|  20|    0|    20|   32|     1|          640|
    +--------------------+--------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total               |                                |       29|  256|  36|    0|  5836|  256|     8|       186752|
    +--------------------+--------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           gesture_model|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_last_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_last_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

