{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1610638325262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610638325267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610638325268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 21:02:04 2021 " "Processing started: Thu Jan 14 21:02:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610638325268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1610638325268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1610638325268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1610638325761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1610638325761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp1 TP1 write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"tp1\" differs only in case from object \"TP1\" in the same scope" {  } { { "../write_to_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1610638342544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp2 TP2 write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"tp2\" differs only in case from object \"TP2\" in the same scope" {  } { { "../write_to_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1610638342544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "../write_to_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1610638342544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/write_to_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/write_to_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_reg " "Found entity 1: write_to_reg" {  } { { "../write_to_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/write_to_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "../Register_16bit.v" "" { Text "E:/fpga/Matrix_Multiplier/Register_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bit " "Found entity 1: Register_8bit" {  } { { "../Register_8bit.v" "" { Text "E:/fpga/Matrix_Multiplier/Register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342552 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "endprogram processor.v(25) " "Verilog HDL Declaration warning at processor.v(25): \"endprogram\" is SystemVerilog-2005 keyword" {  } { { "../processor.v" "" { Text "E:/fpga/Matrix_Multiplier/processor.v" 25 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1610638342555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../processor.v" "" { Text "E:/fpga/Matrix_Multiplier/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp1 TP1 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"tp1\" differs only in case from object \"TP1\" in the same scope" {  } { { "../Mux.v" "" { Text "E:/fpga/Matrix_Multiplier/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1610638342558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp2 TP2 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"tp2\" differs only in case from object \"TP2\" in the same scope" {  } { { "../Mux.v" "" { Text "E:/fpga/Matrix_Multiplier/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1610638342558 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Mux.v " "Entity \"Mux\" obtained from \"../Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../Mux.v" "" { Text "E:/fpga/Matrix_Multiplier/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1610638342558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Mux.v" "" { Text "E:/fpga/Matrix_Multiplier/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/increment_register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/increment_register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_register_16bit " "Found entity 1: increment_register_16bit" {  } { { "../increment_register_16bit.v" "" { Text "E:/fpga/Matrix_Multiplier/increment_register_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/increment_register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/increment_register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_register_8bit " "Found entity 1: increment_register_8bit" {  } { { "../increment_register_8bit.v" "" { Text "E:/fpga/Matrix_Multiplier/increment_register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(54) " "Verilog HDL information at ControlUnit.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "../ControlUnit.v" "" { Text "E:/fpga/Matrix_Multiplier/ControlUnit.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1610638342564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit.v" "" { Text "E:/fpga/Matrix_Multiplier/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "../buffer.v" "" { Text "E:/fpga/Matrix_Multiplier/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "E:/fpga/Matrix_Multiplier/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/counter_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/counter_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_reg " "Found entity 1: counter_reg" {  } { { "../counter_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/counter_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/matrix_multiplier/ac_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/matrix_multiplier/ac_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_reg " "Found entity 1: AC_reg" {  } { { "../AC_reg.v" "" { Text "E:/fpga/Matrix_Multiplier/AC_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "E:/fpga/Matrix_Multiplier/processor/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610638342577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610638342577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1610638342620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/Matrix_Multiplier/processor/output_files/processor.map.smsg " "Generated suppressed messages file E:/fpga/Matrix_Multiplier/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1610638342999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610638343073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 21:02:23 2021 " "Processing ended: Thu Jan 14 21:02:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610638343073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610638343073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610638343073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1610638343073 ""}
