#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 20 16:19:06 2021
# Process ID: 8992
# Current directory: C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092 C:\Users\Caetano\Desktop\PED1\Semana 13\Trabalho_6_Grupo_12\Trabalho_6_Grupo_12.xpr
# Log file: C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/vivado.log
# Journal file: C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 1000.074 ; gain = 0.000
update_compile_order -fileset sources_1
create_project Trabalho_7_Grupo_12 {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.074 ; gain = 0.000
add_files -fileset constrs_1 -norecurse C:/Users/Caetano/Desktop/PED1/Basys3_Master.xdc
import_files -fileset constrs_1 C:/Users/Caetano/Desktop/PED1/Basys3_Master.xdc
add_files -norecurse -scan_for_includes {{C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd}}
import_files -norecurse {{C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd}}
import_files -norecurse {{C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd}}
file delete -force {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd}
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new
file mkdir {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new}
close [ open {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd} w ]
add_files {{C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd} w ]
add_files {{C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd}}
update_compile_order -fileset sources_1
set_property top main_counter_async_0toF [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main_counter_async_0toF
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1308.352 ; gain = 252.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:56]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1360.359 ; gain = 304.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1360.359 ; gain = 304.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1360.359 ; gain = 304.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1360.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 1557.078 ; gain = 501.355
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1557.078 ; gain = 557.004
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1633.246 ; gain = 37.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:51]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:56]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:58]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.035 ; gain = 79.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.891 ; gain = 102.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.891 ; gain = 102.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1697.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1697.891 ; gain = 102.543
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project Trabalho_6_Grupo_12
current_project Trabalho_7_Grupo_12
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:57]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.660 ; gain = 22.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.660 ; gain = 22.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1720.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1720.660 ; gain = 22.770
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1720.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:57]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1723.793 ; gain = 3.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1723.793 ; gain = 3.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1723.793 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1723.793 ; gain = 3.133
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1723.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:57]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1723.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1735.410 ; gain = 11.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1735.410 ; gain = 11.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1735.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1735.410 ; gain = 11.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:57]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.949 ; gain = 0.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.949 ; gain = 0.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1735.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1735.949 ; gain = 0.539
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.320 ; gain = 2.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:53]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:55]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1738.320 ; gain = 2.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1738.812 ; gain = 2.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1738.812 ; gain = 2.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1738.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1738.812 ; gain = 2.863
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1745.066 ; gain = 6.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:45]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:50]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1745.070 ; gain = 6.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1745.070 ; gain = 6.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1745.070 ; gain = 6.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1745.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1745.070 ; gain = 6.258
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1752.051 ; gain = 6.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:46]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.051 ; gain = 6.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.078 ; gain = 7.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.078 ; gain = 7.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1752.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1752.078 ; gain = 7.008
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1759.441 ; gain = 5.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:46]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1759.441 ; gain = 5.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1759.441 ; gain = 5.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1759.441 ; gain = 5.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1759.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1759.441 ; gain = 5.359
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1768.195 ; gain = 8.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:46]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.195 ; gain = 8.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1768.227 ; gain = 8.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1768.227 ; gain = 8.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1768.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.227 ; gain = 8.785
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Caetano\Desktop\PED1\Semana 14\Trabalho_7_Grupo_12\Trabalho_7_Grupo_12.srcs\sources_1\new\BCD_7S_0toF.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Caetano\Desktop\PED1\Semana 14\Trabalho_7_Grupo_12\Trabalho_7_Grupo_12.srcs\sources_1\new\main_counter_async_0toF.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1780.141 ; gain = 11.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffA' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:46]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffB' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffC' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'ffD' of component 'flipfrops' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1780.141 ; gain = 11.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1780.141 ; gain = 11.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1780.141 ; gain = 11.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1780.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1780.141 ; gain = 11.914
current_project Trabalho_6_Grupo_12
close_project
close [ open {C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd} w ]
add_files {{C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd}}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1787.629 ; gain = 7.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_counter_async_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:6' bound to instance 'clock' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd:12]
INFO: [Synth 8-3491] module 'ff_jk' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:4' bound to instance 'ffA' of component 'ff_jk' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ff_jk' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:13]
WARNING: [Synth 8-614] signal 'CLR' is read in the process but is not in the sensitivity list [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:18]
WARNING: [Synth 8-614] signal 'J' is read in the process but is not in the sensitivity list [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:18]
WARNING: [Synth 8-614] signal 'K' is read in the process but is not in the sensitivity list [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:18]
WARNING: [Synth 8-614] signal 's' is read in the process but is not in the sensitivity list [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ff_jk' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:13]
INFO: [Synth 8-3491] module 'ff_jk' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:4' bound to instance 'ffB' of component 'ff_jk' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:47]
INFO: [Synth 8-3491] module 'ff_jk' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:4' bound to instance 'ffC' of component 'ff_jk' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:48]
INFO: [Synth 8-3491] module 'ff_jk' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd:4' bound to instance 'ffD' of component 'ff_jk' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:49]
INFO: [Synth 8-3491] module 'BCD_7S_0toF' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:4' bound to instance 'display' of component 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BCD_7S_0toF' [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_7S_0toF' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'main_counter_async_0toF' (4#1) [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.629 ; gain = 7.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.629 ; gain = 7.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.629 ; gain = 7.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1787.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 14/Trabalho_7_Grupo_12/Trabalho_7_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1796.109 ; gain = 15.969
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 20 22:22:57 2021...
