ARM GAS  /tmp/cconCkIv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** 
  28:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cconCkIv.s 			page 2


  33:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f1xx_hal_msp.c ****  
  36:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f1xx_hal_msp.c **** 
  38:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f1xx_hal_msp.c **** 
  43:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f1xx_hal_msp.c ****                         
  62:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Src/stm32f1xx_hal_msp.c ****                     /**
  64:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Src/stm32f1xx_hal_msp.c ****   */
  66:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Src/stm32f1xx_hal_msp.c **** 
  70:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Src/stm32f1xx_hal_msp.c **** 
  72:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /tmp/cconCkIv.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  73:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 73 3 view .LVU6
  51              	.LBB3:
  52              		.loc 1 73 3 view .LVU7
  53              		.loc 1 73 3 view .LVU8
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 73 3 view .LVU9
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 73 3 view .LVU10
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Src/stm32f1xx_hal_msp.c **** 
  77:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  78:Src/stm32f1xx_hal_msp.c ****   */
  79:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  64              		.loc 1 79 3 view .LVU11
  65              	.LBB4:
  66              		.loc 1 79 3 view .LVU12
  67 0028 054A     		ldr	r2, .L3+4
  68 002a 5368     		ldr	r3, [r2, #4]
  69              	.LVL0:
  70              		.loc 1 79 3 view .LVU13
  71 002c 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL1:
  73              		.loc 1 79 3 view .LVU14
  74 0030 43F00073 		orr	r3, r3, #33554432
  75              	.LVL2:
  76              		.loc 1 79 3 view .LVU15
  77 0034 5360     		str	r3, [r2, #4]
  78              	.LBE4:
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** 
  83:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Src/stm32f1xx_hal_msp.c **** }
  79              		.loc 1 84 1 is_stmt 0 view .LVU16
  80 0036 02B0     		add	sp, sp, #8
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 0
  83              		@ sp needed
  84 0038 7047     		bx	lr
  85              	.L4:
  86 003a 00BF     		.align	2
  87              	.L3:
  88 003c 00100240 		.word	1073876992
ARM GAS  /tmp/cconCkIv.s 			page 4


  89 0040 00000140 		.word	1073807360
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_TIM_Base_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	HAL_TIM_Base_MspInit:
 102              	.LVL3:
 103              	.LFB67:
  85:Src/stm32f1xx_hal_msp.c **** 
  86:Src/stm32f1xx_hal_msp.c **** /**
  87:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Src/stm32f1xx_hal_msp.c **** */
  92:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 93 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 40
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 93 1 is_stmt 0 view .LVU18
 109 0000 00B5     		push	{lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 8BB0     		sub	sp, sp, #44
 114              	.LCFI3:
 115              		.cfi_def_cfa_offset 48
  94:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 94 3 is_stmt 1 view .LVU19
 117              		.loc 1 94 20 is_stmt 0 view .LVU20
 118 0004 0023     		movs	r3, #0
 119 0006 0693     		str	r3, [sp, #24]
 120 0008 0793     		str	r3, [sp, #28]
 121 000a 0893     		str	r3, [sp, #32]
 122 000c 0993     		str	r3, [sp, #36]
  95:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 123              		.loc 1 95 3 is_stmt 1 view .LVU21
 124              		.loc 1 95 15 is_stmt 0 view .LVU22
 125 000e 0368     		ldr	r3, [r0]
 126              		.loc 1 95 5 view .LVU23
 127 0010 3D4A     		ldr	r2, .L15
 128 0012 9342     		cmp	r3, r2
 129 0014 0BD0     		beq	.L11
  96:Src/stm32f1xx_hal_msp.c ****   {
  97:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 100:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 102:Src/stm32f1xx_hal_msp.c ****   
ARM GAS  /tmp/cconCkIv.s 			page 5


 103:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 105:Src/stm32f1xx_hal_msp.c ****     PB12     ------> TIM1_BKIN 
 106:Src/stm32f1xx_hal_msp.c ****     */
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = OVERCURRENT_SENS_Pin;
 108:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(OVERCURRENT_SENS_GPIO_Port, &GPIO_InitStruct);
 111:Src/stm32f1xx_hal_msp.c **** 
 112:Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 113:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 1, 0);
 114:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 115:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 116:Src/stm32f1xx_hal_msp.c **** 
 117:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 118:Src/stm32f1xx_hal_msp.c ****   }
 119:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 130              		.loc 1 119 8 is_stmt 1 view .LVU24
 131              		.loc 1 119 10 is_stmt 0 view .LVU25
 132 0016 B3F1804F 		cmp	r3, #1073741824
 133 001a 2BD0     		beq	.L12
 120:Src/stm32f1xx_hal_msp.c ****   {
 121:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 122:Src/stm32f1xx_hal_msp.c **** 
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 124:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 125:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 126:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 127:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 128:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 129:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 130:Src/stm32f1xx_hal_msp.c **** 
 131:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 132:Src/stm32f1xx_hal_msp.c ****   }
 133:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 134              		.loc 1 133 8 is_stmt 1 view .LVU26
 135              		.loc 1 133 10 is_stmt 0 view .LVU27
 136 001c 3B4A     		ldr	r2, .L15+4
 137 001e 9342     		cmp	r3, r2
 138 0020 3CD0     		beq	.L13
 134:Src/stm32f1xx_hal_msp.c ****   {
 135:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 138:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 140:Src/stm32f1xx_hal_msp.c ****   
 141:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 142:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 143:Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 144:Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4 
 145:Src/stm32f1xx_hal_msp.c ****     */
 146:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = ZERO_CROSSING_RISING_DETECT_Pin|ZERO_CROSSING_FALLING_DETECT_Pin;
 147:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 148:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 150:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cconCkIv.s 			page 6


 151:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 152:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 153:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 154:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 155:Src/stm32f1xx_hal_msp.c **** 
 156:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 157:Src/stm32f1xx_hal_msp.c ****   }
 158:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 139              		.loc 1 158 8 is_stmt 1 view .LVU28
 140              		.loc 1 158 10 is_stmt 0 view .LVU29
 141 0022 3B4A     		ldr	r2, .L15+8
 142 0024 9342     		cmp	r3, r2
 143 0026 5BD0     		beq	.L14
 144              	.LVL4:
 145              	.L5:
 159:Src/stm32f1xx_hal_msp.c ****   {
 160:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 161:Src/stm32f1xx_hal_msp.c **** 
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 163:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 165:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 166:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 167:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 168:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 169:Src/stm32f1xx_hal_msp.c **** 
 170:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 171:Src/stm32f1xx_hal_msp.c ****   }
 172:Src/stm32f1xx_hal_msp.c **** 
 173:Src/stm32f1xx_hal_msp.c **** }
 146              		.loc 1 173 1 view .LVU30
 147 0028 0BB0     		add	sp, sp, #44
 148              	.LCFI4:
 149              		.cfi_remember_state
 150              		.cfi_def_cfa_offset 4
 151              		@ sp needed
 152 002a 5DF804FB 		ldr	pc, [sp], #4
 153              	.LVL5:
 154              	.L11:
 155              	.LCFI5:
 156              		.cfi_restore_state
 101:Src/stm32f1xx_hal_msp.c ****   
 157              		.loc 1 101 5 is_stmt 1 view .LVU31
 158              	.LBB5:
 101:Src/stm32f1xx_hal_msp.c ****   
 159              		.loc 1 101 5 view .LVU32
 101:Src/stm32f1xx_hal_msp.c ****   
 160              		.loc 1 101 5 view .LVU33
 161 002e 394B     		ldr	r3, .L15+12
 162 0030 9A69     		ldr	r2, [r3, #24]
 163 0032 42F40062 		orr	r2, r2, #2048
 164 0036 9A61     		str	r2, [r3, #24]
 101:Src/stm32f1xx_hal_msp.c ****   
 165              		.loc 1 101 5 view .LVU34
 166 0038 9A69     		ldr	r2, [r3, #24]
 167 003a 02F40062 		and	r2, r2, #2048
 168 003e 0092     		str	r2, [sp]
ARM GAS  /tmp/cconCkIv.s 			page 7


 101:Src/stm32f1xx_hal_msp.c ****   
 169              		.loc 1 101 5 view .LVU35
 170 0040 009A     		ldr	r2, [sp]
 171              	.LBE5:
 103:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 172              		.loc 1 103 5 view .LVU36
 173              	.LBB6:
 103:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 174              		.loc 1 103 5 view .LVU37
 103:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 175              		.loc 1 103 5 view .LVU38
 176 0042 9A69     		ldr	r2, [r3, #24]
 177 0044 42F00802 		orr	r2, r2, #8
 178 0048 9A61     		str	r2, [r3, #24]
 103:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 179              		.loc 1 103 5 view .LVU39
 180 004a 9B69     		ldr	r3, [r3, #24]
 181 004c 03F00803 		and	r3, r3, #8
 182 0050 0193     		str	r3, [sp, #4]
 103:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 183              		.loc 1 103 5 view .LVU40
 184 0052 019B     		ldr	r3, [sp, #4]
 185              	.LBE6:
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 186              		.loc 1 107 5 view .LVU41
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 187              		.loc 1 107 25 is_stmt 0 view .LVU42
 188 0054 4FF48053 		mov	r3, #4096
 189 0058 0693     		str	r3, [sp, #24]
 108:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 108 5 is_stmt 1 view .LVU43
 109:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(OVERCURRENT_SENS_GPIO_Port, &GPIO_InitStruct);
 191              		.loc 1 109 5 view .LVU44
 110:Src/stm32f1xx_hal_msp.c **** 
 192              		.loc 1 110 5 view .LVU45
 193 005a 06A9     		add	r1, sp, #24
 194 005c 2E48     		ldr	r0, .L15+16
 195              	.LVL6:
 110:Src/stm32f1xx_hal_msp.c **** 
 196              		.loc 1 110 5 is_stmt 0 view .LVU46
 197 005e FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL7:
 113:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 199              		.loc 1 113 5 is_stmt 1 view .LVU47
 200 0062 0022     		movs	r2, #0
 201 0064 0121     		movs	r1, #1
 202 0066 1820     		movs	r0, #24
 203 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 204              	.LVL8:
 114:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 205              		.loc 1 114 5 view .LVU48
 206 006c 1820     		movs	r0, #24
 207 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 208              	.LVL9:
 209 0072 D9E7     		b	.L5
 210              	.LVL10:
 211              	.L12:
ARM GAS  /tmp/cconCkIv.s 			page 8


 125:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 212              		.loc 1 125 5 view .LVU49
 213              	.LBB7:
 125:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 214              		.loc 1 125 5 view .LVU50
 125:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 215              		.loc 1 125 5 view .LVU51
 216 0074 03F50433 		add	r3, r3, #135168
 217 0078 DA69     		ldr	r2, [r3, #28]
 218 007a 42F00102 		orr	r2, r2, #1
 219 007e DA61     		str	r2, [r3, #28]
 125:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 220              		.loc 1 125 5 view .LVU52
 221 0080 DB69     		ldr	r3, [r3, #28]
 222 0082 03F00103 		and	r3, r3, #1
 223 0086 0293     		str	r3, [sp, #8]
 125:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 224              		.loc 1 125 5 view .LVU53
 225 0088 029B     		ldr	r3, [sp, #8]
 226              	.LBE7:
 127:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 227              		.loc 1 127 5 view .LVU54
 228 008a 0022     		movs	r2, #0
 229 008c 0321     		movs	r1, #3
 230 008e 1C20     		movs	r0, #28
 231              	.LVL11:
 127:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 232              		.loc 1 127 5 is_stmt 0 view .LVU55
 233 0090 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 234              	.LVL12:
 128:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 235              		.loc 1 128 5 is_stmt 1 view .LVU56
 236 0094 1C20     		movs	r0, #28
 237 0096 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 238              	.LVL13:
 239 009a C5E7     		b	.L5
 240              	.LVL14:
 241              	.L13:
 139:Src/stm32f1xx_hal_msp.c ****   
 242              		.loc 1 139 5 view .LVU57
 243              	.LBB8:
 139:Src/stm32f1xx_hal_msp.c ****   
 244              		.loc 1 139 5 view .LVU58
 139:Src/stm32f1xx_hal_msp.c ****   
 245              		.loc 1 139 5 view .LVU59
 246 009c 1D4B     		ldr	r3, .L15+12
 247 009e DA69     		ldr	r2, [r3, #28]
 248 00a0 42F00202 		orr	r2, r2, #2
 249 00a4 DA61     		str	r2, [r3, #28]
 139:Src/stm32f1xx_hal_msp.c ****   
 250              		.loc 1 139 5 view .LVU60
 251 00a6 DA69     		ldr	r2, [r3, #28]
 252 00a8 02F00202 		and	r2, r2, #2
 253 00ac 0392     		str	r2, [sp, #12]
 139:Src/stm32f1xx_hal_msp.c ****   
 254              		.loc 1 139 5 view .LVU61
 255 00ae 039A     		ldr	r2, [sp, #12]
ARM GAS  /tmp/cconCkIv.s 			page 9


 256              	.LBE8:
 141:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 257              		.loc 1 141 5 view .LVU62
 258              	.LBB9:
 141:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 259              		.loc 1 141 5 view .LVU63
 141:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 260              		.loc 1 141 5 view .LVU64
 261 00b0 9A69     		ldr	r2, [r3, #24]
 262 00b2 42F00802 		orr	r2, r2, #8
 263 00b6 9A61     		str	r2, [r3, #24]
 141:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 264              		.loc 1 141 5 view .LVU65
 265 00b8 9B69     		ldr	r3, [r3, #24]
 266 00ba 03F00803 		and	r3, r3, #8
 267 00be 0493     		str	r3, [sp, #16]
 141:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 268              		.loc 1 141 5 view .LVU66
 269 00c0 049B     		ldr	r3, [sp, #16]
 270              	.LBE9:
 146:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 271              		.loc 1 146 5 view .LVU67
 146:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 272              		.loc 1 146 25 is_stmt 0 view .LVU68
 273 00c2 0323     		movs	r3, #3
 274 00c4 0693     		str	r3, [sp, #24]
 147:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 147 5 is_stmt 1 view .LVU69
 148:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 276              		.loc 1 148 5 view .LVU70
 149:Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 149 5 view .LVU71
 278 00c6 06A9     		add	r1, sp, #24
 279 00c8 1348     		ldr	r0, .L15+16
 280              	.LVL15:
 149:Src/stm32f1xx_hal_msp.c **** 
 281              		.loc 1 149 5 is_stmt 0 view .LVU72
 282 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 283              	.LVL16:
 152:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 284              		.loc 1 152 5 is_stmt 1 view .LVU73
 285 00ce 0022     		movs	r2, #0
 286 00d0 0221     		movs	r1, #2
 287 00d2 1D20     		movs	r0, #29
 288 00d4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 289              	.LVL17:
 153:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 290              		.loc 1 153 5 view .LVU74
 291 00d8 1D20     		movs	r0, #29
 292 00da FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 293              	.LVL18:
 294 00de A3E7     		b	.L5
 295              	.LVL19:
 296              	.L14:
 164:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 297              		.loc 1 164 5 view .LVU75
 298              	.LBB10:
ARM GAS  /tmp/cconCkIv.s 			page 10


 164:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 299              		.loc 1 164 5 view .LVU76
 164:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 300              		.loc 1 164 5 view .LVU77
 301 00e0 0C4B     		ldr	r3, .L15+12
 302 00e2 DA69     		ldr	r2, [r3, #28]
 303 00e4 42F00402 		orr	r2, r2, #4
 304 00e8 DA61     		str	r2, [r3, #28]
 164:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 305              		.loc 1 164 5 view .LVU78
 306 00ea DB69     		ldr	r3, [r3, #28]
 307 00ec 03F00403 		and	r3, r3, #4
 308 00f0 0593     		str	r3, [sp, #20]
 164:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 309              		.loc 1 164 5 view .LVU79
 310 00f2 059B     		ldr	r3, [sp, #20]
 311              	.LBE10:
 166:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 312              		.loc 1 166 5 view .LVU80
 313 00f4 0022     		movs	r2, #0
 314 00f6 0321     		movs	r1, #3
 315 00f8 1E20     		movs	r0, #30
 316              	.LVL20:
 166:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 317              		.loc 1 166 5 is_stmt 0 view .LVU81
 318 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 319              	.LVL21:
 167:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 320              		.loc 1 167 5 is_stmt 1 view .LVU82
 321 00fe 1E20     		movs	r0, #30
 322 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 323              	.LVL22:
 324              		.loc 1 173 1 is_stmt 0 view .LVU83
 325 0104 90E7     		b	.L5
 326              	.L16:
 327 0106 00BF     		.align	2
 328              	.L15:
 329 0108 002C0140 		.word	1073818624
 330 010c 00040040 		.word	1073742848
 331 0110 00080040 		.word	1073743872
 332 0114 00100240 		.word	1073876992
 333 0118 000C0140 		.word	1073810432
 334              		.cfi_endproc
 335              	.LFE67:
 337              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 338              		.align	1
 339              		.global	HAL_TIM_MspPostInit
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	HAL_TIM_MspPostInit:
 346              	.LVL23:
 347              	.LFB68:
 174:Src/stm32f1xx_hal_msp.c **** 
 175:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 176:Src/stm32f1xx_hal_msp.c **** {
ARM GAS  /tmp/cconCkIv.s 			page 11


 348              		.loc 1 176 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 24
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		.loc 1 176 1 is_stmt 0 view .LVU85
 353 0000 10B5     		push	{r4, lr}
 354              	.LCFI6:
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 4, -8
 357              		.cfi_offset 14, -4
 358 0002 86B0     		sub	sp, sp, #24
 359              	.LCFI7:
 360              		.cfi_def_cfa_offset 32
 177:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 361              		.loc 1 177 3 is_stmt 1 view .LVU86
 362              		.loc 1 177 20 is_stmt 0 view .LVU87
 363 0004 0023     		movs	r3, #0
 364 0006 0293     		str	r3, [sp, #8]
 365 0008 0393     		str	r3, [sp, #12]
 366 000a 0493     		str	r3, [sp, #16]
 367 000c 0593     		str	r3, [sp, #20]
 178:Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 368              		.loc 1 178 3 is_stmt 1 view .LVU88
 369              		.loc 1 178 10 is_stmt 0 view .LVU89
 370 000e 0268     		ldr	r2, [r0]
 371              		.loc 1 178 5 view .LVU90
 372 0010 164B     		ldr	r3, .L21
 373 0012 9A42     		cmp	r2, r3
 374 0014 01D0     		beq	.L20
 375              	.LVL24:
 376              	.L17:
 179:Src/stm32f1xx_hal_msp.c ****   {
 180:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 181:Src/stm32f1xx_hal_msp.c **** 
 182:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 183:Src/stm32f1xx_hal_msp.c ****   
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 187:Src/stm32f1xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 188:Src/stm32f1xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 189:Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 190:Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2 
 191:Src/stm32f1xx_hal_msp.c ****     */
 192:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = HBRIDGE_A_LSIDE_Pin|HBRIDGE_B_HSIDE_Pin;
 193:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 196:Src/stm32f1xx_hal_msp.c **** 
 197:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = HBRIDGE_A_HSIDE_Pin|HBRIDGE_B_LSIDE_Pin;
 198:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 201:Src/stm32f1xx_hal_msp.c **** 
 202:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 203:Src/stm32f1xx_hal_msp.c **** 
 204:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
ARM GAS  /tmp/cconCkIv.s 			page 12


 205:Src/stm32f1xx_hal_msp.c ****   }
 206:Src/stm32f1xx_hal_msp.c **** 
 207:Src/stm32f1xx_hal_msp.c **** }
 377              		.loc 1 207 1 view .LVU91
 378 0016 06B0     		add	sp, sp, #24
 379              	.LCFI8:
 380              		.cfi_remember_state
 381              		.cfi_def_cfa_offset 8
 382              		@ sp needed
 383 0018 10BD     		pop	{r4, pc}
 384              	.LVL25:
 385              	.L20:
 386              	.LCFI9:
 387              		.cfi_restore_state
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 388              		.loc 1 184 5 is_stmt 1 view .LVU92
 389              	.LBB11:
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 390              		.loc 1 184 5 view .LVU93
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 391              		.loc 1 184 5 view .LVU94
 392 001a 03F56443 		add	r3, r3, #58368
 393 001e 9A69     		ldr	r2, [r3, #24]
 394 0020 42F00802 		orr	r2, r2, #8
 395 0024 9A61     		str	r2, [r3, #24]
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 396              		.loc 1 184 5 view .LVU95
 397 0026 9A69     		ldr	r2, [r3, #24]
 398 0028 02F00802 		and	r2, r2, #8
 399 002c 0092     		str	r2, [sp]
 184:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 400              		.loc 1 184 5 view .LVU96
 401 002e 009A     		ldr	r2, [sp]
 402              	.LBE11:
 185:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 403              		.loc 1 185 5 view .LVU97
 404              	.LBB12:
 185:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 405              		.loc 1 185 5 view .LVU98
 185:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 406              		.loc 1 185 5 view .LVU99
 407 0030 9A69     		ldr	r2, [r3, #24]
 408 0032 42F00402 		orr	r2, r2, #4
 409 0036 9A61     		str	r2, [r3, #24]
 185:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 410              		.loc 1 185 5 view .LVU100
 411 0038 9B69     		ldr	r3, [r3, #24]
 412 003a 03F00403 		and	r3, r3, #4
 413 003e 0193     		str	r3, [sp, #4]
 185:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 414              		.loc 1 185 5 view .LVU101
 415 0040 019B     		ldr	r3, [sp, #4]
 416              	.LBE12:
 192:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417              		.loc 1 192 5 view .LVU102
 192:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 418              		.loc 1 192 25 is_stmt 0 view .LVU103
ARM GAS  /tmp/cconCkIv.s 			page 13


 419 0042 4FF4C043 		mov	r3, #24576
 420 0046 0293     		str	r3, [sp, #8]
 193:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421              		.loc 1 193 5 is_stmt 1 view .LVU104
 193:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 422              		.loc 1 193 26 is_stmt 0 view .LVU105
 423 0048 0224     		movs	r4, #2
 424 004a 0394     		str	r4, [sp, #12]
 194:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 425              		.loc 1 194 5 is_stmt 1 view .LVU106
 194:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 426              		.loc 1 194 27 is_stmt 0 view .LVU107
 427 004c 0594     		str	r4, [sp, #20]
 195:Src/stm32f1xx_hal_msp.c **** 
 428              		.loc 1 195 5 is_stmt 1 view .LVU108
 429 004e 02A9     		add	r1, sp, #8
 430 0050 0748     		ldr	r0, .L21+4
 431              	.LVL26:
 195:Src/stm32f1xx_hal_msp.c **** 
 432              		.loc 1 195 5 is_stmt 0 view .LVU109
 433 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 434              	.LVL27:
 197:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 435              		.loc 1 197 5 is_stmt 1 view .LVU110
 197:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 436              		.loc 1 197 25 is_stmt 0 view .LVU111
 437 0056 4FF44073 		mov	r3, #768
 438 005a 0293     		str	r3, [sp, #8]
 198:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 439              		.loc 1 198 5 is_stmt 1 view .LVU112
 198:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 440              		.loc 1 198 26 is_stmt 0 view .LVU113
 441 005c 0394     		str	r4, [sp, #12]
 199:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 442              		.loc 1 199 5 is_stmt 1 view .LVU114
 199:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 443              		.loc 1 199 27 is_stmt 0 view .LVU115
 444 005e 0594     		str	r4, [sp, #20]
 200:Src/stm32f1xx_hal_msp.c **** 
 445              		.loc 1 200 5 is_stmt 1 view .LVU116
 446 0060 02A9     		add	r1, sp, #8
 447 0062 0448     		ldr	r0, .L21+8
 448 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 449              	.LVL28:
 450              		.loc 1 207 1 is_stmt 0 view .LVU117
 451 0068 D5E7     		b	.L17
 452              	.L22:
 453 006a 00BF     		.align	2
 454              	.L21:
 455 006c 002C0140 		.word	1073818624
 456 0070 000C0140 		.word	1073810432
 457 0074 00080140 		.word	1073809408
 458              		.cfi_endproc
 459              	.LFE68:
 461              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  /tmp/cconCkIv.s 			page 14


 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	HAL_TIM_Base_MspDeInit:
 470              	.LVL29:
 471              	.LFB69:
 208:Src/stm32f1xx_hal_msp.c **** /**
 209:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 210:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 211:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 212:Src/stm32f1xx_hal_msp.c **** * @retval None
 213:Src/stm32f1xx_hal_msp.c **** */
 214:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 215:Src/stm32f1xx_hal_msp.c **** {
 472              		.loc 1 215 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 215 1 is_stmt 0 view .LVU119
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI10:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 216:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 482              		.loc 1 216 3 is_stmt 1 view .LVU120
 483              		.loc 1 216 15 is_stmt 0 view .LVU121
 484 0002 0368     		ldr	r3, [r0]
 485              		.loc 1 216 5 view .LVU122
 486 0004 204A     		ldr	r2, .L33
 487 0006 9342     		cmp	r3, r2
 488 0008 09D0     		beq	.L29
 217:Src/stm32f1xx_hal_msp.c ****   {
 218:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 219:Src/stm32f1xx_hal_msp.c **** 
 220:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 221:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 222:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 223:Src/stm32f1xx_hal_msp.c ****   
 224:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 225:Src/stm32f1xx_hal_msp.c ****     PB12     ------> TIM1_BKIN
 226:Src/stm32f1xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 227:Src/stm32f1xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 228:Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 229:Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2 
 230:Src/stm32f1xx_hal_msp.c ****     */
 231:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, OVERCURRENT_SENS_Pin|HBRIDGE_A_LSIDE_Pin|HBRIDGE_B_HSIDE_Pin);
 232:Src/stm32f1xx_hal_msp.c **** 
 233:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, HBRIDGE_A_HSIDE_Pin|HBRIDGE_B_LSIDE_Pin);
 234:Src/stm32f1xx_hal_msp.c **** 
 235:Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 236:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_IRQn);
 237:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 238:Src/stm32f1xx_hal_msp.c **** 
 239:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 240:Src/stm32f1xx_hal_msp.c ****   }
ARM GAS  /tmp/cconCkIv.s 			page 15


 241:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 489              		.loc 1 241 8 is_stmt 1 view .LVU123
 490              		.loc 1 241 10 is_stmt 0 view .LVU124
 491 000a B3F1804F 		cmp	r3, #1073741824
 492 000e 1AD0     		beq	.L30
 242:Src/stm32f1xx_hal_msp.c ****   {
 243:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 244:Src/stm32f1xx_hal_msp.c **** 
 245:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 246:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 247:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 248:Src/stm32f1xx_hal_msp.c **** 
 249:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 250:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 251:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 252:Src/stm32f1xx_hal_msp.c **** 
 253:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 254:Src/stm32f1xx_hal_msp.c ****   }
 255:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 493              		.loc 1 255 8 is_stmt 1 view .LVU125
 494              		.loc 1 255 10 is_stmt 0 view .LVU126
 495 0010 1E4A     		ldr	r2, .L33+4
 496 0012 9342     		cmp	r3, r2
 497 0014 20D0     		beq	.L31
 256:Src/stm32f1xx_hal_msp.c ****   {
 257:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 258:Src/stm32f1xx_hal_msp.c **** 
 259:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 260:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 262:Src/stm32f1xx_hal_msp.c ****   
 263:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 264:Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 265:Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4 
 266:Src/stm32f1xx_hal_msp.c ****     */
 267:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ZERO_CROSSING_RISING_DETECT_Pin|ZERO_CROSSING_FALLING_DETECT_Pin);
 268:Src/stm32f1xx_hal_msp.c **** 
 269:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 270:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 271:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 272:Src/stm32f1xx_hal_msp.c **** 
 273:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 274:Src/stm32f1xx_hal_msp.c ****   }
 275:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 498              		.loc 1 275 8 is_stmt 1 view .LVU127
 499              		.loc 1 275 10 is_stmt 0 view .LVU128
 500 0016 1E4A     		ldr	r2, .L33+8
 501 0018 9342     		cmp	r3, r2
 502 001a 2BD0     		beq	.L32
 503              	.LVL30:
 504              	.L23:
 276:Src/stm32f1xx_hal_msp.c ****   {
 277:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 278:Src/stm32f1xx_hal_msp.c **** 
 279:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 280:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 281:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
ARM GAS  /tmp/cconCkIv.s 			page 16


 282:Src/stm32f1xx_hal_msp.c **** 
 283:Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 284:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 285:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 286:Src/stm32f1xx_hal_msp.c **** 
 287:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 288:Src/stm32f1xx_hal_msp.c ****   }
 289:Src/stm32f1xx_hal_msp.c **** 
 290:Src/stm32f1xx_hal_msp.c **** }
 505              		.loc 1 290 1 view .LVU129
 506 001c 08BD     		pop	{r3, pc}
 507              	.LVL31:
 508              	.L29:
 222:Src/stm32f1xx_hal_msp.c ****   
 509              		.loc 1 222 5 is_stmt 1 view .LVU130
 510 001e 02F56442 		add	r2, r2, #58368
 511 0022 9369     		ldr	r3, [r2, #24]
 512 0024 23F40063 		bic	r3, r3, #2048
 513 0028 9361     		str	r3, [r2, #24]
 231:Src/stm32f1xx_hal_msp.c **** 
 514              		.loc 1 231 5 view .LVU131
 515 002a 4FF4E041 		mov	r1, #28672
 516 002e 1948     		ldr	r0, .L33+12
 517              	.LVL32:
 231:Src/stm32f1xx_hal_msp.c **** 
 518              		.loc 1 231 5 is_stmt 0 view .LVU132
 519 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 520              	.LVL33:
 233:Src/stm32f1xx_hal_msp.c **** 
 521              		.loc 1 233 5 is_stmt 1 view .LVU133
 522 0034 4FF44071 		mov	r1, #768
 523 0038 1748     		ldr	r0, .L33+16
 524 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 525              	.LVL34:
 236:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 526              		.loc 1 236 5 view .LVU134
 527 003e 1820     		movs	r0, #24
 528 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 529              	.LVL35:
 530 0044 EAE7     		b	.L23
 531              	.LVL36:
 532              	.L30:
 247:Src/stm32f1xx_hal_msp.c **** 
 533              		.loc 1 247 5 view .LVU135
 534 0046 154A     		ldr	r2, .L33+20
 535 0048 D369     		ldr	r3, [r2, #28]
 536 004a 23F00103 		bic	r3, r3, #1
 537 004e D361     		str	r3, [r2, #28]
 250:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 538              		.loc 1 250 5 view .LVU136
 539 0050 1C20     		movs	r0, #28
 540              	.LVL37:
 250:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 541              		.loc 1 250 5 is_stmt 0 view .LVU137
 542 0052 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 543              	.LVL38:
 544 0056 E1E7     		b	.L23
ARM GAS  /tmp/cconCkIv.s 			page 17


 545              	.LVL39:
 546              	.L31:
 261:Src/stm32f1xx_hal_msp.c ****   
 547              		.loc 1 261 5 is_stmt 1 view .LVU138
 548 0058 02F50332 		add	r2, r2, #134144
 549 005c D369     		ldr	r3, [r2, #28]
 550 005e 23F00203 		bic	r3, r3, #2
 551 0062 D361     		str	r3, [r2, #28]
 267:Src/stm32f1xx_hal_msp.c **** 
 552              		.loc 1 267 5 view .LVU139
 553 0064 0321     		movs	r1, #3
 554 0066 0B48     		ldr	r0, .L33+12
 555              	.LVL40:
 267:Src/stm32f1xx_hal_msp.c **** 
 556              		.loc 1 267 5 is_stmt 0 view .LVU140
 557 0068 FFF7FEFF 		bl	HAL_GPIO_DeInit
 558              	.LVL41:
 270:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 559              		.loc 1 270 5 is_stmt 1 view .LVU141
 560 006c 1D20     		movs	r0, #29
 561 006e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 562              	.LVL42:
 563 0072 D3E7     		b	.L23
 564              	.LVL43:
 565              	.L32:
 281:Src/stm32f1xx_hal_msp.c **** 
 566              		.loc 1 281 5 view .LVU142
 567 0074 02F50232 		add	r2, r2, #133120
 568 0078 D369     		ldr	r3, [r2, #28]
 569 007a 23F00403 		bic	r3, r3, #4
 570 007e D361     		str	r3, [r2, #28]
 284:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 571              		.loc 1 284 5 view .LVU143
 572 0080 1E20     		movs	r0, #30
 573              	.LVL44:
 284:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 574              		.loc 1 284 5 is_stmt 0 view .LVU144
 575 0082 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 576              	.LVL45:
 577              		.loc 1 290 1 view .LVU145
 578 0086 C9E7     		b	.L23
 579              	.L34:
 580              		.align	2
 581              	.L33:
 582 0088 002C0140 		.word	1073818624
 583 008c 00040040 		.word	1073742848
 584 0090 00080040 		.word	1073743872
 585 0094 000C0140 		.word	1073810432
 586 0098 00080140 		.word	1073809408
 587 009c 00100240 		.word	1073876992
 588              		.cfi_endproc
 589              	.LFE69:
 591              		.text
 592              	.Letext0:
 593              		.file 2 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine
 594              		.file 3 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_st
 595              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/cconCkIv.s 			page 18


 596              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 597              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 598              		.file 7 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/loc
 599              		.file 8 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_ty
 600              		.file 9 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/i
 601              		.file 10 "/home/onur/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/re
 602              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 603              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 604              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 605              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 606              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 607              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cconCkIv.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cconCkIv.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cconCkIv.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cconCkIv.s:88     .text.HAL_MspInit:000000000000003c $d
     /tmp/cconCkIv.s:94     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cconCkIv.s:101    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cconCkIv.s:329    .text.HAL_TIM_Base_MspInit:0000000000000108 $d
     /tmp/cconCkIv.s:338    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cconCkIv.s:345    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cconCkIv.s:455    .text.HAL_TIM_MspPostInit:000000000000006c $d
     /tmp/cconCkIv.s:462    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cconCkIv.s:469    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cconCkIv.s:582    .text.HAL_TIM_Base_MspDeInit:0000000000000088 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
