module module_0 (
    input logic id_1,
    input [id_1[id_1] : id_1] id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input [id_5 : id_1] id_7,
    output id_8,
    output logic id_9,
    inout logic [id_2 : id_8] id_10,
    input id_11,
    inout [id_5 : id_8] id_12,
    input id_13,
    output id_14,
    output logic id_15,
    input id_16,
    output logic id_17,
    output logic id_18,
    input [id_17 : id_4] id_19,
    input id_20,
    input id_21
);
  id_22 id_23 (
      .id_15(id_6),
      .id_19(id_15)
  );
  id_24 id_25 (
      .id_6 (1'b0),
      .id_8 (1'h0),
      .id_13(id_15[id_11]),
      .id_7 (id_12),
      .id_21(id_20),
      .id_23(id_7)
  );
  id_26 id_27 (
      .id_10(id_5),
      .id_5 (id_17),
      .id_7 (id_6),
      .id_18(id_6),
      .id_19(id_9),
      .id_25(id_8)
  );
endmodule
