{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608163541619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608163541634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 21:05:41 2020 " "Processing started: Wed Dec 16 21:05:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608163541634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163541634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core_rv32i -c core_rv32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off core_rv32i -c core_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163541634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608163542717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608163542718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_rv32i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_rv32i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_rv32i-logic " "Found design unit 1: core_rv32i-logic" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552795 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_rv32i " "Found entity 1: core_rv32i" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552797 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-logic " "Found design unit 1: program_counter-logic" {  } { { "program_counter.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552799 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-logic " "Found design unit 1: adder-logic" {  } { { "adder.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552800 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_reg-logic " "Found design unit 1: id_ex_reg-logic" {  } { { "id_ex_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552802 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_reg " "Found entity 1: id_ex_reg" {  } { { "id_ex_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_reg-logic " "Found design unit 1: if_id_reg-logic" {  } { { "if_id_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552803 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id_reg " "Found entity 1: if_id_reg" {  } { { "if_id_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-logic " "Found design unit 1: immediate_generator-logic" {  } { { "immediate_generator.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552805 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_target_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jump_target_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_target_unit-behavioral " "Found design unit 1: jump_target_unit-behavioral" {  } { { "jump_target_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552807 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_target_unit " "Found entity 1: jump_target_unit" {  } { { "jump_target_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32b-description " "Found design unit 1: reg32b-description" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552808 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32b " "Found entity 1: reg32b" {  } { { "reg32b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32b_falling_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32b_falling_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32b_falling_edge-description " "Found design unit 1: reg32b_falling_edge-description" {  } { { "reg32b_falling_edge.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552810 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32b_falling_edge " "Found entity 1: reg32b_falling_edge" {  } { { "reg32b_falling_edge.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552811 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_1-behavioral " "Found design unit 1: mux_32_1-behavioral" {  } { { "mux_32_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1b-description " "Found design unit 1: reg1b-description" {  } { { "reg1b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552814 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1b " "Found entity 1: reg1b" {  } { { "reg1b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2b-description " "Found design unit 1: reg2b-description" {  } { { "reg2b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552816 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2b " "Found entity 1: reg2b" {  } { { "reg2b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg3b-description " "Found design unit 1: reg3b-description" {  } { { "reg3b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552818 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg3b " "Found entity 1: reg3b" {  } { { "reg3b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4b-description " "Found design unit 1: reg4b-description" {  } { { "reg4b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552820 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg5b-description " "Found design unit 1: reg5b-description" {  } { { "reg5b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552822 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg5b " "Found entity 1: reg5b" {  } { { "reg5b.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_logic-logic " "Found design unit 1: branch_logic-logic" {  } { { "branch_logic.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552823 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-logic " "Found design unit 1: instruction_memory-logic" {  } { { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552825 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-behavioral " "Found design unit 1: mux_2_1-behavioral" {  } { { "mux_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552826 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_1-behavioral " "Found design unit 1: mux_3_1-behavioral" {  } { { "mux_3_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552828 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_1 " "Found entity 1: mux_3_1" {  } { { "mux_3_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-logic " "Found design unit 1: ALU-logic" {  } { { "ALU.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_reg-logic " "Found design unit 1: ex_mem_reg-logic" {  } { { "ex_mem_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_reg " "Found entity 1: ex_mem_reg" {  } { { "ex_mem_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_reg-logic " "Found design unit 1: mem_wb_reg-logic" {  } { { "mem_wb_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552833 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Found entity 1: mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioural " "Found design unit 1: data_memory-behavioural" {  } { { "data_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552835 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem_interface-behavioural " "Found design unit 1: datamem_interface-behavioural" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552836 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem_interface " "Found entity 1: datamem_interface" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552838 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Found design unit 1: controller-logic" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552840 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-logic " "Found design unit 1: forwarding_unit-logic" {  } { { "forwarding_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552842 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-logic " "Found design unit 1: hazard_unit-logic" {  } { { "hazard_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552843 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-behavioral " "Found design unit 1: mux_4_1-behavioral" {  } { { "mux_4_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552845 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode_unit-logic " "Found design unit 1: instruction_decode_unit-logic" {  } { { "instruction_decode_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552847 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_unit " "Found entity 1: instruction_decode_unit" {  } { { "instruction_decode_unit.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_rv32i_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_rv32i_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_rv32i_tb-testbench1 " "Found design unit 1: core_rv32i_tb-testbench1" {  } { { "core_rv32i_tb.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552848 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_rv32i_tb " "Found entity 1: core_rv32i_tb" {  } { { "core_rv32i_tb.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_2_1-behavioral " "Found design unit 1: mux16_2_1-behavioral" {  } { { "mux16_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_2_1 " "Found entity 1: mux16_2_1" {  } { { "mux16_2_1.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_driver-description " "Found design unit 1: delay_driver-description" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552851 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_driver " "Found entity 1: delay_driver" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163552851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163552851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core_rv32i " "Elaborating entity \"core_rv32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608163553131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_0\"" {  } { { "core_rv32i.vhd" "datapath_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode datapath.vhd(308) " "Verilog HDL or VHDL warning at datapath.vhd(308): object \"opcode\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608163553147 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 datapath.vhd(309) " "Verilog HDL or VHDL warning at datapath.vhd(309): object \"funct7\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608163553147 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 datapath.vhd(310) " "Verilog HDL or VHDL warning at datapath.vhd(310): object \"funct3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608163553147 "|core_rv32i|datapath:datapath_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_EX_MEM datapath.vhd(336) " "Verilog HDL or VHDL warning at datapath.vhd(336): object \"mem_read_EX_MEM\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608163553148 "|core_rv32i|datapath:datapath_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:datapath_0\|adder:pc_adder " "Elaborating entity \"adder\" for hierarchy \"datapath:datapath_0\|adder:pc_adder\"" {  } { { "datapath.vhd" "pc_adder" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 datapath:datapath_0\|mux_2_1:pc_mux " "Elaborating entity \"mux_2_1\" for hierarchy \"datapath:datapath_0\|mux_2_1:pc_mux\"" {  } { { "datapath.vhd" "pc_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:datapath_0\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"datapath:datapath_0\|program_counter:pc\"" {  } { { "datapath.vhd" "pc" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32b datapath:datapath_0\|program_counter:pc\|reg32b:internal_register " "Elaborating entity \"reg32b\" for hierarchy \"datapath:datapath_0\|program_counter:pc\|reg32b:internal_register\"" {  } { { "program_counter.vhd" "internal_register" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:datapath_0\|instruction_memory:prog_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\"" {  } { { "datapath.vhd" "prog_mem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0 " "Elaborating entity \"progmem\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\"" {  } { { "instruction_memory.vhd" "progmem_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "altsyncram_component" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file progmem.mif " "Parameter \"init_file\" = \"progmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608163553609 ""}  } { { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608163553609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gs3 " "Found entity 1: altsyncram_5gs3" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163553686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163553686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5gs3 datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated " "Elaborating entity \"altsyncram_5gs3\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553686 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "65280 65536 0 1 1 " "65280 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "256 65535 " "Addresses ranging from 256 to 65535 are not initialized" {  } { { "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.mif" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608163553702 ""}  } { { "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.mif" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608163553702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163553997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163553997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_5gs3.tdf" "rden_decode" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163553997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isb " "Found entity 1: mux_isb" {  } { { "db/mux_isb.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_isb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608163554054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isb datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|mux_isb:mux2 " "Elaborating entity \"mux_isb\" for hierarchy \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|mux_isb:mux2\"" {  } { { "db/altsyncram_5gs3.tdf" "mux2" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_reg datapath:datapath_0\|if_id_reg:if_id " "Elaborating entity \"if_id_reg\" for hierarchy \"datapath:datapath_0\|if_id_reg:if_id\"" {  } { { "datapath.vhd" "if_id" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_unit datapath:datapath_0\|instruction_decode_unit:inst_decode " "Elaborating entity \"instruction_decode_unit\" for hierarchy \"datapath:datapath_0\|instruction_decode_unit:inst_decode\"" {  } { { "datapath.vhd" "inst_decode" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_0\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write register_file.vhd(75) " "VHDL Process Statement warning at register_file.vhd(75): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608163554109 "|core_rv32i|datapath:datapath_0|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32b_falling_edge datapath:datapath_0\|register_file:reg_file\|reg32b_falling_edge:reg_x0 " "Elaborating entity \"reg32b_falling_edge\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\|reg32b_falling_edge:reg_x0\"" {  } { { "register_file.vhd" "reg_x0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 datapath:datapath_0\|register_file:reg_file\|mux_32_1:output_1_mux " "Elaborating entity \"mux_32_1\" for hierarchy \"datapath:datapath_0\|register_file:reg_file\|mux_32_1:output_1_mux\"" {  } { { "register_file.vhd" "output_1_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator datapath:datapath_0\|immediate_generator:imm_gen " "Elaborating entity \"immediate_generator\" for hierarchy \"datapath:datapath_0\|immediate_generator:imm_gen\"" {  } { { "datapath.vhd" "imm_gen" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_target_unit datapath:datapath_0\|jump_target_unit:JTU " "Elaborating entity \"jump_target_unit\" for hierarchy \"datapath:datapath_0\|jump_target_unit:JTU\"" {  } { { "datapath.vhd" "JTU" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic datapath:datapath_0\|branch_logic:compare_unit " "Elaborating entity \"branch_logic\" for hierarchy \"datapath:datapath_0\|branch_logic:compare_unit\"" {  } { { "datapath.vhd" "compare_unit" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_driver datapath:datapath_0\|delay_driver:PC_Src_delay_reg " "Elaborating entity \"delay_driver\" for hierarchy \"datapath:datapath_0\|delay_driver:PC_Src_delay_reg\"" {  } { { "datapath.vhd" "PC_Src_delay_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554268 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_value delay_driver.vhd(15) " "VHDL Process Statement warning at delay_driver.vhd(15): inferring latch(es) for signal or variable \"internal_value\", which holds its previous value in one or more paths through the process" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554269 "|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_value delay_driver.vhd(15) " "Inferred latch for \"internal_value\" at delay_driver.vhd(15)" {  } { { "delay_driver.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554269 "|core_rv32i|datapath:datapath_0|delay_driver:PC_Src_delay_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_reg datapath:datapath_0\|id_ex_reg:id_ex " "Elaborating entity \"id_ex_reg\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\"" {  } { { "datapath.vhd" "id_ex" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b datapath:datapath_0\|id_ex_reg:id_ex\|reg4b:ALU_Op_reg " "Elaborating entity \"reg4b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg4b:ALU_Op_reg\"" {  } { { "id_ex_reg.vhd" "ALU_Op_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1b datapath:datapath_0\|id_ex_reg:id_ex\|reg1b:ALU_Src_reg " "Elaborating entity \"reg1b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg1b:ALU_Src_reg\"" {  } { { "id_ex_reg.vhd" "ALU_Src_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2b datapath:datapath_0\|id_ex_reg:id_ex\|reg2b:mem_to_reg_reg " "Elaborating entity \"reg2b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg2b:mem_to_reg_reg\"" {  } { { "id_ex_reg.vhd" "mem_to_reg_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5b datapath:datapath_0\|id_ex_reg:id_ex\|reg5b:register_destination_address_reg " "Elaborating entity \"reg5b\" for hierarchy \"datapath:datapath_0\|id_ex_reg:id_ex\|reg5b:register_destination_address_reg\"" {  } { { "id_ex_reg.vhd" "register_destination_address_reg" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 datapath:datapath_0\|mux_4_1:mux_A " "Elaborating entity \"mux_4_1\" for hierarchy \"datapath:datapath_0\|mux_4_1:mux_A\"" {  } { { "datapath.vhd" "mux_A" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_0\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_0\|ALU:ALU_0\"" {  } { { "datapath.vhd" "ALU_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_reg datapath:datapath_0\|ex_mem_reg:ex_mem " "Elaborating entity \"ex_mem_reg\" for hierarchy \"datapath:datapath_0\|ex_mem_reg:ex_mem\"" {  } { { "datapath.vhd" "ex_mem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_interface datapath:datapath_0\|datamem_interface:datamem " "Elaborating entity \"datamem_interface\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem\"" {  } { { "datapath.vhd" "datamem" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554396 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_load datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"internal_load\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554398 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_3 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_3\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554398 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_2 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_2\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554398 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_1 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_1\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554398 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_0 datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"memory_input_0\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554398 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_data datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable \"output_data\", which holds its previous value in one or more paths through the process" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554399 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554402 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554402 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554402 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554402 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554402 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[8\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[9\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[10\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[11\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[12\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[13\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[14\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[15\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[16\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554403 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[17\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[18\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[19\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[20\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[21\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[22\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[23\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[24\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[25\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[26\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[27\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554404 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[28\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[29\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[30\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] datamem_interface.vhd(46) " "Inferred latch for \"output_data\[31\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554405 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_0\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554406 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554407 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_1\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554407 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554407 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554407 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554407 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_2\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[0\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[1\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[2\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[3\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[4\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[4\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554408 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[5\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[5\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[6\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[6\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[7\] datamem_interface.vhd(46) " "Inferred latch for \"memory_input_3\[7\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[0\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[0\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[1\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[1\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[2\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[2\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[3\] datamem_interface.vhd(46) " "Inferred latch for \"internal_load\[3\]\" at datamem_interface.vhd(46)" {  } { { "datamem_interface.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554409 "|core_rv32i|datapath:datapath_0|datamem_interface:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3 " "Elaborating entity \"data_memory\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem\|data_memory:datamem_3\"" {  } { { "datamem_interface.vhd" "datamem_3" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg datapath:datapath_0\|mem_wb_reg:mem_wb " "Elaborating entity \"mem_wb_reg\" for hierarchy \"datapath:datapath_0\|mem_wb_reg:mem_wb\"" {  } { { "datapath.vhd" "mem_wb" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_1 datapath:datapath_0\|mux_3_1:wb_mux " "Elaborating entity \"mux_3_1\" for hierarchy \"datapath:datapath_0\|mux_3_1:wb_mux\"" {  } { { "datapath.vhd" "wb_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "core_rv32i.vhd" "controller_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554578 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_to_reg_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_to_reg_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554584 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_reg_write_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_reg_write_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554584 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_write_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_write_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554584 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mem_read_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_mem_read_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554584 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_data_format_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_data_format_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_Src_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_ALU_Src_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_Op_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_ALU_Op_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_branch_control_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_branch_control_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_jump_signal_out controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"internal_jump_signal_out\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608163554585 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_jump_signal_out controller.vhd(60) " "Inferred latch for \"internal_jump_signal_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554586 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554586 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554586 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[2\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[2\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554586 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_branch_control_out\[3\] controller.vhd(60) " "Inferred latch for \"internal_branch_control_out\[3\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[2\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[2\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Op_out\[3\] controller.vhd(60) " "Inferred latch for \"internal_ALU_Op_out\[3\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_Src_out controller.vhd(60) " "Inferred latch for \"internal_ALU_Src_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_data_format_out controller.vhd(60) " "Inferred latch for \"internal_data_format_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_read_out controller.vhd(60) " "Inferred latch for \"internal_mem_read_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_write_out controller.vhd(60) " "Inferred latch for \"internal_mem_write_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg_write_out controller.vhd(60) " "Inferred latch for \"internal_reg_write_out\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_to_reg_out\[0\] controller.vhd(60) " "Inferred latch for \"internal_mem_to_reg_out\[0\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mem_to_reg_out\[1\] controller.vhd(60) " "Inferred latch for \"internal_mem_to_reg_out\[1\]\" at controller.vhd(60)" {  } { { "controller.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163554587 "|core_rv32i|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_0 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_0\"" {  } { { "core_rv32i.vhd" "forwarding_unit_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit_0 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit_0\"" {  } { { "core_rv32i.vhd" "hazard_unit_0" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_2_1 mux16_2_1:control_mux " "Elaborating entity \"mux16_2_1\" for hierarchy \"mux16_2_1:control_mux\"" {  } { { "core_rv32i.vhd" "control_mux" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163554617 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a16 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a17 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a18 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a19 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a20 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a21 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a22 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a23 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a24 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a25 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a26 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a27 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a28 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a29 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a30 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a31 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a32 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a33 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a34 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a35 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a36 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a37 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a38 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a39 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a40 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a41 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a42 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a43 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a44 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a45 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a46 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a47 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a48 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a49 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a50 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a51 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a52 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a53 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a54 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a55 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a56 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a57 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a58 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a59 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a60 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a61 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a62 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a63 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a64 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a65 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a66 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a67 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a68 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a69 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a70 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a71 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a72 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1626 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a73 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a74 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1670 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a75 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1692 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a76 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a77 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1736 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a78 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a79 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a80 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1802 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a81 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a82 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a83 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a84 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a85 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1912 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a86 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a87 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a88 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 1978 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a89 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a90 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a91 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a92 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2066 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a93 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2088 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a94 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2110 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a95 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2132 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a96 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2154 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a97 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a98 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a99 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2220 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a100 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2242 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a101 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2264 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a102 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2286 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a103 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2308 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a104 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a105 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a106 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a107 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a108 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a109 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a110 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a111 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2484 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a112 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2506 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a113 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2528 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a114 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a115 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a116 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a117 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2616 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a118 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a119 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2660 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a120 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a121 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a122 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2726 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a123 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a124 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a125 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a126 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a127 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2836 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a128 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2858 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a129 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2880 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a130 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2902 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a131 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2924 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a132 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a133 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a134 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 2990 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a135 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3012 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a136 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a137 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a138 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3078 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a139 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a140 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a141 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a142 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3166 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a143 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a144 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3210 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a145 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3232 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a146 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a147 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3276 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a148 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3298 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a149 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3320 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a150 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3342 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a151 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a152 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3386 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a153 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3408 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a154 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3430 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a155 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3452 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a156 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3474 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a157 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3496 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a158 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3518 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a159 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3540 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a160 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a161 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a162 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3606 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a163 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3628 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a164 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3650 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a165 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a166 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3694 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a167 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a168 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a169 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a170 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3782 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a171 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3804 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a172 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3826 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a173 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3848 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a174 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3870 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a175 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3892 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a176 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3914 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a177 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3936 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a178 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a179 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 3980 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a180 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4002 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a181 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a182 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4046 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a183 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4068 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a184 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4090 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a185 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a186 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a187 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4156 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a188 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a189 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a190 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a191 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a192 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4266 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a193 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4288 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a194 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a195 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4332 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a196 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4354 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a197 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4376 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a198 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4398 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a199 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4420 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a200 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4442 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a201 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a202 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a203 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4508 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a204 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4530 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a205 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a206 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a207 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4596 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a208 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4618 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a209 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a210 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a211 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4684 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a212 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4706 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a213 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4728 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a214 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a215 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a216 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4794 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a217 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4816 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a218 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4838 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a219 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4860 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a220 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4882 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a221 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4904 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a222 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4926 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a223 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a224 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4970 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a225 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 4992 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a226 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5014 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a227 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5036 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a228 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5058 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a229 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5080 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a230 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a231 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a232 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a233 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a234 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a235 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a236 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5234 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a237 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5256 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a238 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a239 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5300 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a240 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a241 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5344 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a242 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5366 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a243 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5388 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a244 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5410 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a245 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5432 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a246 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5454 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a247 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a248 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5498 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a249 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5520 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a250 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5542 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a251 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a252 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a253 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5608 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a254 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5630 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a255 " "Synthesized away node \"datapath:datapath_0\|instruction_memory:prog_mem\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_5gs3:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_5gs3.tdf" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf" 5652 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "progmem.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd" 60 0 0 } } { "instruction_memory.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd" 29 0 0 } } { "datapath.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd" 360 0 0 } } { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555107 "|core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1608163555107 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1608163555107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1455 " "1455 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608163555566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608163555764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608163555764 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555825 "|core_rv32i|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "core_rv32i.vhd" "" { Text "D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608163555825 "|core_rv32i|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608163555825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608163555825 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608163555825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608163555825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 286 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 286 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608163555879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 21:05:55 2020 " "Processing ended: Wed Dec 16 21:05:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608163555879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608163555879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608163555879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608163555879 ""}
