verilog xil_defaultlib --include "../../../../system.srcs/sources_1/bd/system/ipshared/798b/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../system.srcs/sources_1/bd/system/ipshared/4fba" --include "../../../../system.srcs/sources_1/bd/system/ip/system_v_mix_0_0/src" --include "../../../../system.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/b205/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/8f82/hdl/verilog" \
"../../../bd/system/ipshared/ddc2/src/cmos_decoder.v" \
"../../../bd/system/ipshared/ddc2/src/count_rst.v" \
"../../../bd/system/ipshared/ddc2/src/OVSensor_tp.v" \
"../../../bd/system/ip/system_OVSensor_0_0/sim/system_OVSensor_0_0.v" \
"../../../bd/system/ip/system_OVSensor_1_0/sim/system_OVSensor_1_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_1_0/sim/system_v_vid_in_axi4s_1_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_xbar_2/sim/system_xbar_2.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_v_mix_0_0/sim/system_v_mix_0_0.v" \
"../../../bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../bd/system/ip/system_ila_1_0/sim/system_ila_1_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/sim/bd_1579_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/sim/bd_1579_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/sim/bd_1579_slot_0_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/sim/bd_1579_slot_0_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/sim/bd_1579_slot_0_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/sim/bd_1579_slot_0_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/sim/bd_1579_slot_0_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_7/sim/bd_1579_slot_1_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_8/sim/bd_1579_slot_1_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_9/sim/bd_1579_slot_1_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_10/sim/bd_1579_slot_1_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_11/sim/bd_1579_slot_1_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_12/sim/bd_1579_slot_3_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_13/sim/bd_1579_slot_3_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_14/sim/bd_1579_slot_3_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_15/sim/bd_1579_slot_3_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_16/sim/bd_1579_slot_3_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_17/sim/bd_1579_slot_5_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_18/sim/bd_1579_slot_5_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_19/sim/bd_1579_slot_5_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_20/sim/bd_1579_slot_5_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_21/sim/bd_1579_slot_5_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_22/sim/bd_1579_slot_6_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_23/sim/bd_1579_slot_6_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_24/sim/bd_1579_slot_6_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_25/sim/bd_1579_slot_6_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_26/sim/bd_1579_slot_6_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_27/sim/bd_1579_slot_7_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_28/sim/bd_1579_slot_7_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_29/sim/bd_1579_slot_7_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_30/sim/bd_1579_slot_7_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_31/sim/bd_1579_slot_7_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/sim/bd_1579.v" \
"../../../bd/system/ip/system_system_ila_0_1/sim/system_system_ila_0_1.v" \
"../../../bd/system/ip/system_system_ila_1_1/bd_0/ip/ip_0/sim/bd_d528_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_1_1/bd_0/sim/bd_d528.v" \
"../../../bd/system/ip/system_system_ila_1_1/sim/system_system_ila_1_1.v" \
"../../../bd/system/ip/system_system_ila_2_1/bd_0/ip/ip_0/sim/bd_d5d8_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_2_1/bd_0/sim/bd_d5d8.v" \
"../../../bd/system/ip/system_system_ila_2_1/sim/system_system_ila_2_1.v" \
"../../../bd/system/ip/system_system_ila_7_2/bd_0/ip/ip_0/sim/bd_d588_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_7_2/bd_0/sim/bd_d588.v" \
"../../../bd/system/ip/system_system_ila_7_2/sim/system_system_ila_7_2.v" \
"../../../bd/system/ip/system_system_ila_4_3/bd_0/ip/ip_0/sim/bd_15b9_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_4_3/bd_0/sim/bd_15b9.v" \
"../../../bd/system/ip/system_system_ila_4_3/sim/system_system_ila_4_3.v" \
"../../../bd/system/ip/system_util_vector_logic_1_0/sim/system_util_vector_logic_1_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
