<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='kiss-board.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: kiss-board
    <br/>
    Created: May 28, 2006
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     <hr/>
     <ul>
      <pre>
       [Keep It Simple,Stupid] Board.
The board was evaluated like [or1k/orp project].

BOARD consists of two pieces. One is FPGA board. Another is MOTHER board. 
The device on the FPGA board is ANY(xilinx or altera ...).
Only connected specification of the board is important.
      </pre>
     </ul>
    </p>
   </div>
   <div id="d_Board snapshots">
    <h2>
     
     
     Board snapshots
    </h2>
    <p id="p_Board snapshots">
     <hr/>
     <ul>
      <strong>
       MOTHER board
      </strong>
      <br/>
      <ul>
       <img src="//www.tessera.co.jp/opencores/mf.jpg" width="256" height="192"/>
       <img src="//www.tessera.co.jp/opencores/mb.jpg" width="256" height="192"/>
       <br/>
      </ul>
      <strong>
       FPGA board
      </strong>
      <br/>
      <ul>
       <img src="//www.tessera.co.jp/opencores/ff.jpg" width="256" height="192"/>
       <img src="//www.tessera.co.jp/opencores/fb.jpg" width="256" height="192"/>
       <br/>
      </ul>
     </ul>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     <hr/>
     <ul>
      <strong>
       Assembly
      </strong>
      <br/>
      <ul type="disc">
       <li>
        It's planning(more cheap!)
       </li>
      </ul>
      <strong>
       Evaluation
      </strong>
      <br/>
      <ul type="disc">
       <li>
        It's finished(commit code,RTL8019AS Evaluation is done)
        <br/>
       </li>
      </ul>
      <strong>
       Simulation
      </strong>
      <br/>
      <ul type="disc">
       <li>
        It's finished(commit code,checkout-test is done)
        <br/>
       </li>
      </ul>
      <strong>
       Design
      </strong>
      <br/>
      <ul type="disc">
       <li>
        It's finished(commit code,checkout-test is done)
        <br/>
       </li>
      </ul>
     </ul>
    </p>
   </div>
   <div id="d_Evaluation">
    <h2>
     
     
     Evaluation
    </h2>
    <p id="p_Evaluation">
     <hr/>
     <ul>
      <strong>
       Benchmark
      </strong>
      <br/>
      <ul type="disc">
       <li>
        Program Outline
        <ul>
         <pre>
          - Draw1Test:Normal render(Read,Write)
- Draw2Test:RGB565-&gt;YUV,Y:modulation,YUV-&gt;RGB565(Read,Calculation,Write)
- EraseTest:Clear VRAM(Write)
         </pre>
        </ul>
       </li>
       <li>
        Sytem Condition
        <ul>
         <pre>
          - Case 1:CPU=25MHz,WB=25MHz,EXT_MEM=50MHz
- Case 2:CPU=30MHz,WB=30MHz,EXT_MEM=50MHz
- Case 3:CPU=25MHz,WB=25MHz,EXT_MEM=60MHz
         </pre>
        </ul>
       </li>
       <li>
        OR1200 Condition
        <ul>
         <pre>
          - Case A:IC=no-used,DC=no-used
- Case B:IC=4KByte ,DC=no-used
- Case C:IC=no-used,DC=4KByte
- Case D:IC=4KByte ,DC=4KByte
         </pre>
         <pre>
         </pre>
        </ul>
       </li>
       <li>
        MISC condition
        <ul>
         <pre>
          - VramRenderRoutine on EXT_FLASH[.text section](include Cache)
- InterruptsHandler on QMEM[.icm section]
- ImageDataSize(40x50pixel) is 4000byte(include Cache)
- The byte_order of QMEM is enable.
         </pre>
        </ul>
       </li>
      </ul>
      <strong>
       Demonstration
      </strong>
      <br/>
      <ul type="disc">
       <li>
        phots
        <ul>
         VIEW:ALL(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_demo_1_min.jpg"/>
         <br/>
         VIEW:Connector(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_demo_2_min.jpg"/>
         <br/>
         VIEW:Draw1Test(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_demo_3_min.jpg"/>
         <br/>
         VIEW:Draw2Test(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_demo_4_min.jpg"/>
         <br/>
        </ul>
       </li>
       <li>
        Results
        <ul>
         VIEW:Draw1Test(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_result_1_min.png"/>
         <br/>
         VIEW:Draw2Test(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_result_2_min.png"/>
         <br/>
         VIEW:Erase(
         
          zoom
         
         )
         <br/>
         <img src="//www.tessera.co.jp/opencores/kiss-board_result_3_min.png"/>
         <br/>
        </ul>
       </li>
      </ul>
     </ul>
    </p>
   </div>
   <div id="d_TODO">
    <h2>
     
     
     TODO
    </h2>
    <p id="p_TODO">
     <hr/>
     <ul>
      <pre>
       - Reduce cost
  - This is Expensive or Cheap?
  - How to do?(thinking)
- The examination point is put out. 
  - How is the Debug-Interface-pin?
- This WEB page is maintained
  - Add Board electrical information
  - Add Teaching material information
      </pre>
     </ul>
    </p>
   </div>
   <div id="d_Design">
    <h2>
     
     
     Design
    </h2>
    <p id="p_Design">
     <hr/>
     <ul>
      <strong>
       Hardware
      </strong>
      <br/>
      <ul type="disc">
       <li>
        PCB Architecture
        <ul>
         
          How to name the board (pdf-file)
         
         <br/>
         
          Connectors (pdf-file)
         
         <br/>
         
          The circuit of Mother Board as reference (pdf-file)
         
         <br/>
         
          The circuit of FPGA Board as reference (pdf-file)
         
         <br/>
        </ul>
       </li>
       <li>
        SOC Architecture
        <ul>
         
          System block (pdf-file)
         
         <br/>
         
          System hierarchy (pdf-file)
         
         <br/>
         
          OR1200 block (pdf-file)
         
         &gt;&gt;&gt;
         
          Please refer the OpenRisc 1000 project
         
         <br/>
         <img src="//www.tessera.co.jp/opencores/or1200_block.png"/>
         <br/>
        </ul>
       </li>
      </ul>
      <strong>
       Software
      </strong>
      <br/>
      <ul type="disc">
       <li>
        Functions
        <ul>
         
          function hierarchy (pdf-file)
         
         <br/>
         <img src="//www.tessera.co.jp/opencores/function_layer.png"/>
         <br/>
        </ul>
       </li>
       <li>
        Sections
        <pre>
         Section  Usage
      .reset   InstractionCode at Start 
      .vectors InstractionCode at Exception
      .text    InstractionCode(normal)
      .icm     InstractionCode(early)
      .data    DataCode(initialization)
      .bss     DataCode(no-initialization)
      .extdata ExtendDataCode(initialization)
      .extbss  ExtendDataCode(no-initialization)
      .stack   StackArea
        </pre>
       </li>
       <li>
        Memory
        <pre>
         Device         Address    Usage
      InternalSRAM0  0x00000000 Exception
      InternalSRAM1  0x01000000 NotImpliment  
      ExternalSDRAM0 0x02000000 ---
      ExternalSDRAM1 0x03000000 VRAM
      ExternalFlash  0x04000000 BIOS
        </pre>
       </li>
       <li>
        Interrupts
        <pre>
         Core      Location             Exception Interface
      TickTimer OpenRisc1000(OR1200) 0x500     Internal
      UART16550 SOC-Peripheral       0x800     MemoryMapIO
      WB_DMA    SOC-Peripheral       0x800     MemoryMapIO
        </pre>
       </li>
      </ul>
     </ul>
    </p>
   </div>
   <div id="d_Assembly">
    <h2>
     
     
     Assembly
    </h2>
    <p id="p_Assembly">
     <hr/>
     <ul>
      <strong>
       Manual
      </strong>
      <br/>
      <ul type="disc">
       <li>
        You can get the hardware-manual.I did upload it
        
         here
        
        .
        <br/>
       </li>
       <br/>
      </ul>
      <br/>
      <strong>
       More information
      </strong>
      <br/>
      <ul type="disc">
       <li>
        If you have a question,you can contact us,please refer to following web-page.
        
         Tessera WebSite(Japanese)
        
        
         Tessera WebSite(English)
        
       </li>
       <br/>
      </ul>
      <br/>
     </ul>
    </p>
   </div>
   <div id="d_Simulation">
    <h2>
     
     
     Simulation
    </h2>
    <p id="p_Simulation">
     <hr/>
     <ul>
      <strong>
       CrossCompiler Environment
      </strong>
      <br/>
      <ul type="disc">
       <li>
        Source binutils-2.16.1.tar.gz
        <pre>
         &gt;wget ftp.gnu.org/gnu/binutils/binutils-2.16.1.tar.gz
      &gt;gzip -dc binutils-2.16.1.tar.gz | tar xvf -
        </pre>
       </li>
       <li>
        Patch to binutils-2.16.1
        <pre>
         &gt;wget www.opencores.org/cvsget.cgi/or1k/binutils/binutils-2.16.1/binutils-2.16.1-unified.diff.bz2?do_download=now
      &gt;bzip2 -d binutils-2.16.1-unified.diff.bz2
      &gt;cd binutils-2.16.1
      &gt;patch -p1 cd ..
        </pre>
       </li>
       <li>
        Build CrossCompiler
        <pre>
         &gt;mkdir binutils_build
      &gt;cd binutils_build
      &gt;../binutils-2.16.1/configure --target=or32-uclinux --prefix=/opt1/or32-uclinux
      &gt;make all                                                             
      &gt;make install
      &gt;cd ..
        </pre>
       </li>
      </ul>
      <strong>
       Generated boot-image Environment
      </strong>
      <br/>
      <ul type="disc">
       <li>
        bmp2c(SmallProgram)
        <pre>
         Description:Convert bmp-file to c-file.
      InputFile  :BMP(only24bitBGR,RGB888)
      OutputFile :C(RGB565)
      WorkingDir :./kiss-board/kiss-board_soc/sw/bmp2c
        &gt;cd ./kiss-board/kiss-board_soc/sw/bmp2c
        &gt;make
        </pre>
       </li>
       <li>
        utils(SmallProgram)
        <pre>
         Description:Convert boot-rom,etc
      WorkingDir :./kiss-board/kiss-board_soc/sw/utils
        &gt;cd ./kiss-board/kiss-board_soc/sw/utils
        &gt;make
        </pre>
       </li>
       <li>
        boot_uart
        <pre>
         Description:Example1 to compile,execute object from uart
      WorkingDir :./kiss-board/kiss-board_soc/sw/boot_uart
        &gt;cd ./kiss-board/kiss-board_soc/sw/utils
        &gt;make
        </pre>
       </li>
       <li>
        boot_flash
        <pre>
         Description:Example2 to compile,boot from rom
      WorkingDir :./kiss-board/kiss-board_soc/sw/boot_flash
        &gt;cd ./kiss-board/kiss-board_soc/sw/boot_flash
        &gt;make
        </pre>
       </li>
      </ul>
      <strong>
       Simulation Environment
      </strong>
      <br/>
      <ul type="disc">
       <li>
        pan
        <pre>
         Description:VerilogPLI($pan=&gt;like a popen())
      WorkingDir :./kiss-board/kiss-board_soc/sim/c/pan
        &gt;cd ./kiss-board/kiss-board_soc/sim/c/pan
        &gt;make
        </pre>
       </li>
       <li>
        hex2ver
        <pre>
         Description:IntelHEXtoVerilog(PLI?)
      WorkingDir :./kiss-board/kiss-board_soc/sim/c/pan
        &gt;cd ./kiss-board/kiss-board_soc/sim/c/convert_hex2ver
        &gt;make -f Makefile.cygwin.modeltech
        &gt;make -f Makefile.linux.modeltech
        &gt;make -f Makefile.linux.ncverilog
        </pre>
       </li>
       <li>
        ram
        <pre>
         Description:GTK application,VRAMScreen
      WorkingDir :&gt;./kiss-board/kiss-board_soc/sim/c/ram
        &gt;cd ./kiss-board/kiss-board_soc/sim/c/ram
        &gt;make
        </pre>
       </li>
       <img src="//www.tessera.co.jp/opencores/simulation_snapshot_min.png"/>
      </ul>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
