
BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003498  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080035a4  080035a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035cc  080035cc  00020044  2**0
                  CONTENTS
  4 .ARM          00000000  080035cc  080035cc  00020044  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035cc  080035cc  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035cc  080035cc  000135cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035d0  080035d0  000135d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  080035d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000044  08003618  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08003618  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a9bb  00000000  00000000  0002006d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c6d  00000000  00000000  0002aa28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  0002c698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000be8  00000000  00000000  0002d370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017696  00000000  00000000  0002df58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000def8  00000000  00000000  000455ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086a0a  00000000  00000000  000534e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9ef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033bc  00000000  00000000  000d9f40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000044 	.word	0x20000044
 8000128:	00000000 	.word	0x00000000
 800012c:	0800358c 	.word	0x0800358c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000048 	.word	0x20000048
 8000148:	0800358c 	.word	0x0800358c

0800014c <setGreenLed1>:
#define LED1_EN0_Pin       L1_EN0_Pin
#define LED1_EN1_GPIO_Port L1_EN1_GPIO_Port
#define LED1_EN1_Pin       L1_EN1_Pin
#endif

void setGreenLed1(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000156:	4805      	ldr	r0, [pc, #20]	; (800016c <setGreenLed1+0x20>)
 8000158:	f001 fe46 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, SET);
 800015c:	2201      	movs	r2, #1
 800015e:	2108      	movs	r1, #8
 8000160:	4803      	ldr	r0, [pc, #12]	; (8000170 <setGreenLed1+0x24>)
 8000162:	f001 fe41 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 8000166:	bf00      	nop
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40010800 	.word	0x40010800
 8000170:	40010c00 	.word	0x40010c00

08000174 <setYellowLed1>:

void setYellowLed1(){
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
#else
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, SET);
 8000178:	2201      	movs	r2, #1
 800017a:	2108      	movs	r1, #8
 800017c:	4805      	ldr	r0, [pc, #20]	; (8000194 <setYellowLed1+0x20>)
 800017e:	f001 fe33 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, SET);
 8000182:	2201      	movs	r2, #1
 8000184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <setYellowLed1+0x24>)
 800018a:	f001 fe2d 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 800018e:	bf00      	nop
 8000190:	bd80      	pop	{r7, pc}
 8000192:	bf00      	nop
 8000194:	40010c00 	.word	0x40010c00
 8000198:	40010800 	.word	0x40010800

0800019c <setRedLed1>:

void setRedLed1(){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	2108      	movs	r1, #8
 80001a4:	4805      	ldr	r0, [pc, #20]	; (80001bc <setRedLed1+0x20>)
 80001a6:	f001 fe1f 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, SET);
 80001aa:	2201      	movs	r2, #1
 80001ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <setRedLed1+0x24>)
 80001b2:	f001 fe19 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 80001b6:	bf00      	nop
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	40010c00 	.word	0x40010c00
 80001c0:	40010800 	.word	0x40010800

080001c4 <setGreenLed2>:

void setGreenLed2(){
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	2120      	movs	r1, #32
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <setGreenLed2+0x1c>)
 80001ce:	f001 fe0b 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	2110      	movs	r1, #16
 80001d6:	4802      	ldr	r0, [pc, #8]	; (80001e0 <setGreenLed2+0x1c>)
 80001d8:	f001 fe06 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	40010c00 	.word	0x40010c00

080001e4 <setYellowLed2>:

void setYellowLed2(){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
#else
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, SET);
 80001e8:	2201      	movs	r2, #1
 80001ea:	2110      	movs	r1, #16
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <setYellowLed2+0x1c>)
 80001ee:	f001 fdfb 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2120      	movs	r1, #32
 80001f6:	4802      	ldr	r0, [pc, #8]	; (8000200 <setYellowLed2+0x1c>)
 80001f8:	f001 fdf6 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40010c00 	.word	0x40010c00

08000204 <setRedLed2>:

void setRedLed2(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	2110      	movs	r1, #16
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <setRedLed2+0x1c>)
 800020e:	f001 fdeb 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, SET);
 8000212:	2201      	movs	r2, #1
 8000214:	2120      	movs	r1, #32
 8000216:	4802      	ldr	r0, [pc, #8]	; (8000220 <setRedLed2+0x1c>)
 8000218:	f001 fde6 	bl	8001de8 <HAL_GPIO_WritePin>
#endif
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <clearAllLed>:

void clearAllLed(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2108      	movs	r1, #8
 800022c:	480a      	ldr	r0, [pc, #40]	; (8000258 <clearAllLed+0x34>)
 800022e:	f001 fddb 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, SET);
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000238:	4808      	ldr	r0, [pc, #32]	; (800025c <clearAllLed+0x38>)
 800023a:	f001 fdd5 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, SET);
 800023e:	2201      	movs	r2, #1
 8000240:	2110      	movs	r1, #16
 8000242:	4805      	ldr	r0, [pc, #20]	; (8000258 <clearAllLed+0x34>)
 8000244:	f001 fdd0 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, SET);
 8000248:	2201      	movs	r2, #1
 800024a:	2120      	movs	r1, #32
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <clearAllLed+0x34>)
 800024e:	f001 fdcb 	bl	8001de8 <HAL_GPIO_WritePin>
}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	40010c00 	.word	0x40010c00
 800025c:	40010800 	.word	0x40010800

08000260 <fsm1_automatic_run>:
 */


#include "fsm_automatic.h"

void fsm1_automatic_run(){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	switch(status1){
 8000264:	4ba1      	ldr	r3, [pc, #644]	; (80004ec <fsm1_automatic_run+0x28c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	3b01      	subs	r3, #1
 800026a:	2b11      	cmp	r3, #17
 800026c:	f200 81be 	bhi.w	80005ec <fsm1_automatic_run+0x38c>
 8000270:	a201      	add	r2, pc, #4	; (adr r2, 8000278 <fsm1_automatic_run+0x18>)
 8000272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000276:	bf00      	nop
 8000278:	080002c1 	.word	0x080002c1
 800027c:	080002ff 	.word	0x080002ff
 8000280:	08000447 	.word	0x08000447
 8000284:	080003a3 	.word	0x080003a3
 8000288:	080005ed 	.word	0x080005ed
 800028c:	080005ed 	.word	0x080005ed
 8000290:	080005ed 	.word	0x080005ed
 8000294:	080005ed 	.word	0x080005ed
 8000298:	080005ed 	.word	0x080005ed
 800029c:	080005ed 	.word	0x080005ed
 80002a0:	080005ed 	.word	0x080005ed
 80002a4:	080005ed 	.word	0x080005ed
 80002a8:	080005ed 	.word	0x080005ed
 80002ac:	080005ed 	.word	0x080005ed
 80002b0:	080005ed 	.word	0x080005ed
 80002b4:	080005ed 	.word	0x080005ed
 80002b8:	080005ed 	.word	0x080005ed
 80002bc:	08000519 	.word	0x08000519
		case INIT:
			//TODO
			setRedLed1();
 80002c0:	f7ff ff6c 	bl	800019c <setRedLed1>
			status1 = AUTO_RED;
 80002c4:	4b89      	ldr	r3, [pc, #548]	; (80004ec <fsm1_automatic_run+0x28c>)
 80002c6:	2202      	movs	r2, #2
 80002c8:	601a      	str	r2, [r3, #0]
			lastState1 = status1;
 80002ca:	4b88      	ldr	r3, [pc, #544]	; (80004ec <fsm1_automatic_run+0x28c>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4a88      	ldr	r2, [pc, #544]	; (80004f0 <fsm1_automatic_run+0x290>)
 80002d0:	6013      	str	r3, [r2, #0]
			setTimer1(red_duration1);
 80002d2:	4b88      	ldr	r3, [pc, #544]	; (80004f4 <fsm1_automatic_run+0x294>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 f92a 	bl	8001530 <setTimer1>
			setTimer3(100);
 80002dc:	2064      	movs	r0, #100	; 0x64
 80002de:	f001 f94f 	bl	8001580 <setTimer3>
			timeCountdown1 = red_duration1/100;
 80002e2:	4b84      	ldr	r3, [pc, #528]	; (80004f4 <fsm1_automatic_run+0x294>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	4a84      	ldr	r2, [pc, #528]	; (80004f8 <fsm1_automatic_run+0x298>)
 80002e8:	fb82 1203 	smull	r1, r2, r2, r3
 80002ec:	1152      	asrs	r2, r2, #5
 80002ee:	17db      	asrs	r3, r3, #31
 80002f0:	1ad3      	subs	r3, r2, r3
 80002f2:	4a82      	ldr	r2, [pc, #520]	; (80004fc <fsm1_automatic_run+0x29c>)
 80002f4:	6013      	str	r3, [r2, #0]
			mode = 1;
 80002f6:	4b82      	ldr	r3, [pc, #520]	; (8000500 <fsm1_automatic_run+0x2a0>)
 80002f8:	2201      	movs	r2, #1
 80002fa:	601a      	str	r2, [r3, #0]
			break;
 80002fc:	e17f      	b.n	80005fe <fsm1_automatic_run+0x39e>

		case AUTO_RED:
			//TODO
			setRedLed1();
 80002fe:	f7ff ff4d 	bl	800019c <setRedLed1>
			mode = 1;
 8000302:	4b7f      	ldr	r3, [pc, #508]	; (8000500 <fsm1_automatic_run+0x2a0>)
 8000304:	2201      	movs	r2, #1
 8000306:	601a      	str	r2, [r3, #0]
			if(isTimer3Expired()){
 8000308:	f001 fa30 	bl	800176c <isTimer3Expired>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d007      	beq.n	8000322 <fsm1_automatic_run+0xc2>
				setTimer3(100);
 8000312:	2064      	movs	r0, #100	; 0x64
 8000314:	f001 f934 	bl	8001580 <setTimer3>
				timeCountdown1--;
 8000318:	4b78      	ldr	r3, [pc, #480]	; (80004fc <fsm1_automatic_run+0x29c>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	3b01      	subs	r3, #1
 800031e:	4a77      	ldr	r2, [pc, #476]	; (80004fc <fsm1_automatic_run+0x29c>)
 8000320:	6013      	str	r3, [r2, #0]
			}
			if(isTimer1Expired() == 1){
 8000322:	f001 f9ff 	bl	8001724 <isTimer1Expired>
 8000326:	4603      	mov	r3, r0
 8000328:	2b01      	cmp	r3, #1
 800032a:	d114      	bne.n	8000356 <fsm1_automatic_run+0xf6>
				setTimer1(green_duration1);
 800032c:	4b75      	ldr	r3, [pc, #468]	; (8000504 <fsm1_automatic_run+0x2a4>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4618      	mov	r0, r3
 8000332:	f001 f8fd 	bl	8001530 <setTimer1>
				status1 = AUTO_GREEN;
 8000336:	4b6d      	ldr	r3, [pc, #436]	; (80004ec <fsm1_automatic_run+0x28c>)
 8000338:	2204      	movs	r2, #4
 800033a:	601a      	str	r2, [r3, #0]
				setTimer3(100);
 800033c:	2064      	movs	r0, #100	; 0x64
 800033e:	f001 f91f 	bl	8001580 <setTimer3>
				timeCountdown1 = green_duration1/100;
 8000342:	4b70      	ldr	r3, [pc, #448]	; (8000504 <fsm1_automatic_run+0x2a4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a6c      	ldr	r2, [pc, #432]	; (80004f8 <fsm1_automatic_run+0x298>)
 8000348:	fb82 1203 	smull	r1, r2, r2, r3
 800034c:	1152      	asrs	r2, r2, #5
 800034e:	17db      	asrs	r3, r3, #31
 8000350:	1ad3      	subs	r3, r2, r3
 8000352:	4a6a      	ldr	r2, [pc, #424]	; (80004fc <fsm1_automatic_run+0x29c>)
 8000354:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 8000356:	2000      	movs	r0, #0
 8000358:	f000 fde6 	bl	8000f28 <isButtonPressed>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	f000 8146 	beq.w	80005f0 <fsm1_automatic_run+0x390>
				clearAllLed();
 8000364:	f7ff ff5e 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 8000368:	4b60      	ldr	r3, [pc, #384]	; (80004ec <fsm1_automatic_run+0x28c>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a60      	ldr	r2, [pc, #384]	; (80004f0 <fsm1_automatic_run+0x290>)
 800036e:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 8000370:	4b65      	ldr	r3, [pc, #404]	; (8000508 <fsm1_automatic_run+0x2a8>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	4a65      	ldr	r2, [pc, #404]	; (800050c <fsm1_automatic_run+0x2ac>)
 8000376:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 8000378:	4b5c      	ldr	r3, [pc, #368]	; (80004ec <fsm1_automatic_run+0x28c>)
 800037a:	2212      	movs	r2, #18
 800037c:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 800037e:	4b62      	ldr	r3, [pc, #392]	; (8000508 <fsm1_automatic_run+0x2a8>)
 8000380:	2212      	movs	r2, #18
 8000382:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 8000384:	4b62      	ldr	r3, [pc, #392]	; (8000510 <fsm1_automatic_run+0x2b0>)
 8000386:	220c      	movs	r2, #12
 8000388:	601a      	str	r2, [r3, #0]
				clearTimer1();
 800038a:	f001 f921 	bl	80015d0 <clearTimer1>
				clearTimer2();
 800038e:	f001 f92f 	bl	80015f0 <clearTimer2>
				clearTimer3();
 8000392:	f001 f93d 	bl	8001610 <clearTimer3>
				clearTimer4();
 8000396:	f001 f94b 	bl	8001630 <clearTimer4>
				setTimer1(100);
 800039a:	2064      	movs	r0, #100	; 0x64
 800039c:	f001 f8c8 	bl	8001530 <setTimer1>
			}
			break;
 80003a0:	e126      	b.n	80005f0 <fsm1_automatic_run+0x390>

		case AUTO_GREEN:
			//TODO
			mode = 1;
 80003a2:	4b57      	ldr	r3, [pc, #348]	; (8000500 <fsm1_automatic_run+0x2a0>)
 80003a4:	2201      	movs	r2, #1
 80003a6:	601a      	str	r2, [r3, #0]
			setGreenLed1();
 80003a8:	f7ff fed0 	bl	800014c <setGreenLed1>
			if(isTimer3Expired()){
 80003ac:	f001 f9de 	bl	800176c <isTimer3Expired>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d007      	beq.n	80003c6 <fsm1_automatic_run+0x166>
				setTimer3(100);
 80003b6:	2064      	movs	r0, #100	; 0x64
 80003b8:	f001 f8e2 	bl	8001580 <setTimer3>
				timeCountdown1--;
 80003bc:	4b4f      	ldr	r3, [pc, #316]	; (80004fc <fsm1_automatic_run+0x29c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	4a4e      	ldr	r2, [pc, #312]	; (80004fc <fsm1_automatic_run+0x29c>)
 80003c4:	6013      	str	r3, [r2, #0]
			}
			if(isTimer1Expired() == 1){
 80003c6:	f001 f9ad 	bl	8001724 <isTimer1Expired>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d114      	bne.n	80003fa <fsm1_automatic_run+0x19a>
				setTimer1(yellow_duration1);
 80003d0:	4b50      	ldr	r3, [pc, #320]	; (8000514 <fsm1_automatic_run+0x2b4>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4618      	mov	r0, r3
 80003d6:	f001 f8ab 	bl	8001530 <setTimer1>
				status1 = AUTO_YELLOW;
 80003da:	4b44      	ldr	r3, [pc, #272]	; (80004ec <fsm1_automatic_run+0x28c>)
 80003dc:	2203      	movs	r2, #3
 80003de:	601a      	str	r2, [r3, #0]
				setTimer3(100);
 80003e0:	2064      	movs	r0, #100	; 0x64
 80003e2:	f001 f8cd 	bl	8001580 <setTimer3>
				timeCountdown1 = yellow_duration1/100;
 80003e6:	4b4b      	ldr	r3, [pc, #300]	; (8000514 <fsm1_automatic_run+0x2b4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4a43      	ldr	r2, [pc, #268]	; (80004f8 <fsm1_automatic_run+0x298>)
 80003ec:	fb82 1203 	smull	r1, r2, r2, r3
 80003f0:	1152      	asrs	r2, r2, #5
 80003f2:	17db      	asrs	r3, r3, #31
 80003f4:	1ad3      	subs	r3, r2, r3
 80003f6:	4a41      	ldr	r2, [pc, #260]	; (80004fc <fsm1_automatic_run+0x29c>)
 80003f8:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 80003fa:	2000      	movs	r0, #0
 80003fc:	f000 fd94 	bl	8000f28 <isButtonPressed>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	f000 80f6 	beq.w	80005f4 <fsm1_automatic_run+0x394>
				clearAllLed();
 8000408:	f7ff ff0c 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 800040c:	4b37      	ldr	r3, [pc, #220]	; (80004ec <fsm1_automatic_run+0x28c>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a37      	ldr	r2, [pc, #220]	; (80004f0 <fsm1_automatic_run+0x290>)
 8000412:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 8000414:	4b3c      	ldr	r3, [pc, #240]	; (8000508 <fsm1_automatic_run+0x2a8>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a3c      	ldr	r2, [pc, #240]	; (800050c <fsm1_automatic_run+0x2ac>)
 800041a:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 800041c:	4b33      	ldr	r3, [pc, #204]	; (80004ec <fsm1_automatic_run+0x28c>)
 800041e:	2212      	movs	r2, #18
 8000420:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 8000422:	4b39      	ldr	r3, [pc, #228]	; (8000508 <fsm1_automatic_run+0x2a8>)
 8000424:	2212      	movs	r2, #18
 8000426:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 8000428:	4b39      	ldr	r3, [pc, #228]	; (8000510 <fsm1_automatic_run+0x2b0>)
 800042a:	220c      	movs	r2, #12
 800042c:	601a      	str	r2, [r3, #0]
				clearTimer1();
 800042e:	f001 f8cf 	bl	80015d0 <clearTimer1>
				clearTimer2();
 8000432:	f001 f8dd 	bl	80015f0 <clearTimer2>
				clearTimer3();
 8000436:	f001 f8eb 	bl	8001610 <clearTimer3>
				clearTimer4();
 800043a:	f001 f8f9 	bl	8001630 <clearTimer4>
				setTimer1(100);
 800043e:	2064      	movs	r0, #100	; 0x64
 8000440:	f001 f876 	bl	8001530 <setTimer1>
			}
			break;
 8000444:	e0d6      	b.n	80005f4 <fsm1_automatic_run+0x394>

		case AUTO_YELLOW:
			//TODO
			mode = 1;
 8000446:	4b2e      	ldr	r3, [pc, #184]	; (8000500 <fsm1_automatic_run+0x2a0>)
 8000448:	2201      	movs	r2, #1
 800044a:	601a      	str	r2, [r3, #0]
			setYellowLed1();
 800044c:	f7ff fe92 	bl	8000174 <setYellowLed1>
			if(isTimer3Expired()){
 8000450:	f001 f98c 	bl	800176c <isTimer3Expired>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d007      	beq.n	800046a <fsm1_automatic_run+0x20a>
				setTimer3(100);
 800045a:	2064      	movs	r0, #100	; 0x64
 800045c:	f001 f890 	bl	8001580 <setTimer3>
				timeCountdown1--;
 8000460:	4b26      	ldr	r3, [pc, #152]	; (80004fc <fsm1_automatic_run+0x29c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	3b01      	subs	r3, #1
 8000466:	4a25      	ldr	r2, [pc, #148]	; (80004fc <fsm1_automatic_run+0x29c>)
 8000468:	6013      	str	r3, [r2, #0]
			}
			if(isTimer1Expired() == 1){
 800046a:	f001 f95b 	bl	8001724 <isTimer1Expired>
 800046e:	4603      	mov	r3, r0
 8000470:	2b01      	cmp	r3, #1
 8000472:	d114      	bne.n	800049e <fsm1_automatic_run+0x23e>
				setTimer1(red_duration1);
 8000474:	4b1f      	ldr	r3, [pc, #124]	; (80004f4 <fsm1_automatic_run+0x294>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4618      	mov	r0, r3
 800047a:	f001 f859 	bl	8001530 <setTimer1>
				status1 = AUTO_RED;
 800047e:	4b1b      	ldr	r3, [pc, #108]	; (80004ec <fsm1_automatic_run+0x28c>)
 8000480:	2202      	movs	r2, #2
 8000482:	601a      	str	r2, [r3, #0]
				setTimer3(100);
 8000484:	2064      	movs	r0, #100	; 0x64
 8000486:	f001 f87b 	bl	8001580 <setTimer3>
				timeCountdown1 = red_duration1/100;
 800048a:	4b1a      	ldr	r3, [pc, #104]	; (80004f4 <fsm1_automatic_run+0x294>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	4a1a      	ldr	r2, [pc, #104]	; (80004f8 <fsm1_automatic_run+0x298>)
 8000490:	fb82 1203 	smull	r1, r2, r2, r3
 8000494:	1152      	asrs	r2, r2, #5
 8000496:	17db      	asrs	r3, r3, #31
 8000498:	1ad3      	subs	r3, r2, r3
 800049a:	4a18      	ldr	r2, [pc, #96]	; (80004fc <fsm1_automatic_run+0x29c>)
 800049c:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 800049e:	2000      	movs	r0, #0
 80004a0:	f000 fd42 	bl	8000f28 <isButtonPressed>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	f000 80a6 	beq.w	80005f8 <fsm1_automatic_run+0x398>
				clearAllLed();
 80004ac:	f7ff feba 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 80004b0:	4b0e      	ldr	r3, [pc, #56]	; (80004ec <fsm1_automatic_run+0x28c>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a0e      	ldr	r2, [pc, #56]	; (80004f0 <fsm1_automatic_run+0x290>)
 80004b6:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 80004b8:	4b13      	ldr	r3, [pc, #76]	; (8000508 <fsm1_automatic_run+0x2a8>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a13      	ldr	r2, [pc, #76]	; (800050c <fsm1_automatic_run+0x2ac>)
 80004be:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 80004c0:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <fsm1_automatic_run+0x28c>)
 80004c2:	2212      	movs	r2, #18
 80004c4:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 80004c6:	4b10      	ldr	r3, [pc, #64]	; (8000508 <fsm1_automatic_run+0x2a8>)
 80004c8:	2212      	movs	r2, #18
 80004ca:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 80004cc:	4b10      	ldr	r3, [pc, #64]	; (8000510 <fsm1_automatic_run+0x2b0>)
 80004ce:	220c      	movs	r2, #12
 80004d0:	601a      	str	r2, [r3, #0]
				clearTimer1();
 80004d2:	f001 f87d 	bl	80015d0 <clearTimer1>
				clearTimer2();
 80004d6:	f001 f88b 	bl	80015f0 <clearTimer2>
				clearTimer3();
 80004da:	f001 f899 	bl	8001610 <clearTimer3>
				clearTimer4();
 80004de:	f001 f8a7 	bl	8001630 <clearTimer4>
				setTimer1(100);
 80004e2:	2064      	movs	r0, #100	; 0x64
 80004e4:	f001 f824 	bl	8001530 <setTimer1>
			}
			break;
 80004e8:	e086      	b.n	80005f8 <fsm1_automatic_run+0x398>
 80004ea:	bf00      	nop
 80004ec:	20000000 	.word	0x20000000
 80004f0:	20000004 	.word	0x20000004
 80004f4:	20000014 	.word	0x20000014
 80004f8:	51eb851f 	.word	0x51eb851f
 80004fc:	20000060 	.word	0x20000060
 8000500:	20000030 	.word	0x20000030
 8000504:	2000001c 	.word	0x2000001c
 8000508:	20000008 	.word	0x20000008
 800050c:	2000000c 	.word	0x2000000c
 8000510:	20000010 	.word	0x20000010
 8000514:	20000018 	.word	0x20000018

		case WAIT:
			if(lastState1 == AUTO_RED && returnFlag1){
 8000518:	4b3a      	ldr	r3, [pc, #232]	; (8000604 <fsm1_automatic_run+0x3a4>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d11e      	bne.n	800055e <fsm1_automatic_run+0x2fe>
 8000520:	4b39      	ldr	r3, [pc, #228]	; (8000608 <fsm1_automatic_run+0x3a8>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d01a      	beq.n	800055e <fsm1_automatic_run+0x2fe>
				clearAllLed();
 8000528:	f7ff fe7c 	bl	8000224 <clearAllLed>
				status1 = lastState1;
 800052c:	4b35      	ldr	r3, [pc, #212]	; (8000604 <fsm1_automatic_run+0x3a4>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a36      	ldr	r2, [pc, #216]	; (800060c <fsm1_automatic_run+0x3ac>)
 8000532:	6013      	str	r3, [r2, #0]
				returnFlag1 = 0;
 8000534:	4b34      	ldr	r3, [pc, #208]	; (8000608 <fsm1_automatic_run+0x3a8>)
 8000536:	2200      	movs	r2, #0
 8000538:	601a      	str	r2, [r3, #0]
				setTimer3(100);
 800053a:	2064      	movs	r0, #100	; 0x64
 800053c:	f001 f820 	bl	8001580 <setTimer3>
				setTimer1(red_duration1);
 8000540:	4b33      	ldr	r3, [pc, #204]	; (8000610 <fsm1_automatic_run+0x3b0>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4618      	mov	r0, r3
 8000546:	f000 fff3 	bl	8001530 <setTimer1>
				timeCountdown1 = red_duration1/100;
 800054a:	4b31      	ldr	r3, [pc, #196]	; (8000610 <fsm1_automatic_run+0x3b0>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a31      	ldr	r2, [pc, #196]	; (8000614 <fsm1_automatic_run+0x3b4>)
 8000550:	fb82 1203 	smull	r1, r2, r2, r3
 8000554:	1152      	asrs	r2, r2, #5
 8000556:	17db      	asrs	r3, r3, #31
 8000558:	1ad3      	subs	r3, r2, r3
 800055a:	4a2f      	ldr	r2, [pc, #188]	; (8000618 <fsm1_automatic_run+0x3b8>)
 800055c:	6013      	str	r3, [r2, #0]
			}
			if(lastState1 == AUTO_GREEN && returnFlag1){
 800055e:	4b29      	ldr	r3, [pc, #164]	; (8000604 <fsm1_automatic_run+0x3a4>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	2b04      	cmp	r3, #4
 8000564:	d11e      	bne.n	80005a4 <fsm1_automatic_run+0x344>
 8000566:	4b28      	ldr	r3, [pc, #160]	; (8000608 <fsm1_automatic_run+0x3a8>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d01a      	beq.n	80005a4 <fsm1_automatic_run+0x344>
				returnFlag1 = 0;
 800056e:	4b26      	ldr	r3, [pc, #152]	; (8000608 <fsm1_automatic_run+0x3a8>)
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
				status1 = lastState1;
 8000574:	4b23      	ldr	r3, [pc, #140]	; (8000604 <fsm1_automatic_run+0x3a4>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a24      	ldr	r2, [pc, #144]	; (800060c <fsm1_automatic_run+0x3ac>)
 800057a:	6013      	str	r3, [r2, #0]
				clearAllLed();
 800057c:	f7ff fe52 	bl	8000224 <clearAllLed>
				setTimer3(100);
 8000580:	2064      	movs	r0, #100	; 0x64
 8000582:	f000 fffd 	bl	8001580 <setTimer3>
				setTimer1(green_duration1);
 8000586:	4b25      	ldr	r3, [pc, #148]	; (800061c <fsm1_automatic_run+0x3bc>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4618      	mov	r0, r3
 800058c:	f000 ffd0 	bl	8001530 <setTimer1>
				timeCountdown1 = green_duration1/100;
 8000590:	4b22      	ldr	r3, [pc, #136]	; (800061c <fsm1_automatic_run+0x3bc>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a1f      	ldr	r2, [pc, #124]	; (8000614 <fsm1_automatic_run+0x3b4>)
 8000596:	fb82 1203 	smull	r1, r2, r2, r3
 800059a:	1152      	asrs	r2, r2, #5
 800059c:	17db      	asrs	r3, r3, #31
 800059e:	1ad3      	subs	r3, r2, r3
 80005a0:	4a1d      	ldr	r2, [pc, #116]	; (8000618 <fsm1_automatic_run+0x3b8>)
 80005a2:	6013      	str	r3, [r2, #0]
			}
			if(lastState1 == AUTO_YELLOW && returnFlag1) {
 80005a4:	4b17      	ldr	r3, [pc, #92]	; (8000604 <fsm1_automatic_run+0x3a4>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b03      	cmp	r3, #3
 80005aa:	d127      	bne.n	80005fc <fsm1_automatic_run+0x39c>
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <fsm1_automatic_run+0x3a8>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d023      	beq.n	80005fc <fsm1_automatic_run+0x39c>
				returnFlag1 = 0;
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <fsm1_automatic_run+0x3a8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
				status1 = lastState1;
 80005ba:	4b12      	ldr	r3, [pc, #72]	; (8000604 <fsm1_automatic_run+0x3a4>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a13      	ldr	r2, [pc, #76]	; (800060c <fsm1_automatic_run+0x3ac>)
 80005c0:	6013      	str	r3, [r2, #0]
				clearAllLed();
 80005c2:	f7ff fe2f 	bl	8000224 <clearAllLed>
				setTimer3(100);
 80005c6:	2064      	movs	r0, #100	; 0x64
 80005c8:	f000 ffda 	bl	8001580 <setTimer3>
				setTimer1(yellow_duration1);
 80005cc:	4b14      	ldr	r3, [pc, #80]	; (8000620 <fsm1_automatic_run+0x3c0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 ffad 	bl	8001530 <setTimer1>
				timeCountdown1 = yellow_duration1/100;
 80005d6:	4b12      	ldr	r3, [pc, #72]	; (8000620 <fsm1_automatic_run+0x3c0>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <fsm1_automatic_run+0x3b4>)
 80005dc:	fb82 1203 	smull	r1, r2, r2, r3
 80005e0:	1152      	asrs	r2, r2, #5
 80005e2:	17db      	asrs	r3, r3, #31
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	4a0c      	ldr	r2, [pc, #48]	; (8000618 <fsm1_automatic_run+0x3b8>)
 80005e8:	6013      	str	r3, [r2, #0]
			}
			break;
 80005ea:	e007      	b.n	80005fc <fsm1_automatic_run+0x39c>
		default:
			break;
 80005ec:	bf00      	nop
 80005ee:	e006      	b.n	80005fe <fsm1_automatic_run+0x39e>
			break;
 80005f0:	bf00      	nop
 80005f2:	e004      	b.n	80005fe <fsm1_automatic_run+0x39e>
			break;
 80005f4:	bf00      	nop
 80005f6:	e002      	b.n	80005fe <fsm1_automatic_run+0x39e>
			break;
 80005f8:	bf00      	nop
 80005fa:	e000      	b.n	80005fe <fsm1_automatic_run+0x39e>
			break;
 80005fc:	bf00      	nop
	}
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000004 	.word	0x20000004
 8000608:	20000068 	.word	0x20000068
 800060c:	20000000 	.word	0x20000000
 8000610:	20000014 	.word	0x20000014
 8000614:	51eb851f 	.word	0x51eb851f
 8000618:	20000060 	.word	0x20000060
 800061c:	2000001c 	.word	0x2000001c
 8000620:	20000018 	.word	0x20000018

08000624 <fsm2_automatic_run>:

void fsm2_automatic_run(){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	switch(status2){
 8000628:	4ba1      	ldr	r3, [pc, #644]	; (80008b0 <fsm2_automatic_run+0x28c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	3b01      	subs	r3, #1
 800062e:	2b11      	cmp	r3, #17
 8000630:	f200 81be 	bhi.w	80009b0 <fsm2_automatic_run+0x38c>
 8000634:	a201      	add	r2, pc, #4	; (adr r2, 800063c <fsm2_automatic_run+0x18>)
 8000636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063a:	bf00      	nop
 800063c:	08000685 	.word	0x08000685
 8000640:	080006c3 	.word	0x080006c3
 8000644:	0800080b 	.word	0x0800080b
 8000648:	08000767 	.word	0x08000767
 800064c:	080009b1 	.word	0x080009b1
 8000650:	080009b1 	.word	0x080009b1
 8000654:	080009b1 	.word	0x080009b1
 8000658:	080009b1 	.word	0x080009b1
 800065c:	080009b1 	.word	0x080009b1
 8000660:	080009b1 	.word	0x080009b1
 8000664:	080009b1 	.word	0x080009b1
 8000668:	080009b1 	.word	0x080009b1
 800066c:	080009b1 	.word	0x080009b1
 8000670:	080009b1 	.word	0x080009b1
 8000674:	080009b1 	.word	0x080009b1
 8000678:	080009b1 	.word	0x080009b1
 800067c:	080009b1 	.word	0x080009b1
 8000680:	080008dd 	.word	0x080008dd
		case INIT:
			//TODO
			setGreenLed2();
 8000684:	f7ff fd9e 	bl	80001c4 <setGreenLed2>
			status2 = AUTO_GREEN;
 8000688:	4b89      	ldr	r3, [pc, #548]	; (80008b0 <fsm2_automatic_run+0x28c>)
 800068a:	2204      	movs	r2, #4
 800068c:	601a      	str	r2, [r3, #0]
			lastState2 = status2;
 800068e:	4b88      	ldr	r3, [pc, #544]	; (80008b0 <fsm2_automatic_run+0x28c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a88      	ldr	r2, [pc, #544]	; (80008b4 <fsm2_automatic_run+0x290>)
 8000694:	6013      	str	r3, [r2, #0]
			setTimer2(green_duration2);
 8000696:	4b88      	ldr	r3, [pc, #544]	; (80008b8 <fsm2_automatic_run+0x294>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4618      	mov	r0, r3
 800069c:	f000 ff5c 	bl	8001558 <setTimer2>
			setTimer4(100);
 80006a0:	2064      	movs	r0, #100	; 0x64
 80006a2:	f000 ff81 	bl	80015a8 <setTimer4>
			timeCountdown2 = green_duration2/100;
 80006a6:	4b84      	ldr	r3, [pc, #528]	; (80008b8 <fsm2_automatic_run+0x294>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a84      	ldr	r2, [pc, #528]	; (80008bc <fsm2_automatic_run+0x298>)
 80006ac:	fb82 1203 	smull	r1, r2, r2, r3
 80006b0:	1152      	asrs	r2, r2, #5
 80006b2:	17db      	asrs	r3, r3, #31
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	4a82      	ldr	r2, [pc, #520]	; (80008c0 <fsm2_automatic_run+0x29c>)
 80006b8:	6013      	str	r3, [r2, #0]
			mode = 1;
 80006ba:	4b82      	ldr	r3, [pc, #520]	; (80008c4 <fsm2_automatic_run+0x2a0>)
 80006bc:	2201      	movs	r2, #1
 80006be:	601a      	str	r2, [r3, #0]
			break;
 80006c0:	e17f      	b.n	80009c2 <fsm2_automatic_run+0x39e>

		case AUTO_RED:
			//TODO
			setRedLed2();
 80006c2:	f7ff fd9f 	bl	8000204 <setRedLed2>
			mode = 1;
 80006c6:	4b7f      	ldr	r3, [pc, #508]	; (80008c4 <fsm2_automatic_run+0x2a0>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	601a      	str	r2, [r3, #0]
			if(isTimer4Expired()){
 80006cc:	f001 f860 	bl	8001790 <isTimer4Expired>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <fsm2_automatic_run+0xc2>
				setTimer4(100);
 80006d6:	2064      	movs	r0, #100	; 0x64
 80006d8:	f000 ff66 	bl	80015a8 <setTimer4>
				timeCountdown2--;
 80006dc:	4b78      	ldr	r3, [pc, #480]	; (80008c0 <fsm2_automatic_run+0x29c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	3b01      	subs	r3, #1
 80006e2:	4a77      	ldr	r2, [pc, #476]	; (80008c0 <fsm2_automatic_run+0x29c>)
 80006e4:	6013      	str	r3, [r2, #0]
			}
			if(isTimer2Expired() == 1){
 80006e6:	f001 f82f 	bl	8001748 <isTimer2Expired>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d114      	bne.n	800071a <fsm2_automatic_run+0xf6>
				setTimer2(green_duration2);
 80006f0:	4b71      	ldr	r3, [pc, #452]	; (80008b8 <fsm2_automatic_run+0x294>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 ff2f 	bl	8001558 <setTimer2>
				status2 = AUTO_GREEN;
 80006fa:	4b6d      	ldr	r3, [pc, #436]	; (80008b0 <fsm2_automatic_run+0x28c>)
 80006fc:	2204      	movs	r2, #4
 80006fe:	601a      	str	r2, [r3, #0]
				setTimer4(100);
 8000700:	2064      	movs	r0, #100	; 0x64
 8000702:	f000 ff51 	bl	80015a8 <setTimer4>
				timeCountdown2 = green_duration2/100;
 8000706:	4b6c      	ldr	r3, [pc, #432]	; (80008b8 <fsm2_automatic_run+0x294>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a6c      	ldr	r2, [pc, #432]	; (80008bc <fsm2_automatic_run+0x298>)
 800070c:	fb82 1203 	smull	r1, r2, r2, r3
 8000710:	1152      	asrs	r2, r2, #5
 8000712:	17db      	asrs	r3, r3, #31
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	4a6a      	ldr	r2, [pc, #424]	; (80008c0 <fsm2_automatic_run+0x29c>)
 8000718:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 800071a:	2000      	movs	r0, #0
 800071c:	f000 fc04 	bl	8000f28 <isButtonPressed>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	f000 8146 	beq.w	80009b4 <fsm2_automatic_run+0x390>
				clearAllLed();
 8000728:	f7ff fd7c 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 800072c:	4b66      	ldr	r3, [pc, #408]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a66      	ldr	r2, [pc, #408]	; (80008cc <fsm2_automatic_run+0x2a8>)
 8000732:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 8000734:	4b5e      	ldr	r3, [pc, #376]	; (80008b0 <fsm2_automatic_run+0x28c>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a5e      	ldr	r2, [pc, #376]	; (80008b4 <fsm2_automatic_run+0x290>)
 800073a:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 800073c:	4b62      	ldr	r3, [pc, #392]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 800073e:	2212      	movs	r2, #18
 8000740:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 8000742:	4b5b      	ldr	r3, [pc, #364]	; (80008b0 <fsm2_automatic_run+0x28c>)
 8000744:	2212      	movs	r2, #18
 8000746:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 8000748:	4b61      	ldr	r3, [pc, #388]	; (80008d0 <fsm2_automatic_run+0x2ac>)
 800074a:	220c      	movs	r2, #12
 800074c:	601a      	str	r2, [r3, #0]
				clearTimer1();
 800074e:	f000 ff3f 	bl	80015d0 <clearTimer1>
				clearTimer2();
 8000752:	f000 ff4d 	bl	80015f0 <clearTimer2>
				clearTimer3();
 8000756:	f000 ff5b 	bl	8001610 <clearTimer3>
				clearTimer4();
 800075a:	f000 ff69 	bl	8001630 <clearTimer4>
				setTimer1(100);
 800075e:	2064      	movs	r0, #100	; 0x64
 8000760:	f000 fee6 	bl	8001530 <setTimer1>
			}
			break;
 8000764:	e126      	b.n	80009b4 <fsm2_automatic_run+0x390>

		case AUTO_GREEN:
			//TODO
			mode = 1;
 8000766:	4b57      	ldr	r3, [pc, #348]	; (80008c4 <fsm2_automatic_run+0x2a0>)
 8000768:	2201      	movs	r2, #1
 800076a:	601a      	str	r2, [r3, #0]
			setGreenLed2();
 800076c:	f7ff fd2a 	bl	80001c4 <setGreenLed2>
			if(isTimer4Expired()){
 8000770:	f001 f80e 	bl	8001790 <isTimer4Expired>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d007      	beq.n	800078a <fsm2_automatic_run+0x166>
				setTimer4(100);
 800077a:	2064      	movs	r0, #100	; 0x64
 800077c:	f000 ff14 	bl	80015a8 <setTimer4>
				timeCountdown2--;
 8000780:	4b4f      	ldr	r3, [pc, #316]	; (80008c0 <fsm2_automatic_run+0x29c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3b01      	subs	r3, #1
 8000786:	4a4e      	ldr	r2, [pc, #312]	; (80008c0 <fsm2_automatic_run+0x29c>)
 8000788:	6013      	str	r3, [r2, #0]
			}
			if(isTimer2Expired() == 1){
 800078a:	f000 ffdd 	bl	8001748 <isTimer2Expired>
 800078e:	4603      	mov	r3, r0
 8000790:	2b01      	cmp	r3, #1
 8000792:	d114      	bne.n	80007be <fsm2_automatic_run+0x19a>
				setTimer2(yellow_duration2);
 8000794:	4b4f      	ldr	r3, [pc, #316]	; (80008d4 <fsm2_automatic_run+0x2b0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f000 fedd 	bl	8001558 <setTimer2>
				status2 = AUTO_YELLOW;
 800079e:	4b44      	ldr	r3, [pc, #272]	; (80008b0 <fsm2_automatic_run+0x28c>)
 80007a0:	2203      	movs	r2, #3
 80007a2:	601a      	str	r2, [r3, #0]
				setTimer4(100);
 80007a4:	2064      	movs	r0, #100	; 0x64
 80007a6:	f000 feff 	bl	80015a8 <setTimer4>
				timeCountdown2 = yellow_duration2/100;
 80007aa:	4b4a      	ldr	r3, [pc, #296]	; (80008d4 <fsm2_automatic_run+0x2b0>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a43      	ldr	r2, [pc, #268]	; (80008bc <fsm2_automatic_run+0x298>)
 80007b0:	fb82 1203 	smull	r1, r2, r2, r3
 80007b4:	1152      	asrs	r2, r2, #5
 80007b6:	17db      	asrs	r3, r3, #31
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	4a41      	ldr	r2, [pc, #260]	; (80008c0 <fsm2_automatic_run+0x29c>)
 80007bc:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 80007be:	2000      	movs	r0, #0
 80007c0:	f000 fbb2 	bl	8000f28 <isButtonPressed>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	f000 80f6 	beq.w	80009b8 <fsm2_automatic_run+0x394>
				clearAllLed();
 80007cc:	f7ff fd2a 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 80007d0:	4b3d      	ldr	r3, [pc, #244]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a3d      	ldr	r2, [pc, #244]	; (80008cc <fsm2_automatic_run+0x2a8>)
 80007d6:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 80007d8:	4b35      	ldr	r3, [pc, #212]	; (80008b0 <fsm2_automatic_run+0x28c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a35      	ldr	r2, [pc, #212]	; (80008b4 <fsm2_automatic_run+0x290>)
 80007de:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 80007e0:	4b39      	ldr	r3, [pc, #228]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 80007e2:	2212      	movs	r2, #18
 80007e4:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 80007e6:	4b32      	ldr	r3, [pc, #200]	; (80008b0 <fsm2_automatic_run+0x28c>)
 80007e8:	2212      	movs	r2, #18
 80007ea:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 80007ec:	4b38      	ldr	r3, [pc, #224]	; (80008d0 <fsm2_automatic_run+0x2ac>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	601a      	str	r2, [r3, #0]
				clearTimer1();
 80007f2:	f000 feed 	bl	80015d0 <clearTimer1>
				clearTimer2();
 80007f6:	f000 fefb 	bl	80015f0 <clearTimer2>
				clearTimer3();
 80007fa:	f000 ff09 	bl	8001610 <clearTimer3>
				clearTimer4();
 80007fe:	f000 ff17 	bl	8001630 <clearTimer4>
				setTimer1(100);
 8000802:	2064      	movs	r0, #100	; 0x64
 8000804:	f000 fe94 	bl	8001530 <setTimer1>
			}
			break;
 8000808:	e0d6      	b.n	80009b8 <fsm2_automatic_run+0x394>

		case AUTO_YELLOW:
			//TODO
			mode = 1;
 800080a:	4b2e      	ldr	r3, [pc, #184]	; (80008c4 <fsm2_automatic_run+0x2a0>)
 800080c:	2201      	movs	r2, #1
 800080e:	601a      	str	r2, [r3, #0]
			setYellowLed2();
 8000810:	f7ff fce8 	bl	80001e4 <setYellowLed2>
			if(isTimer4Expired()){
 8000814:	f000 ffbc 	bl	8001790 <isTimer4Expired>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d007      	beq.n	800082e <fsm2_automatic_run+0x20a>
				setTimer4(100);
 800081e:	2064      	movs	r0, #100	; 0x64
 8000820:	f000 fec2 	bl	80015a8 <setTimer4>
				timeCountdown2--;
 8000824:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <fsm2_automatic_run+0x29c>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	3b01      	subs	r3, #1
 800082a:	4a25      	ldr	r2, [pc, #148]	; (80008c0 <fsm2_automatic_run+0x29c>)
 800082c:	6013      	str	r3, [r2, #0]
			}
			if(isTimer2Expired() == 1){
 800082e:	f000 ff8b 	bl	8001748 <isTimer2Expired>
 8000832:	4603      	mov	r3, r0
 8000834:	2b01      	cmp	r3, #1
 8000836:	d114      	bne.n	8000862 <fsm2_automatic_run+0x23e>
				setTimer2(red_duration2);
 8000838:	4b27      	ldr	r3, [pc, #156]	; (80008d8 <fsm2_automatic_run+0x2b4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4618      	mov	r0, r3
 800083e:	f000 fe8b 	bl	8001558 <setTimer2>
				status2 = AUTO_RED;
 8000842:	4b1b      	ldr	r3, [pc, #108]	; (80008b0 <fsm2_automatic_run+0x28c>)
 8000844:	2202      	movs	r2, #2
 8000846:	601a      	str	r2, [r3, #0]
				setTimer4(100);
 8000848:	2064      	movs	r0, #100	; 0x64
 800084a:	f000 fead 	bl	80015a8 <setTimer4>
				timeCountdown2 = red_duration2/100;
 800084e:	4b22      	ldr	r3, [pc, #136]	; (80008d8 <fsm2_automatic_run+0x2b4>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a1a      	ldr	r2, [pc, #104]	; (80008bc <fsm2_automatic_run+0x298>)
 8000854:	fb82 1203 	smull	r1, r2, r2, r3
 8000858:	1152      	asrs	r2, r2, #5
 800085a:	17db      	asrs	r3, r3, #31
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	4a18      	ldr	r2, [pc, #96]	; (80008c0 <fsm2_automatic_run+0x29c>)
 8000860:	6013      	str	r3, [r2, #0]
			}

			if(isButtonPressed(0)){
 8000862:	2000      	movs	r0, #0
 8000864:	f000 fb60 	bl	8000f28 <isButtonPressed>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	f000 80a6 	beq.w	80009bc <fsm2_automatic_run+0x398>
				clearAllLed();
 8000870:	f7ff fcd8 	bl	8000224 <clearAllLed>
				lastState1 = status1;
 8000874:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a14      	ldr	r2, [pc, #80]	; (80008cc <fsm2_automatic_run+0x2a8>)
 800087a:	6013      	str	r3, [r2, #0]
				lastState2 = status2;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <fsm2_automatic_run+0x28c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <fsm2_automatic_run+0x290>)
 8000882:	6013      	str	r3, [r2, #0]
				status1 = WAIT;
 8000884:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <fsm2_automatic_run+0x2a4>)
 8000886:	2212      	movs	r2, #18
 8000888:	601a      	str	r2, [r3, #0]
				status2 = WAIT;
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <fsm2_automatic_run+0x28c>)
 800088c:	2212      	movs	r2, #18
 800088e:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED1;
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <fsm2_automatic_run+0x2ac>)
 8000892:	220c      	movs	r2, #12
 8000894:	601a      	str	r2, [r3, #0]
				clearTimer1();
 8000896:	f000 fe9b 	bl	80015d0 <clearTimer1>
				clearTimer2();
 800089a:	f000 fea9 	bl	80015f0 <clearTimer2>
				clearTimer3();
 800089e:	f000 feb7 	bl	8001610 <clearTimer3>
				clearTimer4();
 80008a2:	f000 fec5 	bl	8001630 <clearTimer4>
				setTimer1(100);
 80008a6:	2064      	movs	r0, #100	; 0x64
 80008a8:	f000 fe42 	bl	8001530 <setTimer1>
			}
			break;
 80008ac:	e086      	b.n	80009bc <fsm2_automatic_run+0x398>
 80008ae:	bf00      	nop
 80008b0:	20000008 	.word	0x20000008
 80008b4:	2000000c 	.word	0x2000000c
 80008b8:	20000028 	.word	0x20000028
 80008bc:	51eb851f 	.word	0x51eb851f
 80008c0:	20000064 	.word	0x20000064
 80008c4:	20000030 	.word	0x20000030
 80008c8:	20000000 	.word	0x20000000
 80008cc:	20000004 	.word	0x20000004
 80008d0:	20000010 	.word	0x20000010
 80008d4:	20000024 	.word	0x20000024
 80008d8:	20000020 	.word	0x20000020

		case WAIT:
			if(lastState2 == AUTO_RED && returnFlag2){
 80008dc:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d11e      	bne.n	8000922 <fsm2_automatic_run+0x2fe>
 80008e4:	4b39      	ldr	r3, [pc, #228]	; (80009cc <fsm2_automatic_run+0x3a8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d01a      	beq.n	8000922 <fsm2_automatic_run+0x2fe>
				clearAllLed();
 80008ec:	f7ff fc9a 	bl	8000224 <clearAllLed>
				status2 = lastState2;
 80008f0:	4b35      	ldr	r3, [pc, #212]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a36      	ldr	r2, [pc, #216]	; (80009d0 <fsm2_automatic_run+0x3ac>)
 80008f6:	6013      	str	r3, [r2, #0]
				returnFlag2 = 0;
 80008f8:	4b34      	ldr	r3, [pc, #208]	; (80009cc <fsm2_automatic_run+0x3a8>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
				setTimer4(100);
 80008fe:	2064      	movs	r0, #100	; 0x64
 8000900:	f000 fe52 	bl	80015a8 <setTimer4>
				setTimer2(red_duration2);
 8000904:	4b33      	ldr	r3, [pc, #204]	; (80009d4 <fsm2_automatic_run+0x3b0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4618      	mov	r0, r3
 800090a:	f000 fe25 	bl	8001558 <setTimer2>
				timeCountdown2 = red_duration2/100;
 800090e:	4b31      	ldr	r3, [pc, #196]	; (80009d4 <fsm2_automatic_run+0x3b0>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a31      	ldr	r2, [pc, #196]	; (80009d8 <fsm2_automatic_run+0x3b4>)
 8000914:	fb82 1203 	smull	r1, r2, r2, r3
 8000918:	1152      	asrs	r2, r2, #5
 800091a:	17db      	asrs	r3, r3, #31
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	4a2f      	ldr	r2, [pc, #188]	; (80009dc <fsm2_automatic_run+0x3b8>)
 8000920:	6013      	str	r3, [r2, #0]
			}
			if(lastState2 == AUTO_GREEN && returnFlag2){
 8000922:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b04      	cmp	r3, #4
 8000928:	d11e      	bne.n	8000968 <fsm2_automatic_run+0x344>
 800092a:	4b28      	ldr	r3, [pc, #160]	; (80009cc <fsm2_automatic_run+0x3a8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d01a      	beq.n	8000968 <fsm2_automatic_run+0x344>
				returnFlag2 = 0;
 8000932:	4b26      	ldr	r3, [pc, #152]	; (80009cc <fsm2_automatic_run+0x3a8>)
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
				status2 = lastState2;
 8000938:	4b23      	ldr	r3, [pc, #140]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a24      	ldr	r2, [pc, #144]	; (80009d0 <fsm2_automatic_run+0x3ac>)
 800093e:	6013      	str	r3, [r2, #0]
				clearAllLed();
 8000940:	f7ff fc70 	bl	8000224 <clearAllLed>
				setTimer4(100);
 8000944:	2064      	movs	r0, #100	; 0x64
 8000946:	f000 fe2f 	bl	80015a8 <setTimer4>
				setTimer2(green_duration2);
 800094a:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <fsm2_automatic_run+0x3bc>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4618      	mov	r0, r3
 8000950:	f000 fe02 	bl	8001558 <setTimer2>
				timeCountdown2 = green_duration2/100;
 8000954:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <fsm2_automatic_run+0x3bc>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a1f      	ldr	r2, [pc, #124]	; (80009d8 <fsm2_automatic_run+0x3b4>)
 800095a:	fb82 1203 	smull	r1, r2, r2, r3
 800095e:	1152      	asrs	r2, r2, #5
 8000960:	17db      	asrs	r3, r3, #31
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	4a1d      	ldr	r2, [pc, #116]	; (80009dc <fsm2_automatic_run+0x3b8>)
 8000966:	6013      	str	r3, [r2, #0]
			}
			if(lastState2 == AUTO_YELLOW && returnFlag2) {
 8000968:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d127      	bne.n	80009c0 <fsm2_automatic_run+0x39c>
 8000970:	4b16      	ldr	r3, [pc, #88]	; (80009cc <fsm2_automatic_run+0x3a8>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d023      	beq.n	80009c0 <fsm2_automatic_run+0x39c>
				returnFlag2 = 0;
 8000978:	4b14      	ldr	r3, [pc, #80]	; (80009cc <fsm2_automatic_run+0x3a8>)
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
				status2 = lastState2;
 800097e:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <fsm2_automatic_run+0x3a4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a13      	ldr	r2, [pc, #76]	; (80009d0 <fsm2_automatic_run+0x3ac>)
 8000984:	6013      	str	r3, [r2, #0]
				clearAllLed();
 8000986:	f7ff fc4d 	bl	8000224 <clearAllLed>
				setTimer4(100);
 800098a:	2064      	movs	r0, #100	; 0x64
 800098c:	f000 fe0c 	bl	80015a8 <setTimer4>
				setTimer2(yellow_duration2);
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <fsm2_automatic_run+0x3c0>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	f000 fddf 	bl	8001558 <setTimer2>
				timeCountdown2 = yellow_duration2/100;
 800099a:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <fsm2_automatic_run+0x3c0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a0e      	ldr	r2, [pc, #56]	; (80009d8 <fsm2_automatic_run+0x3b4>)
 80009a0:	fb82 1203 	smull	r1, r2, r2, r3
 80009a4:	1152      	asrs	r2, r2, #5
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	4a0c      	ldr	r2, [pc, #48]	; (80009dc <fsm2_automatic_run+0x3b8>)
 80009ac:	6013      	str	r3, [r2, #0]
			}
			break;
 80009ae:	e007      	b.n	80009c0 <fsm2_automatic_run+0x39c>
		default:
			break;
 80009b0:	bf00      	nop
 80009b2:	e006      	b.n	80009c2 <fsm2_automatic_run+0x39e>
			break;
 80009b4:	bf00      	nop
 80009b6:	e004      	b.n	80009c2 <fsm2_automatic_run+0x39e>
			break;
 80009b8:	bf00      	nop
 80009ba:	e002      	b.n	80009c2 <fsm2_automatic_run+0x39e>
			break;
 80009bc:	bf00      	nop
 80009be:	e000      	b.n	80009c2 <fsm2_automatic_run+0x39e>
			break;
 80009c0:	bf00      	nop
	}
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	2000000c 	.word	0x2000000c
 80009cc:	2000006c 	.word	0x2000006c
 80009d0:	20000008 	.word	0x20000008
 80009d4:	20000020 	.word	0x20000020
 80009d8:	51eb851f 	.word	0x51eb851f
 80009dc:	20000064 	.word	0x20000064
 80009e0:	20000028 	.word	0x20000028
 80009e4:	20000024 	.word	0x20000024

080009e8 <fsm_modify_timer_control>:
 */


#include "fsm_manual.h"

void fsm_modify_timer_control(){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	switch(status3){
 80009ec:	4ba3      	ldr	r3, [pc, #652]	; (8000c7c <fsm_modify_timer_control+0x294>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	3b0c      	subs	r3, #12
 80009f2:	2b06      	cmp	r3, #6
 80009f4:	f200 81f4 	bhi.w	8000de0 <fsm_modify_timer_control+0x3f8>
 80009f8:	a201      	add	r2, pc, #4	; (adr r2, 8000a00 <fsm_modify_timer_control+0x18>)
 80009fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009fe:	bf00      	nop
 8000a00:	08000a1d 	.word	0x08000a1d
 8000a04:	08000ab5 	.word	0x08000ab5
 8000a08:	08000b4d 	.word	0x08000b4d
 8000a0c:	08000be5 	.word	0x08000be5
 8000a10:	08000c9d 	.word	0x08000c9d
 8000a14:	08000d33 	.word	0x08000d33
 8000a18:	08000de1 	.word	0x08000de1
		case MODIFY_RED1:
			//set mode to display
			mode = 2;
 8000a1c:	4b98      	ldr	r3, [pc, #608]	; (8000c80 <fsm_modify_timer_control+0x298>)
 8000a1e:	2202      	movs	r2, #2
 8000a20:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000a22:	f000 fe7f 	bl	8001724 <isTimer1Expired>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d002      	beq.n	8000a32 <fsm_modify_timer_control+0x4a>
				setTimer1(100);
 8000a2c:	2064      	movs	r0, #100	; 0x64
 8000a2e:	f000 fd7f 	bl	8001530 <setTimer1>
//				toggleRed1();
//				toggleRed2();
			}

			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)) {
 8000a32:	2002      	movs	r0, #2
 8000a34:	f000 fa78 	bl	8000f28 <isButtonPressed>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d00e      	beq.n	8000a5c <fsm_modify_timer_control+0x74>
				clearAllLed();
 8000a3e:	f7ff fbf1 	bl	8000224 <clearAllLed>
				//set new duration1 for red led
				red_duration1 = time_input * 100;
 8000a42:	4b90      	ldr	r3, [pc, #576]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2264      	movs	r2, #100	; 0x64
 8000a48:	fb02 f303 	mul.w	r3, r2, r3
 8000a4c:	4a8e      	ldr	r2, [pc, #568]	; (8000c88 <fsm_modify_timer_control+0x2a0>)
 8000a4e:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000a50:	4b8c      	ldr	r3, [pc, #560]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_YELLOW1;
 8000a56:	4b89      	ldr	r3, [pc, #548]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000a58:	220d      	movs	r2, #13
 8000a5a:	601a      	str	r2, [r3, #0]
			}
			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000a5c:	2001      	movs	r0, #1
 8000a5e:	f000 fa63 	bl	8000f28 <isButtonPressed>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d015      	beq.n	8000a94 <fsm_modify_timer_control+0xac>
				time_input = (time_input + 1) % 100; //max value is 99
 8000a68:	4b86      	ldr	r3, [pc, #536]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	1c5a      	adds	r2, r3, #1
 8000a6e:	4b87      	ldr	r3, [pc, #540]	; (8000c8c <fsm_modify_timer_control+0x2a4>)
 8000a70:	fb83 1302 	smull	r1, r3, r3, r2
 8000a74:	1159      	asrs	r1, r3, #5
 8000a76:	17d3      	asrs	r3, r2, #31
 8000a78:	1acb      	subs	r3, r1, r3
 8000a7a:	2164      	movs	r1, #100	; 0x64
 8000a7c:	fb01 f303 	mul.w	r3, r1, r3
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	4a80      	ldr	r2, [pc, #512]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a84:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //0 is invalid value
 8000a86:	4b7f      	ldr	r3, [pc, #508]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d102      	bne.n	8000a94 <fsm_modify_timer_control+0xac>
 8000a8e:	4b7d      	ldr	r3, [pc, #500]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)){
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 fa47 	bl	8000f28 <isButtonPressed>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	f000 81a1 	beq.w	8000de4 <fsm_modify_timer_control+0x3fc>
				clearAllLed();
 8000aa2:	f7ff fbbf 	bl	8000224 <clearAllLed>
				time_input = 1;
 8000aa6:	4b77      	ldr	r3, [pc, #476]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_YELLOW1;
 8000aac:	4b73      	ldr	r3, [pc, #460]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000aae:	220d      	movs	r2, #13
 8000ab0:	601a      	str	r2, [r3, #0]
			}
			break;
 8000ab2:	e197      	b.n	8000de4 <fsm_modify_timer_control+0x3fc>

		case MODIFY_YELLOW1:
			//set mode to display
			mode = 3;
 8000ab4:	4b72      	ldr	r3, [pc, #456]	; (8000c80 <fsm_modify_timer_control+0x298>)
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000aba:	f000 fe33 	bl	8001724 <isTimer1Expired>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d002      	beq.n	8000aca <fsm_modify_timer_control+0xe2>
				setTimer1(100);
 8000ac4:	2064      	movs	r0, #100	; 0x64
 8000ac6:	f000 fd33 	bl	8001530 <setTimer1>
//				toggleYellow1();
//				toggleYellow2();
			}

			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)){
 8000aca:	2002      	movs	r0, #2
 8000acc:	f000 fa2c 	bl	8000f28 <isButtonPressed>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d00e      	beq.n	8000af4 <fsm_modify_timer_control+0x10c>
				clearAllLed();
 8000ad6:	f7ff fba5 	bl	8000224 <clearAllLed>
				//set new duration1 for yellow led
				yellow_duration1 = time_input * 100;
 8000ada:	4b6a      	ldr	r3, [pc, #424]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2264      	movs	r2, #100	; 0x64
 8000ae0:	fb02 f303 	mul.w	r3, r2, r3
 8000ae4:	4a6a      	ldr	r2, [pc, #424]	; (8000c90 <fsm_modify_timer_control+0x2a8>)
 8000ae6:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000ae8:	4b66      	ldr	r3, [pc, #408]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_GREEN1;
 8000aee:	4b63      	ldr	r3, [pc, #396]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000af0:	220e      	movs	r2, #14
 8000af2:	601a      	str	r2, [r3, #0]
			}

			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000af4:	2001      	movs	r0, #1
 8000af6:	f000 fa17 	bl	8000f28 <isButtonPressed>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d015      	beq.n	8000b2c <fsm_modify_timer_control+0x144>
				time_input = (time_input + 1) % 100; //99 is the max value
 8000b00:	4b60      	ldr	r3, [pc, #384]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	1c5a      	adds	r2, r3, #1
 8000b06:	4b61      	ldr	r3, [pc, #388]	; (8000c8c <fsm_modify_timer_control+0x2a4>)
 8000b08:	fb83 1302 	smull	r1, r3, r3, r2
 8000b0c:	1159      	asrs	r1, r3, #5
 8000b0e:	17d3      	asrs	r3, r2, #31
 8000b10:	1acb      	subs	r3, r1, r3
 8000b12:	2164      	movs	r1, #100	; 0x64
 8000b14:	fb01 f303 	mul.w	r3, r1, r3
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	4a5a      	ldr	r2, [pc, #360]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b1c:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //0 is invalid value
 8000b1e:	4b59      	ldr	r3, [pc, #356]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <fsm_modify_timer_control+0x144>
 8000b26:	4b57      	ldr	r3, [pc, #348]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)){
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 f9fb 	bl	8000f28 <isButtonPressed>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f000 8157 	beq.w	8000de8 <fsm_modify_timer_control+0x400>
				clearAllLed();
 8000b3a:	f7ff fb73 	bl	8000224 <clearAllLed>
				time_input = 1;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_GREEN1;
 8000b44:	4b4d      	ldr	r3, [pc, #308]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000b46:	220e      	movs	r2, #14
 8000b48:	601a      	str	r2, [r3, #0]
			}
			break;
 8000b4a:	e14d      	b.n	8000de8 <fsm_modify_timer_control+0x400>

		case MODIFY_GREEN1:

			//set mode to display
			mode = 4;
 8000b4c:	4b4c      	ldr	r3, [pc, #304]	; (8000c80 <fsm_modify_timer_control+0x298>)
 8000b4e:	2204      	movs	r2, #4
 8000b50:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000b52:	f000 fde7 	bl	8001724 <isTimer1Expired>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <fsm_modify_timer_control+0x17a>
				setTimer1(100);
 8000b5c:	2064      	movs	r0, #100	; 0x64
 8000b5e:	f000 fce7 	bl	8001530 <setTimer1>
//				toggleGreen1();
//				toggleGreen2();
			}
			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)) {
 8000b62:	2002      	movs	r0, #2
 8000b64:	f000 f9e0 	bl	8000f28 <isButtonPressed>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d00e      	beq.n	8000b8c <fsm_modify_timer_control+0x1a4>
				clearAllLed();
 8000b6e:	f7ff fb59 	bl	8000224 <clearAllLed>
				//set new duration1 for green led
				green_duration1 = time_input * 100;
 8000b72:	4b44      	ldr	r3, [pc, #272]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2264      	movs	r2, #100	; 0x64
 8000b78:	fb02 f303 	mul.w	r3, r2, r3
 8000b7c:	4a45      	ldr	r2, [pc, #276]	; (8000c94 <fsm_modify_timer_control+0x2ac>)
 8000b7e:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000b80:	4b40      	ldr	r3, [pc, #256]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED2;
 8000b86:	4b3d      	ldr	r3, [pc, #244]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000b88:	220f      	movs	r2, #15
 8000b8a:	601a      	str	r2, [r3, #0]
			}

			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	f000 f9cb 	bl	8000f28 <isButtonPressed>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d015      	beq.n	8000bc4 <fsm_modify_timer_control+0x1dc>
				time_input = (time_input + 1) % 100; //99 is the max value
 8000b98:	4b3a      	ldr	r3, [pc, #232]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	1c5a      	adds	r2, r3, #1
 8000b9e:	4b3b      	ldr	r3, [pc, #236]	; (8000c8c <fsm_modify_timer_control+0x2a4>)
 8000ba0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ba4:	1159      	asrs	r1, r3, #5
 8000ba6:	17d3      	asrs	r3, r2, #31
 8000ba8:	1acb      	subs	r3, r1, r3
 8000baa:	2164      	movs	r1, #100	; 0x64
 8000bac:	fb01 f303 	mul.w	r3, r1, r3
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	4a34      	ldr	r2, [pc, #208]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000bb4:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //1 is invalid value
 8000bb6:	4b33      	ldr	r3, [pc, #204]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d102      	bne.n	8000bc4 <fsm_modify_timer_control+0x1dc>
 8000bbe:	4b31      	ldr	r3, [pc, #196]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)) {
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f000 f9af 	bl	8000f28 <isButtonPressed>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f000 810d 	beq.w	8000dec <fsm_modify_timer_control+0x404>
				clearAllLed();
 8000bd2:	f7ff fb27 	bl	8000224 <clearAllLed>
				time_input = 1;
 8000bd6:	4b2b      	ldr	r3, [pc, #172]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_RED2;
 8000bdc:	4b27      	ldr	r3, [pc, #156]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000bde:	220f      	movs	r2, #15
 8000be0:	601a      	str	r2, [r3, #0]
			}
			break;
 8000be2:	e103      	b.n	8000dec <fsm_modify_timer_control+0x404>

		case MODIFY_RED2:

			//set mode to display
			mode = 5;
 8000be4:	4b26      	ldr	r3, [pc, #152]	; (8000c80 <fsm_modify_timer_control+0x298>)
 8000be6:	2205      	movs	r2, #5
 8000be8:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000bea:	f000 fd9b 	bl	8001724 <isTimer1Expired>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d002      	beq.n	8000bfa <fsm_modify_timer_control+0x212>
				setTimer1(100);
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f000 fc9b 	bl	8001530 <setTimer1>
//				toggleRed1();
//				toggleRed2();
			}
			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)) {
 8000bfa:	2002      	movs	r0, #2
 8000bfc:	f000 f994 	bl	8000f28 <isButtonPressed>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d00e      	beq.n	8000c24 <fsm_modify_timer_control+0x23c>
				clearAllLed();
 8000c06:	f7ff fb0d 	bl	8000224 <clearAllLed>
				//set new duration1 for green led
				red_duration2 = time_input * 100;
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2264      	movs	r2, #100	; 0x64
 8000c10:	fb02 f303 	mul.w	r3, r2, r3
 8000c14:	4a20      	ldr	r2, [pc, #128]	; (8000c98 <fsm_modify_timer_control+0x2b0>)
 8000c16:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_YELLOW2;
 8000c1e:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000c20:	2210      	movs	r2, #16
 8000c22:	601a      	str	r2, [r3, #0]
			}

			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 f97f 	bl	8000f28 <isButtonPressed>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d015      	beq.n	8000c5c <fsm_modify_timer_control+0x274>
				time_input = (time_input + 1) % 100; //99 is the max value
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	1c5a      	adds	r2, r3, #1
 8000c36:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <fsm_modify_timer_control+0x2a4>)
 8000c38:	fb83 1302 	smull	r1, r3, r3, r2
 8000c3c:	1159      	asrs	r1, r3, #5
 8000c3e:	17d3      	asrs	r3, r2, #31
 8000c40:	1acb      	subs	r3, r1, r3
 8000c42:	2164      	movs	r1, #100	; 0x64
 8000c44:	fb01 f303 	mul.w	r3, r1, r3
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c4c:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //1 is invalid value
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d102      	bne.n	8000c5c <fsm_modify_timer_control+0x274>
 8000c56:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)) {
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f000 f963 	bl	8000f28 <isButtonPressed>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	f000 80c3 	beq.w	8000df0 <fsm_modify_timer_control+0x408>
				clearAllLed();
 8000c6a:	f7ff fadb 	bl	8000224 <clearAllLed>
				time_input = 1;
 8000c6e:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <fsm_modify_timer_control+0x29c>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_YELLOW2;
 8000c74:	4b01      	ldr	r3, [pc, #4]	; (8000c7c <fsm_modify_timer_control+0x294>)
 8000c76:	2210      	movs	r2, #16
 8000c78:	601a      	str	r2, [r3, #0]
			}
			break;
 8000c7a:	e0b9      	b.n	8000df0 <fsm_modify_timer_control+0x408>
 8000c7c:	20000010 	.word	0x20000010
 8000c80:	20000030 	.word	0x20000030
 8000c84:	2000002c 	.word	0x2000002c
 8000c88:	20000014 	.word	0x20000014
 8000c8c:	51eb851f 	.word	0x51eb851f
 8000c90:	20000018 	.word	0x20000018
 8000c94:	2000001c 	.word	0x2000001c
 8000c98:	20000020 	.word	0x20000020

		case MODIFY_YELLOW2:
			//set mode to display
			mode = 6;
 8000c9c:	4b58      	ldr	r3, [pc, #352]	; (8000e00 <fsm_modify_timer_control+0x418>)
 8000c9e:	2206      	movs	r2, #6
 8000ca0:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000ca2:	f000 fd3f 	bl	8001724 <isTimer1Expired>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d002      	beq.n	8000cb2 <fsm_modify_timer_control+0x2ca>
				setTimer1(100);
 8000cac:	2064      	movs	r0, #100	; 0x64
 8000cae:	f000 fc3f 	bl	8001530 <setTimer1>
//				toggleYellow1();
//				toggleYellow2();
			}

			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)){
 8000cb2:	2002      	movs	r0, #2
 8000cb4:	f000 f938 	bl	8000f28 <isButtonPressed>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d00e      	beq.n	8000cdc <fsm_modify_timer_control+0x2f4>
				clearAllLed();
 8000cbe:	f7ff fab1 	bl	8000224 <clearAllLed>
				//set new duration1 for yellow led
				yellow_duration2 = time_input * 100;
 8000cc2:	4b50      	ldr	r3, [pc, #320]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2264      	movs	r2, #100	; 0x64
 8000cc8:	fb02 f303 	mul.w	r3, r2, r3
 8000ccc:	4a4e      	ldr	r2, [pc, #312]	; (8000e08 <fsm_modify_timer_control+0x420>)
 8000cce:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000cd0:	4b4c      	ldr	r3, [pc, #304]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_GREEN2;
 8000cd6:	4b4d      	ldr	r3, [pc, #308]	; (8000e0c <fsm_modify_timer_control+0x424>)
 8000cd8:	2211      	movs	r2, #17
 8000cda:	601a      	str	r2, [r3, #0]
			}

			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f000 f923 	bl	8000f28 <isButtonPressed>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d015      	beq.n	8000d14 <fsm_modify_timer_control+0x32c>
				time_input = (time_input + 1) % 100; //99 is the max value
 8000ce8:	4b46      	ldr	r3, [pc, #280]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	1c5a      	adds	r2, r3, #1
 8000cee:	4b48      	ldr	r3, [pc, #288]	; (8000e10 <fsm_modify_timer_control+0x428>)
 8000cf0:	fb83 1302 	smull	r1, r3, r3, r2
 8000cf4:	1159      	asrs	r1, r3, #5
 8000cf6:	17d3      	asrs	r3, r2, #31
 8000cf8:	1acb      	subs	r3, r1, r3
 8000cfa:	2164      	movs	r1, #100	; 0x64
 8000cfc:	fb01 f303 	mul.w	r3, r1, r3
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	4a40      	ldr	r2, [pc, #256]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d04:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //0 is invalid value
 8000d06:	4b3f      	ldr	r3, [pc, #252]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d102      	bne.n	8000d14 <fsm_modify_timer_control+0x32c>
 8000d0e:	4b3d      	ldr	r3, [pc, #244]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)) {
 8000d14:	2000      	movs	r0, #0
 8000d16:	f000 f907 	bl	8000f28 <isButtonPressed>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d069      	beq.n	8000df4 <fsm_modify_timer_control+0x40c>
				clearAllLed();
 8000d20:	f7ff fa80 	bl	8000224 <clearAllLed>
				time_input = 1;
 8000d24:	4b37      	ldr	r3, [pc, #220]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	601a      	str	r2, [r3, #0]
				status3 = MODIFY_GREEN2;
 8000d2a:	4b38      	ldr	r3, [pc, #224]	; (8000e0c <fsm_modify_timer_control+0x424>)
 8000d2c:	2211      	movs	r2, #17
 8000d2e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000d30:	e060      	b.n	8000df4 <fsm_modify_timer_control+0x40c>

		case MODIFY_GREEN2:
			//set mode to display
			mode = 7;
 8000d32:	4b33      	ldr	r3, [pc, #204]	; (8000e00 <fsm_modify_timer_control+0x418>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	601a      	str	r2, [r3, #0]
			if(isTimer1Expired()) {
 8000d38:	f000 fcf4 	bl	8001724 <isTimer1Expired>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d002      	beq.n	8000d48 <fsm_modify_timer_control+0x360>
				setTimer1(100);
 8000d42:	2064      	movs	r0, #100	; 0x64
 8000d44:	f000 fbf4 	bl	8001530 <setTimer1>
//				toggleGreen1();
//				toggleGreen2();
			}
			//check if user want to apply new duration1 and return auto mode
			if(isButtonPressed(RETURN)) {
 8000d48:	2002      	movs	r0, #2
 8000d4a:	f000 f8ed 	bl	8000f28 <isButtonPressed>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d014      	beq.n	8000d7e <fsm_modify_timer_control+0x396>
				clearAllLed();
 8000d54:	f7ff fa66 	bl	8000224 <clearAllLed>
				//set new duration1 for green led
				green_duration2 = time_input * 100;
 8000d58:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2264      	movs	r2, #100	; 0x64
 8000d5e:	fb02 f303 	mul.w	r3, r2, r3
 8000d62:	4a2c      	ldr	r2, [pc, #176]	; (8000e14 <fsm_modify_timer_control+0x42c>)
 8000d64:	6013      	str	r3, [r2, #0]
				time_input = 1;
 8000d66:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]
				//turn on return flag for the fsm auto can change it's state
				returnFlag1 = 1;
 8000d6c:	4b2a      	ldr	r3, [pc, #168]	; (8000e18 <fsm_modify_timer_control+0x430>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	601a      	str	r2, [r3, #0]
				returnFlag2 = 1;
 8000d72:	4b2a      	ldr	r3, [pc, #168]	; (8000e1c <fsm_modify_timer_control+0x434>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	601a      	str	r2, [r3, #0]
				status3 = WAIT;
 8000d78:	4b24      	ldr	r3, [pc, #144]	; (8000e0c <fsm_modify_timer_control+0x424>)
 8000d7a:	2212      	movs	r2, #18
 8000d7c:	601a      	str	r2, [r3, #0]
				//set display pointer back to normal
			}

			//check if user want to increase time
			if(isButtonPressed(SET_TIME)) {
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 f8d2 	bl	8000f28 <isButtonPressed>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d015      	beq.n	8000db6 <fsm_modify_timer_control+0x3ce>
				time_input = (time_input + 1) % 100; //99 is the max value
 8000d8a:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <fsm_modify_timer_control+0x428>)
 8000d92:	fb83 1302 	smull	r1, r3, r3, r2
 8000d96:	1159      	asrs	r1, r3, #5
 8000d98:	17d3      	asrs	r3, r2, #31
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	2164      	movs	r1, #100	; 0x64
 8000d9e:	fb01 f303 	mul.w	r3, r1, r3
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	4a17      	ldr	r2, [pc, #92]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000da6:	6013      	str	r3, [r2, #0]
				if(time_input == 0) time_input = 1; //1 is invalid value
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d102      	bne.n	8000db6 <fsm_modify_timer_control+0x3ce>
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	601a      	str	r2, [r3, #0]
			}

			//check if user want to change mode
			if(isButtonPressed(CONTROL_MODE)){
 8000db6:	2000      	movs	r0, #0
 8000db8:	f000 f8b6 	bl	8000f28 <isButtonPressed>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d01a      	beq.n	8000df8 <fsm_modify_timer_control+0x410>
				time_input = 1;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <fsm_modify_timer_control+0x41c>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000dc8:	f7ff fa2c 	bl	8000224 <clearAllLed>
				returnFlag1 = 1;
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <fsm_modify_timer_control+0x430>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]
				returnFlag2 = 1;
 8000dd2:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <fsm_modify_timer_control+0x434>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]
				status3 = WAIT;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <fsm_modify_timer_control+0x424>)
 8000dda:	2212      	movs	r2, #18
 8000ddc:	601a      	str	r2, [r3, #0]
				//set display pointer back to normal
			}
			break;
 8000dde:	e00b      	b.n	8000df8 <fsm_modify_timer_control+0x410>
		case WAIT:
			//DO NOTHING
			break;

		default:
			break;
 8000de0:	bf00      	nop
 8000de2:	e00a      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000de4:	bf00      	nop
 8000de6:	e008      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000de8:	bf00      	nop
 8000dea:	e006      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000dec:	bf00      	nop
 8000dee:	e004      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000df0:	bf00      	nop
 8000df2:	e002      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000df4:	bf00      	nop
 8000df6:	e000      	b.n	8000dfa <fsm_modify_timer_control+0x412>
			break;
 8000df8:	bf00      	nop
	}
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000030 	.word	0x20000030
 8000e04:	2000002c 	.word	0x2000002c
 8000e08:	20000024 	.word	0x20000024
 8000e0c:	20000010 	.word	0x20000010
 8000e10:	51eb851f 	.word	0x51eb851f
 8000e14:	20000028 	.word	0x20000028
 8000e18:	20000068 	.word	0x20000068
 8000e1c:	2000006c 	.word	0x2000006c

08000e20 <button_reading>:
		flagForButtonPress1s[i] 	= BUTTON_FLAG_CLEAR;
		counterForButtonPress1s[i] 	= 0;
	}
}

void button_reading (void) {
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
for(unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000e26:	2300      	movs	r3, #0
 8000e28:	71fb      	strb	r3, [r7, #7]
 8000e2a:	e063      	b.n	8000ef4 <button_reading+0xd4>
	//propagate buffer stage 2 to stage 3
	debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000e2c:	79fa      	ldrb	r2, [r7, #7]
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	4935      	ldr	r1, [pc, #212]	; (8000f08 <button_reading+0xe8>)
 8000e32:	5c89      	ldrb	r1, [r1, r2]
 8000e34:	4a35      	ldr	r2, [pc, #212]	; (8000f0c <button_reading+0xec>)
 8000e36:	54d1      	strb	r1, [r2, r3]
	//propagate buffer stage 1 to stage 2
	debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000e38:	79fa      	ldrb	r2, [r7, #7]
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4934      	ldr	r1, [pc, #208]	; (8000f10 <button_reading+0xf0>)
 8000e3e:	5c89      	ldrb	r1, [r1, r2]
 8000e40:	4a31      	ldr	r2, [pc, #196]	; (8000f08 <button_reading+0xe8>)
 8000e42:	54d1      	strb	r1, [r2, r3]
	//update the lasted button state in buffer 1
	//debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(INPUT_PORT, buttonPin[i]);
	if((debounceButtonBuffer2[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer3[i])){
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	4a30      	ldr	r2, [pc, #192]	; (8000f08 <button_reading+0xe8>)
 8000e48:	5cd2      	ldrb	r2, [r2, r3]
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	4930      	ldr	r1, [pc, #192]	; (8000f10 <button_reading+0xf0>)
 8000e4e:	5ccb      	ldrb	r3, [r1, r3]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d14c      	bne.n	8000eee <button_reading+0xce>
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	4a2c      	ldr	r2, [pc, #176]	; (8000f08 <button_reading+0xe8>)
 8000e58:	5cd2      	ldrb	r2, [r2, r3]
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	492b      	ldr	r1, [pc, #172]	; (8000f0c <button_reading+0xec>)
 8000e5e:	5ccb      	ldrb	r3, [r1, r3]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d144      	bne.n	8000eee <button_reading+0xce>
		if(debounceButtonBuffer3[i] != debounceButtonBuffer4[i]){
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4a29      	ldr	r2, [pc, #164]	; (8000f0c <button_reading+0xec>)
 8000e68:	5cd2      	ldrb	r2, [r2, r3]
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	4929      	ldr	r1, [pc, #164]	; (8000f14 <button_reading+0xf4>)
 8000e6e:	5ccb      	ldrb	r3, [r1, r3]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d023      	beq.n	8000ebc <button_reading+0x9c>
		    //state different, mean there's a transistion in button stae
			debounceButtonBuffer4[i] = debounceButtonBuffer3[i];
 8000e74:	79fa      	ldrb	r2, [r7, #7]
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	4924      	ldr	r1, [pc, #144]	; (8000f0c <button_reading+0xec>)
 8000e7a:	5c89      	ldrb	r1, [r1, r2]
 8000e7c:	4a25      	ldr	r2, [pc, #148]	; (8000f14 <button_reading+0xf4>)
 8000e7e:	54d1      	strb	r1, [r2, r3]
			if(debounceButtonBuffer4[i] == BUTTON_IS_PRESSED){
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	4a24      	ldr	r2, [pc, #144]	; (8000f14 <button_reading+0xf4>)
 8000e84:	5cd3      	ldrb	r3, [r2, r3]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d109      	bne.n	8000e9e <button_reading+0x7e>
			    //on falling edge of transition
				TimeOutForKeyPress = 500;   //aditional feature
 8000e8a:	4b23      	ldr	r3, [pc, #140]	; (8000f18 <button_reading+0xf8>)
 8000e8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e90:	601a      	str	r2, [r3, #0]
				buttonFlags[i] = BUTTON_FLAG_SET;
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	4a21      	ldr	r2, [pc, #132]	; (8000f1c <button_reading+0xfc>)
 8000e96:	2101      	movs	r1, #1
 8000e98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000e9c:	e027      	b.n	8000eee <button_reading+0xce>
			} else {
			    //rising eadge, which mean button is release;
				TimeOutForKeyPress--;
 8000e9e:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <button_reading+0xf8>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	4a1c      	ldr	r2, [pc, #112]	; (8000f18 <button_reading+0xf8>)
 8000ea6:	6013      	str	r3, [r2, #0]
				counterForButtonPress1s[i] = 0;
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	; (8000f20 <button_reading+0x100>)
 8000eac:	2100      	movs	r1, #0
 8000eae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				debounceButtonBuffer4[i] = BUTTON_IS_RELEASED;
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	4a17      	ldr	r2, [pc, #92]	; (8000f14 <button_reading+0xf4>)
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	54d1      	strb	r1, [r2, r3]
 8000eba:	e018      	b.n	8000eee <button_reading+0xce>
			}
		} else {
		    //buffer same state, which mean key is stil hold, increase counter
			if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4a18      	ldr	r2, [pc, #96]	; (8000f20 <button_reading+0x100>)
 8000ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec4:	2b63      	cmp	r3, #99	; 0x63
 8000ec6:	d812      	bhi.n	8000eee <button_reading+0xce>
				counterForButtonPress1s[i]++;
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	4a15      	ldr	r2, [pc, #84]	; (8000f20 <button_reading+0x100>)
 8000ecc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ed0:	3201      	adds	r2, #1
 8000ed2:	b291      	uxth	r1, r2
 8000ed4:	4a12      	ldr	r2, [pc, #72]	; (8000f20 <button_reading+0x100>)
 8000ed6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == DURATION_FOR_AUTO_INCREASING){
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	4a10      	ldr	r2, [pc, #64]	; (8000f20 <button_reading+0x100>)
 8000ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ee2:	2b64      	cmp	r3, #100	; 0x64
 8000ee4:	d103      	bne.n	8000eee <button_reading+0xce>
				    flagForButtonPress1s[i] = BUTTON_FLAG_SET;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4a0e      	ldr	r2, [pc, #56]	; (8000f24 <button_reading+0x104>)
 8000eea:	2101      	movs	r1, #1
 8000eec:	54d1      	strb	r1, [r2, r3]
for(unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	71fb      	strb	r3, [r7, #7]
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d998      	bls.n	8000e2c <button_reading+0xc>
				}
			}
		}
	}
}
}
 8000efa:	bf00      	nop
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000080 	.word	0x20000080
 8000f0c:	20000084 	.word	0x20000084
 8000f10:	2000007c 	.word	0x2000007c
 8000f14:	20000088 	.word	0x20000088
 8000f18:	20000034 	.word	0x20000034
 8000f1c:	20000070 	.word	0x20000070
 8000f20:	20000090 	.word	0x20000090
 8000f24:	2000008c 	.word	0x2000008c

08000f28 <isButtonPressed>:

unsigned char isButtonPressed(unsigned char index){
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d901      	bls.n	8000f3c <isButtonPressed+0x14>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	e00d      	b.n	8000f58 <isButtonPressed+0x30>
	if(buttonFlags[index] == BUTTON_FLAG_SET){
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	4a09      	ldr	r2, [pc, #36]	; (8000f64 <isButtonPressed+0x3c>)
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d106      	bne.n	8000f56 <isButtonPressed+0x2e>
		//clear button flags and return
		buttonFlags[index] = BUTTON_FLAG_CLEAR;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <isButtonPressed+0x3c>)
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <isButtonPressed+0x30>
	} else return 0;
 8000f56:	2300      	movs	r3, #0
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000070 	.word	0x20000070

08000f68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6c:	f000 fc48 	bl	8001800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f70:	f000 f814 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f74:	f000 f940 	bl	80011f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f78:	f000 f852 	bl	8001020 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000f7c:	f000 f912 	bl	80011a4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000f80:	f000 f89a 	bl	80010b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f84:	4804      	ldr	r0, [pc, #16]	; (8000f98 <main+0x30>)
 8000f86:	f001 fbb1 	bl	80026ec <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm1_automatic_run();
 8000f8a:	f7ff f969 	bl	8000260 <fsm1_automatic_run>
	  fsm2_automatic_run();
 8000f8e:	f7ff fb49 	bl	8000624 <fsm2_automatic_run>
	  fsm_modify_timer_control();
 8000f92:	f7ff fd29 	bl	80009e8 <fsm_modify_timer_control>
	  fsm1_automatic_run();
 8000f96:	e7f8      	b.n	8000f8a <main+0x22>
 8000f98:	20000098 	.word	0x20000098

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b090      	sub	sp, #64	; 0x40
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0318 	add.w	r3, r7, #24
 8000fa6:	2228      	movs	r2, #40	; 0x28
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f002 fae6 	bl	800357c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc6:	2310      	movs	r3, #16
 8000fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000fd2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd8:	f107 0318 	add.w	r3, r7, #24
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 ff1b 	bl	8001e18 <HAL_RCC_OscConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000fe8:	f000 f97e 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fec:	230f      	movs	r3, #15
 8000fee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ff8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ffc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	2102      	movs	r1, #2
 8001006:	4618      	mov	r0, r3
 8001008:	f001 f988 	bl	800231c <HAL_RCC_ClockConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001012:	f000 f969 	bl	80012e8 <Error_Handler>
  }
}
 8001016:	bf00      	nop
 8001018:	3740      	adds	r7, #64	; 0x40
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001034:	463b      	mov	r3, r7
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800103c:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <MX_TIM2_Init+0x94>)
 800103e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001042:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_TIM2_Init+0x94>)
 8001046:	223f      	movs	r2, #63	; 0x3f
 8001048:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <MX_TIM2_Init+0x94>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_TIM2_Init+0x94>)
 8001052:	f242 720f 	movw	r2, #9999	; 0x270f
 8001056:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <MX_TIM2_Init+0x94>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_TIM2_Init+0x94>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001064:	4813      	ldr	r0, [pc, #76]	; (80010b4 <MX_TIM2_Init+0x94>)
 8001066:	f001 faf1 	bl	800264c <HAL_TIM_Base_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001070:	f000 f93a 	bl	80012e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001078:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800107a:	f107 0308 	add.w	r3, r7, #8
 800107e:	4619      	mov	r1, r3
 8001080:	480c      	ldr	r0, [pc, #48]	; (80010b4 <MX_TIM2_Init+0x94>)
 8001082:	f001 fda3 	bl	8002bcc <HAL_TIM_ConfigClockSource>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800108c:	f000 f92c 	bl	80012e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001090:	2300      	movs	r3, #0
 8001092:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001098:	463b      	mov	r3, r7
 800109a:	4619      	mov	r1, r3
 800109c:	4805      	ldr	r0, [pc, #20]	; (80010b4 <MX_TIM2_Init+0x94>)
 800109e:	f002 f8fd 	bl	800329c <HAL_TIMEx_MasterConfigSynchronization>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010a8:	f000 f91e 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000098 	.word	0x20000098

080010b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08e      	sub	sp, #56	; 0x38
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010cc:	f107 0320 	add.w	r3, r7, #32
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
 80010e4:	615a      	str	r2, [r3, #20]
 80010e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010e8:	4b2c      	ldr	r3, [pc, #176]	; (800119c <MX_TIM3_Init+0xe4>)
 80010ea:	4a2d      	ldr	r2, [pc, #180]	; (80011a0 <MX_TIM3_Init+0xe8>)
 80010ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010ee:	4b2b      	ldr	r3, [pc, #172]	; (800119c <MX_TIM3_Init+0xe4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b29      	ldr	r3, [pc, #164]	; (800119c <MX_TIM3_Init+0xe4>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095;
 80010fa:	4b28      	ldr	r3, [pc, #160]	; (800119c <MX_TIM3_Init+0xe4>)
 80010fc:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001100:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001102:	4b26      	ldr	r3, [pc, #152]	; (800119c <MX_TIM3_Init+0xe4>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001108:	4b24      	ldr	r3, [pc, #144]	; (800119c <MX_TIM3_Init+0xe4>)
 800110a:	2200      	movs	r2, #0
 800110c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800110e:	4823      	ldr	r0, [pc, #140]	; (800119c <MX_TIM3_Init+0xe4>)
 8001110:	f001 fa9c 	bl	800264c <HAL_TIM_Base_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800111a:	f000 f8e5 	bl	80012e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001122:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001124:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001128:	4619      	mov	r1, r3
 800112a:	481c      	ldr	r0, [pc, #112]	; (800119c <MX_TIM3_Init+0xe4>)
 800112c:	f001 fd4e 	bl	8002bcc <HAL_TIM_ConfigClockSource>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001136:	f000 f8d7 	bl	80012e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800113a:	4818      	ldr	r0, [pc, #96]	; (800119c <MX_TIM3_Init+0xe4>)
 800113c:	f001 fb28 	bl	8002790 <HAL_TIM_PWM_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001146:	f000 f8cf 	bl	80012e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800114a:	2300      	movs	r3, #0
 800114c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001152:	f107 0320 	add.w	r3, r7, #32
 8001156:	4619      	mov	r1, r3
 8001158:	4810      	ldr	r0, [pc, #64]	; (800119c <MX_TIM3_Init+0xe4>)
 800115a:	f002 f89f 	bl	800329c <HAL_TIMEx_MasterConfigSynchronization>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001164:	f000 f8c0 	bl	80012e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001168:	2360      	movs	r3, #96	; 0x60
 800116a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	2200      	movs	r2, #0
 800117c:	4619      	mov	r1, r3
 800117e:	4807      	ldr	r0, [pc, #28]	; (800119c <MX_TIM3_Init+0xe4>)
 8001180:	f001 fc66 	bl	8002a50 <HAL_TIM_PWM_ConfigChannel>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800118a:	f000 f8ad 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800118e:	4803      	ldr	r0, [pc, #12]	; (800119c <MX_TIM3_Init+0xe4>)
 8001190:	f000 f91a 	bl	80013c8 <HAL_TIM_MspPostInit>

}
 8001194:	bf00      	nop
 8001196:	3738      	adds	r7, #56	; 0x38
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200000e0 	.word	0x200000e0
 80011a0:	40000400 	.word	0x40000400

080011a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <MX_USART2_UART_Init+0x50>)
 80011ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011ca:	220c      	movs	r2, #12
 80011cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_USART2_UART_Init+0x4c>)
 80011dc:	f002 f8ce 	bl	800337c <HAL_UART_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011e6:	f000 f87f 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000128 	.word	0x20000128
 80011f4:	40004400 	.word	0x40004400

080011f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b2d      	ldr	r3, [pc, #180]	; (80012c4 <MX_GPIO_Init+0xcc>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a2c      	ldr	r2, [pc, #176]	; (80012c4 <MX_GPIO_Init+0xcc>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <MX_GPIO_Init+0xcc>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <MX_GPIO_Init+0xcc>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a26      	ldr	r2, [pc, #152]	; (80012c4 <MX_GPIO_Init+0xcc>)
 800122a:	f043 0308 	orr.w	r3, r3, #8
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <MX_GPIO_Init+0xcc>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	603b      	str	r3, [r7, #0]
 800123a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L0_EN0_GPIO_Port, L0_EN0_Pin, GPIO_PIN_RESET);
 800123c:	2200      	movs	r2, #0
 800123e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001242:	4821      	ldr	r0, [pc, #132]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001244:	f000 fdd0 	bl	8001de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L0_EN1_Pin|L1_EN1_Pin|L1_EN0_Pin, GPIO_PIN_RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	2138      	movs	r1, #56	; 0x38
 800124c:	481f      	ldr	r0, [pc, #124]	; (80012cc <MX_GPIO_Init+0xd4>)
 800124e:	f000 fdcb 	bl	8001de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ButtonL0_1_Pin ButtonL1_0_Pin ButtonL1_1_Pin */
  GPIO_InitStruct.Pin = ButtonL0_1_Pin|ButtonL1_0_Pin|ButtonL1_1_Pin;
 8001252:	2313      	movs	r3, #19
 8001254:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800125a:	2301      	movs	r3, #1
 800125c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f107 0308 	add.w	r3, r7, #8
 8001262:	4619      	mov	r1, r3
 8001264:	4818      	ldr	r0, [pc, #96]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001266:	f000 fc3b 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ButtonL0_1B0_Pin */
  GPIO_InitStruct.Pin = ButtonL0_1B0_Pin;
 800126a:	2301      	movs	r3, #1
 800126c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001272:	2301      	movs	r3, #1
 8001274:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ButtonL0_1B0_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	4619      	mov	r1, r3
 800127c:	4813      	ldr	r0, [pc, #76]	; (80012cc <MX_GPIO_Init+0xd4>)
 800127e:	f000 fc2f 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : L0_EN0_Pin */
  GPIO_InitStruct.Pin = L0_EN0_Pin;
 8001282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001286:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2302      	movs	r3, #2
 8001292:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(L0_EN0_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	4619      	mov	r1, r3
 800129a:	480b      	ldr	r0, [pc, #44]	; (80012c8 <MX_GPIO_Init+0xd0>)
 800129c:	f000 fc20 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure GPIO pins : L0_EN1_Pin L1_EN1_Pin L1_EN0_Pin */
  GPIO_InitStruct.Pin = L0_EN1_Pin|L1_EN1_Pin|L1_EN0_Pin;
 80012a0:	2338      	movs	r3, #56	; 0x38
 80012a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2302      	movs	r3, #2
 80012ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	4619      	mov	r1, r3
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_GPIO_Init+0xd4>)
 80012b8:	f000 fc12 	bl	8001ae0 <HAL_GPIO_Init>

}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010800 	.word	0x40010800
 80012cc:	40010c00 	.word	0x40010c00

080012d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	timerRun();
 80012d8:	f000 f9ba 	bl	8001650 <timerRun>
	button_reading();
 80012dc:	f7ff fda0 	bl	8000e20 <button_reading>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ec:	b672      	cpsid	i
}
 80012ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <Error_Handler+0x8>
	...

080012f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_MspInit+0x5c>)
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	4a14      	ldr	r2, [pc, #80]	; (8001350 <HAL_MspInit+0x5c>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6193      	str	r3, [r2, #24]
 8001306:	4b12      	ldr	r3, [pc, #72]	; (8001350 <HAL_MspInit+0x5c>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <HAL_MspInit+0x5c>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <HAL_MspInit+0x5c>)
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131c:	61d3      	str	r3, [r2, #28]
 800131e:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <HAL_MspInit+0x5c>)
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <HAL_MspInit+0x60>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <HAL_MspInit+0x60>)
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	40021000 	.word	0x40021000
 8001354:	40010000 	.word	0x40010000

08001358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001368:	d114      	bne.n	8001394 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	4a14      	ldr	r2, [pc, #80]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	61d3      	str	r3, [r2, #28]
 8001376:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 8001378:	69db      	ldr	r3, [r3, #28]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	201c      	movs	r0, #28
 8001388:	f000 fb73 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800138c:	201c      	movs	r0, #28
 800138e:	f000 fb8c 	bl	8001aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001392:	e010      	b.n	80013b6 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <HAL_TIM_Base_MspInit+0x6c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d10b      	bne.n	80013b6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800139e:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	61d3      	str	r3, [r2, #28]
 80013aa:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_TIM_Base_MspInit+0x68>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	68bb      	ldr	r3, [r7, #8]
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40000400 	.word	0x40000400

080013c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 0310 	add.w	r3, r7, #16
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a0f      	ldr	r2, [pc, #60]	; (8001420 <HAL_TIM_MspPostInit+0x58>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d117      	bne.n	8001418 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <HAL_TIM_MspPostInit+0x5c>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a0d      	ldr	r2, [pc, #52]	; (8001424 <HAL_TIM_MspPostInit+0x5c>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_TIM_MspPostInit+0x5c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001400:	2340      	movs	r3, #64	; 0x40
 8001402:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2302      	movs	r3, #2
 800140a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <HAL_TIM_MspPostInit+0x60>)
 8001414:	f000 fb64 	bl	8001ae0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001418:	bf00      	nop
 800141a:	3720      	adds	r7, #32
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40000400 	.word	0x40000400
 8001424:	40021000 	.word	0x40021000
 8001428:	40010800 	.word	0x40010800

0800142c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a1b      	ldr	r2, [pc, #108]	; (80014b4 <HAL_UART_MspInit+0x88>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d12f      	bne.n	80014ac <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144c:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 800144e:	69db      	ldr	r3, [r3, #28]
 8001450:	4a19      	ldr	r2, [pc, #100]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 8001452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001456:	61d3      	str	r3, [r2, #28]
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001464:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a13      	ldr	r2, [pc, #76]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <HAL_UART_MspInit+0x8c>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800147c:	2304      	movs	r3, #4
 800147e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001480:	2302      	movs	r3, #2
 8001482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001484:	2303      	movs	r3, #3
 8001486:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	4619      	mov	r1, r3
 800148e:	480b      	ldr	r0, [pc, #44]	; (80014bc <HAL_UART_MspInit+0x90>)
 8001490:	f000 fb26 	bl	8001ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001494:	2308      	movs	r3, #8
 8001496:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <HAL_UART_MspInit+0x90>)
 80014a8:	f000 fb1a 	bl	8001ae0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014ac:	bf00      	nop
 80014ae:	3720      	adds	r7, #32
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40004400 	.word	0x40004400
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010800 	.word	0x40010800

080014c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <NMI_Handler+0x4>

080014c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ca:	e7fe      	b.n	80014ca <HardFault_Handler+0x4>

080014cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <MemManage_Handler+0x4>

080014d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <BusFault_Handler+0x4>

080014d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <UsageFault_Handler+0x4>

080014de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr

08001502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001506:	f000 f9c1 	bl	800188c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001514:	4802      	ldr	r0, [pc, #8]	; (8001520 <TIM2_IRQHandler+0x10>)
 8001516:	f001 f993 	bl	8002840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000098 	.word	0x20000098

08001524 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <setTimer1>:
void setTimer0(int duration){
	timer0_cnt = duration;
	timer0_flag = 0;
}

void setTimer1(int duration){
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	timer1_cnt = duration;
 8001538:	4a05      	ldr	r2, [pc, #20]	; (8001550 <setTimer1+0x20>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <setTimer1+0x24>)
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000170 	.word	0x20000170
 8001554:	20000184 	.word	0x20000184

08001558 <setTimer2>:
void setTimer2(int duration){
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	timer2_cnt = duration;
 8001560:	4a05      	ldr	r2, [pc, #20]	; (8001578 <setTimer2+0x20>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001566:	4b05      	ldr	r3, [pc, #20]	; (800157c <setTimer2+0x24>)
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	20000174 	.word	0x20000174
 800157c:	20000188 	.word	0x20000188

08001580 <setTimer3>:

void setTimer3(int duration){
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	timer3_cnt = duration;
 8001588:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <setTimer3+0x20>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <setTimer3+0x24>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	20000178 	.word	0x20000178
 80015a4:	2000018c 	.word	0x2000018c

080015a8 <setTimer4>:

void setTimer4(int duration){
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	timer4_cnt = duration;
 80015b0:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <setTimer4+0x20>)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 80015b6:	4b05      	ldr	r3, [pc, #20]	; (80015cc <setTimer4+0x24>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	2000017c 	.word	0x2000017c
 80015cc:	20000190 	.word	0x20000190

080015d0 <clearTimer1>:
void clearTimer0(){
	timer0_cnt = 0;
	timer0_flag = 0;
}

void clearTimer1(){
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
	timer1_cnt = 0;
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <clearTimer1+0x18>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
	timer1_flag = 0;
 80015da:	4b04      	ldr	r3, [pc, #16]	; (80015ec <clearTimer1+0x1c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	20000170 	.word	0x20000170
 80015ec:	20000184 	.word	0x20000184

080015f0 <clearTimer2>:

void clearTimer2(){
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
	timer2_cnt = 0;
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <clearTimer2+0x18>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
	timer2_flag = 0;
 80015fa:	4b04      	ldr	r3, [pc, #16]	; (800160c <clearTimer2+0x1c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	20000174 	.word	0x20000174
 800160c:	20000188 	.word	0x20000188

08001610 <clearTimer3>:

void clearTimer3(){
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	timer3_cnt = 0;
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <clearTimer3+0x18>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 800161a:	4b04      	ldr	r3, [pc, #16]	; (800162c <clearTimer3+0x1c>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000178 	.word	0x20000178
 800162c:	2000018c 	.word	0x2000018c

08001630 <clearTimer4>:

void clearTimer4(){
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
	timer4_cnt = 0;
 8001634:	4b04      	ldr	r3, [pc, #16]	; (8001648 <clearTimer4+0x18>)
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
	timer4_flag = 0;
 800163a:	4b04      	ldr	r3, [pc, #16]	; (800164c <clearTimer4+0x1c>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	2000017c 	.word	0x2000017c
 800164c:	20000190 	.word	0x20000190

08001650 <timerRun>:

void timerRun(){
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
	if(timer0_cnt > 0){
 8001654:	4b29      	ldr	r3, [pc, #164]	; (80016fc <timerRun+0xac>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	dd0b      	ble.n	8001674 <timerRun+0x24>
		timer0_cnt--;
 800165c:	4b27      	ldr	r3, [pc, #156]	; (80016fc <timerRun+0xac>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	3b01      	subs	r3, #1
 8001662:	4a26      	ldr	r2, [pc, #152]	; (80016fc <timerRun+0xac>)
 8001664:	6013      	str	r3, [r2, #0]
		if(timer0_cnt <= 0) timer0_flag = 1;
 8001666:	4b25      	ldr	r3, [pc, #148]	; (80016fc <timerRun+0xac>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	dc02      	bgt.n	8001674 <timerRun+0x24>
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <timerRun+0xb0>)
 8001670:	2201      	movs	r2, #1
 8001672:	601a      	str	r2, [r3, #0]
	}
	if(timer1_cnt > 0){
 8001674:	4b23      	ldr	r3, [pc, #140]	; (8001704 <timerRun+0xb4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	dd0b      	ble.n	8001694 <timerRun+0x44>
		timer1_cnt--;
 800167c:	4b21      	ldr	r3, [pc, #132]	; (8001704 <timerRun+0xb4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3b01      	subs	r3, #1
 8001682:	4a20      	ldr	r2, [pc, #128]	; (8001704 <timerRun+0xb4>)
 8001684:	6013      	str	r3, [r2, #0]
		if(timer1_cnt <= 0) timer1_flag = 1;
 8001686:	4b1f      	ldr	r3, [pc, #124]	; (8001704 <timerRun+0xb4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	dc02      	bgt.n	8001694 <timerRun+0x44>
 800168e:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <timerRun+0xb8>)
 8001690:	2201      	movs	r2, #1
 8001692:	601a      	str	r2, [r3, #0]
	}
	if(timer2_cnt > 0){
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <timerRun+0xbc>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	dd0b      	ble.n	80016b4 <timerRun+0x64>
		timer2_cnt--;
 800169c:	4b1b      	ldr	r3, [pc, #108]	; (800170c <timerRun+0xbc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3b01      	subs	r3, #1
 80016a2:	4a1a      	ldr	r2, [pc, #104]	; (800170c <timerRun+0xbc>)
 80016a4:	6013      	str	r3, [r2, #0]
		if(timer2_cnt <= 0) timer2_flag = 1;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <timerRun+0xbc>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	dc02      	bgt.n	80016b4 <timerRun+0x64>
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <timerRun+0xc0>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	601a      	str	r2, [r3, #0]
	}
	if(timer3_cnt > 0){
 80016b4:	4b17      	ldr	r3, [pc, #92]	; (8001714 <timerRun+0xc4>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	dd0b      	ble.n	80016d4 <timerRun+0x84>
		timer3_cnt--;
 80016bc:	4b15      	ldr	r3, [pc, #84]	; (8001714 <timerRun+0xc4>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	4a14      	ldr	r2, [pc, #80]	; (8001714 <timerRun+0xc4>)
 80016c4:	6013      	str	r3, [r2, #0]
		if(timer3_cnt <= 0) timer3_flag = 1;
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <timerRun+0xc4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	dc02      	bgt.n	80016d4 <timerRun+0x84>
 80016ce:	4b12      	ldr	r3, [pc, #72]	; (8001718 <timerRun+0xc8>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	601a      	str	r2, [r3, #0]
	}
	if(timer4_cnt > 0){
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <timerRun+0xcc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	dd0b      	ble.n	80016f4 <timerRun+0xa4>
		timer4_cnt--;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <timerRun+0xcc>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3b01      	subs	r3, #1
 80016e2:	4a0e      	ldr	r2, [pc, #56]	; (800171c <timerRun+0xcc>)
 80016e4:	6013      	str	r3, [r2, #0]
		if(timer4_cnt == 0) timer4_flag = 1;
 80016e6:	4b0d      	ldr	r3, [pc, #52]	; (800171c <timerRun+0xcc>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d102      	bne.n	80016f4 <timerRun+0xa4>
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <timerRun+0xd0>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	601a      	str	r2, [r3, #0]
	}
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	2000016c 	.word	0x2000016c
 8001700:	20000180 	.word	0x20000180
 8001704:	20000170 	.word	0x20000170
 8001708:	20000184 	.word	0x20000184
 800170c:	20000174 	.word	0x20000174
 8001710:	20000188 	.word	0x20000188
 8001714:	20000178 	.word	0x20000178
 8001718:	2000018c 	.word	0x2000018c
 800171c:	2000017c 	.word	0x2000017c
 8001720:	20000190 	.word	0x20000190

08001724 <isTimer1Expired>:
		timer0_flag = 0;
		return 1;
	} else return 0;
}

int isTimer1Expired(){
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
	if(timer1_flag == 1){
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <isTimer1Expired+0x20>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d104      	bne.n	800173a <isTimer1Expired+0x16>
		timer1_flag = 0;
 8001730:	4b04      	ldr	r3, [pc, #16]	; (8001744 <isTimer1Expired+0x20>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
		return 1;
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <isTimer1Expired+0x18>
	} else return 0;
 800173a:	2300      	movs	r3, #0
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000184 	.word	0x20000184

08001748 <isTimer2Expired>:

int isTimer2Expired(){
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
	if(timer2_flag == 1){
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <isTimer2Expired+0x20>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d104      	bne.n	800175e <isTimer2Expired+0x16>
		timer2_flag = 0;
 8001754:	4b04      	ldr	r3, [pc, #16]	; (8001768 <isTimer2Expired+0x20>)
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
		return 1;
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <isTimer2Expired+0x18>
	} else return 0;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	20000188 	.word	0x20000188

0800176c <isTimer3Expired>:

int isTimer3Expired(){
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
	if(timer3_flag == 1){
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <isTimer3Expired+0x20>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d104      	bne.n	8001782 <isTimer3Expired+0x16>
		timer3_flag = 0;
 8001778:	4b04      	ldr	r3, [pc, #16]	; (800178c <isTimer3Expired+0x20>)
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
		return 1;
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <isTimer3Expired+0x18>
	} else return 0;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	2000018c 	.word	0x2000018c

08001790 <isTimer4Expired>:

int isTimer4Expired(){
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
	if(timer4_flag == 1){
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <isTimer4Expired+0x20>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d104      	bne.n	80017a6 <isTimer4Expired+0x16>
		timer4_flag = 0;
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <isTimer4Expired+0x20>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
		return 1;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e000      	b.n	80017a8 <isTimer4Expired+0x18>
	} else return 0;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	20000190 	.word	0x20000190

080017b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b4:	480c      	ldr	r0, [pc, #48]	; (80017e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017b6:	490d      	ldr	r1, [pc, #52]	; (80017ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b8:	4a0d      	ldr	r2, [pc, #52]	; (80017f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017bc:	e002      	b.n	80017c4 <LoopCopyDataInit>

080017be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017c2:	3304      	adds	r3, #4

080017c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c8:	d3f9      	bcc.n	80017be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ca:	4a0a      	ldr	r2, [pc, #40]	; (80017f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017cc:	4c0a      	ldr	r4, [pc, #40]	; (80017f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d0:	e001      	b.n	80017d6 <LoopFillZerobss>

080017d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d4:	3204      	adds	r2, #4

080017d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d8:	d3fb      	bcc.n	80017d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017da:	f7ff fea3 	bl	8001524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017de:	f001 fea9 	bl	8003534 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017e2:	f7ff fbc1 	bl	8000f68 <main>
  bx lr
 80017e6:	4770      	bx	lr
  ldr r0, =_sdata
 80017e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ec:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80017f0:	080035d4 	.word	0x080035d4
  ldr r2, =_sbss
 80017f4:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80017f8:	20000198 	.word	0x20000198

080017fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017fc:	e7fe      	b.n	80017fc <ADC1_2_IRQHandler>
	...

08001800 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001804:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HAL_Init+0x28>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a07      	ldr	r2, [pc, #28]	; (8001828 <HAL_Init+0x28>)
 800180a:	f043 0310 	orr.w	r3, r3, #16
 800180e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001810:	2003      	movs	r0, #3
 8001812:	f000 f923 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001816:	200f      	movs	r0, #15
 8001818:	f000 f808 	bl	800182c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800181c:	f7ff fd6a 	bl	80012f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40022000 	.word	0x40022000

0800182c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <HAL_InitTick+0x54>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b12      	ldr	r3, [pc, #72]	; (8001884 <HAL_InitTick+0x58>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	4619      	mov	r1, r3
 800183e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001842:	fbb3 f3f1 	udiv	r3, r3, r1
 8001846:	fbb2 f3f3 	udiv	r3, r2, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f93b 	bl	8001ac6 <HAL_SYSTICK_Config>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e00e      	b.n	8001878 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b0f      	cmp	r3, #15
 800185e:	d80a      	bhi.n	8001876 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f000 f903 	bl	8001a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800186c:	4a06      	ldr	r2, [pc, #24]	; (8001888 <HAL_InitTick+0x5c>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001872:	2300      	movs	r3, #0
 8001874:	e000      	b.n	8001878 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000038 	.word	0x20000038
 8001884:	20000040 	.word	0x20000040
 8001888:	2000003c 	.word	0x2000003c

0800188c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <HAL_IncTick+0x1c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_IncTick+0x20>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4413      	add	r3, r2
 800189c:	4a03      	ldr	r2, [pc, #12]	; (80018ac <HAL_IncTick+0x20>)
 800189e:	6013      	str	r3, [r2, #0]
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr
 80018a8:	20000040 	.word	0x20000040
 80018ac:	20000194 	.word	0x20000194

080018b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return uwTick;
 80018b4:	4b02      	ldr	r3, [pc, #8]	; (80018c0 <HAL_GetTick+0x10>)
 80018b6:	681b      	ldr	r3, [r3, #0]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	20000194 	.word	0x20000194

080018c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e0:	4013      	ands	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <__NVIC_GetPriorityGrouping+0x18>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	f003 0307 	and.w	r3, r3, #7
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	2b00      	cmp	r3, #0
 8001938:	db0b      	blt.n	8001952 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	f003 021f 	and.w	r2, r3, #31
 8001940:	4906      	ldr	r1, [pc, #24]	; (800195c <__NVIC_EnableIRQ+0x34>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	095b      	lsrs	r3, r3, #5
 8001948:	2001      	movs	r0, #1
 800194a:	fa00 f202 	lsl.w	r2, r0, r2
 800194e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100

08001960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	; (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	; (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	; 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
         );
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	; 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a28:	d301      	bcc.n	8001a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00f      	b.n	8001a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	; (8001a58 <SysTick_Config+0x40>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a36:	210f      	movs	r1, #15
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7ff ff90 	bl	8001960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <SysTick_Config+0x40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <SysTick_Config+0x40>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff2d 	bl	80018c4 <__NVIC_SetPriorityGrouping>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a84:	f7ff ff42 	bl	800190c <__NVIC_GetPriorityGrouping>
 8001a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f7ff ff90 	bl	80019b4 <NVIC_EncodePriority>
 8001a94:	4602      	mov	r2, r0
 8001a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff5f 	bl	8001960 <__NVIC_SetPriority>
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff35 	bl	8001928 <__NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ffa2 	bl	8001a18 <SysTick_Config>
 8001ad4:	4603      	mov	r3, r0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b08b      	sub	sp, #44	; 0x2c
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aee:	2300      	movs	r3, #0
 8001af0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001af2:	e169      	b.n	8001dc8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001af4:	2201      	movs	r2, #1
 8001af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	69fa      	ldr	r2, [r7, #28]
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	f040 8158 	bne.w	8001dc2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4a9a      	ldr	r2, [pc, #616]	; (8001d80 <HAL_GPIO_Init+0x2a0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d05e      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
 8001b1c:	4a98      	ldr	r2, [pc, #608]	; (8001d80 <HAL_GPIO_Init+0x2a0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d875      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b22:	4a98      	ldr	r2, [pc, #608]	; (8001d84 <HAL_GPIO_Init+0x2a4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d058      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
 8001b28:	4a96      	ldr	r2, [pc, #600]	; (8001d84 <HAL_GPIO_Init+0x2a4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d86f      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b2e:	4a96      	ldr	r2, [pc, #600]	; (8001d88 <HAL_GPIO_Init+0x2a8>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d052      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
 8001b34:	4a94      	ldr	r2, [pc, #592]	; (8001d88 <HAL_GPIO_Init+0x2a8>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d869      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b3a:	4a94      	ldr	r2, [pc, #592]	; (8001d8c <HAL_GPIO_Init+0x2ac>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d04c      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
 8001b40:	4a92      	ldr	r2, [pc, #584]	; (8001d8c <HAL_GPIO_Init+0x2ac>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d863      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b46:	4a92      	ldr	r2, [pc, #584]	; (8001d90 <HAL_GPIO_Init+0x2b0>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d046      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
 8001b4c:	4a90      	ldr	r2, [pc, #576]	; (8001d90 <HAL_GPIO_Init+0x2b0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d85d      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b52:	2b12      	cmp	r3, #18
 8001b54:	d82a      	bhi.n	8001bac <HAL_GPIO_Init+0xcc>
 8001b56:	2b12      	cmp	r3, #18
 8001b58:	d859      	bhi.n	8001c0e <HAL_GPIO_Init+0x12e>
 8001b5a:	a201      	add	r2, pc, #4	; (adr r2, 8001b60 <HAL_GPIO_Init+0x80>)
 8001b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b60:	08001bdb 	.word	0x08001bdb
 8001b64:	08001bb5 	.word	0x08001bb5
 8001b68:	08001bc7 	.word	0x08001bc7
 8001b6c:	08001c09 	.word	0x08001c09
 8001b70:	08001c0f 	.word	0x08001c0f
 8001b74:	08001c0f 	.word	0x08001c0f
 8001b78:	08001c0f 	.word	0x08001c0f
 8001b7c:	08001c0f 	.word	0x08001c0f
 8001b80:	08001c0f 	.word	0x08001c0f
 8001b84:	08001c0f 	.word	0x08001c0f
 8001b88:	08001c0f 	.word	0x08001c0f
 8001b8c:	08001c0f 	.word	0x08001c0f
 8001b90:	08001c0f 	.word	0x08001c0f
 8001b94:	08001c0f 	.word	0x08001c0f
 8001b98:	08001c0f 	.word	0x08001c0f
 8001b9c:	08001c0f 	.word	0x08001c0f
 8001ba0:	08001c0f 	.word	0x08001c0f
 8001ba4:	08001bbd 	.word	0x08001bbd
 8001ba8:	08001bd1 	.word	0x08001bd1
 8001bac:	4a79      	ldr	r2, [pc, #484]	; (8001d94 <HAL_GPIO_Init+0x2b4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d013      	beq.n	8001bda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bb2:	e02c      	b.n	8001c0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	623b      	str	r3, [r7, #32]
          break;
 8001bba:	e029      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	623b      	str	r3, [r7, #32]
          break;
 8001bc4:	e024      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	3308      	adds	r3, #8
 8001bcc:	623b      	str	r3, [r7, #32]
          break;
 8001bce:	e01f      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	330c      	adds	r3, #12
 8001bd6:	623b      	str	r3, [r7, #32]
          break;
 8001bd8:	e01a      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d102      	bne.n	8001be8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001be2:	2304      	movs	r3, #4
 8001be4:	623b      	str	r3, [r7, #32]
          break;
 8001be6:	e013      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d105      	bne.n	8001bfc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69fa      	ldr	r2, [r7, #28]
 8001bf8:	611a      	str	r2, [r3, #16]
          break;
 8001bfa:	e009      	b.n	8001c10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bfc:	2308      	movs	r3, #8
 8001bfe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69fa      	ldr	r2, [r7, #28]
 8001c04:	615a      	str	r2, [r3, #20]
          break;
 8001c06:	e003      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
          break;
 8001c0c:	e000      	b.n	8001c10 <HAL_GPIO_Init+0x130>
          break;
 8001c0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	2bff      	cmp	r3, #255	; 0xff
 8001c14:	d801      	bhi.n	8001c1a <HAL_GPIO_Init+0x13a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	e001      	b.n	8001c1e <HAL_GPIO_Init+0x13e>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	2bff      	cmp	r3, #255	; 0xff
 8001c24:	d802      	bhi.n	8001c2c <HAL_GPIO_Init+0x14c>
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	e002      	b.n	8001c32 <HAL_GPIO_Init+0x152>
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	3b08      	subs	r3, #8
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	210f      	movs	r1, #15
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	401a      	ands	r2, r3
 8001c44:	6a39      	ldr	r1, [r7, #32]
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 80b1 	beq.w	8001dc2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c60:	4b4d      	ldr	r3, [pc, #308]	; (8001d98 <HAL_GPIO_Init+0x2b8>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	4a4c      	ldr	r2, [pc, #304]	; (8001d98 <HAL_GPIO_Init+0x2b8>)
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	6193      	str	r3, [r2, #24]
 8001c6c:	4b4a      	ldr	r3, [pc, #296]	; (8001d98 <HAL_GPIO_Init+0x2b8>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c78:	4a48      	ldr	r2, [pc, #288]	; (8001d9c <HAL_GPIO_Init+0x2bc>)
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	089b      	lsrs	r3, r3, #2
 8001c7e:	3302      	adds	r3, #2
 8001c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	f003 0303 	and.w	r3, r3, #3
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	220f      	movs	r2, #15
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a40      	ldr	r2, [pc, #256]	; (8001da0 <HAL_GPIO_Init+0x2c0>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d013      	beq.n	8001ccc <HAL_GPIO_Init+0x1ec>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a3f      	ldr	r2, [pc, #252]	; (8001da4 <HAL_GPIO_Init+0x2c4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d00d      	beq.n	8001cc8 <HAL_GPIO_Init+0x1e8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a3e      	ldr	r2, [pc, #248]	; (8001da8 <HAL_GPIO_Init+0x2c8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d007      	beq.n	8001cc4 <HAL_GPIO_Init+0x1e4>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a3d      	ldr	r2, [pc, #244]	; (8001dac <HAL_GPIO_Init+0x2cc>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d101      	bne.n	8001cc0 <HAL_GPIO_Init+0x1e0>
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e006      	b.n	8001cce <HAL_GPIO_Init+0x1ee>
 8001cc0:	2304      	movs	r3, #4
 8001cc2:	e004      	b.n	8001cce <HAL_GPIO_Init+0x1ee>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e002      	b.n	8001cce <HAL_GPIO_Init+0x1ee>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e000      	b.n	8001cce <HAL_GPIO_Init+0x1ee>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd0:	f002 0203 	and.w	r2, r2, #3
 8001cd4:	0092      	lsls	r2, r2, #2
 8001cd6:	4093      	lsls	r3, r2
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cde:	492f      	ldr	r1, [pc, #188]	; (8001d9c <HAL_GPIO_Init+0x2bc>)
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cf8:	4b2d      	ldr	r3, [pc, #180]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	492c      	ldr	r1, [pc, #176]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e006      	b.n	8001d14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d06:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	4928      	ldr	r1, [pc, #160]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d006      	beq.n	8001d2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d20:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	4922      	ldr	r1, [pc, #136]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	604b      	str	r3, [r1, #4]
 8001d2c:	e006      	b.n	8001d3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d2e:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	491e      	ldr	r1, [pc, #120]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d006      	beq.n	8001d56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	4918      	ldr	r1, [pc, #96]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	608b      	str	r3, [r1, #8]
 8001d54:	e006      	b.n	8001d64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d56:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	4914      	ldr	r1, [pc, #80]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d021      	beq.n	8001db4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d70:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	490e      	ldr	r1, [pc, #56]	; (8001db0 <HAL_GPIO_Init+0x2d0>)
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60cb      	str	r3, [r1, #12]
 8001d7c:	e021      	b.n	8001dc2 <HAL_GPIO_Init+0x2e2>
 8001d7e:	bf00      	nop
 8001d80:	10320000 	.word	0x10320000
 8001d84:	10310000 	.word	0x10310000
 8001d88:	10220000 	.word	0x10220000
 8001d8c:	10210000 	.word	0x10210000
 8001d90:	10120000 	.word	0x10120000
 8001d94:	10110000 	.word	0x10110000
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40010000 	.word	0x40010000
 8001da0:	40010800 	.word	0x40010800
 8001da4:	40010c00 	.word	0x40010c00
 8001da8:	40011000 	.word	0x40011000
 8001dac:	40011400 	.word	0x40011400
 8001db0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001db6:	68da      	ldr	r2, [r3, #12]
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	4909      	ldr	r1, [pc, #36]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f47f ae8e 	bne.w	8001af4 <HAL_GPIO_Init+0x14>
  }
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	372c      	adds	r7, #44	; 0x2c
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr
 8001de4:	40010400 	.word	0x40010400

08001de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	807b      	strh	r3, [r7, #2]
 8001df4:	4613      	mov	r3, r2
 8001df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001df8:	787b      	ldrb	r3, [r7, #1]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e04:	e003      	b.n	8001e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	611a      	str	r2, [r3, #16]
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e272      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8087 	beq.w	8001f46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e38:	4b92      	ldr	r3, [pc, #584]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 030c 	and.w	r3, r3, #12
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d00c      	beq.n	8001e5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e44:	4b8f      	ldr	r3, [pc, #572]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d112      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
 8001e50:	4b8c      	ldr	r3, [pc, #560]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e5c:	d10b      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5e:	4b89      	ldr	r3, [pc, #548]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d06c      	beq.n	8001f44 <HAL_RCC_OscConfig+0x12c>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d168      	bne.n	8001f44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e24c      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e7e:	d106      	bne.n	8001e8e <HAL_RCC_OscConfig+0x76>
 8001e80:	4b80      	ldr	r3, [pc, #512]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a7f      	ldr	r2, [pc, #508]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	e02e      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x98>
 8001e96:	4b7b      	ldr	r3, [pc, #492]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7a      	ldr	r2, [pc, #488]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b78      	ldr	r3, [pc, #480]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a77      	ldr	r2, [pc, #476]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e01d      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0xbc>
 8001eba:	4b72      	ldr	r3, [pc, #456]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a71      	ldr	r2, [pc, #452]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	4b6f      	ldr	r3, [pc, #444]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a6e      	ldr	r2, [pc, #440]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001ed4:	4b6b      	ldr	r3, [pc, #428]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6a      	ldr	r2, [pc, #424]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b68      	ldr	r3, [pc, #416]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a67      	ldr	r2, [pc, #412]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d013      	beq.n	8001f1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fcdc 	bl	80018b0 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff fcd8 	bl	80018b0 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	; 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e200      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b5d      	ldr	r3, [pc, #372]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0xe4>
 8001f1a:	e014      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fcc8 	bl	80018b0 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f24:	f7ff fcc4 	bl	80018b0 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	; 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e1ec      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	4b53      	ldr	r3, [pc, #332]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x10c>
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d063      	beq.n	800201a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f52:	4b4c      	ldr	r3, [pc, #304]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f5e:	4b49      	ldr	r3, [pc, #292]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 030c 	and.w	r3, r3, #12
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d11c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
 8001f6a:	4b46      	ldr	r3, [pc, #280]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	4b43      	ldr	r3, [pc, #268]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e1c0      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	4939      	ldr	r1, [pc, #228]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	e03a      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d020      	beq.n	8001fee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fac:	4b36      	ldr	r3, [pc, #216]	; (8002088 <HAL_RCC_OscConfig+0x270>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7ff fc7d 	bl	80018b0 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fba:	f7ff fc79 	bl	80018b0 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e1a1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695b      	ldr	r3, [r3, #20]
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4927      	ldr	r1, [pc, #156]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
 8001fec:	e015      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fee:	4b26      	ldr	r3, [pc, #152]	; (8002088 <HAL_RCC_OscConfig+0x270>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fc5c 	bl	80018b0 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7ff fc58 	bl	80018b0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e180      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800200e:	4b1d      	ldr	r3, [pc, #116]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b00      	cmp	r3, #0
 8002024:	d03a      	beq.n	800209c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d019      	beq.n	8002062 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <HAL_RCC_OscConfig+0x274>)
 8002030:	2201      	movs	r2, #1
 8002032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002034:	f7ff fc3c 	bl	80018b0 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203c:	f7ff fc38 	bl	80018b0 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e160      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800204e:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800205a:	2001      	movs	r0, #1
 800205c:	f000 fad8 	bl	8002610 <RCC_Delay>
 8002060:	e01c      	b.n	800209c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <HAL_RCC_OscConfig+0x274>)
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002068:	f7ff fc22 	bl	80018b0 <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206e:	e00f      	b.n	8002090 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002070:	f7ff fc1e 	bl	80018b0 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d908      	bls.n	8002090 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e146      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	42420000 	.word	0x42420000
 800208c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e9      	bne.n	8002070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a6 	beq.w	80021f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b8b      	ldr	r3, [pc, #556]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10d      	bne.n	80020d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b88      	ldr	r3, [pc, #544]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4a87      	ldr	r2, [pc, #540]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c4:	61d3      	str	r3, [r2, #28]
 80020c6:	4b85      	ldr	r3, [pc, #532]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d2:	2301      	movs	r3, #1
 80020d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d6:	4b82      	ldr	r3, [pc, #520]	; (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d118      	bne.n	8002114 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e2:	4b7f      	ldr	r3, [pc, #508]	; (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a7e      	ldr	r2, [pc, #504]	; (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ee:	f7ff fbdf 	bl	80018b0 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f6:	f7ff fbdb 	bl	80018b0 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b64      	cmp	r3, #100	; 0x64
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e103      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	4b75      	ldr	r3, [pc, #468]	; (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d106      	bne.n	800212a <HAL_RCC_OscConfig+0x312>
 800211c:	4b6f      	ldr	r3, [pc, #444]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	4a6e      	ldr	r2, [pc, #440]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6213      	str	r3, [r2, #32]
 8002128:	e02d      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10c      	bne.n	800214c <HAL_RCC_OscConfig+0x334>
 8002132:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	4a69      	ldr	r2, [pc, #420]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6213      	str	r3, [r2, #32]
 800213e:	4b67      	ldr	r3, [pc, #412]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4a66      	ldr	r2, [pc, #408]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002144:	f023 0304 	bic.w	r3, r3, #4
 8002148:	6213      	str	r3, [r2, #32]
 800214a:	e01c      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2b05      	cmp	r3, #5
 8002152:	d10c      	bne.n	800216e <HAL_RCC_OscConfig+0x356>
 8002154:	4b61      	ldr	r3, [pc, #388]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a60      	ldr	r2, [pc, #384]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	6213      	str	r3, [r2, #32]
 8002160:	4b5e      	ldr	r3, [pc, #376]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4a5d      	ldr	r2, [pc, #372]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6213      	str	r3, [r2, #32]
 800216c:	e00b      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800216e:	4b5b      	ldr	r3, [pc, #364]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	4a5a      	ldr	r2, [pc, #360]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002174:	f023 0301 	bic.w	r3, r3, #1
 8002178:	6213      	str	r3, [r2, #32]
 800217a:	4b58      	ldr	r3, [pc, #352]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4a57      	ldr	r2, [pc, #348]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002180:	f023 0304 	bic.w	r3, r3, #4
 8002184:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d015      	beq.n	80021ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218e:	f7ff fb8f 	bl	80018b0 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002194:	e00a      	b.n	80021ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7ff fb8b 	bl	80018b0 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0b1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ac:	4b4b      	ldr	r3, [pc, #300]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ee      	beq.n	8002196 <HAL_RCC_OscConfig+0x37e>
 80021b8:	e014      	b.n	80021e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7ff fb79 	bl	80018b0 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7ff fb75 	bl	80018b0 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e09b      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d8:	4b40      	ldr	r3, [pc, #256]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1ee      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021e4:	7dfb      	ldrb	r3, [r7, #23]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d105      	bne.n	80021f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ea:	4b3c      	ldr	r3, [pc, #240]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	4a3b      	ldr	r2, [pc, #236]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8087 	beq.w	800230e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002200:	4b36      	ldr	r3, [pc, #216]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b08      	cmp	r3, #8
 800220a:	d061      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d146      	bne.n	80022a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002214:	4b33      	ldr	r3, [pc, #204]	; (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7ff fb49 	bl	80018b0 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7ff fb45 	bl	80018b0 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e06d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002234:	4b29      	ldr	r3, [pc, #164]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f0      	bne.n	8002222 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002248:	d108      	bne.n	800225c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800224a:	4b24      	ldr	r3, [pc, #144]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4921      	ldr	r1, [pc, #132]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002258:	4313      	orrs	r3, r2
 800225a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225c:	4b1f      	ldr	r3, [pc, #124]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a19      	ldr	r1, [r3, #32]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	430b      	orrs	r3, r1
 800226e:	491b      	ldr	r1, [pc, #108]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002276:	2201      	movs	r2, #1
 8002278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227a:	f7ff fb19 	bl	80018b0 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002282:	f7ff fb15 	bl	80018b0 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e03d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x46a>
 80022a0:	e035      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7ff fb02 	bl	80018b0 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b0:	f7ff fafe 	bl	80018b0 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e026      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c2:	4b06      	ldr	r3, [pc, #24]	; (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x498>
 80022ce:	e01e      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e019      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
 80022e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <HAL_RCC_OscConfig+0x500>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d106      	bne.n	800230a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000

0800231c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0d0      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b6a      	ldr	r3, [pc, #424]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d910      	bls.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b67      	ldr	r3, [pc, #412]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0207 	bic.w	r2, r3, #7
 8002346:	4965      	ldr	r1, [pc, #404]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b63      	ldr	r3, [pc, #396]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0b8      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002378:	4b59      	ldr	r3, [pc, #356]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a58      	ldr	r2, [pc, #352]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002390:	4b53      	ldr	r3, [pc, #332]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	4a52      	ldr	r2, [pc, #328]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800239a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b50      	ldr	r3, [pc, #320]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	494d      	ldr	r1, [pc, #308]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d040      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b47      	ldr	r3, [pc, #284]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d115      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e07f      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b41      	ldr	r3, [pc, #260]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e073      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06b      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b39      	ldr	r3, [pc, #228]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4936      	ldr	r1, [pc, #216]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7ff fa50 	bl	80018b0 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7ff fa4c 	bl	80018b0 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e053      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b27      	ldr	r3, [pc, #156]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d210      	bcs.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b24      	ldr	r3, [pc, #144]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 0207 	bic.w	r2, r3, #7
 8002452:	4922      	ldr	r1, [pc, #136]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	4313      	orrs	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	4b20      	ldr	r3, [pc, #128]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e032      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d008      	beq.n	800248a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4916      	ldr	r1, [pc, #88]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002496:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	490e      	ldr	r1, [pc, #56]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024aa:	f000 f821 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 80024ae:	4602      	mov	r2, r0
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	490a      	ldr	r1, [pc, #40]	; (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	5ccb      	ldrb	r3, [r1, r3]
 80024be:	fa22 f303 	lsr.w	r3, r2, r3
 80024c2:	4a09      	ldr	r2, [pc, #36]	; (80024e8 <HAL_RCC_ClockConfig+0x1cc>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <HAL_RCC_ClockConfig+0x1d0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff f9ae 	bl	800182c <HAL_InitTick>

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40021000 	.word	0x40021000
 80024e4:	080035b4 	.word	0x080035b4
 80024e8:	20000038 	.word	0x20000038
 80024ec:	2000003c 	.word	0x2000003c

080024f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f0:	b490      	push	{r4, r7}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024f6:	4b29      	ldr	r3, [pc, #164]	; (800259c <HAL_RCC_GetSysClockFreq+0xac>)
 80024f8:	1d3c      	adds	r4, r7, #4
 80024fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002500:	f240 2301 	movw	r3, #513	; 0x201
 8002504:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	2300      	movs	r3, #0
 800250c:	61bb      	str	r3, [r7, #24]
 800250e:	2300      	movs	r3, #0
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800251a:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b04      	cmp	r3, #4
 8002528:	d002      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0x40>
 800252a:	2b08      	cmp	r3, #8
 800252c:	d003      	beq.n	8002536 <HAL_RCC_GetSysClockFreq+0x46>
 800252e:	e02b      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002530:	4b1c      	ldr	r3, [pc, #112]	; (80025a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002532:	623b      	str	r3, [r7, #32]
      break;
 8002534:	e02b      	b.n	800258e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	3328      	adds	r3, #40	; 0x28
 8002540:	443b      	add	r3, r7
 8002542:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002546:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d012      	beq.n	8002578 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002552:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	0c5b      	lsrs	r3, r3, #17
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	3328      	adds	r3, #40	; 0x28
 800255e:	443b      	add	r3, r7
 8002560:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002564:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	4a0e      	ldr	r2, [pc, #56]	; (80025a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800256a:	fb03 f202 	mul.w	r2, r3, r2
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	fbb2 f3f3 	udiv	r3, r2, r3
 8002574:	627b      	str	r3, [r7, #36]	; 0x24
 8002576:	e004      	b.n	8002582 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	4a0b      	ldr	r2, [pc, #44]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800257c:	fb02 f303 	mul.w	r3, r2, r3
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002584:	623b      	str	r3, [r7, #32]
      break;
 8002586:	e002      	b.n	800258e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002588:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800258a:	623b      	str	r3, [r7, #32]
      break;
 800258c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800258e:	6a3b      	ldr	r3, [r7, #32]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3728      	adds	r7, #40	; 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bc90      	pop	{r4, r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	080035a4 	.word	0x080035a4
 80025a0:	40021000 	.word	0x40021000
 80025a4:	007a1200 	.word	0x007a1200
 80025a8:	003d0900 	.word	0x003d0900

080025ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025b0:	4b02      	ldr	r3, [pc, #8]	; (80025bc <HAL_RCC_GetHCLKFreq+0x10>)
 80025b2:	681b      	ldr	r3, [r3, #0]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	20000038 	.word	0x20000038

080025c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025c4:	f7ff fff2 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	0a1b      	lsrs	r3, r3, #8
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	4903      	ldr	r1, [pc, #12]	; (80025e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025dc:	4618      	mov	r0, r3
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40021000 	.word	0x40021000
 80025e4:	080035c4 	.word	0x080035c4

080025e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025ec:	f7ff ffde 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025f0:	4602      	mov	r2, r0
 80025f2:	4b05      	ldr	r3, [pc, #20]	; (8002608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	0adb      	lsrs	r3, r3, #11
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	4903      	ldr	r1, [pc, #12]	; (800260c <HAL_RCC_GetPCLK2Freq+0x24>)
 80025fe:	5ccb      	ldrb	r3, [r1, r3]
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	080035c4 	.word	0x080035c4

08002610 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <RCC_Delay+0x34>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a0a      	ldr	r2, [pc, #40]	; (8002648 <RCC_Delay+0x38>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	0a5b      	lsrs	r3, r3, #9
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	fb02 f303 	mul.w	r3, r2, r3
 800262a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800262c:	bf00      	nop
  }
  while (Delay --);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1e5a      	subs	r2, r3, #1
 8002632:	60fa      	str	r2, [r7, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1f9      	bne.n	800262c <RCC_Delay+0x1c>
}
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	20000038 	.word	0x20000038
 8002648:	10624dd3 	.word	0x10624dd3

0800264c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e041      	b.n	80026e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe fe70 	bl	8001358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3304      	adds	r3, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4610      	mov	r0, r2
 800268c:	f000 fb86 	bl	8002d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d001      	beq.n	8002704 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e03a      	b.n	800277a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f042 0201 	orr.w	r2, r2, #1
 800271a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a18      	ldr	r2, [pc, #96]	; (8002784 <HAL_TIM_Base_Start_IT+0x98>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d00e      	beq.n	8002744 <HAL_TIM_Base_Start_IT+0x58>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800272e:	d009      	beq.n	8002744 <HAL_TIM_Base_Start_IT+0x58>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a14      	ldr	r2, [pc, #80]	; (8002788 <HAL_TIM_Base_Start_IT+0x9c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d004      	beq.n	8002744 <HAL_TIM_Base_Start_IT+0x58>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a13      	ldr	r2, [pc, #76]	; (800278c <HAL_TIM_Base_Start_IT+0xa0>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d111      	bne.n	8002768 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b06      	cmp	r3, #6
 8002754:	d010      	beq.n	8002778 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f042 0201 	orr.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002766:	e007      	b.n	8002778 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr
 8002784:	40012c00 	.word	0x40012c00
 8002788:	40000400 	.word	0x40000400
 800278c:	40000800 	.word	0x40000800

08002790 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e041      	b.n	8002826 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d106      	bne.n	80027bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 f839 	bl	800282e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3304      	adds	r3, #4
 80027cc:	4619      	mov	r1, r3
 80027ce:	4610      	mov	r0, r2
 80027d0:	f000 fae4 	bl	8002d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b02      	cmp	r3, #2
 8002854:	d122      	bne.n	800289c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b02      	cmp	r3, #2
 8002862:	d11b      	bne.n	800289c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f06f 0202 	mvn.w	r2, #2
 800286c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fa6f 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002888:	e005      	b.n	8002896 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 fa62 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 fa71 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	f003 0304 	and.w	r3, r3, #4
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d122      	bne.n	80028f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d11b      	bne.n	80028f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0204 	mvn.w	r2, #4
 80028c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2202      	movs	r2, #2
 80028c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 fa45 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 80028dc:	e005      	b.n	80028ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 fa38 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 fa47 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d122      	bne.n	8002944 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	2b08      	cmp	r3, #8
 800290a:	d11b      	bne.n	8002944 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0208 	mvn.w	r2, #8
 8002914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2204      	movs	r2, #4
 800291a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 fa1b 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002930:	e005      	b.n	800293e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fa0e 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 fa1d 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	2b10      	cmp	r3, #16
 8002950:	d122      	bne.n	8002998 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	f003 0310 	and.w	r3, r3, #16
 800295c:	2b10      	cmp	r3, #16
 800295e:	d11b      	bne.n	8002998 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0210 	mvn.w	r2, #16
 8002968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2208      	movs	r2, #8
 800296e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f9f1 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002984:	e005      	b.n	8002992 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f9e4 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f9f3 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d10e      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d107      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f06f 0201 	mvn.w	r2, #1
 80029bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe fc86 	bl	80012d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ce:	2b80      	cmp	r3, #128	; 0x80
 80029d0:	d10e      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029dc:	2b80      	cmp	r3, #128	; 0x80
 80029de:	d107      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fcbd 	bl	800336a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fa:	2b40      	cmp	r3, #64	; 0x40
 80029fc:	d10e      	bne.n	8002a1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a08:	2b40      	cmp	r3, #64	; 0x40
 8002a0a:	d107      	bne.n	8002a1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f9b7 	bl	8002d8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	f003 0320 	and.w	r3, r3, #32
 8002a26:	2b20      	cmp	r3, #32
 8002a28:	d10e      	bne.n	8002a48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d107      	bne.n	8002a48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f06f 0220 	mvn.w	r2, #32
 8002a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 fc88 	bl	8003358 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d101      	bne.n	8002a6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002a66:	2302      	movs	r3, #2
 8002a68:	e0ac      	b.n	8002bc4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b0c      	cmp	r3, #12
 8002a76:	f200 809f 	bhi.w	8002bb8 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002a7a:	a201      	add	r2, pc, #4	; (adr r2, 8002a80 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a80:	08002ab5 	.word	0x08002ab5
 8002a84:	08002bb9 	.word	0x08002bb9
 8002a88:	08002bb9 	.word	0x08002bb9
 8002a8c:	08002bb9 	.word	0x08002bb9
 8002a90:	08002af5 	.word	0x08002af5
 8002a94:	08002bb9 	.word	0x08002bb9
 8002a98:	08002bb9 	.word	0x08002bb9
 8002a9c:	08002bb9 	.word	0x08002bb9
 8002aa0:	08002b37 	.word	0x08002b37
 8002aa4:	08002bb9 	.word	0x08002bb9
 8002aa8:	08002bb9 	.word	0x08002bb9
 8002aac:	08002bb9 	.word	0x08002bb9
 8002ab0:	08002b77 	.word	0x08002b77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68b9      	ldr	r1, [r7, #8]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 f9d0 	bl	8002e60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	699a      	ldr	r2, [r3, #24]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 0208 	orr.w	r2, r2, #8
 8002ace:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699a      	ldr	r2, [r3, #24]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0204 	bic.w	r2, r2, #4
 8002ade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6999      	ldr	r1, [r3, #24]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	691a      	ldr	r2, [r3, #16]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	619a      	str	r2, [r3, #24]
      break;
 8002af2:	e062      	b.n	8002bba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68b9      	ldr	r1, [r7, #8]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fa16 	bl	8002f2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	699a      	ldr	r2, [r3, #24]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	699a      	ldr	r2, [r3, #24]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6999      	ldr	r1, [r3, #24]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	021a      	lsls	r2, r3, #8
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	619a      	str	r2, [r3, #24]
      break;
 8002b34:	e041      	b.n	8002bba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68b9      	ldr	r1, [r7, #8]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fa5f 	bl	8003000 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	69da      	ldr	r2, [r3, #28]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0208 	orr.w	r2, r2, #8
 8002b50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	69da      	ldr	r2, [r3, #28]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0204 	bic.w	r2, r2, #4
 8002b60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69d9      	ldr	r1, [r3, #28]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	61da      	str	r2, [r3, #28]
      break;
 8002b74:	e021      	b.n	8002bba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 faa9 	bl	80030d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	69da      	ldr	r2, [r3, #28]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	69da      	ldr	r2, [r3, #28]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	69d9      	ldr	r1, [r3, #28]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	021a      	lsls	r2, r3, #8
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	61da      	str	r2, [r3, #28]
      break;
 8002bb6:	e000      	b.n	8002bba <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002bb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d101      	bne.n	8002be4 <HAL_TIM_ConfigClockSource+0x18>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e0b3      	b.n	8002d4c <HAL_TIM_ConfigClockSource+0x180>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c1c:	d03e      	beq.n	8002c9c <HAL_TIM_ConfigClockSource+0xd0>
 8002c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c22:	f200 8087 	bhi.w	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c2a:	f000 8085 	beq.w	8002d38 <HAL_TIM_ConfigClockSource+0x16c>
 8002c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c32:	d87f      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c34:	2b70      	cmp	r3, #112	; 0x70
 8002c36:	d01a      	beq.n	8002c6e <HAL_TIM_ConfigClockSource+0xa2>
 8002c38:	2b70      	cmp	r3, #112	; 0x70
 8002c3a:	d87b      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c3c:	2b60      	cmp	r3, #96	; 0x60
 8002c3e:	d050      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x116>
 8002c40:	2b60      	cmp	r3, #96	; 0x60
 8002c42:	d877      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c44:	2b50      	cmp	r3, #80	; 0x50
 8002c46:	d03c      	beq.n	8002cc2 <HAL_TIM_ConfigClockSource+0xf6>
 8002c48:	2b50      	cmp	r3, #80	; 0x50
 8002c4a:	d873      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c4c:	2b40      	cmp	r3, #64	; 0x40
 8002c4e:	d058      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x136>
 8002c50:	2b40      	cmp	r3, #64	; 0x40
 8002c52:	d86f      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c54:	2b30      	cmp	r3, #48	; 0x30
 8002c56:	d064      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x156>
 8002c58:	2b30      	cmp	r3, #48	; 0x30
 8002c5a:	d86b      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d060      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x156>
 8002c60:	2b20      	cmp	r3, #32
 8002c62:	d867      	bhi.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d05c      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x156>
 8002c68:	2b10      	cmp	r3, #16
 8002c6a:	d05a      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002c6c:	e062      	b.n	8002d34 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6818      	ldr	r0, [r3, #0]
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	6899      	ldr	r1, [r3, #8]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f000 faee 	bl	800325e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c90:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	609a      	str	r2, [r3, #8]
      break;
 8002c9a:	e04e      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6818      	ldr	r0, [r3, #0]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	6899      	ldr	r1, [r3, #8]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f000 fad7 	bl	800325e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cbe:	609a      	str	r2, [r3, #8]
      break;
 8002cc0:	e03b      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	6859      	ldr	r1, [r3, #4]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f000 fa4e 	bl	8003170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2150      	movs	r1, #80	; 0x50
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 faa5 	bl	800322a <TIM_ITRx_SetConfig>
      break;
 8002ce0:	e02b      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f000 fa6c 	bl	80031cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2160      	movs	r1, #96	; 0x60
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 fa95 	bl	800322a <TIM_ITRx_SetConfig>
      break;
 8002d00:	e01b      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f000 fa2e 	bl	8003170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2140      	movs	r1, #64	; 0x40
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 fa85 	bl	800322a <TIM_ITRx_SetConfig>
      break;
 8002d20:	e00b      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	f000 fa7c 	bl	800322a <TIM_ITRx_SetConfig>
        break;
 8002d32:	e002      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002d34:	bf00      	nop
 8002d36:	e000      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002d38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr

08002d66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr

08002d78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr

08002d8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr

08002d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a29      	ldr	r2, [pc, #164]	; (8002e54 <TIM_Base_SetConfig+0xb8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d00b      	beq.n	8002dcc <TIM_Base_SetConfig+0x30>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dba:	d007      	beq.n	8002dcc <TIM_Base_SetConfig+0x30>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a26      	ldr	r2, [pc, #152]	; (8002e58 <TIM_Base_SetConfig+0xbc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d003      	beq.n	8002dcc <TIM_Base_SetConfig+0x30>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a25      	ldr	r2, [pc, #148]	; (8002e5c <TIM_Base_SetConfig+0xc0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d108      	bne.n	8002dde <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a1c      	ldr	r2, [pc, #112]	; (8002e54 <TIM_Base_SetConfig+0xb8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00b      	beq.n	8002dfe <TIM_Base_SetConfig+0x62>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dec:	d007      	beq.n	8002dfe <TIM_Base_SetConfig+0x62>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a19      	ldr	r2, [pc, #100]	; (8002e58 <TIM_Base_SetConfig+0xbc>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d003      	beq.n	8002dfe <TIM_Base_SetConfig+0x62>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <TIM_Base_SetConfig+0xc0>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d108      	bne.n	8002e10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a07      	ldr	r2, [pc, #28]	; (8002e54 <TIM_Base_SetConfig+0xb8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d103      	bne.n	8002e44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	615a      	str	r2, [r3, #20]
}
 8002e4a:	bf00      	nop
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	40012c00 	.word	0x40012c00
 8002e58:	40000400 	.word	0x40000400
 8002e5c:	40000800 	.word	0x40000800

08002e60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	f023 0201 	bic.w	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f023 0303 	bic.w	r3, r3, #3
 8002e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f023 0302 	bic.w	r3, r3, #2
 8002ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a1c      	ldr	r2, [pc, #112]	; (8002f28 <TIM_OC1_SetConfig+0xc8>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d10c      	bne.n	8002ed6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f023 0308 	bic.w	r3, r3, #8
 8002ec2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f023 0304 	bic.w	r3, r3, #4
 8002ed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a13      	ldr	r2, [pc, #76]	; (8002f28 <TIM_OC1_SetConfig+0xc8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d111      	bne.n	8002f02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	621a      	str	r2, [r3, #32]
}
 8002f1c:	bf00      	nop
 8002f1e:	371c      	adds	r7, #28
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40012c00 	.word	0x40012c00

08002f2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	f023 0210 	bic.w	r2, r3, #16
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	021b      	lsls	r3, r3, #8
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f023 0320 	bic.w	r3, r3, #32
 8002f76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a1d      	ldr	r2, [pc, #116]	; (8002ffc <TIM_OC2_SetConfig+0xd0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d10d      	bne.n	8002fa8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a14      	ldr	r2, [pc, #80]	; (8002ffc <TIM_OC2_SetConfig+0xd0>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d113      	bne.n	8002fd8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	621a      	str	r2, [r3, #32]
}
 8002ff2:	bf00      	nop
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr
 8002ffc:	40012c00 	.word	0x40012c00

08003000 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800302e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	4313      	orrs	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003048:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	021b      	lsls	r3, r3, #8
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	4313      	orrs	r3, r2
 8003054:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a1d      	ldr	r2, [pc, #116]	; (80030d0 <TIM_OC3_SetConfig+0xd0>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10d      	bne.n	800307a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003064:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	021b      	lsls	r3, r3, #8
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	4313      	orrs	r3, r2
 8003070:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003078:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a14      	ldr	r2, [pc, #80]	; (80030d0 <TIM_OC3_SetConfig+0xd0>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d113      	bne.n	80030aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003088:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003090:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	4313      	orrs	r3, r2
 800309c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	621a      	str	r2, [r3, #32]
}
 80030c4:	bf00      	nop
 80030c6:	371c      	adds	r7, #28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40012c00 	.word	0x40012c00

080030d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800311e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	031b      	lsls	r3, r3, #12
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a0f      	ldr	r2, [pc, #60]	; (800316c <TIM_OC4_SetConfig+0x98>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d109      	bne.n	8003148 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800313a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	019b      	lsls	r3, r3, #6
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4313      	orrs	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	621a      	str	r2, [r3, #32]
}
 8003162:	bf00      	nop
 8003164:	371c      	adds	r7, #28
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr
 800316c:	40012c00 	.word	0x40012c00

08003170 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	f023 0201 	bic.w	r2, r3, #1
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800319a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f023 030a 	bic.w	r3, r3, #10
 80031ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	621a      	str	r2, [r3, #32]
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	f023 0210 	bic.w	r2, r3, #16
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80031f6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	031b      	lsls	r3, r3, #12
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	4313      	orrs	r3, r2
 8003200:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003208:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	621a      	str	r2, [r3, #32]
}
 8003220:	bf00      	nop
 8003222:	371c      	adds	r7, #28
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr

0800322a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800322a:	b480      	push	{r7}
 800322c:	b085      	sub	sp, #20
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003240:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	4313      	orrs	r3, r2
 8003248:	f043 0307 	orr.w	r3, r3, #7
 800324c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	609a      	str	r2, [r3, #8]
}
 8003254:	bf00      	nop
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr

0800325e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800325e:	b480      	push	{r7}
 8003260:	b087      	sub	sp, #28
 8003262:	af00      	add	r7, sp, #0
 8003264:	60f8      	str	r0, [r7, #12]
 8003266:	60b9      	str	r1, [r7, #8]
 8003268:	607a      	str	r2, [r7, #4]
 800326a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003278:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	021a      	lsls	r2, r3, #8
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	431a      	orrs	r2, r3
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	4313      	orrs	r3, r2
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	4313      	orrs	r3, r2
 800328a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	609a      	str	r2, [r3, #8]
}
 8003292:	bf00      	nop
 8003294:	371c      	adds	r7, #28
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e046      	b.n	8003342 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a16      	ldr	r2, [pc, #88]	; (800334c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d00e      	beq.n	8003316 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003300:	d009      	beq.n	8003316 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a12      	ldr	r2, [pc, #72]	; (8003350 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d004      	beq.n	8003316 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a10      	ldr	r2, [pc, #64]	; (8003354 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d10c      	bne.n	8003330 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800331c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	4313      	orrs	r3, r2
 8003326:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr
 800334c:	40012c00 	.word	0x40012c00
 8003350:	40000400 	.word	0x40000400
 8003354:	40000800 	.word	0x40000800

08003358 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr

0800336a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr

0800337c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e03f      	b.n	800340e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7fe f842 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2224      	movs	r2, #36	; 0x24
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f829 	bl	8003418 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695a      	ldr	r2, [r3, #20]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2220      	movs	r2, #32
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003452:	f023 030c 	bic.w	r3, r3, #12
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	68b9      	ldr	r1, [r7, #8]
 800345c:	430b      	orrs	r3, r1
 800345e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699a      	ldr	r2, [r3, #24]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a2c      	ldr	r2, [pc, #176]	; (800352c <UART_SetConfig+0x114>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d103      	bne.n	8003488 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003480:	f7ff f8b2 	bl	80025e8 <HAL_RCC_GetPCLK2Freq>
 8003484:	60f8      	str	r0, [r7, #12]
 8003486:	e002      	b.n	800348e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003488:	f7ff f89a 	bl	80025c0 <HAL_RCC_GetPCLK1Freq>
 800348c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	009a      	lsls	r2, r3, #2
 8003498:	441a      	add	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a4:	4a22      	ldr	r2, [pc, #136]	; (8003530 <UART_SetConfig+0x118>)
 80034a6:	fba2 2303 	umull	r2, r3, r2, r3
 80034aa:	095b      	lsrs	r3, r3, #5
 80034ac:	0119      	lsls	r1, r3, #4
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	009a      	lsls	r2, r3, #2
 80034b8:	441a      	add	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034c4:	4b1a      	ldr	r3, [pc, #104]	; (8003530 <UART_SetConfig+0x118>)
 80034c6:	fba3 0302 	umull	r0, r3, r3, r2
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	2064      	movs	r0, #100	; 0x64
 80034ce:	fb00 f303 	mul.w	r3, r0, r3
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	3332      	adds	r3, #50	; 0x32
 80034d8:	4a15      	ldr	r2, [pc, #84]	; (8003530 <UART_SetConfig+0x118>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	095b      	lsrs	r3, r3, #5
 80034e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034e4:	4419      	add	r1, r3
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	009a      	lsls	r2, r3, #2
 80034f0:	441a      	add	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034fc:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <UART_SetConfig+0x118>)
 80034fe:	fba3 0302 	umull	r0, r3, r3, r2
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	2064      	movs	r0, #100	; 0x64
 8003506:	fb00 f303 	mul.w	r3, r0, r3
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	3332      	adds	r3, #50	; 0x32
 8003510:	4a07      	ldr	r2, [pc, #28]	; (8003530 <UART_SetConfig+0x118>)
 8003512:	fba2 2303 	umull	r2, r3, r2, r3
 8003516:	095b      	lsrs	r3, r3, #5
 8003518:	f003 020f 	and.w	r2, r3, #15
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	440a      	add	r2, r1
 8003522:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003524:	bf00      	nop
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40013800 	.word	0x40013800
 8003530:	51eb851f 	.word	0x51eb851f

08003534 <__libc_init_array>:
 8003534:	b570      	push	{r4, r5, r6, lr}
 8003536:	2600      	movs	r6, #0
 8003538:	4d0c      	ldr	r5, [pc, #48]	; (800356c <__libc_init_array+0x38>)
 800353a:	4c0d      	ldr	r4, [pc, #52]	; (8003570 <__libc_init_array+0x3c>)
 800353c:	1b64      	subs	r4, r4, r5
 800353e:	10a4      	asrs	r4, r4, #2
 8003540:	42a6      	cmp	r6, r4
 8003542:	d109      	bne.n	8003558 <__libc_init_array+0x24>
 8003544:	f000 f822 	bl	800358c <_init>
 8003548:	2600      	movs	r6, #0
 800354a:	4d0a      	ldr	r5, [pc, #40]	; (8003574 <__libc_init_array+0x40>)
 800354c:	4c0a      	ldr	r4, [pc, #40]	; (8003578 <__libc_init_array+0x44>)
 800354e:	1b64      	subs	r4, r4, r5
 8003550:	10a4      	asrs	r4, r4, #2
 8003552:	42a6      	cmp	r6, r4
 8003554:	d105      	bne.n	8003562 <__libc_init_array+0x2e>
 8003556:	bd70      	pop	{r4, r5, r6, pc}
 8003558:	f855 3b04 	ldr.w	r3, [r5], #4
 800355c:	4798      	blx	r3
 800355e:	3601      	adds	r6, #1
 8003560:	e7ee      	b.n	8003540 <__libc_init_array+0xc>
 8003562:	f855 3b04 	ldr.w	r3, [r5], #4
 8003566:	4798      	blx	r3
 8003568:	3601      	adds	r6, #1
 800356a:	e7f2      	b.n	8003552 <__libc_init_array+0x1e>
 800356c:	080035cc 	.word	0x080035cc
 8003570:	080035cc 	.word	0x080035cc
 8003574:	080035cc 	.word	0x080035cc
 8003578:	080035d0 	.word	0x080035d0

0800357c <memset>:
 800357c:	4603      	mov	r3, r0
 800357e:	4402      	add	r2, r0
 8003580:	4293      	cmp	r3, r2
 8003582:	d100      	bne.n	8003586 <memset+0xa>
 8003584:	4770      	bx	lr
 8003586:	f803 1b01 	strb.w	r1, [r3], #1
 800358a:	e7f9      	b.n	8003580 <memset+0x4>

0800358c <_init>:
 800358c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358e:	bf00      	nop
 8003590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003592:	bc08      	pop	{r3}
 8003594:	469e      	mov	lr, r3
 8003596:	4770      	bx	lr

08003598 <_fini>:
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	bf00      	nop
 800359c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800359e:	bc08      	pop	{r3}
 80035a0:	469e      	mov	lr, r3
 80035a2:	4770      	bx	lr
