

================================================================
== Vivado HLS Report for 'Sobel_512u_512u_s'
================================================================
* Date:           Sat May 20 12:00:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.867|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  276993|  276993|  276993|  276993|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  276992|  276992|       541|          -|          -|   512|    no    |
        | + Loop 1.1  |     538|     538|        28|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 31 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 3 
31 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%window_buf_0_1 = alloca i8"   --->   Operation 32 'alloca' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%window_buf_0_1_1 = alloca i8"   --->   Operation 33 'alloca' 'window_buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%window_buf_1_1 = alloca i8"   --->   Operation 34 'alloca' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%window_buf_1_1_1 = alloca i8"   --->   Operation 35 'alloca' 'window_buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%window_buf_2_1 = alloca i8"   --->   Operation 36 'alloca' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%window_buf_2_1_1 = alloca i8"   --->   Operation 37 'alloca' 'window_buf_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str142, i32 0, i32 0, [1 x i8]* @p_str143, [1 x i8]* @p_str144, [1 x i8]* @p_str145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str146, [1 x i8]* @p_str147)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str160, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str164, [1 x i8]* @p_str165)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%line_buf = alloca [512 x i24], align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:199]   --->   Operation 41 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 43 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%icmp_ln220 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220]   --->   Operation 44 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220]   --->   Operation 46 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %"Sobel<512u, 512u>.exit", label %.preheader11.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln299 = icmp ne i8 %tmp_1, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 49 'icmp' 'icmp_ln299' <Predicate = (!icmp_ln220)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln299_1 = icmp ult i10 %yi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 50 'icmp' 'icmp_ln299_1' <Predicate = (!icmp_ln220)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln299_1 = and i1 %icmp_ln299, %icmp_ln299_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 51 'and' 'and_ln299_1' <Predicate = (!icmp_ln220)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader11.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 52 'br' <Predicate = (!icmp_ln220)> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 53 'ret' <Predicate = (icmp_ln220)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ 0, %.preheader11.preheader.i ], [ %xi, %hls_label_2_end ]"   --->   Operation 54 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.77ns)   --->   "%icmp_ln221 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 55 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 56 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i10 %xi_0_i to i64" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 57 'zext' 'zext_ln231' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr [512 x i24]* %line_buf, i64 0, i64 %zext_ln231" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 58 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 59 'load' 'line_buf_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 60 'partselect' 'tmp_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.55ns)   --->   "%icmp_ln299_2 = icmp ne i8 %tmp_7, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 61 'icmp' 'icmp_ln299_2' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.77ns)   --->   "%icmp_ln299_3 = icmp ult i10 %xi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 62 'icmp' 'icmp_ln299_3' <Predicate = (!icmp_ln221)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_2)   --->   "%and_ln299 = and i1 %icmp_ln299_2, %icmp_ln299_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 63 'and' 'and_ln299' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln299_2 = and i1 %and_ln299_1, %and_ln299" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 64 'and' 'and_ln299_2' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %and_ln299_2, label %1, label %2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299]   --->   Operation 65 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%window_buf_0_1_2 = load i8* %window_buf_0_1_1"   --->   Operation 66 'load' 'window_buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%window_buf_1_1_2 = load i8* %window_buf_1_1_1"   --->   Operation 67 'load' 'window_buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%window_buf_2_1_2 = load i8* %window_buf_2_1_1"   --->   Operation 68 'load' 'window_buf_2_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 69 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %.loopexit.loopexit, label %hls_label_2_begin" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%window_buf_0_1_loa = load i8* %window_buf_0_1"   --->   Operation 71 'load' 'window_buf_0_1_loa' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%window_buf_1_1_loa = load i8* %window_buf_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 72 'load' 'window_buf_1_1_loa' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 73 'load' 'line_buf_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%window_buf_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 8, i32 15)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 74 'partselect' 'window_buf_0_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%window_buf_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231]   --->   Operation 75 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (3.63ns)   --->   "%window_buf_2_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo2)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:234]   --->   Operation 76 'read' 'window_buf_2_2' <Predicate = (!icmp_ln221)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_load, i32 8, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:234]   --->   Operation 77 'partselect' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2, i16 %tmp)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:234]   --->   Operation 78 'bitconcatenate' 'tmp_5_i' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store i24 %tmp_5_i, i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:234]   --->   Operation 79 'store' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln254_cast10_i_s = zext i8 %window_buf_0_1_loa to i9"   --->   Operation 80 'zext' 'zext_ln254_cast10_i_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %window_buf_0_2 to i9" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 81 'zext' 'zext_ln254' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%sub_ln254 = sub i9 %zext_ln254_cast10_i_s, %zext_ln254" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 82 'sub' 'sub_ln254' <Predicate = (!icmp_ln221)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i9 %sub_ln254 to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 83 'sext' 'sext_ln254' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_1_1_loa, i1 false)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i9 %shl_ln to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 85 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln254 = add i11 %zext_ln254_1, %sext_ln254" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 86 'add' 'add_ln254' <Predicate = (!icmp_ln221)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_0_1_2, i1 false)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 87 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i9 %shl_ln1 to i10" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 88 'zext' 'zext_ln261' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.91ns)   --->   "%add_ln261 = add i9 %zext_ln254_cast10_i_s, %zext_ln254" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 89 'add' 'add_ln261' <Predicate = (!icmp_ln221)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i9 %add_ln261 to i10" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 90 'zext' 'zext_ln261_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln261_1 = add i10 %zext_ln261_1, %zext_ln261" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 91 'add' 'add_ln261_1' <Predicate = (!icmp_ln221)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2, i8* %window_buf_2_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 92 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2, i8* %window_buf_1_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 93 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_2, i8* %window_buf_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 94 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2, i8* %window_buf_0_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 95 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_2, i8* %window_buf_0_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 96 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%window_buf_2_1_loa = load i8* %window_buf_2_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 97 'load' 'window_buf_2_1_loa' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln254_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_1_2, i1 false)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 98 'bitconcatenate' 'shl_ln254_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln254_2 = zext i9 %shl_ln254_1 to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 99 'zext' 'zext_ln254_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln254_1 = sub i11 %add_ln254, %zext_ln254_2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 100 'sub' 'sub_ln254_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln254_3 = zext i8 %window_buf_2_1_loa to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 101 'zext' 'zext_ln254_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln254_1 = add i11 %sub_ln254_1, %zext_ln254_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 102 'add' 'add_ln254_1' <Predicate = (!icmp_ln221)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln254_4 = zext i8 %window_buf_2_2 to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 103 'zext' 'zext_ln254_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.63ns)   --->   "%sub_ln254_2 = sub i11 %add_ln254_1, %zext_ln254_4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254]   --->   Operation 104 'sub' 'sub_ln254_2' <Predicate = (!icmp_ln221)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln261_2 = zext i10 %add_ln261_1 to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 105 'zext' 'zext_ln261_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.73ns)   --->   "%sub_ln261 = sub i11 %zext_ln261_2, %zext_ln254_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 106 'sub' 'sub_ln261' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln261_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_2_1_2, i1 false)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 107 'bitconcatenate' 'shl_ln261_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln261_3 = zext i9 %shl_ln261_1 to i11" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 108 'zext' 'zext_ln261_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln261_1 = sub i11 %sub_ln261, %zext_ln261_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 109 'sub' 'sub_ln261_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%sub_ln261_2 = sub i11 %sub_ln261_1, %zext_ln254_4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 110 'sub' 'sub_ln261_2' <Predicate = (!icmp_ln221)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (1.88ns)   --->   "%icmp_ln274 = icmp eq i11 %add_ln254_1, %zext_ln254_4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:274]   --->   Operation 111 'icmp' 'icmp_ln274' <Predicate = (!icmp_ln221)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.76ns)   --->   "br i1 %icmp_ln274, label %._crit_edge.i_ifconv, label %0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:274]   --->   Operation 112 'br' <Predicate = (!icmp_ln221)> <Delay = 1.76>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_2, i8* %window_buf_2_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 113 'store' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i11 %sub_ln254_2 to i22" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:261]   --->   Operation 114 'sext' 'sext_ln261' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln265 = mul i22 %sext_ln261, %sext_ln261" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 115 'mul' 'mul_ln265' <Predicate = (!icmp_ln221)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln2 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %sub_ln261_2, i8 0)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 116 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln275 = sext i19 %shl_ln2 to i20" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 117 'sext' 'sext_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln275_1 = sext i11 %sub_ln254_2 to i20" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 118 'sext' 'sext_ln275_1' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 0.00>
ST_6 : Operation 119 [24/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 119 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i11 %sub_ln261_2 to i22" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 120 'sext' 'sext_ln265' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (3.36ns) (grouped into DSP with root node add_ln265)   --->   "%mul_ln265_1 = mul i22 %sext_ln265, %sext_ln265" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 121 'mul' 'mul_ln265_1' <Predicate = (!icmp_ln221)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln265 = add i22 %mul_ln265, %mul_ln265_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 122 'add' 'add_ln265' <Predicate = (!icmp_ln221)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [23/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 123 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.86>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln265_1 = sext i22 %add_ln265 to i32" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 124 'sext' 'sext_ln265_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_8 : Operation 125 [5/5] (8.86ns)   --->   "%x_assign = sitofp i32 %sext_ln265_1 to float" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 125 'sitofp' 'x_assign' <Predicate = (!icmp_ln221)> <Delay = 8.86> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 126 [22/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 126 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.86>
ST_9 : Operation 127 [4/5] (8.86ns)   --->   "%x_assign = sitofp i32 %sext_ln265_1 to float" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 127 'sitofp' 'x_assign' <Predicate = (!icmp_ln221)> <Delay = 8.86> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 128 [21/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 128 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.86>
ST_10 : Operation 129 [3/5] (8.86ns)   --->   "%x_assign = sitofp i32 %sext_ln265_1 to float" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 129 'sitofp' 'x_assign' <Predicate = (!icmp_ln221)> <Delay = 8.86> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 130 [20/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 130 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.86>
ST_11 : Operation 131 [2/5] (8.86ns)   --->   "%x_assign = sitofp i32 %sext_ln265_1 to float" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 131 'sitofp' 'x_assign' <Predicate = (!icmp_ln221)> <Delay = 8.86> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 132 [19/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 132 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.86>
ST_12 : Operation 133 [1/5] (8.86ns)   --->   "%x_assign = sitofp i32 %sext_ln265_1 to float" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 133 'sitofp' 'x_assign' <Predicate = (!icmp_ln221)> <Delay = 8.86> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.86> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 134 [18/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 134 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.12>
ST_13 : Operation 135 [12/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 135 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 136 [17/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 136 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.12>
ST_14 : Operation 137 [11/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 137 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 138 [16/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 138 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.12>
ST_15 : Operation 139 [10/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 139 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 140 [15/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 140 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.12>
ST_16 : Operation 141 [9/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 141 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 142 [14/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 142 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.12>
ST_17 : Operation 143 [8/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 143 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 144 [13/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 144 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.12>
ST_18 : Operation 145 [7/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 145 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 146 [12/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 146 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.12>
ST_19 : Operation 147 [6/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 147 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 148 [11/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 148 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.12>
ST_20 : Operation 149 [5/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 149 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 150 [10/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 150 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.12>
ST_21 : Operation 151 [4/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 151 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 152 [9/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 152 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.12>
ST_22 : Operation 153 [3/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 153 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 154 [8/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 154 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.12>
ST_23 : Operation 155 [2/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 155 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 156 [7/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 156 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.12>
ST_24 : Operation 157 [1/12] (8.12ns)   --->   "%x_assign_2 = call float @llvm.sqrt.f32(float %x_assign) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 157 'fsqrt' 'x_assign_2' <Predicate = (!icmp_ln221)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 158 [6/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 158 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign_2 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 159 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 160 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 161 'partselect' 'tmp_V' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 162 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 163 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 164 'zext' 'zext_ln682' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 165 'zext' 'zext_ln339' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 166 'add' 'add_ln339' <Predicate = (!icmp_ln221)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 167 'bitselect' 'isNeg' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 168 'sub' 'sub_ln1311' <Predicate = (!icmp_ln221)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 169 'sext' 'sext_ln1311' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 170 'select' 'ush' <Predicate = (!icmp_ln221)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 171 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 172 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 173 'zext' 'zext_ln1287' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 174 'lshr' 'r_V' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 175 'shl' 'r_V_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 176 'bitselect' 'tmp_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_5 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 177 'zext' 'zext_ln662' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 178 'partselect' 'tmp_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 179 'select' 'p_Val2_5' <Predicate = (!icmp_ln221)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 180 [5/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 180 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.94>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 181 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:222]   --->   Operation 182 'specpipeline' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 183 'sub' 'result_V_1' <Predicate = (!icmp_ln221 & p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265]   --->   Operation 184 'select' 'p_Val2_6' <Predicate = (!icmp_ln221)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_6, i32 8, i32 31)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:268]   --->   Operation 185 'partselect' 'tmp_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (2.45ns)   --->   "%icmp_ln268 = icmp sgt i24 %tmp_6, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:268]   --->   Operation 186 'icmp' 'icmp_ln268' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [4/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 187 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %p_Val2_6 to i8" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:301]   --->   Operation 188 'trunc' 'trunc_ln301' <Predicate = (and_ln299_2)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (1.24ns)   --->   "%select_ln301 = select i1 %icmp_ln268, i8 -1, i8 %trunc_ln301" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:301]   --->   Operation 189 'select' 'select_ln301' <Predicate = (and_ln299_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:308]   --->   Operation 190 'specregionend' 'empty_97' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader11.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221]   --->   Operation 191 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.98>
ST_27 : Operation 192 [3/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 192 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.98>
ST_28 : Operation 193 [2/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 193 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.98>
ST_29 : Operation 194 [1/24] (3.98ns)   --->   "%sdiv_ln275 = sdiv i20 %sext_ln275, %sext_ln275_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 194 'sdiv' 'sdiv_ln275' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 3.98> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 23> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%t_int = sext i20 %sdiv_ln275 to i32" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275]   --->   Operation 195 'sext' 't_int' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (1.76ns)   --->   "br label %._crit_edge.i_ifconv" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:276]   --->   Operation 196 'br' <Predicate = (!icmp_ln221 & !icmp_ln274)> <Delay = 1.76>

State 30 <SV = 29> <Delay = 8.07>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%t_int_0_i = phi i32 [ %t_int, %0 ], [ 2147483647, %hls_label_2_begin ]"   --->   Operation 197 'phi' 't_int_0_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (2.47ns)   --->   "%icmp_ln282 = icmp sgt i32 %t_int_0_i, -618" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282]   --->   Operation 198 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (2.47ns)   --->   "%icmp_ln282_1 = icmp slt i32 %t_int_0_i, -105" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282]   --->   Operation 199 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%and_ln282 = and i1 %icmp_ln282, %icmp_ln282_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282]   --->   Operation 200 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (2.47ns)   --->   "%icmp_ln286 = icmp sgt i32 %t_int_0_i, -106" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 201 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln286_1 = icmp slt i32 %t_int_0_i, 107" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 202 'icmp' 'icmp_ln286_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln290 = icmp sgt i32 %t_int_0_i, 106" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:290]   --->   Operation 203 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln290_1 = icmp slt i32 %t_int_0_i, 618" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:290]   --->   Operation 204 'icmp' 'icmp_ln290_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%and_ln290 = and i1 %icmp_ln290, %icmp_ln290_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:290]   --->   Operation 205 'and' 'and_ln290' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%select_ln290 = select i1 %and_ln290, i2 1, i2 -2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:290]   --->   Operation 206 'select' 'select_ln290' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln286_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282, %icmp_ln282_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282]   --->   Operation 207 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln286_1)   --->   "%xor_ln282 = xor i1 %and_ln282_1, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:282]   --->   Operation 208 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln286_1)   --->   "%and_ln286 = and i1 %icmp_ln286_1, %xor_ln282" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 209 'and' 'and_ln286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln286_1 = and i1 %and_ln286, %icmp_ln286" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 210 'and' 'and_ln286_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%xor_ln286 = xor i1 %and_ln286_1, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 211 'xor' 'xor_ln286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%select_ln286 = select i1 %xor_ln286, i2 -1, i2 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 212 'select' 'select_ln286' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln286_1)   --->   "%or_ln286 = or i1 %and_ln286_1, %and_ln282" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 213 'or' 'or_ln286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln286_1 = select i1 %or_ln286, i2 %select_ln286, i2 %select_ln290" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286]   --->   Operation 214 'select' 'select_ln286_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo3_value, i8 0)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:305]   --->   Operation 215 'write' <Predicate = (!and_ln299_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_30 : Operation 216 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* @fifo3_grad, i2 %select_ln286_1)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:306]   --->   Operation 216 'write' <Predicate = (!and_ln299_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 217 'br' <Predicate = (!and_ln299_2)> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo3_value, i8 %select_ln301)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:301]   --->   Operation 218 'write' <Predicate = (and_ln299_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_30 : Operation 219 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* @fifo3_grad, i2 %select_ln286_1)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:302]   --->   Operation 219 'write' <Predicate = (and_ln299_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:303]   --->   Operation 220 'br' <Predicate = (and_ln299_2)> <Delay = 0.00>

State 31 <SV = 4> <Delay = 0.00>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.6ns, clock uncertainty: 1.33ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi') with incoming values : ('yi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220) [16]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'phi' operation ('yi') with incoming values : ('yi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:220) [16]  (0 ns)
	'icmp' operation ('icmp_ln299_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299) [24]  (1.77 ns)
	'and' operation ('and_ln299_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:299) [25]  (0.978 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('xi') with incoming values : ('xi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:221) [28]  (0 ns)
	'getelementptr' operation ('line_buf_addr', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231) [43]  (0 ns)
	'load' operation ('line_buf_load', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231) on array 'line_buf', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:199 [44]  (3.25 ns)

 <State 4>: 6.99ns
The critical path consists of the following:
	'load' operation ('line_buf_load', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:231) on array 'line_buf', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:199 [44]  (3.25 ns)
	'sub' operation ('sub_ln254', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254) [53]  (1.92 ns)
	'add' operation ('add_ln254', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254) [57]  (1.82 ns)

 <State 5>: 7.41ns
The critical path consists of the following:
	'load' operation ('window_buf_2_1_loa', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254) on local variable 'window_buf[2][1]' [39]  (0 ns)
	'add' operation ('add_ln254_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:254) [62]  (3.76 ns)
	'icmp' operation ('icmp_ln274', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:274) [109]  (1.88 ns)
	multiplexor before 'phi' operation ('t_int') with incoming values : ('t_int', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275) [119]  (1.77 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln265', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [78]  (6.38 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[80] ('mul_ln265_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [79]  (3.36 ns)
	'add' operation of DSP[80] ('add_ln265', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [80]  (3.02 ns)

 <State 8>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('x', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [82]  (8.87 ns)

 <State 9>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('x', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [82]  (8.87 ns)

 <State 10>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('x', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [82]  (8.87 ns)

 <State 11>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('x', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [82]  (8.87 ns)

 <State 12>: 8.87ns
The critical path consists of the following:
	'sitofp' operation ('x', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [82]  (8.87 ns)

 <State 13>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 14>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 15>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 16>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 17>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 18>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 19>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 20>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 21>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 22>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 23>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 24>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:7->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [83]  (8.13 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [93]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [95]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [99]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [104]  (4.42 ns)

 <State 26>: 6.95ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [105]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:265) [106]  (0.698 ns)
	'icmp' operation ('icmp_ln268', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:268) [108]  (2.45 ns)
	'select' operation ('select_ln301', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:301) [149]  (1.25 ns)

 <State 27>: 3.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln275', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275) [115]  (3.98 ns)

 <State 28>: 3.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln275', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275) [115]  (3.98 ns)

 <State 29>: 3.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln275', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275) [115]  (3.98 ns)

 <State 30>: 8.08ns
The critical path consists of the following:
	'phi' operation ('t_int') with incoming values : ('t_int', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:275) [119]  (0 ns)
	'icmp' operation ('icmp_ln286', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286) [123]  (2.47 ns)
	'and' operation ('and_ln286_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286) [132]  (0.978 ns)
	'xor' operation ('xor_ln286', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286) [133]  (0 ns)
	'select' operation ('select_ln286', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286) [134]  (0 ns)
	'select' operation ('select_ln286_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:286) [136]  (0.993 ns)
	fifo write on port 'fifo3_grad' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:306) [145]  (3.63 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
