--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 353 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.435ns.
--------------------------------------------------------------------------------
Slack:                  15.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y31.SR      net (fanout=12)       3.338   M_reset_cond_out
    SLICE_X16Y31.CLK     Tsrck                 0.428   count/M_counter_q[24]
                                                       count/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.946ns logic, 3.338ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=12)       3.150   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.470   count/M_counter_q[23]
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (0.988ns logic, 3.150ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=12)       3.150   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.461   count/M_counter_q[23]
                                                       count/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (0.979ns logic, 3.150ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=12)       3.150   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.450   count/M_counter_q[23]
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (0.968ns logic, 3.150ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.601 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y30.SR      net (fanout=12)       3.150   M_reset_cond_out
    SLICE_X16Y30.CLK     Tsrck                 0.428   count/M_counter_q[23]
                                                       count/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.946ns logic, 3.150ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=12)       3.103   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.470   count/M_counter_q[11]
                                                       count/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (0.988ns logic, 3.103ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=12)       3.103   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.461   count/M_counter_q[11]
                                                       count/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (0.979ns logic, 3.103ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=12)       3.103   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.450   count/M_counter_q[11]
                                                       count/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.968ns logic, 3.103ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.596 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=12)       3.103   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.428   count/M_counter_q[11]
                                                       count/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (0.946ns logic, 3.103ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.600 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y29.SR      net (fanout=12)       2.957   M_reset_cond_out
    SLICE_X16Y29.CLK     Tsrck                 0.470   count/M_counter_q[19]
                                                       count/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.988ns logic, 2.957ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.600 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y29.SR      net (fanout=12)       2.957   M_reset_cond_out
    SLICE_X16Y29.CLK     Tsrck                 0.461   count/M_counter_q[19]
                                                       count/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.979ns logic, 2.957ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.925ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.600 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y29.SR      net (fanout=12)       2.957   M_reset_cond_out
    SLICE_X16Y29.CLK     Tsrck                 0.450   count/M_counter_q[19]
                                                       count/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (0.968ns logic, 2.957ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.593 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=12)       2.915   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.470   count/M_counter_q[7]
                                                       count/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.988ns logic, 2.915ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.600 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y29.SR      net (fanout=12)       2.957   M_reset_cond_out
    SLICE_X16Y29.CLK     Tsrck                 0.428   count/M_counter_q[19]
                                                       count/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.946ns logic, 2.957ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.593 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=12)       2.915   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.461   count/M_counter_q[7]
                                                       count/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (0.979ns logic, 2.915ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.593 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=12)       2.915   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.450   count/M_counter_q[7]
                                                       count/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.968ns logic, 2.915ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.593 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=12)       2.915   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.428   count/M_counter_q[7]
                                                       count/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.946ns logic, 2.915ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=12)       2.763   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.470   count/M_counter_q[15]
                                                       count/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.988ns logic, 2.763ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=12)       2.763   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.461   count/M_counter_q[15]
                                                       count/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.979ns logic, 2.763ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=12)       2.763   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.450   count/M_counter_q[15]
                                                       count/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.968ns logic, 2.763ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.591 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=12)       2.722   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.470   count/M_counter_q[3]
                                                       count/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (0.988ns logic, 2.722ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.599 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=12)       2.763   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.428   count/M_counter_q[15]
                                                       count/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.946ns logic, 2.763ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.591 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=12)       2.722   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.461   count/M_counter_q[3]
                                                       count/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (0.979ns logic, 2.722ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.591 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=12)       2.722   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.450   count/M_counter_q[3]
                                                       count/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.968ns logic, 2.722ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          count/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.591 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to count/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y7.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=12)       2.722   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.428   count/M_counter_q[3]
                                                       count/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.946ns logic, 2.722ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  17.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_counter_q_0 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_counter_q_0 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   count/M_counter_q[3]
                                                       count/M_counter_q_0
    SLICE_X16Y25.A5      net (fanout=1)        0.456   count/M_counter_q[0]
    SLICE_X16Y25.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut<0>_INV_0
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X16Y26.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X16Y27.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[11]
    SLICE_X16Y28.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X16Y29.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X16Y30.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_cy<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_counter_q_0 (FF)
  Destination:          count/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_counter_q_0 to count/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   count/M_counter_q[3]
                                                       count/M_counter_q_0
    SLICE_X16Y25.A5      net (fanout=1)        0.456   count/M_counter_q[0]
    SLICE_X16Y25.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut<0>_INV_0
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X16Y26.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X16Y27.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[11]
    SLICE_X16Y28.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X16Y29.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X16Y30.COUT    Tbyp                  0.093   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_cy<23>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[23]
    SLICE_X16Y31.CLK     Tcinck                0.213   count/M_counter_q[24]
                                                       count/Mcount_M_counter_q_xor<24>
                                                       count/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_counter_q_0 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_counter_q_0 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   count/M_counter_q[3]
                                                       count/M_counter_q_0
    SLICE_X16Y25.A5      net (fanout=1)        0.456   count/M_counter_q[0]
    SLICE_X16Y25.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut<0>_INV_0
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X16Y26.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X16Y27.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[11]
    SLICE_X16Y28.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X16Y29.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X16Y30.CLK     Tcinck                0.303   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_cy<23>
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_counter_q_0 (FF)
  Destination:          count/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_counter_q_0 to count/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   count/M_counter_q[3]
                                                       count/M_counter_q_0
    SLICE_X16Y25.A5      net (fanout=1)        0.456   count/M_counter_q[0]
    SLICE_X16Y25.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut<0>_INV_0
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X16Y26.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X16Y27.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[11]
    SLICE_X16Y28.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X16Y29.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X16Y30.CLK     Tcinck                0.272   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_cy<23>
                                                       count/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_counter_q_4 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_counter_q_4 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.525   count/M_counter_q[7]
                                                       count/M_counter_q_4
    SLICE_X16Y26.A5      net (fanout=1)        0.456   count/M_counter_q[4]
    SLICE_X16Y26.COUT    Topcya                0.474   count/M_counter_q[7]
                                                       count/M_counter_q[4]_rt
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X16Y27.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[11]
    SLICE_X16Y28.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X16Y29.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X16Y30.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_cy<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_0/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_1/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_2/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_3/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_4/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_5/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_6/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_7/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_8/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_9/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_10/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_11/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_12/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_13/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_14/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_15/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_16/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_17/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_18/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_19/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_20/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_21/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_22/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_23/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[24]/CLK
  Logical resource: count/M_counter_q_24/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y7.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.435|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 353 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   4.435ns{1}   (Maximum frequency: 225.479MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 03:45:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



