Information: Updating design information... (UID-85)
Warning: Design 'BOOTHMUL_NBIT32_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : BOOTHMUL_NBIT32_1
Version: F-2011.09-SP3
Date   : Wed Mar 30 18:35:18 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: B[1] (input port)
  Endpoint: S[63] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BOOTHMUL_NBIT32_1  5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  B[1] (in)                                               0.00       0.00 r
  BOOTHENC_I_2/B[1] (BOOTHENC_NBIT64_i2)                  0.00       0.00 r
  BOOTHENC_I_2/U256/Z (XOR2_X1)                           0.08       0.08 r
  BOOTHENC_I_2/U255/ZN (NAND2_X1)                         0.05       0.13 f
  BOOTHENC_I_2/U254/ZN (NAND2_X1)                         0.06       0.19 r
  BOOTHENC_I_2/U6/ZN (INV_X4)                             0.11       0.29 f
  BOOTHENC_I_2/U172/ZN (AOI22_X1)                         0.09       0.39 r
  BOOTHENC_I_2/U171/ZN (OAI221_X1)                        0.05       0.44 f
  BOOTHENC_I_2/O[2] (BOOTHENC_NBIT64_i2)                  0.00       0.44 f
  ADDER2_2/B[2] (RCA_NBIT64_15)                           0.00       0.44 f
  ADDER2_2/add_1_root_add_81_2/B[2] (RCA_NBIT64_15_DW01_add_0)
                                                          0.00       0.44 f
  ADDER2_2/add_1_root_add_81_2/U1_2/CO (FA_X1)            0.11       0.55 f
  ADDER2_2/add_1_root_add_81_2/U1_3/CO (FA_X1)            0.09       0.64 f
  ADDER2_2/add_1_root_add_81_2/U1_4/CO (FA_X1)            0.09       0.73 f
  ADDER2_2/add_1_root_add_81_2/U1_5/CO (FA_X1)            0.09       0.82 f
  ADDER2_2/add_1_root_add_81_2/U1_6/CO (FA_X1)            0.09       0.92 f
  ADDER2_2/add_1_root_add_81_2/U1_7/CO (FA_X1)            0.09       1.01 f
  ADDER2_2/add_1_root_add_81_2/U1_8/CO (FA_X1)            0.09       1.10 f
  ADDER2_2/add_1_root_add_81_2/U1_9/CO (FA_X1)            0.09       1.19 f
  ADDER2_2/add_1_root_add_81_2/U1_10/CO (FA_X1)           0.09       1.28 f
  ADDER2_2/add_1_root_add_81_2/U1_11/CO (FA_X1)           0.09       1.37 f
  ADDER2_2/add_1_root_add_81_2/U1_12/CO (FA_X1)           0.09       1.47 f
  ADDER2_2/add_1_root_add_81_2/U1_13/CO (FA_X1)           0.09       1.56 f
  ADDER2_2/add_1_root_add_81_2/U1_14/CO (FA_X1)           0.09       1.65 f
  ADDER2_2/add_1_root_add_81_2/U1_15/CO (FA_X1)           0.09       1.74 f
  ADDER2_2/add_1_root_add_81_2/U1_16/CO (FA_X1)           0.09       1.83 f
  ADDER2_2/add_1_root_add_81_2/U1_17/CO (FA_X1)           0.09       1.92 f
  ADDER2_2/add_1_root_add_81_2/U1_18/CO (FA_X1)           0.09       2.02 f
  ADDER2_2/add_1_root_add_81_2/U1_19/CO (FA_X1)           0.09       2.11 f
  ADDER2_2/add_1_root_add_81_2/U1_20/CO (FA_X1)           0.09       2.20 f
  ADDER2_2/add_1_root_add_81_2/U1_21/CO (FA_X1)           0.09       2.29 f
  ADDER2_2/add_1_root_add_81_2/U1_22/CO (FA_X1)           0.09       2.38 f
  ADDER2_2/add_1_root_add_81_2/U1_23/CO (FA_X1)           0.09       2.47 f
  ADDER2_2/add_1_root_add_81_2/U1_24/CO (FA_X1)           0.09       2.57 f
  ADDER2_2/add_1_root_add_81_2/U1_25/CO (FA_X1)           0.09       2.66 f
  ADDER2_2/add_1_root_add_81_2/U1_26/CO (FA_X1)           0.09       2.75 f
  ADDER2_2/add_1_root_add_81_2/U1_27/CO (FA_X1)           0.09       2.84 f
  ADDER2_2/add_1_root_add_81_2/U1_28/CO (FA_X1)           0.09       2.93 f
  ADDER2_2/add_1_root_add_81_2/U1_29/CO (FA_X1)           0.09       3.02 f
  ADDER2_2/add_1_root_add_81_2/U1_30/CO (FA_X1)           0.09       3.11 f
  ADDER2_2/add_1_root_add_81_2/U1_31/CO (FA_X1)           0.09       3.21 f
  ADDER2_2/add_1_root_add_81_2/U1_32/CO (FA_X1)           0.09       3.30 f
  ADDER2_2/add_1_root_add_81_2/U1_33/CO (FA_X1)           0.09       3.39 f
  ADDER2_2/add_1_root_add_81_2/U1_34/CO (FA_X1)           0.09       3.48 f
  ADDER2_2/add_1_root_add_81_2/U1_35/CO (FA_X1)           0.09       3.57 f
  ADDER2_2/add_1_root_add_81_2/U1_36/CO (FA_X1)           0.09       3.66 f
  ADDER2_2/add_1_root_add_81_2/U1_37/CO (FA_X1)           0.09       3.76 f
  ADDER2_2/add_1_root_add_81_2/U1_38/CO (FA_X1)           0.09       3.85 f
  ADDER2_2/add_1_root_add_81_2/U1_39/CO (FA_X1)           0.09       3.94 f
  ADDER2_2/add_1_root_add_81_2/U1_40/CO (FA_X1)           0.09       4.03 f
  ADDER2_2/add_1_root_add_81_2/U1_41/CO (FA_X1)           0.09       4.12 f
  ADDER2_2/add_1_root_add_81_2/U1_42/CO (FA_X1)           0.09       4.21 f
  ADDER2_2/add_1_root_add_81_2/U1_43/CO (FA_X1)           0.09       4.31 f
  ADDER2_2/add_1_root_add_81_2/U1_44/CO (FA_X1)           0.09       4.40 f
  ADDER2_2/add_1_root_add_81_2/U1_45/CO (FA_X1)           0.09       4.49 f
  ADDER2_2/add_1_root_add_81_2/U1_46/CO (FA_X1)           0.09       4.58 f
  ADDER2_2/add_1_root_add_81_2/U1_47/CO (FA_X1)           0.09       4.67 f
  ADDER2_2/add_1_root_add_81_2/U1_48/CO (FA_X1)           0.09       4.76 f
  ADDER2_2/add_1_root_add_81_2/U1_49/CO (FA_X1)           0.09       4.85 f
  ADDER2_2/add_1_root_add_81_2/U1_50/CO (FA_X1)           0.09       4.95 f
  ADDER2_2/add_1_root_add_81_2/U1_51/CO (FA_X1)           0.09       5.04 f
  ADDER2_2/add_1_root_add_81_2/U1_52/CO (FA_X1)           0.09       5.13 f
  ADDER2_2/add_1_root_add_81_2/U1_53/CO (FA_X1)           0.09       5.22 f
  ADDER2_2/add_1_root_add_81_2/U1_54/CO (FA_X1)           0.09       5.31 f
  ADDER2_2/add_1_root_add_81_2/U1_55/CO (FA_X1)           0.09       5.40 f
  ADDER2_2/add_1_root_add_81_2/U1_56/S (FA_X1)            0.14       5.54 r
  ADDER2_2/add_1_root_add_81_2/SUM[56] (RCA_NBIT64_15_DW01_add_0)
                                                          0.00       5.54 r
  ADDER2_2/S[56] (RCA_NBIT64_15)                          0.00       5.54 r
  ADDERI_3/A[56] (RCA_NBIT64_29)                          0.00       5.54 r
  ADDERI_3/add_1_root_add_81_2/A[56] (RCA_NBIT64_29_DW01_add_0)
                                                          0.00       5.54 r
  ADDERI_3/add_1_root_add_81_2/U1_56/S (FA_X1)            0.12       5.66 f
  ADDERI_3/add_1_root_add_81_2/SUM[56] (RCA_NBIT64_29_DW01_add_0)
                                                          0.00       5.66 f
  ADDERI_3/S[56] (RCA_NBIT64_29)                          0.00       5.66 f
  ADDERI_4/A[56] (RCA_NBIT64_28)                          0.00       5.66 f
  ADDERI_4/add_1_root_add_81_2/A[56] (RCA_NBIT64_28_DW01_add_0)
                                                          0.00       5.66 f
  ADDERI_4/add_1_root_add_81_2/U1_56/CO (FA_X1)           0.10       5.76 f
  ADDERI_4/add_1_root_add_81_2/U1_57/S (FA_X1)            0.14       5.90 r
  ADDERI_4/add_1_root_add_81_2/SUM[57] (RCA_NBIT64_28_DW01_add_0)
                                                          0.00       5.90 r
  ADDERI_4/S[57] (RCA_NBIT64_28)                          0.00       5.90 r
  ADDERI_5/A[57] (RCA_NBIT64_27)                          0.00       5.90 r
  ADDERI_5/add_1_root_add_81_2/A[57] (RCA_NBIT64_27_DW01_add_0)
                                                          0.00       5.90 r
  ADDERI_5/add_1_root_add_81_2/U1_57/S (FA_X1)            0.12       6.02 f
  ADDERI_5/add_1_root_add_81_2/SUM[57] (RCA_NBIT64_27_DW01_add_0)
                                                          0.00       6.02 f
  ADDERI_5/S[57] (RCA_NBIT64_27)                          0.00       6.02 f
  ADDERI_6/A[57] (RCA_NBIT64_26)                          0.00       6.02 f
  ADDERI_6/add_1_root_add_81_2/A[57] (RCA_NBIT64_26_DW01_add_0)
                                                          0.00       6.02 f
  ADDERI_6/add_1_root_add_81_2/U1_57/CO (FA_X1)           0.10       6.12 f
  ADDERI_6/add_1_root_add_81_2/U1_58/S (FA_X1)            0.14       6.26 r
  ADDERI_6/add_1_root_add_81_2/SUM[58] (RCA_NBIT64_26_DW01_add_0)
                                                          0.00       6.26 r
  ADDERI_6/S[58] (RCA_NBIT64_26)                          0.00       6.26 r
  ADDERI_7/A[58] (RCA_NBIT64_25)                          0.00       6.26 r
  ADDERI_7/add_1_root_add_81_2/A[58] (RCA_NBIT64_25_DW01_add_0)
                                                          0.00       6.26 r
  ADDERI_7/add_1_root_add_81_2/U1_58/S (FA_X1)            0.12       6.38 f
  ADDERI_7/add_1_root_add_81_2/SUM[58] (RCA_NBIT64_25_DW01_add_0)
                                                          0.00       6.38 f
  ADDERI_7/S[58] (RCA_NBIT64_25)                          0.00       6.38 f
  ADDERI_8/A[58] (RCA_NBIT64_24)                          0.00       6.38 f
  ADDERI_8/add_1_root_add_81_2/A[58] (RCA_NBIT64_24_DW01_add_0)
                                                          0.00       6.38 f
  ADDERI_8/add_1_root_add_81_2/U1_58/CO (FA_X1)           0.10       6.48 f
  ADDERI_8/add_1_root_add_81_2/U1_59/S (FA_X1)            0.14       6.62 r
  ADDERI_8/add_1_root_add_81_2/SUM[59] (RCA_NBIT64_24_DW01_add_0)
                                                          0.00       6.62 r
  ADDERI_8/S[59] (RCA_NBIT64_24)                          0.00       6.62 r
  ADDERI_9/A[59] (RCA_NBIT64_23)                          0.00       6.62 r
  ADDERI_9/add_1_root_add_81_2/A[59] (RCA_NBIT64_23_DW01_add_0)
                                                          0.00       6.62 r
  ADDERI_9/add_1_root_add_81_2/U1_59/S (FA_X1)            0.12       6.74 f
  ADDERI_9/add_1_root_add_81_2/SUM[59] (RCA_NBIT64_23_DW01_add_0)
                                                          0.00       6.74 f
  ADDERI_9/S[59] (RCA_NBIT64_23)                          0.00       6.74 f
  ADDERI_10/A[59] (RCA_NBIT64_22)                         0.00       6.74 f
  ADDERI_10/add_1_root_add_81_2/A[59] (RCA_NBIT64_22_DW01_add_0)
                                                          0.00       6.74 f
  ADDERI_10/add_1_root_add_81_2/U1_59/CO (FA_X1)          0.10       6.84 f
  ADDERI_10/add_1_root_add_81_2/U1_60/S (FA_X1)           0.14       6.98 r
  ADDERI_10/add_1_root_add_81_2/SUM[60] (RCA_NBIT64_22_DW01_add_0)
                                                          0.00       6.98 r
  ADDERI_10/S[60] (RCA_NBIT64_22)                         0.00       6.98 r
  ADDERI_11/A[60] (RCA_NBIT64_21)                         0.00       6.98 r
  ADDERI_11/add_1_root_add_81_2/A[60] (RCA_NBIT64_21_DW01_add_0)
                                                          0.00       6.98 r
  ADDERI_11/add_1_root_add_81_2/U1_60/S (FA_X1)           0.12       7.10 f
  ADDERI_11/add_1_root_add_81_2/SUM[60] (RCA_NBIT64_21_DW01_add_0)
                                                          0.00       7.10 f
  ADDERI_11/S[60] (RCA_NBIT64_21)                         0.00       7.10 f
  ADDERI_12/A[60] (RCA_NBIT64_20)                         0.00       7.10 f
  ADDERI_12/add_1_root_add_81_2/A[60] (RCA_NBIT64_20_DW01_add_0)
                                                          0.00       7.10 f
  ADDERI_12/add_1_root_add_81_2/U1_60/CO (FA_X1)          0.10       7.20 f
  ADDERI_12/add_1_root_add_81_2/U1_61/S (FA_X1)           0.14       7.34 r
  ADDERI_12/add_1_root_add_81_2/SUM[61] (RCA_NBIT64_20_DW01_add_0)
                                                          0.00       7.34 r
  ADDERI_12/S[61] (RCA_NBIT64_20)                         0.00       7.34 r
  ADDERI_13/A[61] (RCA_NBIT64_19)                         0.00       7.34 r
  ADDERI_13/add_1_root_add_81_2/A[61] (RCA_NBIT64_19_DW01_add_0)
                                                          0.00       7.34 r
  ADDERI_13/add_1_root_add_81_2/U1_61/S (FA_X1)           0.12       7.46 f
  ADDERI_13/add_1_root_add_81_2/SUM[61] (RCA_NBIT64_19_DW01_add_0)
                                                          0.00       7.46 f
  ADDERI_13/S[61] (RCA_NBIT64_19)                         0.00       7.46 f
  ADDERI_14/A[61] (RCA_NBIT64_18)                         0.00       7.46 f
  ADDERI_14/add_1_root_add_81_2/A[61] (RCA_NBIT64_18_DW01_add_0)
                                                          0.00       7.46 f
  ADDERI_14/add_1_root_add_81_2/U1_61/CO (FA_X1)          0.10       7.56 f
  ADDERI_14/add_1_root_add_81_2/U1_62/S (FA_X1)           0.14       7.70 r
  ADDERI_14/add_1_root_add_81_2/SUM[62] (RCA_NBIT64_18_DW01_add_0)
                                                          0.00       7.70 r
  ADDERI_14/S[62] (RCA_NBIT64_18)                         0.00       7.70 r
  ADDERI_15/A[62] (RCA_NBIT64_17)                         0.00       7.70 r
  ADDERI_15/add_1_root_add_81_2/A[62] (RCA_NBIT64_17_DW01_add_0)
                                                          0.00       7.70 r
  ADDERI_15/add_1_root_add_81_2/U1_62/S (FA_X1)           0.12       7.82 f
  ADDERI_15/add_1_root_add_81_2/SUM[62] (RCA_NBIT64_17_DW01_add_0)
                                                          0.00       7.82 f
  ADDERI_15/S[62] (RCA_NBIT64_17)                         0.00       7.82 f
  ADDERI_16/A[62] (RCA_NBIT64_16)                         0.00       7.82 f
  ADDERI_16/add_1_root_add_81_2/A[62] (RCA_NBIT64_16_DW01_add_0)
                                                          0.00       7.82 f
  ADDERI_16/add_1_root_add_81_2/U1_62/CO (FA_X1)          0.10       7.92 f
  ADDERI_16/add_1_root_add_81_2/U1_63/S (FA_X1)           0.13       8.05 r
  ADDERI_16/add_1_root_add_81_2/SUM[63] (RCA_NBIT64_16_DW01_add_0)
                                                          0.00       8.05 r
  ADDERI_16/S[63] (RCA_NBIT64_16)                         0.00       8.05 r
  S[63] (out)                                             0.00       8.05 r
  data arrival time                                                  8.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
