/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_3z & celloutsig_1_5z);
  assign celloutsig_1_17z = ~(celloutsig_1_11z & celloutsig_1_13z);
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_12z);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_16z = celloutsig_1_11z | ~(celloutsig_1_10z);
  assign celloutsig_0_2z = celloutsig_0_1z[5] | ~(celloutsig_0_1z[1]);
  assign celloutsig_1_5z = { in_data[164:119], celloutsig_1_2z } <= { in_data[168:126], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[182:177], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z } <= { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_3z = ! { in_data[142:129], celloutsig_1_2z };
  assign celloutsig_1_14z = ! { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[34:31] < in_data[15:12];
  assign celloutsig_1_0z = in_data[161:152] < in_data[148:139];
  assign celloutsig_1_1z = { in_data[162:160], celloutsig_1_0z } !== in_data[175:172];
  assign celloutsig_1_8z = { in_data[123:121], celloutsig_1_0z } !== { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_5z } !== { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[125:124] };
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[121] };
  assign celloutsig_1_13z = | { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z } ~^ { in_data[170:165], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[19:14];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
