Info: Generated by version: 18.0 build 219
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/kanga/AN829/Arria10_180/Arria10_PCIeGen3x8_DMA_18_0_restored/platform/ip/top_hw/top_clk_0.ip --block-symbol-file --output-directory=/data/kanga/AN829/Arria10_180/Arria10_PCIeGen3x8_DMA_18_0_restored/platform/ip/top_hw/top_clk_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/kanga/AN829/Arria10_180/Arria10_PCIeGen3x8_DMA_18_0_restored/platform/ip/top_hw/top_clk_0.ip --synthesis=VERILOG --output-directory=/data/kanga/AN829/Arria10_180/Arria10_PCIeGen3x8_DMA_18_0_restored/platform/ip/top_hw/top_clk_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_clk_0: "Transforming system: top_clk_0"
Info: top_clk_0: Running transform generation_view_transform
Info: top_clk_0: Running transform generation_view_transform took 0.001s
Info: top_clk_0: Running transform interconnect_transform_chooser
Info: top_clk_0: Running transform interconnect_transform_chooser took 0.052s
Info: top_clk_0: "Naming system components in system: top_clk_0"
Info: top_clk_0: "Processing generation queue"
Info: top_clk_0: "Generating: top_clk_0"
Info: top_clk_0: Done "top_clk_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in top_clk_0. No files generated.
Info: Finished: Generate IP Core Documentation
