INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/CLB_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLB_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/clb_slice_4xLUT4.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clb_slice_4xLUT4
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/CLB_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLB
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/IO_4_bidirectional.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_4_bidirectional
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/IO_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/IO_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/N_term_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity N_term
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/E_term_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity E_term_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/S_term_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity S_term
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/W_term_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity W_term
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/E_term_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity E_term
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/S_term_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity S_term_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/N_term_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity N_term_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/W_term_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity W_term_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/fabric.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eFPGA
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/S_term_IO_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity S_term_IO
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/N_term_IO_tile.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity N_term_IO
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/S_term_IO_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity S_term_IO_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/N_term_IO_switch_matrix.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity N_term_IO_switch_matrix
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/clb_slice_2xLUT4.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clb_slice_2xLUT4
INFO: [VRFC 10-163] Analyzing VHDL file "R:/work/FORTE/FPGA/fabric/vivado/test_fabric.srcs/sim_1/new/config.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MS_conf_cell
INFO: [VRFC 10-307] analyzing entity config
