/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [18:0] _01_;
  wire [4:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [24:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_12z ? celloutsig_1_13z : celloutsig_1_8z[10];
  assign celloutsig_0_26z = _00_ ? celloutsig_0_20z : celloutsig_0_14z[8];
  assign celloutsig_1_13z = ~(celloutsig_1_5z[3] & celloutsig_1_8z[0]);
  assign celloutsig_0_33z = !(celloutsig_0_26z ? in_data[26] : celloutsig_0_24z);
  assign celloutsig_1_1z = !(in_data[109] ? in_data[111] : celloutsig_1_0z[0]);
  assign celloutsig_1_15z = !(celloutsig_1_0z[4] ? celloutsig_1_12z : celloutsig_1_11z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[3] | celloutsig_1_2z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[6] | celloutsig_1_2z[6]);
  assign celloutsig_1_11z = ~(in_data[107] | celloutsig_1_2z[0]);
  assign celloutsig_0_1z = ~(in_data[92] | celloutsig_0_0z[6]);
  assign celloutsig_0_8z = { in_data[21:15], celloutsig_0_7z } + { in_data[11:10], _01_[16:0] };
  reg [16:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 17'h00000;
    else _14_ <= { in_data[59:44], celloutsig_0_2z };
  assign _01_[16:0] = _14_;
  reg [6:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 7'h00;
    else _15_ <= celloutsig_0_0z[7:1];
  assign out_data[38:32] = _15_;
  reg [4:0] _16_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 5'h00;
    else _16_ <= celloutsig_0_5z[5:1];
  assign { _02_[4:2], _00_, _02_[0] } = _16_;
  assign celloutsig_0_2z = in_data[89:84] === in_data[26:21];
  assign celloutsig_0_13z = { celloutsig_0_0z[8:2], celloutsig_0_2z, celloutsig_0_1z } >= celloutsig_0_5z[9:1];
  assign celloutsig_0_24z = { celloutsig_0_23z[16:6], celloutsig_0_21z } <= in_data[71:60];
  assign celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_8z, celloutsig_1_4z } < { celloutsig_1_2z[6], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_8z[9:4], celloutsig_1_3z } < in_data[122:113];
  assign celloutsig_0_21z = celloutsig_0_8z[13:11] < celloutsig_0_12z[5:3];
  assign celloutsig_1_8z = { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_5z[3:1], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_0z[10:0] * in_data[63:53];
  assign celloutsig_1_5z = - { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_23z = - { celloutsig_0_0z[6], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~ { in_data[136:131], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[150:149], celloutsig_1_1z, celloutsig_1_1z } | celloutsig_1_0z[6:3];
  assign celloutsig_1_18z = & celloutsig_1_2z[3:1];
  assign celloutsig_1_7z = ~^ { in_data[141:138], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_20z = ~^ celloutsig_0_8z[15:10];
  assign celloutsig_0_5z = { _01_[13:1], celloutsig_0_1z, celloutsig_0_1z } >> in_data[50:36];
  assign celloutsig_0_12z = celloutsig_0_7z[10:3] >> _01_[10:3];
  assign celloutsig_0_0z = in_data[46:34] >> in_data[42:30];
  assign celloutsig_1_0z = in_data[190:182] >> in_data[151:143];
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_16z } - { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z };
  assign celloutsig_0_7z = celloutsig_0_5z[12:1] - { in_data[23:15], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z[10] & celloutsig_0_0z[5]) | (celloutsig_0_0z[4] & celloutsig_0_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_11z & celloutsig_1_13z) | (celloutsig_1_9z & celloutsig_1_13z));
  assign _01_[18:17] = in_data[11:10];
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[98:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z };
endmodule
