Startpoint: A[0] (input port clocked by MYCLK)
Endpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Path Group: MYCLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             1.0000    4.0000 v input external delay
                   0.1000    0.0000    4.0000 v A[0] (in)
    4    0.0084                                 A[0] (net)
                   0.1000    0.0000    4.0000 v _319_/A (sky130_fd_sc_hd__clkinv_1)
                   0.1540    0.1945    4.1945 ^ _319_/Y (sky130_fd_sc_hd__clkinv_1)
    3    0.0064                                 _251_ (net)
                   0.1540    0.0000    4.1945 ^ _338_/A1 (sky130_fd_sc_hd__a21oi_1)
                   0.0417    0.1452    4.3397 v _338_/Y (sky130_fd_sc_hd__a21oi_1)
    1    0.0014                                 _270_ (net)
                   0.0417    0.0000    4.3397 v _339_/B1 (sky130_fd_sc_hd__o21ai_0)
                   0.1337    0.1499    4.4896 ^ _339_/Y (sky130_fd_sc_hd__o21ai_0)
    1    0.0014                                 _168_ (net)
                   0.1337    0.0000    4.4896 ^ _451_/D (sky130_fd_sc_hd__dfxtp_1)
                                       4.4896   data arrival time

                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             0.1000    3.1000   clock uncertainty
                             0.0000    3.1000   clock reconvergence pessimism
                                       3.1000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                            -0.1246    2.9754   library hold time
                                       2.9754   data required time
------------------------------------------------------------------------------------
                                       2.9754   data required time
                                      -4.4896   data arrival time
------------------------------------------------------------------------------------
                                       1.5142   slack (MET)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Endpoint: R[0] (output port clocked by MYGEN_CLK)
Path Group: MYGEN_CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                   0.0000    0.0000    3.0000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                   0.9284    1.6133    4.6133 v _451_/Q (sky130_fd_sc_hd__dfxtp_1)
    1    0.1000                                 Reg3[0] (net)
                   0.9284    0.0000    4.6133 v R[0] (out)
                                       4.6133   data arrival time

                   0.0000    0.0000    0.0000   clock MYGEN_CLK (rise edge)
                             0.0000    0.0000   clock network delay (ideal)
                             0.0000    0.0000   clock reconvergence pessimism
                            -1.0000   -1.0000   output external delay
                                      -1.0000   data required time
------------------------------------------------------------------------------------
                                      -1.0000   data required time
                                      -4.6133   data arrival time
------------------------------------------------------------------------------------
                                       5.6133   slack (MET)


Startpoint: A[1] (input port clocked by MYCLK)
Endpoint: _458_ (rising edge-triggered flip-flop clocked by MYCLK)
Path Group: MYCLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             4.0000    7.0000 v input external delay
                   0.5000    0.0000    7.0000 v A[1] (in)
    7    0.0157                                 A[1] (net)
                   0.5000    0.0000    7.0000 v _341_/A (sky130_fd_sc_hd__xor2_1)
                   0.9737    1.2385    8.2385 ^ _341_/X (sky130_fd_sc_hd__xor2_1)
    4    0.0106                                 _272_ (net)
                   0.9737    0.0000    8.2385 ^ _347_/C (sky130_fd_sc_hd__nand3_1)
                   0.1994    0.6263    8.8649 v _347_/Y (sky130_fd_sc_hd__nand3_1)
    2    0.0040                                 _278_ (net)
                   0.1994    0.0000    8.8649 v _364_/A1 (sky130_fd_sc_hd__a21o_1)
                   0.1153    0.7088    9.5736 v _364_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0061                                 _294_ (net)
                   0.1153    0.0000    9.5736 v _377_/A2 (sky130_fd_sc_hd__a21o_1)
                   0.1150    0.7003   10.2739 v _377_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0061                                 _306_ (net)
                   0.1150    0.0000   10.2739 v _395_/A1 (sky130_fd_sc_hd__a21o_1)
                   0.1092    0.6494   10.9233 v _395_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0053                                 _199_ (net)
                   0.1092    0.0000   10.9233 v _426_/A2 (sky130_fd_sc_hd__a311oi_1)
                   1.1450    1.3300   12.2533 ^ _426_/Y (sky130_fd_sc_hd__a311oi_1)
    3    0.0053                                 _228_ (net)
                   1.1450    0.0000   12.2533 ^ _443_/A2 (sky130_fd_sc_hd__o21bai_1)
                   0.1358    0.5764   12.8298 v _443_/Y (sky130_fd_sc_hd__o21bai_1)
    1    0.0020                                 _244_ (net)
                   0.1358    0.0000   12.8298 v _449_/A3 (sky130_fd_sc_hd__a31oi_1)
                   0.3808    0.5625   13.3923 ^ _449_/Y (sky130_fd_sc_hd__a31oi_1)
    1    0.0021                                 _250_ (net)
                   0.3808    0.0000   13.3923 ^ _450_/B1 (sky130_fd_sc_hd__o31ai_1)
                   0.0914    0.2683   13.6606 v _450_/Y (sky130_fd_sc_hd__o31ai_1)
    1    0.0014                                 _175_ (net)
                   0.0914    0.0000   13.6606 v _458_/D (sky130_fd_sc_hd__dfxtp_1)
                                      13.6606   data arrival time

                   0.0000   10.0000   10.0000   clock MYCLK (rise edge)
                             3.0000   13.0000   clock network delay (ideal)
                            -0.5000   12.5000   clock uncertainty
                             0.0000   12.5000   clock reconvergence pessimism
                                      12.5000 ^ _458_/CLK (sky130_fd_sc_hd__dfxtp_1)
                            -0.8320   11.6680   library setup time
                                      11.6680   data required time
------------------------------------------------------------------------------------
                                      11.6680   data required time
                                     -13.6606   data arrival time
------------------------------------------------------------------------------------
                                      -1.9925   slack (VIOLATED)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Endpoint: R[0] (output port clocked by MYGEN_CLK)
Path Group: MYGEN_CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                   0.0000    0.0000    3.0000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                   4.1930    4.1867    7.1867 ^ _451_/Q (sky130_fd_sc_hd__dfxtp_1)
    1    0.1300                                 Reg3[0] (net)
                   4.1930    0.0000    7.1867 ^ R[0] (out)
                                       7.1867   data arrival time

                   0.0000   10.0000   10.0000   clock MYGEN_CLK (rise edge)
                             0.0000   10.0000   clock network delay (ideal)
                             0.0000   10.0000   clock reconvergence pessimism
                            -3.0000    7.0000   output external delay
                                       7.0000   data required time
------------------------------------------------------------------------------------
                                       7.0000   data required time
                                      -7.1867   data arrival time
------------------------------------------------------------------------------------
                                      -0.1867   slack (VIOLATED)


