{"vcs1":{"timestamp_begin":1731424012.824430856, "rt":2.22, "ut":0.98, "st":0.24}}
{"vcselab":{"timestamp_begin":1731424015.139246645, "rt":1.09, "ut":0.35, "st":0.15}}
{"link":{"timestamp_begin":1731424016.301867487, "rt":0.43, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731424012.211228962}
{"VCS_COMP_START_TIME": 1731424012.211228962}
{"VCS_COMP_END_TIME": 1731424063.733716481}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
