#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 14 21:14:01 2019
# Process ID: 5312
# Current directory: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5416 C:\Docs\gyro_tester_gold\gyro_tester_gold\gyro_tester_gold\gyro_tester_gold.xpr
# Log file: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/vivado.log
# Journal file: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
INFO: [Project 1-313] Project file moved from '/home/cdickinson/ccs_working/gyro_tester_gold/gyro_tester_gold' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/gyro_tester_gold/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 792.734 ; gain = 170.051
update_compile_order -fileset sources_1
close_project
open_project C:/Docs/gyro_tester_zedboard_code/gyro_tester.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 818.219 ; gain = 22.043
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4_pl_interrupt_generator:1.0 - axi4_pl_interrupt_ge_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:Handler:1.0 - Handler_0
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - TxFIFO
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file <C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 938.570 ; gain = 107.215
close_project
open_project C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/gyro_tester_gold/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 946.684 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4_pl_interrupt_generator:1.0 - axi4_pl_interrupt_ge_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:Handler:1.0 - Handler_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- user.org:user:axis_stream_txfifo:2.0 - axis_stream_txfifo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 969.023 ; gain = 22.340
set_property CONFIG.ADDR_WIDTH 11 [get_bd_cells /axis_stream_txfifo_0]
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project c:/Docs/gyro_tester_gold/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 992.402 ; gain = 10.348
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/gyro_tester_gold/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/gyro_tester_gold/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.793 ; gain = 18.738
update_compile_order -fileset sources_1
current_project gyro_tester_gold
save_bd_design
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_2
launch_runs impl_4 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1154.016 ; gain = 57.332
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.672 ; gain = 3.656
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell rst_ps7_0_100M, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_pl_interrupt_ge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Handler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
[Wed Aug 14 22:25:08 2019] Launched design_2_auto_pc_0_synth_1, design_2_axis_stream_txfifo_0_2_synth_1, synth_2...
Run output will be captured here:
design_2_auto_pc_0_synth_1: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_auto_pc_0_synth_1/runme.log
design_2_axis_stream_txfifo_0_2_synth_1: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_axis_stream_txfifo_0_2_synth_1/runme.log
synth_2: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
[Wed Aug 14 22:25:08 2019] Launched impl_4...
Run output will be captured here: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 1398.734 ; gain = 313.570
file copy -force C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/impl_4/design_2_wrapper.sysdef C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.sdk/design_2_wrapper.hdf

set_property CONFIG.ADDR_WIDTH 12 [get_bd_cells /axis_stream_txfifo_0]
save_bd_design
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
reset_run synth_2
reset_run design_2_axis_stream_txfifo_0_2_synth_1
launch_runs impl_4 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1398.734 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.734 ; gain = 0.000
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell rst_ps7_0_100M, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_pl_interrupt_ge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Handler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 1.840 MB.
[Wed Aug 14 23:17:59 2019] Launched design_2_axis_stream_txfifo_0_2_synth_1, synth_2...
Run output will be captured here:
design_2_axis_stream_txfifo_0_2_synth_1: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_axis_stream_txfifo_0_2_synth_1/runme.log
synth_2: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
[Wed Aug 14 23:17:59 2019] Launched impl_4...
Run output will be captured here: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1535.711 ; gain = 136.977
set_property CONFIG.ADDR_WIDTH 11 [get_bd_cells /axis_stream_txfifo_0]
save_bd_design
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
reset_run synth_2
reset_run design_2_axis_stream_txfifo_0_2_synth_1
launch_runs impl_4 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1541.371 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.371 ; gain = 0.000
Wrote  : <C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell rst_ps7_0_100M, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_pl_interrupt_ge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Handler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_axis_stream_txfifo_0_2, cache-ID = 3b2e1b8fc3da3240; cache size = 2.415 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 2.415 MB.
[Wed Aug 14 23:34:09 2019] Launched synth_2...
Run output will be captured here: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
[Wed Aug 14 23:34:09 2019] Launched impl_4...
Run output will be captured here: C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 1679.008 ; gain = 141.543
current_project axis_stream_txfifo_v2_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 01:28:32 2019...
