// Seed: 3162991872
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2
);
  parameter id_4 = -1;
  assign module_1.id_6 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
    , id_10,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8
);
  or primCall (id_1, id_7, id_5, id_10);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3,
    output wand id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    id_15 id_16,
    output tri id_13
);
  assign id_16 = 1'b0 && -1'h0;
  assign id_4  = -1 == -1 | id_16;
  wire id_17;
endmodule
