$date
	Sun Jun 01 17:39:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 1 ! ZF $end
$var wire 1 " SF $end
$var wire 3 # R [2:0] $end
$var wire 1 $ CF $end
$var reg 3 % A [2:0] $end
$var reg 3 & B [2:0] $end
$var reg 2 ' OP [1:0] $end
$scope module uut $end
$var wire 3 ( A [2:0] $end
$var wire 3 ) B [2:0] $end
$var wire 2 * OP [1:0] $end
$var wire 1 ! ZF $end
$var wire 1 " SF $end
$var wire 3 + R_SHL [2:0] $end
$var wire 3 , R_ADD_SUB [2:0] $end
$var wire 1 - CF_ADD_SUB $end
$var wire 1 $ CF $end
$var reg 3 . R [2:0] $end
$var reg 1 / Sel $end
$scope module ADD_SUB1 $end
$var wire 3 0 A [2:0] $end
$var wire 3 1 B [2:0] $end
$var wire 1 / Sel $end
$var wire 3 2 R [2:0] $end
$var wire 1 - CF $end
$var wire 3 3 B_selected [2:0] $end
$var wire 3 4 B_complement [2:0] $end
$upscope $end
$scope module SHL1 $end
$var wire 3 5 A [2:0] $end
$var wire 3 6 B [2:0] $end
$var wire 2 7 B2bit [1:0] $end
$var reg 3 8 R [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 8
b11 7
b11 6
b100 5
b101 4
b11 3
b111 2
b11 1
b100 0
0/
b111 .
0-
b111 ,
b0 +
b0 *
b11 )
b100 (
b0 '
b11 &
b100 %
0$
b111 #
1"
0!
$end
#10
0"
1$
1-
b10 #
b10 .
b110 4
b10 ,
b10 2
1/
b110 3
b10 7
b1 '
b1 *
b10 &
b10 )
b10 1
b10 6
#20
1"
0$
b100 #
b100 .
b101 ,
b101 2
b100 +
b100 8
b10 '
b10 *
b111 %
b111 (
b111 0
b111 5
#30
1!
b111 3
0"
b111 4
b0 #
b0 .
b1 7
b101 ,
b101 2
b11 '
b11 *
b1 &
b1 )
b1 1
b1 6
b110 %
b110 (
b110 0
b110 5
#40
0!
1"
1$
b1 4
b110 #
b110 .
0/
b11 7
b110 ,
b110 2
b111 +
b111 8
b0 '
b0 *
b111 &
b111 )
b111 1
b111 6
b111 %
b111 (
b111 0
b111 5
#50
0!
0$
0-
0"
b1 3
b10 #
b10 .
1/
b10 ,
b10 2
b1 +
b1 8
b1 '
b1 *
b1 %
b1 (
b1 0
b1 5
#60
