Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 21:42:33 2020
| Host         : LAPTOP-7F5JLFQ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_1_timing_summary_routed.rpt -pb datapath_1_timing_summary_routed.pb -rpx datapath_1_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath_1
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (556)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (556)
--------------------------------------------------
 There are 556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.216        0.000                      0                   79        0.647        0.000                      0                   79        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           36.216        0.000                      0                   79        0.647        0.000                      0                   79       23.750        0.000                       0                   113  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.673ns  (logic 2.858ns (20.902%)  route 10.815ns (79.098%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.385    15.352    u_pc_1/pc_reg[3]_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.476 r  u_pc_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    15.476    u_pc_1/pcSelect[9]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[9]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)        0.032    51.692    u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         51.692    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 2.858ns (20.904%)  route 10.814ns (79.096%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.384    15.350    u_pc_1/pc_reg[3]_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.474 r  u_pc_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    15.474    u_pc_1/pcSelect[5]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)        0.031    51.691    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         51.691    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 2.858ns (20.910%)  route 10.810ns (79.090%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.380    15.347    u_pc_1/pc_reg[3]_0
    SLICE_X25Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.471 r  u_pc_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    15.471    u_pc_1/pcSelect[8]
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[8]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)        0.031    51.691    u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         51.691    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 36.220    

Slack (MET) :             36.378ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 2.858ns (21.158%)  route 10.650ns (78.842%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.220    15.186    u_pc_1/pc_reg[3]_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  u_pc_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    15.310    u_pc_1/pcSelect[3]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)        0.029    51.689    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         51.689    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 36.378    

Slack (MET) :             36.388ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 2.858ns (21.170%)  route 10.642ns (78.830%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.212    15.179    u_pc_1/pc_reg[3]_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.303 r  u_pc_1/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    15.303    u_pc_1/pcSelect[4]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[4]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X24Y29         FDRE (Setup_fdre_C_D)        0.031    51.691    u_pc_1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         51.691    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 36.388    

Slack (MET) :             36.578ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.310ns  (logic 2.858ns (21.473%)  route 10.452ns (78.527%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 51.675 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.022    14.988    u_pc_1/pc_reg[3]_0
    SLICE_X24Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.112 r  u_pc_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    15.112    u_pc_1/pcSelect[14]
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.675    51.675    u_pc_1/clk_out1
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[14]/C
                         clock pessimism              0.088    51.763    
                         clock uncertainty           -0.103    51.661    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.029    51.690    u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         51.690    
                         arrival time                         -15.112    
  -------------------------------------------------------------------
                         slack                                 36.578    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.267ns  (logic 2.858ns (21.542%)  route 10.409ns (78.458%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          0.979    14.946    u_pc_1/pc_reg[3]_0
    SLICE_X25Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.070 r  u_pc_1/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    15.070    u_pc_1/pcSelect[7]
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[7]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)        0.031    51.691    u_pc_1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         51.691    
                         arrival time                         -15.070    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.623ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 2.858ns (21.548%)  route 10.405ns (78.452%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.802     1.802    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y31         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.138 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/O
                         net (fo=10, routed)          1.624     4.762    u_reg_files_1/A0[16]
    SLICE_X25Y34         LUT5 (Prop_lut5_I0_O)        0.327     5.089 f  u_reg_files_1/result_OBUF[1]_inst_i_46/O
                         net (fo=2, routed)           1.135     6.224    u_reg_files_1/result_OBUF[1]_inst_i_46_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I2_O)        0.327     6.551 f  u_reg_files_1/result_OBUF[1]_inst_i_30/O
                         net (fo=15, routed)          0.451     7.002    u_reg_files_1/result_OBUF[1]_inst_i_30_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.126 f  u_reg_files_1/u_data_ram_i_93/O
                         net (fo=71, routed)          2.281     9.408    u_reg_files_1/u_data_ram_i_93_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  u_reg_files_1/result_OBUF[26]_inst_i_5/O
                         net (fo=2, routed)           0.855    10.387    u_reg_files_1/result_OBUF[26]_inst_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.511 f  u_reg_files_1/result_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.130    11.641    u_reg_files_1/result_OBUF[26]_inst_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.765 f  u_reg_files_1/result_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.796    12.561    u_reg_files_1/ALUresult[26]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  u_reg_files_1/pc[15]_i_11/O
                         net (fo=2, routed)           1.157    13.842    u_reg_files_1/pc[15]_i_11_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_reg_files_1/pc[15]_i_3/O
                         net (fo=14, routed)          0.975    14.942    u_pc_1/pc_reg[3]_0
    SLICE_X25Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.066 r  u_pc_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    15.066    u_pc_1/pcSelect[6]
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)        0.029    51.689    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         51.689    
                         arrival time                         -15.066    
  -------------------------------------------------------------------
                         slack                                 36.623    

Slack (MET) :             36.638ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        12.977ns  (logic 2.415ns (18.610%)  route 10.562ns (81.390%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 51.675 - 50.000 ) 
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.805     1.805    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     3.122 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.229     4.351    u_reg_files_1/A0[3]
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.475 f  u_reg_files_1/u_data_ram_i_185/O
                         net (fo=101, routed)         2.448     6.923    u_reg_files_1/u_ALU_1/A_or_Shift__41[3]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.047 r  u_reg_files_1/result_OBUF[30]_inst_i_10/O
                         net (fo=20, routed)          1.928     8.975    u_reg_files_1/result_OBUF[30]_inst_i_10_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  u_reg_files_1/u_data_ram_i_159/O
                         net (fo=1, routed)           0.800     9.899    u_reg_files_1/u_data_ram_i_159_n_0
    SLICE_X20Y39         LUT3 (Prop_lut3_I2_O)        0.152    10.051 r  u_reg_files_1/u_data_ram_i_92/O
                         net (fo=2, routed)           0.597    10.647    u_reg_files_1/u_data_ram_i_92_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I3_O)        0.326    10.973 r  u_reg_files_1/u_data_ram_i_54/O
                         net (fo=1, routed)           0.967    11.940    u_ALU_1/u_data_ram_18
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  u_ALU_1/u_data_ram_i_4/O
                         net (fo=18, routed)          1.175    13.239    u_ALU_1/u_data_ram_i_50[9]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124    13.363 r  u_ALU_1/result_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           1.419    14.782    u_reg_files_1/register_reg_r2_0_31_12_17/DIA1
    SLICE_X30Y32         RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.675    51.675    u_reg_files_1/register_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y32         RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.105    51.780    
                         clock uncertainty           -0.103    51.678    
    SLICE_X30Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    51.420    u_reg_files_1/register_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         51.420    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                 36.638    

Slack (MET) :             36.726ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.663ns (20.240%)  route 10.494ns (79.760%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 51.674 - 50.000 ) 
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.805     1.805    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     3.122 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          1.229     4.351    u_reg_files_1/A0[3]
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.475 r  u_reg_files_1/u_data_ram_i_185/O
                         net (fo=101, routed)         2.448     6.923    u_reg_files_1/u_ALU_1/A_or_Shift__41[3]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.047 f  u_reg_files_1/result_OBUF[30]_inst_i_10/O
                         net (fo=20, routed)          1.928     8.975    u_reg_files_1/result_OBUF[30]_inst_i_10_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.099 f  u_reg_files_1/u_data_ram_i_159/O
                         net (fo=1, routed)           0.800     9.899    u_reg_files_1/u_data_ram_i_159_n_0
    SLICE_X20Y39         LUT3 (Prop_lut3_I2_O)        0.152    10.051 f  u_reg_files_1/u_data_ram_i_92/O
                         net (fo=2, routed)           0.817    10.868    u_reg_files_1/u_data_ram_i_92_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.326    11.194 f  u_reg_files_1/u_data_ram_i_52/O
                         net (fo=1, routed)           0.649    11.843    u_ALU_1/u_data_ram_20
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.967 f  u_ALU_1/u_data_ram_i_3/O
                         net (fo=11, routed)          0.825    12.792    u_ALU_1/u_data_ram_i_50[10]
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124    12.916 r  u_ALU_1/pc[15]_i_9/O
                         net (fo=2, routed)           1.146    14.062    u_reg_files_1/pc_reg[2]_1
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.186 r  u_reg_files_1/pc[1]_i_2/O
                         net (fo=1, routed)           0.653    14.838    u_reg_files_1/zero_in
    SLICE_X26Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.962 r  u_reg_files_1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.962    u_pc_1/D[0]
    SLICE_X26Y30         FDRE                                         r  u_pc_1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.674    51.674    u_pc_1/clk_out1
    SLICE_X26Y30         FDRE                                         r  u_pc_1/pc_reg[1]/C
                         clock pessimism              0.088    51.762    
                         clock uncertainty           -0.103    51.660    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.029    51.689    u_pc_1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         51.689    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                 36.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.360ns (48.728%)  route 0.379ns (51.272%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.630     0.630    u_pc_1/clk_out1
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  u_pc_1/pc_reg[15]/Q
                         net (fo=9, routed)           0.144     0.915    u_pc_1/Q[13]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.026 r  u_pc_1/pcSelect0_carry__2/O[2]
                         net (fo=2, routed)           0.235     1.261    u_pc_1/pcSelect00_in[15]
    SLICE_X24Y31         LUT6 (Prop_lut6_I0_O)        0.108     1.369 r  u_pc_1/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     1.369    u_pc_1/pcSelect[15]
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.904     0.904    u_pc_1/clk_out1
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[15]/C
                         clock pessimism             -0.273     0.630    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.092     0.722    u_pc_1/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.360ns (48.760%)  route 0.378ns (51.240%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.629     0.629    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  u_pc_1/pc_reg[11]/Q
                         net (fo=16, routed)          0.204     0.975    u_pc_1/Q[9]
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.086 r  u_pc_1/pcSelect0_carry__1/O[2]
                         net (fo=3, routed)           0.174     1.260    u_pc_1/pcSelect00_in[11]
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.108     1.368 r  u_pc_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.368    u_pc_1/pcSelect[11]
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.903     0.903    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[11]/C
                         clock pessimism             -0.273     0.629    
    SLICE_X24Y30         FDRE (Hold_fdre_C_D)         0.091     0.720    u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.359ns (44.510%)  route 0.448ns (55.490%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.629     0.629    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  u_pc_1/pc_reg[12]/Q
                         net (fo=16, routed)          0.146     0.916    u_pc_1/Q[10]
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.024 r  u_pc_1/pcSelect0_carry__1/O[3]
                         net (fo=3, routed)           0.301     1.326    u_pc_1/pcSelect00_in[12]
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.110     1.436 r  u_pc_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     1.436    u_pc_1/pcSelect[12]
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.903     0.903    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism             -0.273     0.629    
    SLICE_X24Y30         FDRE (Hold_fdre_C_D)         0.092     0.721    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.363ns (44.849%)  route 0.446ns (55.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.628     0.628    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_pc_1/pc_reg[9]/Q
                         net (fo=16, routed)          0.208     0.977    u_pc_1/Q[7]
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.092 r  u_pc_1/pcSelect0_carry__1/O[0]
                         net (fo=3, routed)           0.238     1.331    u_pc_1/pcSelect00_in[9]
    SLICE_X24Y29         LUT6 (Prop_lut6_I0_O)        0.107     1.438 r  u_pc_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.438    u_pc_1/pcSelect[9]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.902     0.902    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[9]/C
                         clock pessimism             -0.273     0.628    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.092     0.720    u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.399ns (48.327%)  route 0.427ns (51.673%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.629     0.629    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  u_pc_1/pc_reg[13]/Q
                         net (fo=16, routed)          0.143     0.914    u_pc_1/Q[11]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.065 r  u_pc_1/pcSelect0_carry__2/O[1]
                         net (fo=3, routed)           0.283     1.348    u_pc_1/pcSelect00_in[14]
    SLICE_X24Y31         LUT6 (Prop_lut6_I0_O)        0.107     1.455 r  u_pc_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000     1.455    u_pc_1/pcSelect[14]
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.904     0.904    u_pc_1/clk_out1
    SLICE_X24Y31         FDRE                                         r  u_pc_1/pc_reg[14]/C
                         clock pessimism             -0.259     0.644    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.091     0.735    u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.360ns (42.420%)  route 0.489ns (57.580%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.628     0.628    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_pc_1/pc_reg[3]/Q
                         net (fo=16, routed)          0.187     0.956    u_pc_1/Q[1]
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.067 r  u_pc_1/pcSelect0_carry/O[2]
                         net (fo=3, routed)           0.302     1.369    u_pc_1/pcSelect00_in[3]
    SLICE_X24Y29         LUT6 (Prop_lut6_I0_O)        0.108     1.477 r  u_pc_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.477    u_pc_1/pcSelect[3]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.902     0.902    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism             -0.273     0.628    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.091     0.719    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.363ns (42.481%)  route 0.492ns (57.519%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.628     0.628    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_pc_1/pc_reg[5]/Q
                         net (fo=16, routed)          0.260     1.029    u_pc_1/Q[3]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.144 r  u_pc_1/pcSelect0_carry__0/O[0]
                         net (fo=3, routed)           0.232     1.376    u_pc_1/pcSelect00_in[5]
    SLICE_X24Y29         LUT6 (Prop_lut6_I0_O)        0.107     1.483 r  u_pc_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.483    u_pc_1/pcSelect[5]
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.902     0.902    u_pc_1/clk_out1
    SLICE_X24Y29         FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism             -0.273     0.628    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.092     0.720    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.358ns (41.469%)  route 0.505ns (58.531%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.628     0.628    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_pc_1/pc_reg[6]/Q
                         net (fo=16, routed)          0.201     0.970    u_pc_1/Q[4]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.080 r  u_pc_1/pcSelect0_carry__0/O[1]
                         net (fo=3, routed)           0.304     1.385    u_pc_1/pcSelect00_in[6]
    SLICE_X25Y29         LUT6 (Prop_lut6_I0_O)        0.107     1.492 r  u_pc_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.492    u_pc_1/pcSelect[6]
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.902     0.902    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism             -0.273     0.628    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.091     0.719    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.395ns (44.429%)  route 0.494ns (55.571%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.628     0.628    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_pc_1/pc_reg[7]/Q
                         net (fo=16, routed)          0.144     0.914    u_pc_1/Q[5]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.058 r  u_pc_1/pcSelect0_carry__0/O[3]
                         net (fo=3, routed)           0.350     1.407    u_pc_1/pcSelect00_in[8]
    SLICE_X25Y29         LUT6 (Prop_lut6_I0_O)        0.110     1.517 r  u_pc_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.517    u_pc_1/pcSelect[8]
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.902     0.902    u_pc_1/clk_out1
    SLICE_X25Y29         FDRE                                         r  u_pc_1/pc_reg[8]/C
                         clock pessimism             -0.273     0.628    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.092     0.720    u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.363ns (39.892%)  route 0.547ns (60.109%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.629     0.629    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  u_pc_1/pc_reg[13]/Q
                         net (fo=16, routed)          0.143     0.914    u_pc_1/Q[11]
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.029 r  u_pc_1/pcSelect0_carry__2/O[0]
                         net (fo=3, routed)           0.404     1.432    u_pc_1/pcSelect00_in[13]
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.107     1.539 r  u_pc_1/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     1.539    u_pc_1/pcSelect[13]
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.903     0.903    u_pc_1/clk_out1
    SLICE_X24Y30         FDRE                                         r  u_pc_1/pc_reg[13]/C
                         clock pessimism             -0.273     0.629    
    SLICE_X24Y30         FDRE (Hold_fdre_C_D)         0.092     0.721    u_pc_1/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.818    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y30     u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y30     u_pc_1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y30     u_pc_1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y30     u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y31     u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y31     u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X26Y30     u_pc_1/pc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X26Y29     u_pc_1/pc_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y33     u_reg_files_1/register_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y31     u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y31     u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



