$date
	Fri Nov 01 12:26:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module led_controller_tb $end
$var wire 6 ! leds [5:0] $end
$var reg 2 " buttons [1:0] $end
$var reg 1 # clk $end
$var reg 3 $ switches [2:0] $end
$scope module uut $end
$var wire 2 % buttons [1:0] $end
$var wire 1 # clk $end
$var wire 3 & switches [2:0] $end
$var reg 1 ' invert $end
$var reg 6 ( leds [5:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 )
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
b1 !
b1 (
b11 )
0#
b1 $
b1 &
#15
1#
#20
b11 )
b0 !
b0 (
0#
b0 $
b0 &
#25
1#
#30
b10 !
b10 (
b11 )
0#
b10 $
b10 &
#35
1#
#40
b11 )
b0 !
b0 (
0#
b0 $
b0 &
#45
1#
#50
b100 !
b100 (
b11 )
0#
b100 $
b100 &
#55
1#
#60
b11 )
b0 !
b0 (
0#
b0 $
b0 &
#65
1#
#70
b101 !
b101 (
b11 )
0#
b101 $
b101 &
#75
1#
#80
b11 )
b10 !
b10 (
0#
b10 $
b10 &
#85
1#
#90
0#
b1 "
b1 %
#95
b11 )
b1101 !
b1101 (
1'
1#
#100
0#
b0 "
b0 %
#105
1#
#110
b11 )
b1010 !
b1010 (
0#
b101 $
b101 &
#115
1#
#120
0#
b10 "
b10 %
#125
b11 )
b101 !
b101 (
0'
1#
#130
0#
b0 "
b0 %
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
