

================================================================
== Vitis HLS Report for 'conv2_Pipeline_COL'
================================================================
* Date:           Sun Nov  5 00:33:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      416|      416|  4.160 us|  4.160 us|  416|  416|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- COL     |      414|      414|        37|          9|          9|    43|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 9, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 25 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 26 
25 --> 27 
26 --> 25 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 40 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln50_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln50_1"   --->   Operation 41 'read' 'mul_ln50_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mul_ln50_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln50"   --->   Operation 42 'read' 'mul_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln41"   --->   Operation 43 'read' 'bitcast_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %c"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_1 = load i9 %c" [src/conv2.cpp:46]   --->   Operation 46 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%icmp_ln46 = icmp_ult  i9 %c_1, i9 255" [src/conv2.cpp:46]   --->   Operation 47 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.0.for.inc41_crit_edge.exitStub, void %for.inc.0.split" [src/conv2.cpp:46]   --->   Operation 48 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [13/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 49 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i9 %c_1" [src/conv2.cpp:46]   --->   Operation 50 'trunc' 'trunc_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 51 [12/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 51 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln46 = or i8 %trunc_ln46, i8 1" [src/conv2.cpp:46]   --->   Operation 52 'or' 'or_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 53 [12/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 53 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 54 [11/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 54 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [11/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 55 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln46 = add i9 %c_1, i9 2" [src/conv2.cpp:46]   --->   Operation 56 'add' 'add_ln46' <Predicate = (icmp_ln46)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [13/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 57 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.30>
ST_4 : Operation 58 [10/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 58 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [10/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 59 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [12/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 60 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln46_1 = add i9 %c_1, i9 3" [src/conv2.cpp:46]   --->   Operation 61 'add' 'add_ln46_1' <Predicate = (icmp_ln46)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [13/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 62 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.77ns)   --->   "%icmp_ln46_1 = icmp_ult  i9 %add_ln46_1, i9 255" [src/conv2.cpp:46]   --->   Operation 63 'icmp' 'icmp_ln46_1' <Predicate = (icmp_ln46)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_1, void %for.inc.0.for.inc41_crit_edge.exitStub, void %for.inc.3" [src/conv2.cpp:46]   --->   Operation 64 'br' 'br_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln46_4 = add i9 %c_1, i9 6" [src/conv2.cpp:46]   --->   Operation 65 'add' 'add_ln46_4' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln46 = store i9 %add_ln46_4, i9 %c" [src/conv2.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.42>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.0" [src/conv2.cpp:46]   --->   Operation 67 'br' 'br_ln46' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.30>
ST_5 : Operation 68 [9/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 68 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [9/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 69 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [11/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 70 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [12/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 71 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln46_2 = add i9 %c_1, i9 4" [src/conv2.cpp:46]   --->   Operation 72 'add' 'add_ln46_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [13/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 73 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.30>
ST_6 : Operation 74 [8/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 74 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [8/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 75 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [10/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 76 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [11/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 77 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [12/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 78 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln46_3 = add i9 %c_1, i9 5" [src/conv2.cpp:46]   --->   Operation 79 'add' 'add_ln46_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [13/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 80 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 81 [7/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 81 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [7/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 82 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [9/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 83 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [10/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 84 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [11/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 85 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [12/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 86 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 87 [6/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 87 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [6/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 88 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [8/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 89 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [9/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 90 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [10/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 91 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [11/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 92 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 93 [5/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 93 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [5/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 94 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [7/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 95 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [8/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 96 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [9/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 97 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [10/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 98 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.87>
ST_10 : Operation 99 [4/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 99 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %c_1" [src/conv2.cpp:46]   --->   Operation 100 'zext' 'zext_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.14ns)   --->   "%mul_ln46 = mul i18 %zext_ln46, i18 772" [src/conv2.cpp:46]   --->   Operation 101 'mul' 'mul_ln46' <Predicate = (icmp_ln46)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %mul_ln46, i32 16, i32 17" [src/conv2.cpp:46]   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 103 [4/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 103 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [6/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 104 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln, void %arrayidx407.0.case.2, i2 0, void %arrayidx407.0.case.0, i2 1, void %arrayidx407.0.case.1" [src/conv2.cpp:50]   --->   Operation 105 'switch' 'switch_ln50' <Predicate = (icmp_ln46)> <Delay = 0.73>
ST_10 : Operation 106 [7/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 106 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [8/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 107 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [9/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 108 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.84>
ST_11 : Operation 109 [3/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 109 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 110 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i8 %or_ln46" [src/conv2.cpp:50]   --->   Operation 111 'zext' 'zext_ln50_8' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (2.11ns)   --->   "%mul_ln50_2 = mul i17 %zext_ln50_8, i17 386" [src/conv2.cpp:50]   --->   Operation 112 'mul' 'mul_ln50_2' <Predicate = (icmp_ln46)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln50_2, i32 15, i32 16" [src/conv2.cpp:50]   --->   Operation 113 'partselect' 'trunc_ln1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 114 [5/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 114 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln1, void %arrayidx407.1.case.2, i2 0, void %arrayidx407.1.case.0, i2 1, void %arrayidx407.1.case.1" [src/conv2.cpp:50]   --->   Operation 115 'switch' 'switch_ln50' <Predicate = (icmp_ln46)> <Delay = 0.73>
ST_11 : Operation 116 [6/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 116 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [7/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 117 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [8/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 118 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.87>
ST_12 : Operation 119 [2/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 119 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [2/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 120 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [4/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 121 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i9 %add_ln46" [src/conv2.cpp:50]   --->   Operation 122 'zext' 'zext_ln50_13' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (2.14ns)   --->   "%mul_ln50_3 = mul i19 %zext_ln50_13, i19 772" [src/conv2.cpp:50]   --->   Operation 123 'mul' 'mul_ln50_3' <Predicate = (icmp_ln46)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln50_3, i32 16, i32 17" [src/conv2.cpp:50]   --->   Operation 124 'partselect' 'trunc_ln50_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln50_1, void %arrayidx407.2.case.2, i2 0, void %arrayidx407.2.case.0, i2 1, void %arrayidx407.2.case.1" [src/conv2.cpp:50]   --->   Operation 125 'switch' 'switch_ln50' <Predicate = (icmp_ln46)> <Delay = 0.73>
ST_12 : Operation 126 [5/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 126 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [6/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 127 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [7/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 128 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 129 [1/13] (1.53ns)   --->   "%urem_ln46 = urem i9 %c_1, i9 85" [src/conv2.cpp:46]   --->   Operation 129 'urem' 'urem_ln46' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %urem_ln46" [src/conv2.cpp:50]   --->   Operation 130 'zext' 'zext_ln50' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %urem_ln46" [src/conv2.cpp:50]   --->   Operation 131 'zext' 'zext_ln50_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.83ns)   --->   "%add_ln50 = add i14 %mul_ln50_read, i14 %zext_ln50_1" [src/conv2.cpp:50]   --->   Operation 132 'add' 'add_ln50' <Predicate = (icmp_ln46)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i14 %add_ln50" [src/conv2.cpp:50]   --->   Operation 133 'zext' 'zext_ln50_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_24 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_2" [src/conv2.cpp:50]   --->   Operation 134 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_24' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_25 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_2" [src/conv2.cpp:50]   --->   Operation 135 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_25' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_26 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_2" [src/conv2.cpp:50]   --->   Operation 136 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_26' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i10 %mul_ln50_1_read, i10 %zext_ln50" [src/conv2.cpp:50]   --->   Operation 137 'add' 'add_ln50_1' <Predicate = (icmp_ln46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %add_ln50_1" [src/conv2.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_3' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_33 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_3" [src/conv2.cpp:50]   --->   Operation 139 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_33' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_34 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_3" [src/conv2.cpp:50]   --->   Operation 140 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_34' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_35 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_3" [src/conv2.cpp:50]   --->   Operation 141 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_35' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 142 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_27 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_24" [src/conv2.cpp:50]   --->   Operation 142 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_27' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 143 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_28 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_25" [src/conv2.cpp:50]   --->   Operation 143 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_28' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 144 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_29 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_26" [src/conv2.cpp:50]   --->   Operation 144 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_29' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 145 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_36 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_33" [src/conv2.cpp:50]   --->   Operation 145 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_36' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 146 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_37 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_34" [src/conv2.cpp:50]   --->   Operation 146 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_37' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 147 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_38 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_35" [src/conv2.cpp:50]   --->   Operation 147 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_38' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 148 [1/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %or_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 148 'urem' 'urem_ln50' <Predicate = (icmp_ln46)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i8 %urem_ln50" [src/conv2.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_4' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i8 %urem_ln50" [src/conv2.cpp:50]   --->   Operation 150 'zext' 'zext_ln50_5' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.83ns)   --->   "%add_ln50_2 = add i14 %mul_ln50_read, i14 %zext_ln50_5" [src/conv2.cpp:50]   --->   Operation 151 'add' 'add_ln50_2' <Predicate = (icmp_ln46)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i14 %add_ln50_2" [src/conv2.cpp:50]   --->   Operation 152 'zext' 'zext_ln50_6' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_30 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_6" [src/conv2.cpp:50]   --->   Operation 153 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_30' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_31 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_6" [src/conv2.cpp:50]   --->   Operation 154 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_31' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_32 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_6" [src/conv2.cpp:50]   --->   Operation 155 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_32' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.78ns)   --->   "%add_ln50_3 = add i10 %mul_ln50_1_read, i10 %zext_ln50_4" [src/conv2.cpp:50]   --->   Operation 156 'add' 'add_ln50_3' <Predicate = (icmp_ln46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i10 %add_ln50_3" [src/conv2.cpp:50]   --->   Operation 157 'zext' 'zext_ln50_7' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_39 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_7" [src/conv2.cpp:50]   --->   Operation 158 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_39' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_40 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_7" [src/conv2.cpp:50]   --->   Operation 159 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_40' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_41 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_7" [src/conv2.cpp:50]   --->   Operation 160 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_41' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 161 [3/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 161 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_36 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_30" [src/conv2.cpp:50]   --->   Operation 162 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_36' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 163 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_37 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_31" [src/conv2.cpp:50]   --->   Operation 163 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_37' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 164 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_38 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32" [src/conv2.cpp:50]   --->   Operation 164 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_38' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 165 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_45 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_39" [src/conv2.cpp:50]   --->   Operation 165 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_45' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 166 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_46 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_40" [src/conv2.cpp:50]   --->   Operation 166 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_46' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 167 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_47 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_41" [src/conv2.cpp:50]   --->   Operation 167 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_47' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_13 : Operation 168 [4/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 168 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 169 'zext' 'zext_ln46_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (2.14ns)   --->   "%mul_ln46_1 = mul i19 %zext_ln46_1, i19 772" [src/conv2.cpp:46]   --->   Operation 170 'mul' 'mul_ln46_1' <Predicate = (icmp_ln46)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln46_1, i32 16, i32 17" [src/conv2.cpp:46]   --->   Operation 171 'partselect' 'trunc_ln46_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 172 [5/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 172 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [6/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 173 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln46_1, void %arrayidx407.3.case.2, i2 0, void %arrayidx407.3.case.0, i2 1, void %arrayidx407.3.case.1" [src/conv2.cpp:50]   --->   Operation 174 'switch' 'switch_ln50' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.73>

State 14 <SV = 13> <Delay = 2.87>
ST_14 : Operation 175 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_27 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_24" [src/conv2.cpp:50]   --->   Operation 175 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_27' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 176 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_28 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_25" [src/conv2.cpp:50]   --->   Operation 176 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_28' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 177 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_29 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_26" [src/conv2.cpp:50]   --->   Operation 177 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_29' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 178 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_27, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_28, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_29, i2 %trunc_ln" [src/conv2.cpp:50]   --->   Operation 178 'mux' 'tmp_s' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_36 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_33" [src/conv2.cpp:50]   --->   Operation 179 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_36' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 180 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_37 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_34" [src/conv2.cpp:50]   --->   Operation 180 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_37' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 181 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_38 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_35" [src/conv2.cpp:50]   --->   Operation 181 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_38' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 182 [1/1] (0.47ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_36, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_37, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_38, i2 %trunc_ln" [src/conv2.cpp:50]   --->   Operation 182 'mux' 'tmp_1' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [2/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 183 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_36 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_30" [src/conv2.cpp:50]   --->   Operation 184 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_36' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 185 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_37 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_31" [src/conv2.cpp:50]   --->   Operation 185 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_37' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 186 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_38 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32" [src/conv2.cpp:50]   --->   Operation 186 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_38' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 187 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_36, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_37, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_38, i2 %trunc_ln1" [src/conv2.cpp:50]   --->   Operation 187 'mux' 'tmp_2' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_45 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_39" [src/conv2.cpp:50]   --->   Operation 188 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_45' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 189 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_46 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_40" [src/conv2.cpp:50]   --->   Operation 189 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_46' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 190 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_47 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_41" [src/conv2.cpp:50]   --->   Operation 190 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_47' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_14 : Operation 191 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_46, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_47, i2 %trunc_ln1" [src/conv2.cpp:50]   --->   Operation 191 'mux' 'tmp_4' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [3/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 192 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [4/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 193 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln50_22 = zext i9 %add_ln46_2" [src/conv2.cpp:50]   --->   Operation 194 'zext' 'zext_ln50_22' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (2.14ns)   --->   "%mul_ln50_4 = mul i19 %zext_ln50_22, i19 772" [src/conv2.cpp:50]   --->   Operation 195 'mul' 'mul_ln50_4' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln50_4, i32 16, i32 17" [src/conv2.cpp:50]   --->   Operation 196 'partselect' 'trunc_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_14 : Operation 197 [5/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 197 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln50_2, void %arrayidx407.4.case.2, i2 0, void %arrayidx407.4.case.0, i2 1, void %arrayidx407.4.case.1" [src/conv2.cpp:50]   --->   Operation 198 'switch' 'switch_ln50' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.73>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 199 '%mul = fmul i32 %bitcast_ln41_read, i32 %tmp_s'
ST_15 : Operation 199 [3/3] (5.25ns)   --->   "%mul = fmul i32 %bitcast_ln41_read, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 199 'fmul' 'mul' <Predicate = (icmp_ln46)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46, i9 85" [src/conv2.cpp:50]   --->   Operation 200 'urem' 'urem_ln50_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i9 %urem_ln50_1" [src/conv2.cpp:50]   --->   Operation 201 'zext' 'zext_ln50_9' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i9 %urem_ln50_1" [src/conv2.cpp:50]   --->   Operation 202 'zext' 'zext_ln50_10' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.83ns)   --->   "%add_ln50_4 = add i14 %mul_ln50_read, i14 %zext_ln50_10" [src/conv2.cpp:50]   --->   Operation 203 'add' 'add_ln50_4' <Predicate = (icmp_ln46)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i14 %add_ln50_4" [src/conv2.cpp:50]   --->   Operation 204 'zext' 'zext_ln50_11' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_33 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_11" [src/conv2.cpp:50]   --->   Operation 205 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_33' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_34 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_11" [src/conv2.cpp:50]   --->   Operation 206 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_34' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_35 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_11" [src/conv2.cpp:50]   --->   Operation 207 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_35' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.78ns)   --->   "%add_ln50_5 = add i10 %mul_ln50_1_read, i10 %zext_ln50_9" [src/conv2.cpp:50]   --->   Operation 208 'add' 'add_ln50_5' <Predicate = (icmp_ln46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i10 %add_ln50_5" [src/conv2.cpp:50]   --->   Operation 209 'zext' 'zext_ln50_12' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_42 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 210 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_42' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_43 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 211 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_43' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_44 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 212 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_44' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 213 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_39 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33" [src/conv2.cpp:50]   --->   Operation 213 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_39' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 214 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_40 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34" [src/conv2.cpp:50]   --->   Operation 214 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_40' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 215 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_41 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35" [src/conv2.cpp:50]   --->   Operation 215 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_41' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 216 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_48 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_42" [src/conv2.cpp:50]   --->   Operation 216 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_48' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_15 : Operation 217 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_49 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_43" [src/conv2.cpp:50]   --->   Operation 217 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_49' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_15 : Operation 218 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_50 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_44" [src/conv2.cpp:50]   --->   Operation 218 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_50' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_15 : Operation 219 [2/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 219 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [3/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 220 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [4/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 221 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln50_27 = zext i9 %add_ln46_3" [src/conv2.cpp:50]   --->   Operation 222 'zext' 'zext_ln50_27' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (2.14ns)   --->   "%mul_ln50_5 = mul i19 %zext_ln50_27, i19 772" [src/conv2.cpp:50]   --->   Operation 223 'mul' 'mul_ln50_5' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln50_5, i32 16, i32 17" [src/conv2.cpp:50]   --->   Operation 224 'partselect' 'trunc_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln50_3, void %arrayidx407.5.case.2, i2 0, void %arrayidx407.5.case.0, i2 1, void %arrayidx407.5.case.1" [src/conv2.cpp:50]   --->   Operation 225 'switch' 'switch_ln50' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.73>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 226 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41_read, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 226 'fmul' 'mul' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 227 '%mul_1 = fmul i32 %bitcast_ln41_read, i32 %tmp_2'
ST_16 : Operation 227 [3/3] (5.25ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_read, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 227 'fmul' 'mul_1' <Predicate = (icmp_ln46)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_39 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33" [src/conv2.cpp:50]   --->   Operation 228 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_39' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 229 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_40 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34" [src/conv2.cpp:50]   --->   Operation 229 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_40' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 230 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_41 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35" [src/conv2.cpp:50]   --->   Operation 230 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_41' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 231 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_39, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_40, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_41, i2 %trunc_ln50_1" [src/conv2.cpp:50]   --->   Operation 231 'mux' 'tmp_3' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_48 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_42" [src/conv2.cpp:50]   --->   Operation 232 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_48' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_16 : Operation 233 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_49 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_43" [src/conv2.cpp:50]   --->   Operation 233 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_49' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_16 : Operation 234 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_50 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_44" [src/conv2.cpp:50]   --->   Operation 234 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_50' <Predicate = (icmp_ln46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_16 : Operation 235 [1/1] (0.47ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_48, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_49, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_50, i2 %trunc_ln50_1" [src/conv2.cpp:50]   --->   Operation 235 'mux' 'tmp_5' <Predicate = (icmp_ln46)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/13] (1.53ns)   --->   "%urem_ln46_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:46]   --->   Operation 236 'urem' 'urem_ln46_1' <Predicate = (icmp_ln46)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i9 %urem_ln46_1" [src/conv2.cpp:50]   --->   Operation 237 'zext' 'zext_ln50_15' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.83ns)   --->   "%add_ln50_6 = add i14 %mul_ln50_read, i14 %zext_ln50_15" [src/conv2.cpp:50]   --->   Operation 238 'add' 'add_ln50_6' <Predicate = (icmp_ln46)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i14 %add_ln50_6" [src/conv2.cpp:50]   --->   Operation 239 'zext' 'zext_ln50_16' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_21 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_16" [src/conv2.cpp:50]   --->   Operation 240 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_21' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_22 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_16" [src/conv2.cpp:50]   --->   Operation 241 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_22' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_23 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_16" [src/conv2.cpp:50]   --->   Operation 242 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_23' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 243 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_6 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_21" [src/conv2.cpp:50]   --->   Operation 243 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_6' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 244 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_7 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_22" [src/conv2.cpp:50]   --->   Operation 244 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 245 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_8 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_23" [src/conv2.cpp:50]   --->   Operation 245 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_8' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 246 [2/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 246 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [3/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 247 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 248 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41_read, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 248 'fmul' 'mul' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_read, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 249 'fmul' 'mul_1' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 250 '%mul_2 = fmul i32 %bitcast_ln41_read, i32 %tmp_3'
ST_17 : Operation 250 [3/3] (5.25ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_read, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 250 'fmul' 'mul_2' <Predicate = (icmp_ln46)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_6 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_21" [src/conv2.cpp:50]   --->   Operation 251 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_6' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 252 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_7 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_22" [src/conv2.cpp:50]   --->   Operation 252 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 253 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_8 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_23" [src/conv2.cpp:50]   --->   Operation 253 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_8' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 254 [1/1] (0.47ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_6, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_7, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_8, i2 %trunc_ln46_1" [src/conv2.cpp:50]   --->   Operation 254 'mux' 'tmp_9' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/13] (1.53ns)   --->   "%urem_ln50_2 = urem i9 %add_ln46_2, i9 85" [src/conv2.cpp:50]   --->   Operation 255 'urem' 'urem_ln50_2' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i9 %urem_ln50_2" [src/conv2.cpp:50]   --->   Operation 256 'zext' 'zext_ln50_19' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.83ns)   --->   "%add_ln50_8 = add i14 %mul_ln50_read, i14 %zext_ln50_19" [src/conv2.cpp:50]   --->   Operation 257 'add' 'add_ln50_8' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln50_20 = zext i14 %add_ln50_8" [src/conv2.cpp:50]   --->   Operation 258 'zext' 'zext_ln50_20' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_9 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_20" [src/conv2.cpp:50]   --->   Operation 259 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_9' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_10 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_20" [src/conv2.cpp:50]   --->   Operation 260 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_10' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_11 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_20" [src/conv2.cpp:50]   --->   Operation 261 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_11' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_17 : Operation 262 [2/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 262 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_15 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_9" [src/conv2.cpp:50]   --->   Operation 263 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_15' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 264 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_16 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_10" [src/conv2.cpp:50]   --->   Operation 264 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_16' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 265 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_17 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_11" [src/conv2.cpp:50]   --->   Operation 265 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_17' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 266 '%add = fadd i32 %tmp_1, i32 %mul'
ST_18 : Operation 266 [4/4] (4.67ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 266 'fadd' 'add' <Predicate = (icmp_ln46)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41_read, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 267 'fmul' 'mul_1' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_read, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 268 'fmul' 'mul_2' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 269 '%mul_3 = fmul i32 %bitcast_ln41_read, i32 %tmp_9'
ST_18 : Operation 269 [3/3] (5.25ns)   --->   "%mul_3 = fmul i32 %bitcast_ln41_read, i32 %tmp_9" [src/conv2.cpp:50]   --->   Operation 269 'fmul' 'mul_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [1/13] (1.53ns)   --->   "%urem_ln50_3 = urem i9 %add_ln46_3, i9 85" [src/conv2.cpp:50]   --->   Operation 270 'urem' 'urem_ln50_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln50_24 = zext i9 %urem_ln50_3" [src/conv2.cpp:50]   --->   Operation 271 'zext' 'zext_ln50_24' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.83ns)   --->   "%add_ln50_10 = add i14 %mul_ln50_read, i14 %zext_ln50_24" [src/conv2.cpp:50]   --->   Operation 272 'add' 'add_ln50_10' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln50_25 = zext i14 %add_ln50_10" [src/conv2.cpp:50]   --->   Operation 273 'zext' 'zext_ln50_25' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_12 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_25" [src/conv2.cpp:50]   --->   Operation 274 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_12' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_13 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_25" [src/conv2.cpp:50]   --->   Operation 275 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_13' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_14 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_25" [src/conv2.cpp:50]   --->   Operation 276 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_14' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_18 : Operation 277 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_15 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_9" [src/conv2.cpp:50]   --->   Operation 277 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_15' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_18 : Operation 278 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_16 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_10" [src/conv2.cpp:50]   --->   Operation 278 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_16' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_18 : Operation 279 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_17 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_11" [src/conv2.cpp:50]   --->   Operation 279 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_17' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_18 : Operation 280 [1/1] (0.47ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_15, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_16, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_17, i2 %trunc_ln50_2" [src/conv2.cpp:50]   --->   Operation 280 'mux' 'tmp_11' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_18 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_12" [src/conv2.cpp:50]   --->   Operation 281 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_18' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_18 : Operation 282 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_19 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_13" [src/conv2.cpp:50]   --->   Operation 282 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_19' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_18 : Operation 283 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_20 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_14" [src/conv2.cpp:50]   --->   Operation 283 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_20' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 284 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 284 'fadd' 'add' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41_read, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 285 'fmul' 'mul_2' <Predicate = (icmp_ln46)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 286 '%add_1 = fadd i32 %tmp_4, i32 %mul_1'
ST_19 : Operation 286 [4/4] (4.67ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 286 'fadd' 'add_1' <Predicate = (icmp_ln46)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln41_read, i32 %tmp_9" [src/conv2.cpp:50]   --->   Operation 287 'fmul' 'mul_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 288 '%mul_4 = fmul i32 %bitcast_ln41_read, i32 %tmp_11'
ST_19 : Operation 288 [3/3] (5.25ns)   --->   "%mul_4 = fmul i32 %bitcast_ln41_read, i32 %tmp_11" [src/conv2.cpp:50]   --->   Operation 288 'fmul' 'mul_4' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_18 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_12" [src/conv2.cpp:50]   --->   Operation 289 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_18' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_19 : Operation 290 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_19 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_13" [src/conv2.cpp:50]   --->   Operation 290 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_19' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_19 : Operation 291 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_20 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_14" [src/conv2.cpp:50]   --->   Operation 291 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_20' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_19 : Operation 292 [1/1] (0.47ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_18, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_19, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_20, i2 %trunc_ln50_3" [src/conv2.cpp:50]   --->   Operation 292 'mux' 'tmp_12' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 293 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 293 'fadd' 'add' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 294 'fadd' 'add_1' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 295 '%add_2 = fadd i32 %tmp_5, i32 %mul_2'
ST_20 : Operation 295 [4/4] (4.67ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 295 'fadd' 'add_2' <Predicate = (icmp_ln46)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln41_read, i32 %tmp_9" [src/conv2.cpp:50]   --->   Operation 296 'fmul' 'mul_3' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln41_read, i32 %tmp_11" [src/conv2.cpp:50]   --->   Operation 297 'fmul' 'mul_4' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 298 '%mul_5 = fmul i32 %bitcast_ln41_read, i32 %tmp_12'
ST_20 : Operation 298 [3/3] (5.25ns)   --->   "%mul_5 = fmul i32 %bitcast_ln41_read, i32 %tmp_12" [src/conv2.cpp:50]   --->   Operation 298 'fmul' 'mul_5' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 299 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 299 'fadd' 'add' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 300 'fadd' 'add_1' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 301 'fadd' 'add_2' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln41_read, i32 %tmp_11" [src/conv2.cpp:50]   --->   Operation 302 'fmul' 'mul_4' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln41_read, i32 %tmp_12" [src/conv2.cpp:50]   --->   Operation 303 'fmul' 'mul_5' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 304 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 304 'fadd' 'add_1' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 305 'fadd' 'add_2' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln41_read, i32 %tmp_12" [src/conv2.cpp:50]   --->   Operation 306 'fmul' 'mul_5' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_19" [src/conv2.cpp:47]   --->   Operation 307 'specpipeline' 'specpipeline_ln47' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 43, i64 43, i64 43" [src/conv2.cpp:46]   --->   Operation 308 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:46]   --->   Operation 309 'specloopname' 'specloopname_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 310 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 310 'fadd' 'add_2' <Predicate = (icmp_ln46)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_34" [src/conv2.cpp:50]   --->   Operation 311 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.0.exit" [src/conv2.cpp:50]   --->   Operation 312 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln == 1)> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_33" [src/conv2.cpp:50]   --->   Operation 313 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.0.exit" [src/conv2.cpp:50]   --->   Operation 314 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln == 0)> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_35" [src/conv2.cpp:50]   --->   Operation 315 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.0.exit" [src/conv2.cpp:50]   --->   Operation 316 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_40" [src/conv2.cpp:50]   --->   Operation 317 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 318 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln1 == 1)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_39" [src/conv2.cpp:50]   --->   Operation 319 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 320 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln1 == 0)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_41" [src/conv2.cpp:50]   --->   Operation 321 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 322 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>

State 25 <SV = 25> <Delay = 1.71>
ST_25 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_43" [src/conv2.cpp:50]   --->   Operation 323 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 324 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 == 1)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_42" [src/conv2.cpp:50]   --->   Operation 325 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 326 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 == 0)> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_44" [src/conv2.cpp:50]   --->   Operation 327 'store' 'store_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 != 0 & trunc_ln50_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 328 'br' 'br_ln50' <Predicate = (icmp_ln46 & trunc_ln50_1 != 0 & trunc_ln50_1 != 1)> <Delay = 0.00>
ST_25 : Operation 329 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_30" [src/conv2.cpp:50]   --->   Operation 329 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_15' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 330 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_31" [src/conv2.cpp:50]   --->   Operation 330 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_16' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 331 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_32" [src/conv2.cpp:50]   --->   Operation 331 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_17' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 332 [1/1] (0.47ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17, i2 %trunc_ln46_1" [src/conv2.cpp:50]   --->   Operation 332 'mux' 'tmp_10' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln50_26 = zext i10 %add_ln50_11" [src/conv2.cpp:50]   --->   Operation 333 'zext' 'zext_ln50_26' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_26" [src/conv2.cpp:50]   --->   Operation 334 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_26" [src/conv2.cpp:50]   --->   Operation 335 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_26" [src/conv2.cpp:50]   --->   Operation 336 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_25 : Operation 337 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:50]   --->   Operation 337 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 338 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:50]   --->   Operation 338 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 339 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20" [src/conv2.cpp:50]   --->   Operation 339 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 340 [1/1] (0.47ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26, i2 %trunc_ln50_2" [src/conv2.cpp:50]   --->   Operation 340 'mux' 'tmp_13' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 341 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 342 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 342 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 343 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 343 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>

State 26 <SV = 24> <Delay = 2.02>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i9 %urem_ln46_1" [src/conv2.cpp:50]   --->   Operation 344 'zext' 'zext_ln50_14' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.78ns)   --->   "%add_ln50_7 = add i10 %mul_ln50_1_read, i10 %zext_ln50_14" [src/conv2.cpp:50]   --->   Operation 345 'add' 'add_ln50_7' <Predicate = (icmp_ln46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i10 %add_ln50_7" [src/conv2.cpp:50]   --->   Operation 346 'zext' 'zext_ln50_17' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_30 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 347 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_30' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_31 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 348 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_31' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_32 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 349 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_32' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 350 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_30" [src/conv2.cpp:50]   --->   Operation 350 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_15' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_26 : Operation 351 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_31" [src/conv2.cpp:50]   --->   Operation 351 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_16' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_26 : Operation 352 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_32" [src/conv2.cpp:50]   --->   Operation 352 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_17' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i9 %urem_ln50_2" [src/conv2.cpp:50]   --->   Operation 353 'zext' 'zext_ln50_18' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.78ns)   --->   "%add_ln50_9 = add i10 %mul_ln50_1_read, i10 %zext_ln50_18" [src/conv2.cpp:50]   --->   Operation 354 'add' 'add_ln50_9' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln50_21 = zext i10 %add_ln50_9" [src/conv2.cpp:50]   --->   Operation 355 'zext' 'zext_ln50_21' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_21" [src/conv2.cpp:50]   --->   Operation 356 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_18' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_21" [src/conv2.cpp:50]   --->   Operation 357 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_19' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_21" [src/conv2.cpp:50]   --->   Operation 358 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln50_23 = zext i9 %urem_ln50_3" [src/conv2.cpp:50]   --->   Operation 359 'zext' 'zext_ln50_23' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.78ns)   --->   "%add_ln50_11 = add i10 %mul_ln50_1_read, i10 %zext_ln50_23" [src/conv2.cpp:50]   --->   Operation 360 'add' 'add_ln50_11' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:50]   --->   Operation 361 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_26 : Operation 362 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:50]   --->   Operation 362 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_26 : Operation 363 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20" [src/conv2.cpp:50]   --->   Operation 363 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>

State 27 <SV = 26> <Delay = 1.71>
ST_27 : Operation 364 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 364 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_27 : Operation 365 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 365 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_27 : Operation 366 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 366 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_27 : Operation 367 [1/1] (0.47ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_27, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_28, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_29, i2 %trunc_ln50_3" [src/conv2.cpp:50]   --->   Operation 367 'mux' 'tmp_14' <Predicate = (icmp_ln46 & icmp_ln46_1)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 398 'ret' 'ret_ln0' <Predicate = (!icmp_ln46_1) | (!icmp_ln46)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 368 '%add_3 = fadd i32 %tmp_10, i32 %mul_3'
ST_30 : Operation 368 [4/4] (4.67ns)   --->   "%add_3 = fadd i32 %tmp_10, i32 %mul_3" [src/conv2.cpp:50]   --->   Operation 368 'fadd' 'add_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 369 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %tmp_10, i32 %mul_3" [src/conv2.cpp:50]   --->   Operation 369 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 370 '%add_4 = fadd i32 %tmp_13, i32 %mul_4'
ST_31 : Operation 370 [4/4] (4.67ns)   --->   "%add_4 = fadd i32 %tmp_13, i32 %mul_4" [src/conv2.cpp:50]   --->   Operation 370 'fadd' 'add_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 371 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %tmp_10, i32 %mul_3" [src/conv2.cpp:50]   --->   Operation 371 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %tmp_13, i32 %mul_4" [src/conv2.cpp:50]   --->   Operation 372 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 373 '%add_5 = fadd i32 %tmp_14, i32 %mul_5'
ST_32 : Operation 373 [4/4] (4.67ns)   --->   "%add_5 = fadd i32 %tmp_14, i32 %mul_5" [src/conv2.cpp:50]   --->   Operation 373 'fadd' 'add_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 374 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %tmp_10, i32 %mul_3" [src/conv2.cpp:50]   --->   Operation 374 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 375 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %tmp_13, i32 %mul_4" [src/conv2.cpp:50]   --->   Operation 375 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [3/4] (6.43ns)   --->   "%add_5 = fadd i32 %tmp_14, i32 %mul_5" [src/conv2.cpp:50]   --->   Operation 376 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 377 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %tmp_13, i32 %mul_4" [src/conv2.cpp:50]   --->   Operation 377 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 378 [2/4] (6.43ns)   --->   "%add_5 = fadd i32 %tmp_14, i32 %mul_5" [src/conv2.cpp:50]   --->   Operation 378 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 379 [1/4] (6.43ns)   --->   "%add_5 = fadd i32 %tmp_14, i32 %mul_5" [src/conv2.cpp:50]   --->   Operation 379 'fadd' 'add_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.23>
ST_36 : Operation 380 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_3, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_31" [src/conv2.cpp:50]   --->   Operation 380 'store' 'store_ln50' <Predicate = (trunc_ln46_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.3.exit" [src/conv2.cpp:50]   --->   Operation 381 'br' 'br_ln50' <Predicate = (trunc_ln46_1 == 1)> <Delay = 0.00>
ST_36 : Operation 382 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_3, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_30" [src/conv2.cpp:50]   --->   Operation 382 'store' 'store_ln50' <Predicate = (trunc_ln46_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.3.exit" [src/conv2.cpp:50]   --->   Operation 383 'br' 'br_ln50' <Predicate = (trunc_ln46_1 == 0)> <Delay = 0.00>
ST_36 : Operation 384 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_3, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_32" [src/conv2.cpp:50]   --->   Operation 384 'store' 'store_ln50' <Predicate = (trunc_ln46_1 != 0 & trunc_ln46_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.3.exit" [src/conv2.cpp:50]   --->   Operation 385 'br' 'br_ln50' <Predicate = (trunc_ln46_1 != 0 & trunc_ln46_1 != 1)> <Delay = 0.00>
ST_36 : Operation 386 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_4, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:50]   --->   Operation 386 'store' 'store_ln50' <Predicate = (trunc_ln50_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.4.exit" [src/conv2.cpp:50]   --->   Operation 387 'br' 'br_ln50' <Predicate = (trunc_ln50_2 == 1)> <Delay = 0.00>
ST_36 : Operation 388 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_4, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:50]   --->   Operation 388 'store' 'store_ln50' <Predicate = (trunc_ln50_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.4.exit" [src/conv2.cpp:50]   --->   Operation 389 'br' 'br_ln50' <Predicate = (trunc_ln50_2 == 0)> <Delay = 0.00>
ST_36 : Operation 390 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_4, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20" [src/conv2.cpp:50]   --->   Operation 390 'store' 'store_ln50' <Predicate = (trunc_ln50_2 != 0 & trunc_ln50_2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_36 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.4.exit" [src/conv2.cpp:50]   --->   Operation 391 'br' 'br_ln50' <Predicate = (trunc_ln50_2 != 0 & trunc_ln50_2 != 1)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.23>
ST_37 : Operation 392 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_5, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 392 'store' 'store_ln50' <Predicate = (trunc_ln50_3 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_37 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.5.exit" [src/conv2.cpp:50]   --->   Operation 393 'br' 'br_ln50' <Predicate = (trunc_ln50_3 == 1)> <Delay = 0.00>
ST_37 : Operation 394 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_5, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 394 'store' 'store_ln50' <Predicate = (trunc_ln50_3 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_37 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.5.exit" [src/conv2.cpp:50]   --->   Operation 395 'br' 'br_ln50' <Predicate = (trunc_ln50_3 == 0)> <Delay = 0.00>
ST_37 : Operation 396 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_5, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 396 'store' 'store_ln50' <Predicate = (trunc_ln50_3 != 0 & trunc_ln50_3 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_37 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.5.exit" [src/conv2.cpp:50]   --->   Operation 397 'br' 'br_ln50' <Predicate = (trunc_ln50_3 != 0 & trunc_ln50_3 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.531ns
The critical path consists of the following:
	'alloca' operation ('c') [10]  (0.000 ns)
	'load' operation ('c', src/conv2.cpp:46) on local variable 'c' [17]  (0.000 ns)
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [25]  (1.531 ns)

 <State 2>: 1.890ns
The critical path consists of the following:
	'or' operation ('or_ln46', src/conv2.cpp:46) [51]  (0.000 ns)
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [52]  (1.890 ns)

 <State 3>: 2.308ns
The critical path consists of the following:
	'add' operation ('add_ln46', src/conv2.cpp:46) [68]  (0.776 ns)
	'urem' operation ('urem_ln50_1', src/conv2.cpp:50) [69]  (1.531 ns)

 <State 4>: 2.308ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', src/conv2.cpp:46) [138]  (0.776 ns)
	'urem' operation ('urem_ln46_1', src/conv2.cpp:46) [139]  (1.531 ns)

 <State 5>: 2.308ns
The critical path consists of the following:
	'add' operation ('add_ln46_2', src/conv2.cpp:46) [168]  (0.776 ns)
	'urem' operation ('urem_ln50_2', src/conv2.cpp:50) [169]  (1.531 ns)

 <State 6>: 2.308ns
The critical path consists of the following:
	'add' operation ('add_ln46_3', src/conv2.cpp:46) [185]  (0.776 ns)
	'urem' operation ('urem_ln50_3', src/conv2.cpp:50) [186]  (1.531 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [52]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [52]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [52]  (1.890 ns)

 <State 10>: 2.875ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', src/conv2.cpp:46) [39]  (2.140 ns)
	blocking operation 0.735125 ns on control path)

 <State 11>: 2.845ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_2', src/conv2.cpp:50) [66]  (2.110 ns)
	blocking operation 0.735125 ns on control path)

 <State 12>: 2.875ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_3', src/conv2.cpp:50) [83]  (2.140 ns)
	blocking operation 0.735125 ns on control path)

 <State 13>: 3.958ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [52]  (1.890 ns)
	'add' operation ('add_ln50_2', src/conv2.cpp:50) [55]  (0.831 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_30', src/conv2.cpp:50) [57]  (0.000 ns)
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_36', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_2' [85]  (1.237 ns)

 <State 14>: 2.875ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_4', src/conv2.cpp:50) [183]  (2.140 ns)
	blocking operation 0.735125 ns on control path)

 <State 15>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul', src/conv2.cpp:50) [45]  (5.254 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:50) [45]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:50) [45]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_3', src/conv2.cpp:50) [162]  (5.254 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv2.cpp:50) [162]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv2.cpp:50) [162]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv2.cpp:50) [206]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv2.cpp:50) [211]  (7.016 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv2.cpp:50) [104]  (6.437 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln50', src/conv2.cpp:50) of variable 'add_1', src/conv2.cpp:50 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_1' [118]  (1.237 ns)

 <State 25>: 1.713ns
The critical path consists of the following:
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_15', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_2' [163]  (1.237 ns)
	'mux' operation ('tmp_10', src/conv2.cpp:50) [166]  (0.476 ns)

 <State 26>: 2.024ns
The critical path consists of the following:
	'add' operation ('add_ln50_7', src/conv2.cpp:50) [147]  (0.787 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_30', src/conv2.cpp:50) [149]  (0.000 ns)
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_15', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_2' [163]  (1.237 ns)

 <State 27>: 1.713ns
The critical path consists of the following:
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_o_27', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_2' [217]  (1.237 ns)
	'mux' operation ('tmp_14', src/conv2.cpp:50) [220]  (0.476 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add_3', src/conv2.cpp:50) [167]  (4.675 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv2.cpp:50) [167]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv2.cpp:50) [167]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv2.cpp:50) [167]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv2.cpp:50) [216]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_5', src/conv2.cpp:50) [221]  (6.437 ns)

 <State 36>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln50', src/conv2.cpp:50) of variable 'add_3', src/conv2.cpp:50 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o' [230]  (1.237 ns)

 <State 37>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln50', src/conv2.cpp:50) of variable 'add_5', src/conv2.cpp:50 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_1' [246]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
