{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519841046629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519841046636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 13:04:06 2018 " "Processing started: Wed Feb 28 13:04:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519841046636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841046636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07 -c Lab_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07 -c Lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841046636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519841047341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519841047342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07-Behavior " "Found design unit 1: Lab_07-Behavior" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519841061312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07 " "Found entity 1: Lab_07" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519841061312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_07 " "Elaborating entity \"Lab_07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519841061346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab_07.vhd(44) " "VHDL Process Statement warning at Lab_07.vhd(44): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061352 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VAR Lab_07.vhd(46) " "VHDL Process Statement warning at Lab_07.vhd(46): signal \"VAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061352 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MR Lab_07.vhd(58) " "VHDL Process Statement warning at Lab_07.vhd(58): signal \"MR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061356 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VAR Lab_07.vhd(75) " "VHDL Process Statement warning at Lab_07.vhd(75): signal \"VAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061356 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab_07.vhd(87) " "VHDL Process Statement warning at Lab_07.vhd(87): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061356 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MR Lab_07.vhd(87) " "VHDL Process Statement warning at Lab_07.vhd(87): signal \"MR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061356 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MR Lab_07.vhd(98) " "VHDL Process Statement warning at Lab_07.vhd(98): signal \"MR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061356 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VAR Lab_07.vhd(101) " "VHDL Process Statement warning at Lab_07.vhd(101): signal \"VAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061357 "|Lab_07"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Lab_07.vhd(108) " "VHDL Process Statement warning at Lab_07.vhd(108): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519841061357 "|Lab_07"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg Lab_07.vhd(96) " "VHDL Process Statement warning at Lab_07.vhd(96): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1519841061357 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] Lab_07.vhd(96) " "Inferred latch for \"seg\[0\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061357 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] Lab_07.vhd(96) " "Inferred latch for \"seg\[1\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061357 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] Lab_07.vhd(96) " "Inferred latch for \"seg\[2\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061358 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] Lab_07.vhd(96) " "Inferred latch for \"seg\[3\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061358 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] Lab_07.vhd(96) " "Inferred latch for \"seg\[4\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061358 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] Lab_07.vhd(96) " "Inferred latch for \"seg\[5\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061358 "|Lab_07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] Lab_07.vhd(96) " "Inferred latch for \"seg\[6\]\" at Lab_07.vhd(96)" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841061358 "|Lab_07"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[0\] " "Latch seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061994 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[1\] " "Latch seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061995 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[2\] " "Latch seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[3\] " "Ports D and ENA on the latch are fed by the same signal count\[3\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061995 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[3\] " "Latch seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061995 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[4\] " "Latch seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061995 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[5\] " "Latch seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061996 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[6\] " "Latch seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1519841061996 ""}  } { { "Lab_07.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_07/Lab_07.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1519841061996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519841062137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519841062752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519841062752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519841062886 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519841062886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519841062886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519841062886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519841063027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 13:04:23 2018 " "Processing ended: Wed Feb 28 13:04:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519841063027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519841063027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519841063027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519841063027 ""}
