Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 19 21:20:37 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zose_wrapper_timing_summary_routed.rpt -pb zose_wrapper_timing_summary_routed.pb -rpx zose_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zose_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: btn_f_down (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: zose_i/clocker_0/inst/out_bclock_16_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 121 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.251        0.000                      0                  301        0.064        0.000                      0                  301        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk_24586_zose_clk_wiz_0_0_1  {0.000 20.345}     40.690          24.576          
  clkfbout_zose_clk_wiz_0_0_1   {0.000 10.000}     20.000          50.000          
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_24586_zose_clk_wiz_0_0    {0.000 20.345}     40.690          24.576          
  clkfbout_zose_clk_wiz_0_0     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_24586_zose_clk_wiz_0_0_1       34.253        0.000                      0                  301        0.144        0.000                      0                  301       19.845        0.000                       0                   123  
  clkfbout_zose_clk_wiz_0_0_1                                                                                                                                                    17.845        0.000                       0                     3  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_24586_zose_clk_wiz_0_0         34.251        0.000                      0                  301        0.144        0.000                      0                  301       19.845        0.000                       0                   123  
  clkfbout_zose_clk_wiz_0_0                                                                                                                                                      17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_24586_zose_clk_wiz_0_0    clk_24586_zose_clk_wiz_0_0_1       34.251        0.000                      0                  301        0.064        0.000                      0                  301  
clk_24586_zose_clk_wiz_0_0_1  clk_24586_zose_clk_wiz_0_0         34.251        0.000                      0                  301        0.064        0.000                      0                  301  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24586_zose_clk_wiz_0_0_1
  To Clock:  clk_24586_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.253ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.079    38.146    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.622    zose_i/sinus_sampler_0/inst/i_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         37.622    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.253    

Slack (MET) :             34.253ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.079    38.146    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.622    zose_i/sinus_sampler_0/inst/i_reg_rep[11]
  -------------------------------------------------------------------
                         required time                         37.622    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.253    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.079    38.078    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.554    zose_i/sinus_sampler_0/inst/i_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.079    38.078    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.554    zose_i/sinus_sampler_0/inst/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.079    38.078    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.554    zose_i/sinus_sampler_0/inst/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.079    38.078    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.554    zose_i/sinus_sampler_0/inst/i_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.079    38.078    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.554    zose_i/sinus_sampler_0/inst/i_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.348ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.079    38.146    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.717    zose_i/sinus_sampler_0/inst/i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.348    

Slack (MET) :             34.348ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.079    38.146    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.717    zose_i/sinus_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.348    

Slack (MET) :             34.348ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.079    38.146    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.717    zose_i/sinus_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/Q
                         net (fo=1, routed)           0.113    -0.283    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[55]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  zose_i/driver_output_32_0/inst/out_pdata[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    zose_i/driver_output_32_0/inst/out_pdata[56]_i_1_n_0
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/C
                         clock pessimism             -0.195    -0.502    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.120    -0.382    zose_i/driver_output_32_0/inst/out_pdata_reg[56]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=4, routed)           0.230    -0.141    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.260    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
                         clock pessimism             -0.215    -0.475    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.292    zose_i/sinus_sampler_0/inst/audio_data_reg_1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.050    -0.323    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  zose_i/driver_output_32_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    zose_i/driver_output_32_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/C
                         clock pessimism             -0.217    -0.524    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.092    -0.432    zose_i/driver_output_32_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/Q
                         net (fo=1, routed)           0.051    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[36]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  zose_i/driver_output_32_0/inst/out_pdata[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    zose_i/driver_output_32_0/inst/out_pdata[37]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.308    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091    -0.433    zose_i/driver_output_32_0/inst/out_pdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589    -0.506    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y88          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/Q
                         net (fo=7, routed)           0.076    -0.289    zose_i/clocker_0/inst/bclk_divider_16[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.860    -0.274    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.402    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/Q
                         net (fo=1, routed)           0.122    -0.272    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[48]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  zose_i/driver_output_32_0/inst/out_pdata[49]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    zose_i/driver_output_32_0/inst/out_pdata[49]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.830    -0.304    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/C
                         clock pessimism             -0.218    -0.522    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121    -0.401    zose_i/driver_output_32_0/inst/out_pdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.084%)  route 0.256ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/Q
                         net (fo=4, routed)           0.256    -0.116    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[7]
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.867    -0.267    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
                         clock pessimism             -0.215    -0.482    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.299    zose_i/sinus_sampler_0/inst/audio_data_reg_0
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.347%)  route 0.133ns (41.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.536    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/Q
                         net (fo=70, routed)          0.133    -0.262    zose_i/driver_output_32_0/inst/bclk_divider[0]
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  zose_i/driver_output_32_0/inst/out_pdata[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    zose_i/driver_output_32_0/inst/out_pdata[52]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.306    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121    -0.402    zose_i/driver_output_32_0/inst/out_pdata_reg[52]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/Q
                         net (fo=1, routed)           0.106    -0.290    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  zose_i/driver_output_32_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    zose_i/driver_output_32_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.092    -0.430    zose_i/driver_output_32_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561    -0.534    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/Q
                         net (fo=1, routed)           0.082    -0.288    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[45]
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  zose_i/driver_output_32_0/inst/out_pdata[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    zose_i/driver_output_32_0/inst/out_pdata[46]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.303    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/C
                         clock pessimism             -0.218    -0.521    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.429    zose_i/driver_output_32_0/inst/out_pdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24586_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y18    zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y17    zose_i/sinus_sampler_0/inst/audio_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y19    zose_i/sinus_sampler_0/inst/audio_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y16    zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[44]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y85     zose_i/driver_output_32_0/inst/out_pdata_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y85     zose_i/driver_output_32_0/inst/out_pdata_reg[33]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0_1
  To Clock:  clkfbout_zose_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24586_zose_clk_wiz_0_0
  To Clock:  clk_24586_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[11]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/Q
                         net (fo=1, routed)           0.113    -0.283    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[55]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  zose_i/driver_output_32_0/inst/out_pdata[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    zose_i/driver_output_32_0/inst/out_pdata[56]_i_1_n_0
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/C
                         clock pessimism             -0.195    -0.502    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.120    -0.382    zose_i/driver_output_32_0/inst/out_pdata_reg[56]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=4, routed)           0.230    -0.141    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.260    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
                         clock pessimism             -0.215    -0.475    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.292    zose_i/sinus_sampler_0/inst/audio_data_reg_1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.050    -0.323    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  zose_i/driver_output_32_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    zose_i/driver_output_32_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/C
                         clock pessimism             -0.217    -0.524    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.092    -0.432    zose_i/driver_output_32_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/Q
                         net (fo=1, routed)           0.051    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[36]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  zose_i/driver_output_32_0/inst/out_pdata[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    zose_i/driver_output_32_0/inst/out_pdata[37]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.308    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091    -0.433    zose_i/driver_output_32_0/inst/out_pdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589    -0.506    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y88          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/Q
                         net (fo=7, routed)           0.076    -0.289    zose_i/clocker_0/inst/bclk_divider_16[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.860    -0.274    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.402    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/Q
                         net (fo=1, routed)           0.122    -0.272    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[48]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  zose_i/driver_output_32_0/inst/out_pdata[49]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    zose_i/driver_output_32_0/inst/out_pdata[49]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.830    -0.304    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/C
                         clock pessimism             -0.218    -0.522    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121    -0.401    zose_i/driver_output_32_0/inst/out_pdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.084%)  route 0.256ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/Q
                         net (fo=4, routed)           0.256    -0.116    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[7]
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.867    -0.267    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
                         clock pessimism             -0.215    -0.482    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.299    zose_i/sinus_sampler_0/inst/audio_data_reg_0
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.347%)  route 0.133ns (41.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.536    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/Q
                         net (fo=70, routed)          0.133    -0.262    zose_i/driver_output_32_0/inst/bclk_divider[0]
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  zose_i/driver_output_32_0/inst/out_pdata[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    zose_i/driver_output_32_0/inst/out_pdata[52]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.306    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121    -0.402    zose_i/driver_output_32_0/inst/out_pdata_reg[52]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/Q
                         net (fo=1, routed)           0.106    -0.290    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  zose_i/driver_output_32_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    zose_i/driver_output_32_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.092    -0.430    zose_i/driver_output_32_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561    -0.534    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/Q
                         net (fo=1, routed)           0.082    -0.288    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[45]
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  zose_i/driver_output_32_0/inst/out_pdata[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    zose_i/driver_output_32_0/inst/out_pdata[46]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.303    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/C
                         clock pessimism             -0.218    -0.521    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.429    zose_i/driver_output_32_0/inst/out_pdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24586_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y18    zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y17    zose_i/sinus_sampler_0/inst/audio_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y19    zose_i/sinus_sampler_0/inst/audio_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB36_X0Y16    zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[44]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y90     zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y88     zose_i/driver_output_32_0/inst/out_pdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y83     zose_i/driver_output_32_0/inst/out_pdata_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y92     zose_i/driver_output_32_0/inst/out_pdata_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y91     zose_i/driver_output_32_0/inst/out_pdata_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y85     zose_i/driver_output_32_0/inst/out_pdata_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X8Y85     zose_i/driver_output_32_0/inst/out_pdata_reg[33]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0
  To Clock:  clkfbout_zose_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_24586_zose_clk_wiz_0_0
  To Clock:  clk_24586_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[11]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0_1 rise@40.690ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/Q
                         net (fo=1, routed)           0.113    -0.283    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[55]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  zose_i/driver_output_32_0/inst/out_pdata[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    zose_i/driver_output_32_0/inst/out_pdata[56]_i_1_n_0
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/C
                         clock pessimism             -0.195    -0.502    
                         clock uncertainty            0.081    -0.422    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.120    -0.302    zose_i/driver_output_32_0/inst/out_pdata_reg[56]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=4, routed)           0.230    -0.141    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.260    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
                         clock pessimism             -0.215    -0.475    
                         clock uncertainty            0.081    -0.394    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.211    zose_i/sinus_sampler_0/inst/audio_data_reg_1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.050    -0.323    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  zose_i/driver_output_32_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    zose_i/driver_output_32_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/C
                         clock pessimism             -0.217    -0.524    
                         clock uncertainty            0.081    -0.444    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.092    -0.352    zose_i/driver_output_32_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/Q
                         net (fo=1, routed)           0.051    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[36]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  zose_i/driver_output_32_0/inst/out_pdata[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    zose_i/driver_output_32_0/inst/out_pdata[37]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.308    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.081    -0.444    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091    -0.353    zose_i/driver_output_32_0/inst/out_pdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589    -0.506    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y88          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/Q
                         net (fo=7, routed)           0.076    -0.289    zose_i/clocker_0/inst/bclk_divider_16[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.860    -0.274    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.081    -0.413    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.322    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/Q
                         net (fo=1, routed)           0.122    -0.272    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[48]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  zose_i/driver_output_32_0/inst/out_pdata[49]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    zose_i/driver_output_32_0/inst/out_pdata[49]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.830    -0.304    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/C
                         clock pessimism             -0.218    -0.522    
                         clock uncertainty            0.081    -0.442    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121    -0.321    zose_i/driver_output_32_0/inst/out_pdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.084%)  route 0.256ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/Q
                         net (fo=4, routed)           0.256    -0.116    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[7]
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.867    -0.267    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
                         clock pessimism             -0.215    -0.482    
                         clock uncertainty            0.081    -0.401    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.218    zose_i/sinus_sampler_0/inst/audio_data_reg_0
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.347%)  route 0.133ns (41.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.536    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/Q
                         net (fo=70, routed)          0.133    -0.262    zose_i/driver_output_32_0/inst/bclk_divider[0]
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  zose_i/driver_output_32_0/inst/out_pdata[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    zose_i/driver_output_32_0/inst/out_pdata[52]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.306    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.081    -0.443    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg[52]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/Q
                         net (fo=1, routed)           0.106    -0.290    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  zose_i/driver_output_32_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    zose_i/driver_output_32_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.081    -0.442    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/driver_output_32_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns - clk_24586_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561    -0.534    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/Q
                         net (fo=1, routed)           0.082    -0.288    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[45]
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  zose_i/driver_output_32_0/inst/out_pdata[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    zose_i/driver_output_32_0/inst/out_pdata[46]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.303    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/C
                         clock pessimism             -0.218    -0.521    
                         clock uncertainty            0.081    -0.441    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.349    zose_i/driver_output_32_0/inst/out_pdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24586_zose_clk_wiz_0_0_1
  To Clock:  clk_24586_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.251ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524    37.621    zose_i/sinus_sampler_0/inst/i_reg_rep[11]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.251    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.429ns (26.133%)  route 4.039ns (73.867%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 38.654 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.734     3.301    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.434    38.654    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[9]/C
                         clock pessimism             -0.496    38.157    
                         clock uncertainty           -0.081    38.077    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    37.553    zose_i/sinus_sampler_0/inst/i_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[10]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[11]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_24586_zose_clk_wiz_0_0 rise@40.690ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.429ns (25.808%)  route 4.108ns (74.192%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 38.722 - 40.690 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.806    -2.168    zose_i/sinus_sampler_0/inst/clk
    SLICE_X6Y105         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.478    -1.690 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=7, routed)           0.877    -0.813    zose_i/sinus_sampler_0/inst/freq_counter_reg__0[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.295    -0.518 r  zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.518    zose_i/sinus_sampler_0/inst/audio_data0_carry_i_4_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.014 r  zose_i/sinus_sampler_0/inst/audio_data0_carry/CO[3]
                         net (fo=41, routed)          2.428     2.442    zose_i/sinus_sampler_0/inst/clear
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.566 r  zose_i/sinus_sampler_0/inst/i[12]_i_1/O
                         net (fo=23, routed)          0.803     3.369    zose_i/sinus_sampler_0/inst/i[12]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.690    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    42.108 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.289    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    35.553 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    37.129    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.220 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    38.722    zose_i/sinus_sampler_0/inst/clk
    SLICE_X7Y89          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[12]/C
                         clock pessimism             -0.496    38.225    
                         clock uncertainty           -0.081    38.145    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    37.716    zose_i/sinus_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[55]/Q
                         net (fo=1, routed)           0.113    -0.283    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[55]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.238 r  zose_i/driver_output_32_0/inst/out_pdata[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    zose_i/driver_output_32_0/inst/out_pdata[56]_i_1_n_0
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X10Y86         FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[56]/C
                         clock pessimism             -0.195    -0.502    
                         clock uncertainty            0.081    -0.422    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.120    -0.302    zose_i/driver_output_32_0/inst/out_pdata_reg[56]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=4, routed)           0.230    -0.141    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.260    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y18         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_1/CLKARDCLK
                         clock pessimism             -0.215    -0.475    
                         clock uncertainty            0.081    -0.394    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.211    zose_i/sinus_sampler_0/inst/audio_data_reg_1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[23]/Q
                         net (fo=1, routed)           0.050    -0.323    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[23]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  zose_i/driver_output_32_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    zose_i/driver_output_32_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y86          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[24]/C
                         clock pessimism             -0.217    -0.524    
                         clock uncertainty            0.081    -0.444    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.092    -0.352    zose_i/driver_output_32_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  zose_i/driver_output_32_0/inst/out_pdata_reg[36]/Q
                         net (fo=1, routed)           0.051    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[36]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.045    -0.277 r  zose_i/driver_output_32_0/inst/out_pdata[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    zose_i/driver_output_32_0/inst/out_pdata[37]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.308    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[37]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.081    -0.444    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091    -0.353    zose_i/driver_output_32_0/inst/out_pdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589    -0.506    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y88          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  zose_i/clocker_0/inst/bclk_divider_16_reg[0]/Q
                         net (fo=7, routed)           0.076    -0.289    zose_i/clocker_0/inst/bclk_divider_16[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.860    -0.274    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y88          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.081    -0.413    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.322    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  zose_i/driver_output_32_0/inst/out_pdata_reg[48]/Q
                         net (fo=1, routed)           0.122    -0.272    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[48]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  zose_i/driver_output_32_0/inst/out_pdata[49]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    zose_i/driver_output_32_0/inst/out_pdata[49]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.830    -0.304    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y89          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[49]/C
                         clock pessimism             -0.218    -0.522    
                         clock uncertainty            0.081    -0.442    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121    -0.321    zose_i/driver_output_32_0/inst/out_pdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.084%)  route 0.256ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560    -0.535    zose_i/sinus_sampler_0/inst/clk
    SLICE_X8Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  zose_i/sinus_sampler_0/inst/i_reg_rep[7]/Q
                         net (fo=4, routed)           0.256    -0.116    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[7]
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.867    -0.267    zose_i/sinus_sampler_0/inst/clk
    RAMB36_X0Y16         RAMB36E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg_0/CLKARDCLK
                         clock pessimism             -0.215    -0.482    
                         clock uncertainty            0.081    -0.401    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.218    zose_i/sinus_sampler_0/inst/audio_data_reg_0
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.347%)  route 0.133ns (41.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.536    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  zose_i/driver_output_32_0/inst/bclk_divider_reg[0]/Q
                         net (fo=70, routed)          0.133    -0.262    zose_i/driver_output_32_0/inst/bclk_divider[0]
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  zose_i/driver_output_32_0/inst/out_pdata[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    zose_i/driver_output_32_0/inst/out_pdata[52]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.306    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y87          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[52]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.081    -0.443    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121    -0.322    zose_i/driver_output_32_0/inst/out_pdata_reg[52]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.537    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y84          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  zose_i/driver_output_32_0/inst/out_pdata_reg[5]/Q
                         net (fo=1, routed)           0.106    -0.290    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  zose_i/driver_output_32_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    zose_i/driver_output_32_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.307    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y85          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[6]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.081    -0.442    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/driver_output_32_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_24586_zose_clk_wiz_0_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_24586_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24586_zose_clk_wiz_0_0 rise@0.000ns - clk_24586_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24586_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561    -0.534    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X8Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  zose_i/driver_output_32_0/inst/out_pdata_reg[45]/Q
                         net (fo=1, routed)           0.082    -0.288    zose_i/driver_output_32_0/inst/out_pdata_reg_n_0_[45]
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  zose_i/driver_output_32_0/inst/out_pdata[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    zose_i/driver_output_32_0/inst/out_pdata[46]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24586_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  zose_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    zose_i/clk_wiz_0/inst/clk_24586_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.303    zose_i/driver_output_32_0/inst/in_mclock
    SLICE_X9Y90          FDRE                                         r  zose_i/driver_output_32_0/inst/out_pdata_reg[46]/C
                         clock pessimism             -0.218    -0.521    
                         clock uncertainty            0.081    -0.441    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.349    zose_i/driver_output_32_0/inst/out_pdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.105    





