

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Thu Apr  3 18:23:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Parallelization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                                     |Conv2D_HW_Pipeline_VITIS_LOOP_52_5                                     |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358                                     |Conv2D_HW_Pipeline_VITIS_LOOP_77_9                                     |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_3_fu_376                                                   |Conv2D_HW_Pipeline_3                                                   |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388  |Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415                                   |Conv2D_HW_Pipeline_VITIS_LOOP_117_15                                   |       20|       20|   0.200 us|   0.200 us|   20|   20|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1      |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_45_2     |        ?|        ?|         ?|          -|          -|  1 ~ 4|        no|
        | + VITIS_LOOP_66_6     |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_89_10  |        ?|        ?|         ?|          -|          -|      ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    710|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   54|    8814|   8430|    -|
|Memory           |       96|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    803|    -|
|Register         |        -|    -|    1692|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|   54|   10506|   9943|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   24|       9|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_3_fu_376                                                   |Conv2D_HW_Pipeline_3                                                   |        0|   0|   133|    83|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415                                   |Conv2D_HW_Pipeline_VITIS_LOOP_117_15                                   |        0|   0|   711|   795|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                                     |Conv2D_HW_Pipeline_VITIS_LOOP_52_5                                     |        0|   0|  1355|  1376|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358                                     |Conv2D_HW_Pipeline_VITIS_LOOP_77_9                                     |        0|   8|  1535|  1369|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388  |Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13  |        0|  13|  1790|  1630|    0|
    |control_s_axi_U                                                                   |control_s_axi                                                          |        0|   0|   582|  1000|    0|
    |gmem_m_axi_U                                                                      |gmem_m_axi                                                             |        0|   0|   718|  1318|    0|
    |mul_30s_30s_30_2_1_U111                                                           |mul_30s_30s_30_2_1                                                     |        0|   3|   118|    47|    0|
    |mul_32ns_32ns_64_2_1_U105                                                         |mul_32ns_32ns_64_2_1                                                   |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U106                                                         |mul_32ns_32ns_64_2_1                                                   |        0|   3|   165|    50|    0|
    |mul_32ns_64ns_96_5_1_U108                                                         |mul_32ns_64ns_96_5_1                                                   |        0|   6|   441|   256|    0|
    |mul_32ns_64ns_96_5_1_U109                                                         |mul_32ns_64ns_96_5_1                                                   |        0|   6|   441|   256|    0|
    |mul_32s_32s_32_2_1_U107                                                           |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U110                                                           |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U112                                                           |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U113                                                           |mul_32s_32s_32_2_1                                                     |        0|   3|   165|    50|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        0|  54|  8814|  8430|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_cache_U    |coeff_cache_RAM_1WNR_AUTO_1R1W  |       24|  0|   0|    0|  3072|   32|     1|        98304|
    |coeff_cache_1_U  |coeff_cache_RAM_1WNR_AUTO_1R1W  |       24|  0|   0|    0|  3072|   32|     1|        98304|
    |coeff_cache_2_U  |coeff_cache_RAM_1WNR_AUTO_1R1W  |       24|  0|   0|    0|  3072|   32|     1|        98304|
    |row_buffer_U     |row_buffer_RAM_AUTO_1R1W        |        8|  0|   0|    0|  4064|   32|     1|       130048|
    |row_buffer_1_U   |row_buffer_RAM_AUTO_1R1W        |        8|  0|   0|    0|  4064|   32|     1|       130048|
    |row_buffer_2_U   |row_buffer_RAM_AUTO_1R1W        |        8|  0|   0|    0|  4064|   32|     1|       130048|
    +-----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                |       96|  0|   0|    0| 21408|  192|     6|       685056|
    +-----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_554_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln45_1_fu_580_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln45_fu_593_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln46_1_fu_619_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln46_fu_612_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln66_1_fu_659_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln66_fu_669_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln89_fu_694_p2       |         +|   0|  0|  39|          32|           1|
    |iFilterBase_3_fu_675_p2  |         +|   0|  0|  39|          32|           3|
    |sub93_fu_521_p2          |         +|   0|  0|  39|          32|           3|
    |sub_fu_516_p2            |         +|   0|  0|  39|          32|           3|
    |icmp_ln107_1_fu_644_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln107_2_fu_654_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln107_fu_634_p2     |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln40_fu_549_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln47_fu_624_p2      |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln52_fu_533_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln66_fu_664_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln77_fu_538_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln89_fu_689_p2      |      icmp|   0|  0|  18|          32|          32|
    |tobool_fu_444_p2         |      icmp|   0|  0|  18|          32|           1|
    |or_ln107_1_fu_639_p2     |        or|   0|  0|  32|          32|           2|
    |or_ln107_2_fu_649_p2     |        or|   0|  0|  32|          32|           2|
    |or_ln107_fu_629_p2       |        or|   0|  0|  32|          32|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 710|         773|         375|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  106|         21|    1|         21|
    |coeff_cache_1_address0  |   14|          3|   12|         36|
    |coeff_cache_1_ce0       |   14|          3|    1|          3|
    |coeff_cache_1_ce1       |    9|          2|    1|          2|
    |coeff_cache_1_ce2       |    9|          2|    1|          2|
    |coeff_cache_1_ce3       |    9|          2|    1|          2|
    |coeff_cache_1_we0       |    9|          2|    1|          2|
    |coeff_cache_2_address0  |   14|          3|   12|         36|
    |coeff_cache_2_ce0       |   14|          3|    1|          3|
    |coeff_cache_2_ce1       |    9|          2|    1|          2|
    |coeff_cache_2_ce2       |    9|          2|    1|          2|
    |coeff_cache_2_ce3       |    9|          2|    1|          2|
    |coeff_cache_2_we0       |    9|          2|    1|          2|
    |coeff_cache_address0    |   14|          3|   12|         36|
    |coeff_cache_ce0         |   14|          3|    1|          3|
    |coeff_cache_ce1         |    9|          2|    1|          2|
    |coeff_cache_ce2         |    9|          2|    1|          2|
    |coeff_cache_ce3         |    9|          2|    1|          2|
    |coeff_cache_we0         |    9|          2|    1|          2|
    |gmem_ARADDR             |   20|          4|   64|        256|
    |gmem_ARLEN              |   20|          4|   32|        128|
    |gmem_ARVALID            |   20|          4|    1|          4|
    |gmem_AWVALID            |    9|          2|    1|          2|
    |gmem_BREADY             |    9|          2|    1|          2|
    |gmem_RREADY             |   20|          4|    1|          4|
    |gmem_WVALID             |    9|          2|    1|          2|
    |grp_fu_1158_ce          |   14|          3|    1|          3|
    |grp_fu_1158_p0          |   14|          3|   32|         96|
    |grp_fu_1158_p1          |   14|          3|   32|         96|
    |grp_fu_1162_ce          |   14|          3|    1|          3|
    |grp_fu_1162_p0          |   14|          3|   32|         96|
    |grp_fu_1162_p1          |   14|          3|   32|         96|
    |grp_fu_484_ce           |   20|          4|    1|          4|
    |grp_fu_484_p0           |   25|          5|   32|        160|
    |grp_fu_484_p1           |   25|          5|   32|        160|
    |grp_fu_512_ce           |   20|          4|    1|          4|
    |grp_fu_512_p0           |   25|          5|   32|        160|
    |grp_fu_512_p1           |   25|          5|   32|        160|
    |iFilterBase_fu_136      |    9|          2|   32|         64|
    |indvar_fu_140           |    9|          2|   64|        128|
    |pf_reg_282              |    9|          2|    3|          6|
    |phi_mul267_reg_316      |    9|          2|   32|         64|
    |phi_mul_reg_293         |    9|          2|   32|         64|
    |row_buffer_1_address0   |   14|          3|   12|         36|
    |row_buffer_1_ce0        |   14|          3|    1|          3|
    |row_buffer_1_we0        |    9|          2|    1|          2|
    |row_buffer_2_address0   |   14|          3|   12|         36|
    |row_buffer_2_ce0        |   14|          3|    1|          3|
    |row_buffer_2_we0        |    9|          2|    1|          2|
    |row_buffer_address0     |   14|          3|   12|         36|
    |row_buffer_ce0          |   14|          3|    1|          3|
    |row_buffer_we0          |    9|          2|    1|          2|
    |x_reg_328               |    9|          2|   32|         64|
    |y_reg_304               |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  803|        169|  682|       2175|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_0_0_fu_144                                                                                 |  32|   0|   32|          0|
    |acc_1_0_fu_148                                                                                 |  32|   0|   32|          0|
    |acc_2_0_fu_152                                                                                 |  32|   0|   32|          0|
    |acc_3_0_fu_156                                                                                 |  32|   0|   32|          0|
    |add_ln40_reg_1034                                                                              |  64|   0|   64|          0|
    |add_ln45_1_reg_1054                                                                            |  32|   0|   32|          0|
    |add_ln45_reg_1062                                                                              |   3|   0|    3|          0|
    |add_ln46_reg_1072                                                                              |  32|   0|   32|          0|
    |add_ln66_1_reg_1096                                                                            |  32|   0|   32|          0|
    |add_ln66_reg_1104                                                                              |  32|   0|   32|          0|
    |add_ln89_reg_1112                                                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                      |  20|   0|   20|          0|
    |biases_read_reg_838                                                                            |  64|   0|   64|          0|
    |coeffs_read_reg_843                                                                            |  64|   0|   64|          0|
    |convHeight_read_reg_791                                                                        |  32|   0|   32|          0|
    |convWidth_read_reg_798                                                                         |  32|   0|   32|          0|
    |empty_80_reg_1141                                                                              |  12|   0|   12|          0|
    |grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |iFilterBase_2_reg_1026                                                                         |  32|   0|   32|          0|
    |iFilterBase_fu_136                                                                             |  32|   0|   32|          0|
    |icmp_ln107_1_reg_1086                                                                          |   1|   0|    1|          0|
    |icmp_ln107_2_reg_1091                                                                          |   1|   0|    1|          0|
    |icmp_ln107_reg_1081                                                                            |   1|   0|    1|          0|
    |icmp_ln52_reg_1015                                                                             |   1|   0|    1|          0|
    |icmp_ln77_reg_1021                                                                             |   1|   0|    1|          0|
    |indvar_fu_140                                                                                  |  64|   0|   64|          0|
    |inputHeight_read_reg_807                                                                       |  32|   0|   32|          0|
    |inputWidth_read_reg_813                                                                        |  32|   0|   32|          0|
    |input_r_read_reg_853                                                                           |  64|   0|   64|          0|
    |mul_ln19_1_reg_1004                                                                            |  96|   0|   96|          0|
    |mul_ln19_2_reg_944                                                                             |  64|   0|   64|          0|
    |mul_ln19_3_reg_1010                                                                            |  96|   0|   96|          0|
    |mul_ln19_reg_937                                                                               |  64|   0|   64|          0|
    |mul_ln40_1_reg_994                                                                             |  32|   0|   32|          0|
    |mul_ln40_reg_970                                                                               |  32|   0|   32|          0|
    |numChannels_read_reg_831                                                                       |  32|   0|   32|          0|
    |numFilters_read_reg_821                                                                        |  32|   0|   32|          0|
    |output_r_read_reg_848                                                                          |  64|   0|   64|          0|
    |pf_reg_282                                                                                     |   3|   0|    3|          0|
    |phi_mul267_reg_316                                                                             |  32|   0|   32|          0|
    |phi_mul_reg_293                                                                                |  32|   0|   32|          0|
    |shl_ln_reg_1044                                                                                |  30|   0|   32|          2|
    |sub93_reg_982                                                                                  |  32|   0|   32|          0|
    |sub_reg_976                                                                                    |  32|   0|   32|          0|
    |tmp_3_reg_1067                                                                                 |   3|   0|   11|          8|
    |tobool_reg_912                                                                                 |   1|   0|    1|          0|
    |trunc_ln19_reg_906                                                                             |  12|   0|   12|          0|
    |trunc_ln41_reg_999                                                                             |  30|   0|   30|          0|
    |x_reg_328                                                                                      |  32|   0|   32|          0|
    |y_reg_304                                                                                      |  32|   0|   32|          0|
    |zext_ln40_reg_989                                                                              |  32|   0|   33|          1|
    |zext_ln45_reg_1049                                                                             |  32|   0|   33|          1|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |1692|   0| 1704|         12|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 9 
14 --> 15 
15 --> 16 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%iFilterBase = alloca i32 1"   --->   Operation 21 'alloca' 'iFilterBase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 22 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_0_0 = alloca i32 1"   --->   Operation 23 'alloca' 'acc_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_1_0 = alloca i32 1"   --->   Operation 24 'alloca' 'acc_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_2_0 = alloca i32 1"   --->   Operation 25 'alloca' 'acc_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_3_0 = alloca i32 1"   --->   Operation 26 'alloca' 'acc_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%apply_relu_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %apply_relu"   --->   Operation 27 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 28 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 29 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 30 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 31 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 32 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 33 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 34 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 35 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_0_7_loc = alloca i64 1"   --->   Operation 38 'alloca' 'acc_0_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_1_7_loc = alloca i64 1"   --->   Operation 39 'alloca' 'acc_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_2_7_loc = alloca i64 1"   --->   Operation 40 'alloca' 'acc_2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_3_7_loc = alloca i64 1"   --->   Operation 41 'alloca' 'acc_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_0_32_loc = alloca i64 1"   --->   Operation 42 'alloca' 'acc_0_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_1_3_loc = alloca i64 1"   --->   Operation 43 'alloca' 'acc_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%acc_2_3_loc = alloca i64 1"   --->   Operation 44 'alloca' 'acc_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%acc_3_3_loc = alloca i64 1"   --->   Operation 45 'alloca' 'acc_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 46 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 47 'alloca' 'coeff_cache' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%coeff_cache_1 = alloca i64 1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 48 'alloca' 'coeff_cache_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%coeff_cache_2 = alloca i64 1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 49 'alloca' 'coeff_cache_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%row_buffer = alloca i64 1" [HLS_Midterm/conv2d.cpp:67]   --->   Operation 50 'alloca' 'row_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%row_buffer_1 = alloca i64 1" [HLS_Midterm/conv2d.cpp:67]   --->   Operation 51 'alloca' 'row_buffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%row_buffer_2 = alloca i64 1" [HLS_Midterm/conv2d.cpp:67]   --->   Operation 52 'alloca' 'row_buffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%tobool = icmp_ne  i32 %apply_relu_read, i32 0"   --->   Operation 53 'icmp' 'tobool' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 0, i64 %indvar" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 54 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 0, i32 %iFilterBase" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 55 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %convHeight_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 56 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 57 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln19 = mul i64 %zext_ln19, i64 %zext_ln19_1" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 58 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i32 %numChannels_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 59 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 60 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln19_2 = mul i64 %zext_ln19_4, i64 %zext_ln19_5" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 61 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln19 = mul i64 %zext_ln19, i64 %zext_ln19_1" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 62 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln19_2 = mul i64 %zext_ln19_4, i64 %zext_ln19_5" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 63 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln40 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 64 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i32 %numChannels_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 65 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i64 %mul_ln19" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 66 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 67 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i32 %convHeight_read" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 68 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i64 %mul_ln19_2" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 69 'zext' 'zext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [5/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 70 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 71 [1/2] (6.91ns)   --->   "%mul_ln40 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 71 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 72 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [4/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 73 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 74 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [3/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 75 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln40_1 = mul i32 %mul_ln40, i32 %numChannels_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 76 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 77 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 78 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 79 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 20000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_23, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %apply_relu"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %apply_relu, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %apply_relu, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_26, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (2.55ns)   --->   "%sub = add i32 %inputHeight_read, i32 4294967294"   --->   Operation 112 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (2.55ns)   --->   "%sub93 = add i32 %inputWidth_read, i32 4294967294"   --->   Operation 113 'add' 'sub93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 114 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/2] (6.91ns)   --->   "%mul_ln40_1 = mul i32 %mul_ln40, i32 %numChannels_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 115 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %mul_ln40_1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 116 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/5] (6.97ns)   --->   "%mul_ln19_1 = mul i96 %zext_ln19_2, i96 %zext_ln19_3" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 117 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/5] (6.97ns)   --->   "%mul_ln19_3 = mul i96 %zext_ln19_6, i96 %zext_ln19_7" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 118 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %convWidth_read, i32 0" [HLS_Midterm/conv2d.cpp:52]   --->   Operation 119 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %inputWidth_read, i32 0" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 120 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_45_2" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 121 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%iFilterBase_2 = load i32 %iFilterBase" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 122 'load' 'iFilterBase_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_load = load i64 %indvar" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 123 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_ult  i32 %iFilterBase_2, i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 124 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (3.52ns)   --->   "%add_ln40 = add i64 %indvar_load, i64 1" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 125 'add' 'add_ln40' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.end213.loopexit, void %VITIS_LOOP_45_2.split" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 126 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %indvar_load" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 127 'trunc' 'trunc_ln41_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i30 %trunc_ln41, i30 %trunc_ln41_1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 128 'mul' 'mul_ln41' <Predicate = (icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [HLS_Midterm/conv2d.cpp:132]   --->   Operation 129 'ret' 'ret_ln132' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 130 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i30 %trunc_ln41, i30 %trunc_ln41_1" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 131 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln41, i2 0" [HLS_Midterm/conv2d.cpp:41]   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %iFilterBase_2" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 133 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln45 = br void %for.body4" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 134 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%pf = phi i3 0, void %VITIS_LOOP_45_2.split, i3 %add_ln45, void %VITIS_LOOP_51_4.preheader" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 135 'phi' 'pf' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 0, void %VITIS_LOOP_45_2.split, i32 %add_ln45_1, void %VITIS_LOOP_51_4.preheader" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 136 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln45_1 = add i32 %phi_mul, i32 %mul_ln40_1" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 137 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %pf, i32 2" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 138 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.65ns)   --->   "%add_ln45 = add i3 %pf, i3 1" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 140 'add' 'add_ln45' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp, void %for.body4.split, void %VITIS_LOOP_66_6" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 141 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %pf, i8 0" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 142 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i3 %pf" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 143 'zext' 'zext_ln45_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 144 'specloopname' 'specloopname_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %phi_mul, i32 %shl_ln" [HLS_Midterm/conv2d.cpp:46]   --->   Operation 145 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i33 %zext_ln45_1, i33 %zext_ln45" [HLS_Midterm/conv2d.cpp:46]   --->   Operation 146 'add' 'add_ln46_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (2.48ns)   --->   "%icmp_ln47 = icmp_ult  i33 %add_ln46_1, i33 %zext_ln40" [HLS_Midterm/conv2d.cpp:47]   --->   Operation 147 'icmp' 'icmp_ln47' <Predicate = (!tmp)> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %VITIS_LOOP_66_6, void %VITIS_LOOP_51_4.preheader" [HLS_Midterm/conv2d.cpp:47]   --->   Operation 148 'br' 'br_ln47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_52_5, i32 %gmem, i32 %mul_ln40, i32 %convWidth_read, i32 %add_ln46, i96 %mul_ln19_1, i64 %mul_ln19, i11 %tmp_3, i32 %add_ln46, i1 %icmp_ln52, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 149 'call' 'call_ln40' <Predicate = (!tmp & icmp_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln107)   --->   "%or_ln107 = or i32 %iFilterBase_2, i32 1" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 150 'or' 'or_ln107' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln107 = icmp_ult  i32 %or_ln107, i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 151 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln107_1)   --->   "%or_ln107_1 = or i32 %iFilterBase_2, i32 2" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 152 'or' 'or_ln107_1' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln107_1 = icmp_ult  i32 %or_ln107_1, i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 153 'icmp' 'icmp_ln107_1' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln107_2)   --->   "%or_ln107_2 = or i32 %iFilterBase_2, i32 3" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 154 'or' 'or_ln107_2' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln107_2 = icmp_ult  i32 %or_ln107_2, i32 %numFilters_read" [HLS_Midterm/conv2d.cpp:107]   --->   Operation 155 'icmp' 'icmp_ln107_2' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln66 = br void %VITIS_LOOP_72_7" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 156 'br' 'br_ln66' <Predicate = (!icmp_ln47) | (tmp)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_52_5, i32 %gmem, i32 %mul_ln40, i32 %convWidth_read, i32 %add_ln46, i96 %mul_ln19_1, i64 %mul_ln19, i11 %tmp_3, i32 %add_ln46, i1 %icmp_ln52, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 157 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body4" [HLS_Midterm/conv2d.cpp:45]   --->   Operation 158 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 4.14>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%y = phi i32 0, void %VITIS_LOOP_66_6, i32 %add_ln66, void %for.inc206.loopexit" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 159 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%phi_mul267 = phi i32 0, void %VITIS_LOOP_66_6, i32 %add_ln66_1, void %for.inc206.loopexit" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 160 'phi' 'phi_mul267' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (2.55ns)   --->   "%add_ln66_1 = add i32 %phi_mul267, i32 %sub93" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 161 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %y, i32 %sub" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 162 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %y, i32 1" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 163 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %VITIS_LOOP_72_7.split, void %for.inc210.loopexit" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 164 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln66 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_77_9, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln19, i96 %mul_ln19_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln19_2, i1 %icmp_ln77, i64 %input_r_read" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 165 'call' 'call_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 166 [1/1] (2.55ns)   --->   "%iFilterBase_3 = add i32 %iFilterBase_2, i32 4" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 166 'add' 'iFilterBase_3' <Predicate = (icmp_ln66)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 %add_ln40, i64 %indvar" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 167 'store' 'store_ln40' <Predicate = (icmp_ln66)> <Delay = 1.58>
ST_13 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %iFilterBase_3, i32 %iFilterBase" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 168 'store' 'store_ln40' <Predicate = (icmp_ln66)> <Delay = 1.58>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_45_2" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 169 'br' 'br_ln40' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.58>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 170 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln66 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_77_9, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln19, i96 %mul_ln19_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln19_2, i1 %icmp_ln77, i64 %input_r_read" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 171 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln89 = br void %for.body96" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 172 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 15 <SV = 13> <Delay = 4.06>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %VITIS_LOOP_72_7.split, i32 %add_ln89, void %for.body96.split" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 173 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %x, i32 %sub93" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 174 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %x, i32 1" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 175 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.body96.split, void %for.inc206.loopexit" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 176 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%acc_0_0_load = load i32 %acc_0_0"   --->   Operation 177 'load' 'acc_0_0_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%acc_1_0_load = load i32 %acc_1_0"   --->   Operation 178 'load' 'acc_1_0_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%acc_2_0_load = load i32 %acc_2_0"   --->   Operation 179 'load' 'acc_2_0_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%acc_3_0_load = load i32 %acc_3_0"   --->   Operation 180 'load' 'acc_3_0_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 181 [2/2] (1.58ns)   --->   "%call_ln0 = call void @Conv2D_HW_Pipeline_3, i32 %acc_3_0_load, i32 %acc_2_0_load, i32 %acc_1_0_load, i32 %acc_0_0_load, i32 %acc_3_3_loc, i32 %acc_2_3_loc, i32 %acc_1_3_loc, i32 %acc_0_32_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = (!icmp_ln89)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_72_7" [HLS_Midterm/conv2d.cpp:66]   --->   Operation 182 'br' 'br_ln66' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 2.71>
ST_16 : Operation 183 [1/2] (2.71ns)   --->   "%call_ln0 = call void @Conv2D_HW_Pipeline_3, i32 %acc_3_0_load, i32 %acc_2_0_load, i32 %acc_1_0_load, i32 %acc_0_0_load, i32 %acc_3_3_loc, i32 %acc_2_3_loc, i32 %acc_1_3_loc, i32 %acc_0_32_loc"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 1.58>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%acc_3_3_loc_load = load i32 %acc_3_3_loc"   --->   Operation 184 'load' 'acc_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%acc_2_3_loc_load = load i32 %acc_2_3_loc"   --->   Operation 185 'load' 'acc_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%acc_1_3_loc_load = load i32 %acc_1_3_loc"   --->   Operation 186 'load' 'acc_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%acc_0_32_loc_load = load i32 %acc_0_32_loc"   --->   Operation 187 'load' 'acc_0_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %x" [HLS_Midterm/conv2d.cpp:127]   --->   Operation 188 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [2/2] (1.58ns)   --->   "%call_ln19 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13, i32 %acc_3_3_loc_load, i32 %acc_2_3_loc_load, i32 %acc_1_3_loc_load, i32 %acc_0_32_loc_load, i96 %mul_ln19_1, i64 %mul_ln19, i12 %trunc_ln19, i32 %convWidth_read, i1 %icmp_ln52, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_80, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i1 %icmp_ln107, i1 %icmp_ln107_1, i1 %icmp_ln107_2, i32 %acc_3_7_loc, i32 %acc_2_7_loc, i32 %acc_1_7_loc, i32 %acc_0_7_loc" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 189 'call' 'call_ln19' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln19 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13, i32 %acc_3_3_loc_load, i32 %acc_2_3_loc_load, i32 %acc_1_3_loc_load, i32 %acc_0_32_loc_load, i96 %mul_ln19_1, i64 %mul_ln19, i12 %trunc_ln19, i32 %convWidth_read, i1 %icmp_ln52, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_80, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i1 %icmp_ln107, i1 %icmp_ln107_1, i1 %icmp_ln107_2, i32 %acc_3_7_loc, i32 %acc_2_7_loc, i32 %acc_1_7_loc, i32 %acc_0_7_loc" [HLS_Midterm/conv2d.cpp:19]   --->   Operation 190 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 6.91>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%acc_3_7_loc_load = load i32 %acc_3_7_loc"   --->   Operation 191 'load' 'acc_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%acc_2_7_loc_load = load i32 %acc_2_7_loc"   --->   Operation 192 'load' 'acc_2_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%acc_1_7_loc_load = load i32 %acc_1_7_loc"   --->   Operation 193 'load' 'acc_1_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%acc_0_7_loc_load = load i32 %acc_0_7_loc"   --->   Operation 194 'load' 'acc_0_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [2/2] (6.91ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_117_15, i32 %acc_3_7_loc_load, i32 %acc_2_7_loc_load, i32 %acc_1_7_loc_load, i32 %acc_0_7_loc_load, i32 %gmem, i32 %iFilterBase_2, i32 %numFilters_read, i64 %biases_read, i1 %tobool, i32 %sub93, i32 %sub, i32 %phi_mul267, i32 %x, i64 %output_r_read, i32 %acc_3_0, i32 %acc_2_0, i32 %acc_1_0, i32 %acc_0_0" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 195 'call' 'call_ln40' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 196 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln40 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_117_15, i32 %acc_3_7_loc_load, i32 %acc_2_7_loc_load, i32 %acc_1_7_loc_load, i32 %acc_0_7_loc_load, i32 %gmem, i32 %iFilterBase_2, i32 %numFilters_read, i64 %biases_read, i1 %tobool, i32 %sub93, i32 %sub, i32 %phi_mul267, i32 %x, i64 %output_r_read, i32 %acc_3_0, i32 %acc_2_0, i32 %acc_1_0, i32 %acc_0_0" [HLS_Midterm/conv2d.cpp:40]   --->   Operation 197 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body96" [HLS_Midterm/conv2d.cpp:89]   --->   Operation 198 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numChannels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apply_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iFilterBase        (alloca           ) [ 011111111111111111111]
indvar             (alloca           ) [ 011111111111111111111]
acc_0_0            (alloca           ) [ 001111111111111111111]
acc_1_0            (alloca           ) [ 001111111111111111111]
acc_2_0            (alloca           ) [ 001111111111111111111]
acc_3_0            (alloca           ) [ 001111111111111111111]
apply_relu_read    (read             ) [ 000000000000000000000]
convHeight_read    (read             ) [ 001111000000000000000]
convWidth_read     (read             ) [ 001111111111111111111]
inputHeight_read   (read             ) [ 001111111111111111111]
inputWidth_read    (read             ) [ 001111111111111111111]
numFilters_read    (read             ) [ 001111111111111111111]
numChannels_read   (read             ) [ 001111111000000000000]
biases_read        (read             ) [ 001111111111111111111]
coeffs_read        (read             ) [ 001111111111111111111]
output_r_read      (read             ) [ 001111111111111111111]
input_r_read       (read             ) [ 001111111111111111111]
acc_0_7_loc        (alloca           ) [ 001111111111111111111]
acc_1_7_loc        (alloca           ) [ 001111111111111111111]
acc_2_7_loc        (alloca           ) [ 001111111111111111111]
acc_3_7_loc        (alloca           ) [ 001111111111111111111]
acc_0_32_loc       (alloca           ) [ 001111111111111111111]
acc_1_3_loc        (alloca           ) [ 001111111111111111111]
acc_2_3_loc        (alloca           ) [ 001111111111111111111]
acc_3_3_loc        (alloca           ) [ 001111111111111111111]
trunc_ln19         (trunc            ) [ 001111111111111111111]
coeff_cache        (alloca           ) [ 001111111111111111111]
coeff_cache_1      (alloca           ) [ 001111111111111111111]
coeff_cache_2      (alloca           ) [ 001111111111111111111]
row_buffer         (alloca           ) [ 001111111111111111111]
row_buffer_1       (alloca           ) [ 001111111111111111111]
row_buffer_2       (alloca           ) [ 001111111111111111111]
tobool             (icmp             ) [ 001111111111111111111]
store_ln40         (store            ) [ 000000000000000000000]
store_ln40         (store            ) [ 000000000000000000000]
zext_ln19          (zext             ) [ 000100000000000000000]
zext_ln19_1        (zext             ) [ 000100000000000000000]
zext_ln19_4        (zext             ) [ 000100000000000000000]
zext_ln19_5        (zext             ) [ 000100000000000000000]
mul_ln19           (mul              ) [ 000011111111111111111]
mul_ln19_2         (mul              ) [ 000011111111111111111]
zext_ln19_2        (zext             ) [ 000001111000000000000]
zext_ln19_3        (zext             ) [ 000001111000000000000]
zext_ln19_6        (zext             ) [ 000001111000000000000]
zext_ln19_7        (zext             ) [ 000001111000000000000]
mul_ln40           (mul              ) [ 000000111111111111111]
spectopmodule_ln19 (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
sub                (add              ) [ 000000000111111111111]
sub93              (add              ) [ 000000000111111111111]
zext_ln40          (zext             ) [ 000000000111111111111]
mul_ln40_1         (mul              ) [ 000000000111111111111]
trunc_ln41         (trunc            ) [ 000000000111111111111]
mul_ln19_1         (mul              ) [ 000000000111111111111]
mul_ln19_3         (mul              ) [ 000000000111111111111]
icmp_ln52          (icmp             ) [ 000000000111111111111]
icmp_ln77          (icmp             ) [ 000000000111111111111]
br_ln40            (br               ) [ 000000000000000000000]
iFilterBase_2      (load             ) [ 000000000011111111111]
indvar_load        (load             ) [ 000000000000000000000]
icmp_ln40          (icmp             ) [ 000000000111111111111]
add_ln40           (add              ) [ 000000000011111111111]
br_ln40            (br               ) [ 000000000000000000000]
trunc_ln41_1       (trunc            ) [ 000000000010000000000]
ret_ln132          (ret              ) [ 000000000000000000000]
specloopname_ln40  (specloopname     ) [ 000000000000000000000]
mul_ln41           (mul              ) [ 000000000000000000000]
shl_ln             (bitconcatenate   ) [ 000000000001100000000]
zext_ln45          (zext             ) [ 000000000001100000000]
br_ln45            (br               ) [ 000000000111111111111]
pf                 (phi              ) [ 000000000001000000000]
phi_mul            (phi              ) [ 000000000001000000000]
add_ln45_1         (add              ) [ 000000000111111111111]
tmp                (bitselect        ) [ 000000000111111111111]
empty              (speclooptripcount) [ 000000000000000000000]
add_ln45           (add              ) [ 000000000111111111111]
br_ln45            (br               ) [ 000000000000000000000]
tmp_3              (bitconcatenate   ) [ 000000000000100000000]
zext_ln45_1        (zext             ) [ 000000000000000000000]
specloopname_ln45  (specloopname     ) [ 000000000000000000000]
add_ln46           (add              ) [ 000000000000100000000]
add_ln46_1         (add              ) [ 000000000000000000000]
icmp_ln47          (icmp             ) [ 000000000111111111111]
br_ln47            (br               ) [ 000000000000000000000]
or_ln107           (or               ) [ 000000000000000000000]
icmp_ln107         (icmp             ) [ 000000000000011111111]
or_ln107_1         (or               ) [ 000000000000000000000]
icmp_ln107_1       (icmp             ) [ 000000000000011111111]
or_ln107_2         (or               ) [ 000000000000000000000]
icmp_ln107_2       (icmp             ) [ 000000000000011111111]
br_ln66            (br               ) [ 000000000111111111111]
call_ln40          (call             ) [ 000000000000000000000]
br_ln45            (br               ) [ 000000000111111111111]
y                  (phi              ) [ 000000000000011000000]
phi_mul267         (phi              ) [ 000000000000010011111]
add_ln66_1         (add              ) [ 000000000111111111111]
icmp_ln66          (icmp             ) [ 000000000111111111111]
add_ln66           (add              ) [ 000000000111111111111]
br_ln66            (br               ) [ 000000000000000000000]
iFilterBase_3      (add              ) [ 000000000000000000000]
store_ln40         (store            ) [ 000000000000000000000]
store_ln40         (store            ) [ 000000000000000000000]
br_ln40            (br               ) [ 000000000000000000000]
specloopname_ln66  (specloopname     ) [ 000000000000000000000]
call_ln66          (call             ) [ 000000000000000000000]
br_ln89            (br               ) [ 000000000111111111111]
x                  (phi              ) [ 000000000000000111111]
icmp_ln89          (icmp             ) [ 000000000111111111111]
add_ln89           (add              ) [ 000000000111111111111]
br_ln89            (br               ) [ 000000000000000000000]
acc_0_0_load       (load             ) [ 000000000000000010000]
acc_1_0_load       (load             ) [ 000000000000000010000]
acc_2_0_load       (load             ) [ 000000000000000010000]
acc_3_0_load       (load             ) [ 000000000000000010000]
br_ln66            (br               ) [ 000000000111111111111]
call_ln0           (call             ) [ 000000000000000000000]
acc_3_3_loc_load   (load             ) [ 000000000000000000100]
acc_2_3_loc_load   (load             ) [ 000000000000000000100]
acc_1_3_loc_load   (load             ) [ 000000000000000000100]
acc_0_32_loc_load  (load             ) [ 000000000000000000100]
empty_80           (trunc            ) [ 000000000000000000100]
call_ln19          (call             ) [ 000000000000000000000]
acc_3_7_loc_load   (load             ) [ 000000000000000000001]
acc_2_7_loc_load   (load             ) [ 000000000000000000001]
acc_1_7_loc_load   (load             ) [ 000000000000000000001]
acc_0_7_loc_load   (load             ) [ 000000000000000000001]
specloopname_ln89  (specloopname     ) [ 000000000000000000000]
call_ln40          (call             ) [ 000000000000000000000]
br_ln89            (br               ) [ 000000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numChannels">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numChannels"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numFilters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputHeight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="convWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convHeight">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convHeight"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="apply_relu">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_relu"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_52_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_77_9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_117_15"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="iFilterBase_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iFilterBase/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="acc_0_0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="acc_1_0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="acc_2_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="acc_3_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_3_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="acc_0_7_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_7_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="acc_1_7_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_7_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="acc_2_7_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_7_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="acc_3_7_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_3_7_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="acc_0_32_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_32_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_1_3_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_3_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="acc_2_3_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_3_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="acc_3_3_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_3_3_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="coeff_cache_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="coeff_cache_1_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="coeff_cache_2_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="row_buffer_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="row_buffer_1_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="row_buffer_2_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="apply_relu_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apply_relu_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="convHeight_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convHeight_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="convWidth_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="inputHeight_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="inputWidth_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="numFilters_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="numChannels_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numChannels_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="biases_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="coeffs_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="output_r_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_r_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="pf_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pf (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="pf_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pf/11 "/>
</bind>
</comp>

<comp id="293" class="1005" name="phi_mul_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="phi_mul_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="304" class="1005" name="y_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="y_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="phi_mul267_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul267 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="phi_mul267_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul267/13 "/>
</bind>
</comp>

<comp id="328" class="1005" name="x_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/15 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="6"/>
<pin id="344" dir="0" index="3" bw="32" slack="10"/>
<pin id="345" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="0" index="5" bw="96" slack="3"/>
<pin id="347" dir="0" index="6" bw="64" slack="8"/>
<pin id="348" dir="0" index="7" bw="11" slack="0"/>
<pin id="349" dir="0" index="8" bw="32" slack="0"/>
<pin id="350" dir="0" index="9" bw="1" slack="3"/>
<pin id="351" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="13" bw="64" slack="10"/>
<pin id="355" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="32" slack="11"/>
<pin id="363" dir="0" index="4" bw="32" slack="11"/>
<pin id="364" dir="0" index="5" bw="12" slack="11"/>
<pin id="365" dir="0" index="6" bw="96" slack="4"/>
<pin id="366" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="10" bw="64" slack="9"/>
<pin id="370" dir="0" index="11" bw="1" slack="4"/>
<pin id="371" dir="0" index="12" bw="64" slack="11"/>
<pin id="372" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_Conv2D_HW_Pipeline_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="0" index="3" bw="32" slack="0"/>
<pin id="381" dir="0" index="4" bw="32" slack="0"/>
<pin id="382" dir="0" index="5" bw="32" slack="13"/>
<pin id="383" dir="0" index="6" bw="32" slack="13"/>
<pin id="384" dir="0" index="7" bw="32" slack="13"/>
<pin id="385" dir="0" index="8" bw="32" slack="13"/>
<pin id="386" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="0" index="3" bw="32" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="0" index="5" bw="96" slack="8"/>
<pin id="395" dir="0" index="6" bw="64" slack="13"/>
<pin id="396" dir="0" index="7" bw="12" slack="15"/>
<pin id="397" dir="0" index="8" bw="32" slack="15"/>
<pin id="398" dir="0" index="9" bw="1" slack="8"/>
<pin id="399" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="13" bw="12" slack="0"/>
<pin id="403" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="17" bw="1" slack="5"/>
<pin id="407" dir="0" index="18" bw="1" slack="5"/>
<pin id="408" dir="0" index="19" bw="1" slack="5"/>
<pin id="409" dir="0" index="20" bw="32" slack="15"/>
<pin id="410" dir="0" index="21" bw="32" slack="15"/>
<pin id="411" dir="0" index="22" bw="32" slack="15"/>
<pin id="412" dir="0" index="23" bw="32" slack="15"/>
<pin id="413" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/17 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="0" index="4" bw="32" slack="0"/>
<pin id="421" dir="0" index="5" bw="32" slack="0"/>
<pin id="422" dir="0" index="6" bw="32" slack="9"/>
<pin id="423" dir="0" index="7" bw="32" slack="17"/>
<pin id="424" dir="0" index="8" bw="64" slack="17"/>
<pin id="425" dir="0" index="9" bw="1" slack="17"/>
<pin id="426" dir="0" index="10" bw="32" slack="10"/>
<pin id="427" dir="0" index="11" bw="32" slack="10"/>
<pin id="428" dir="0" index="12" bw="32" slack="6"/>
<pin id="429" dir="0" index="13" bw="32" slack="4"/>
<pin id="430" dir="0" index="14" bw="64" slack="17"/>
<pin id="431" dir="0" index="15" bw="32" slack="17"/>
<pin id="432" dir="0" index="16" bw="32" slack="17"/>
<pin id="433" dir="0" index="17" bw="32" slack="17"/>
<pin id="434" dir="0" index="18" bw="32" slack="17"/>
<pin id="435" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/19 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln19_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tobool_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln40_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln40_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln19_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln19_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln19_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln19_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_2/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="0" index="1" bw="32" slack="3"/>
<pin id="487" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/4 empty_68/3 mul_ln75_1/4 mul_ln127/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln19_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="3"/>
<pin id="490" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln19_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln19_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="3"/>
<pin id="502" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln19_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_7/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="96" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_3/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="0" index="1" bw="32" slack="6"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/7 empty_69/4 mul_ln75_2/4 mul_ln127_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="7"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub93_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="7"/>
<pin id="523" dir="0" index="1" bw="2" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub93/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln40_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="7"/>
<pin id="528" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln41_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln52_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="7"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln77_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="7"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="iFilterBase_2_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="8"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iFilterBase_2/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="indvar_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="8"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln40_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="8"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln40_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln41_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="30" slack="1"/>
<pin id="566" dir="0" index="1" bw="30" slack="0"/>
<pin id="567" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="shl_ln_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="30" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln45_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="579" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln45_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="3"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="0" index="2" bw="3" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln45_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="0"/>
<pin id="601" dir="0" index="1" bw="3" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln45_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="0"/>
<pin id="610" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln46_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln46_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln47_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="33" slack="0"/>
<pin id="626" dir="0" index="1" bw="33" slack="3"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln107_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/11 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln107_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="10"/>
<pin id="637" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln107_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_1/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln107_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="10"/>
<pin id="647" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="or_ln107_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_2/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln107_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="10"/>
<pin id="657" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_2/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln66_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="4"/>
<pin id="662" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln66_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="4"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln66_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="iFilterBase_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iFilterBase_3/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln40_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="3"/>
<pin id="682" dir="0" index="1" bw="64" slack="11"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln40_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="11"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln89_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="6"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/15 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln89_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/15 "/>
</bind>
</comp>

<comp id="700" class="1004" name="acc_0_0_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="13"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_0_load/15 "/>
</bind>
</comp>

<comp id="704" class="1004" name="acc_1_0_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="13"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_0_load/15 "/>
</bind>
</comp>

<comp id="708" class="1004" name="acc_2_0_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="13"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_0_load/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="acc_3_0_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="13"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_0_load/15 "/>
</bind>
</comp>

<comp id="716" class="1004" name="acc_3_3_loc_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="15"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_3_loc_load/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="acc_2_3_loc_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="15"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_3_loc_load/17 "/>
</bind>
</comp>

<comp id="724" class="1004" name="acc_1_3_loc_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="15"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_3_loc_load/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="acc_0_32_loc_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="15"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_32_loc_load/17 "/>
</bind>
</comp>

<comp id="732" class="1004" name="empty_80_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2"/>
<pin id="734" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_80/17 "/>
</bind>
</comp>

<comp id="737" class="1004" name="acc_3_7_loc_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="17"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_7_loc_load/19 "/>
</bind>
</comp>

<comp id="741" class="1004" name="acc_2_7_loc_load_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="17"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_7_loc_load/19 "/>
</bind>
</comp>

<comp id="745" class="1004" name="acc_1_7_loc_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="17"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_7_loc_load/19 "/>
</bind>
</comp>

<comp id="749" class="1004" name="acc_0_7_loc_load_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="17"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_7_loc_load/19 "/>
</bind>
</comp>

<comp id="753" class="1005" name="iFilterBase_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iFilterBase "/>
</bind>
</comp>

<comp id="760" class="1005" name="indvar_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="767" class="1005" name="acc_0_0_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="13"/>
<pin id="769" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_0_0 "/>
</bind>
</comp>

<comp id="773" class="1005" name="acc_1_0_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="13"/>
<pin id="775" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_1_0 "/>
</bind>
</comp>

<comp id="779" class="1005" name="acc_2_0_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="13"/>
<pin id="781" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_2_0 "/>
</bind>
</comp>

<comp id="785" class="1005" name="acc_3_0_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="13"/>
<pin id="787" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_3_0 "/>
</bind>
</comp>

<comp id="791" class="1005" name="convHeight_read_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="convWidth_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="inputHeight_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="7"/>
<pin id="809" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="inputWidth_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="numFilters_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="7"/>
<pin id="823" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="numFilters_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="numChannels_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numChannels_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="biases_read_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="17"/>
<pin id="840" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="biases_read "/>
</bind>
</comp>

<comp id="843" class="1005" name="coeffs_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="10"/>
<pin id="845" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="output_r_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="17"/>
<pin id="850" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="853" class="1005" name="input_r_read_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="11"/>
<pin id="855" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="acc_0_7_loc_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="15"/>
<pin id="860" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="acc_0_7_loc "/>
</bind>
</comp>

<comp id="864" class="1005" name="acc_1_7_loc_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="15"/>
<pin id="866" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="acc_1_7_loc "/>
</bind>
</comp>

<comp id="870" class="1005" name="acc_2_7_loc_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="15"/>
<pin id="872" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="acc_2_7_loc "/>
</bind>
</comp>

<comp id="876" class="1005" name="acc_3_7_loc_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="15"/>
<pin id="878" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="acc_3_7_loc "/>
</bind>
</comp>

<comp id="882" class="1005" name="acc_0_32_loc_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="13"/>
<pin id="884" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_0_32_loc "/>
</bind>
</comp>

<comp id="888" class="1005" name="acc_1_3_loc_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="13"/>
<pin id="890" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_1_3_loc "/>
</bind>
</comp>

<comp id="894" class="1005" name="acc_2_3_loc_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="13"/>
<pin id="896" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_2_3_loc "/>
</bind>
</comp>

<comp id="900" class="1005" name="acc_3_3_loc_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="13"/>
<pin id="902" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="acc_3_3_loc "/>
</bind>
</comp>

<comp id="906" class="1005" name="trunc_ln19_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="12" slack="11"/>
<pin id="908" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tobool_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="17"/>
<pin id="914" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="tobool "/>
</bind>
</comp>

<comp id="917" class="1005" name="zext_ln19_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="922" class="1005" name="zext_ln19_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="zext_ln19_4_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_4 "/>
</bind>
</comp>

<comp id="932" class="1005" name="zext_ln19_5_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="1"/>
<pin id="934" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_5 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mul_ln19_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="944" class="1005" name="mul_ln19_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="1"/>
<pin id="946" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="zext_ln19_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="96" slack="1"/>
<pin id="952" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="zext_ln19_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="96" slack="1"/>
<pin id="957" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln19_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="96" slack="1"/>
<pin id="962" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_6 "/>
</bind>
</comp>

<comp id="965" class="1005" name="zext_ln19_7_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="96" slack="1"/>
<pin id="967" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_7 "/>
</bind>
</comp>

<comp id="970" class="1005" name="mul_ln40_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="2"/>
<pin id="972" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="976" class="1005" name="sub_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="4"/>
<pin id="978" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="982" class="1005" name="sub93_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="4"/>
<pin id="984" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sub93 "/>
</bind>
</comp>

<comp id="989" class="1005" name="zext_ln40_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="33" slack="3"/>
<pin id="991" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="994" class="1005" name="mul_ln40_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="3"/>
<pin id="996" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln40_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="trunc_ln41_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="30" slack="1"/>
<pin id="1001" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="mul_ln19_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="96" slack="3"/>
<pin id="1006" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="mul_ln19_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="96" slack="4"/>
<pin id="1012" dir="1" index="1" bw="96" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln19_3 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln52_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="3"/>
<pin id="1017" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="icmp_ln77_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="4"/>
<pin id="1023" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="iFilterBase_2_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="9"/>
<pin id="1028" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="iFilterBase_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln40_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="3"/>
<pin id="1036" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="trunc_ln41_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="30" slack="1"/>
<pin id="1041" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="shl_ln_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1049" class="1005" name="zext_ln45_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="33" slack="1"/>
<pin id="1051" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="add_ln45_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="add_ln45_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="1"/>
<pin id="1069" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln46_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="icmp_ln107_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="5"/>
<pin id="1083" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="icmp_ln107_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="5"/>
<pin id="1088" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="icmp_ln107_2_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="5"/>
<pin id="1093" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107_2 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="add_ln66_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="add_ln66_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="add_ln89_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="empty_80_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="12" slack="1"/>
<pin id="1143" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="grp_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1161" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid126/4 mul_ln72/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="grp_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1/4 mul_ln75/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="98" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="356"><net_src comp="118" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="373"><net_src comp="122" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="375"><net_src comp="308" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="387"><net_src comp="128" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="414"><net_src comp="130" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="436"><net_src comp="132" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="415" pin=5"/></net>

<net id="438"><net_src comp="316" pin="1"/><net_sink comp="415" pin=12"/></net>

<net id="439"><net_src comp="328" pin="1"/><net_sink comp="415" pin=13"/></net>

<net id="443"><net_src comp="240" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="216" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="512" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="32" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="30" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="546" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="96" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="584"><net_src comp="297" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="100" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="286" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="102" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="286" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="110" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="112" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="286" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="114" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="340" pin=7"/></net>

<net id="611"><net_src comp="286" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="297" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="612" pin="2"/><net_sink comp="340" pin=4"/></net>

<net id="618"><net_src comp="612" pin="2"/><net_sink comp="340" pin=8"/></net>

<net id="623"><net_src comp="608" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="24" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="102" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="320" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="308" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="308" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="24" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="124" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="688"><net_src comp="675" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="332" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="332" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="24" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="735"><net_src comp="328" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="388" pin=13"/></net>

<net id="740"><net_src comp="737" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="744"><net_src comp="741" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="748"><net_src comp="745" pin="1"/><net_sink comp="415" pin=3"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="756"><net_src comp="136" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="763"><net_src comp="140" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="770"><net_src comp="144" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="415" pin=18"/></net>

<net id="776"><net_src comp="148" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="415" pin=17"/></net>

<net id="782"><net_src comp="152" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="415" pin=16"/></net>

<net id="788"><net_src comp="156" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="415" pin=15"/></net>

<net id="794"><net_src comp="222" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="801"><net_src comp="228" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="388" pin=8"/></net>

<net id="810"><net_src comp="234" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="816"><net_src comp="240" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="358" pin=3"/></net>

<net id="824"><net_src comp="246" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="415" pin=7"/></net>

<net id="834"><net_src comp="252" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="841"><net_src comp="258" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="415" pin=8"/></net>

<net id="846"><net_src comp="264" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="340" pin=13"/></net>

<net id="851"><net_src comp="270" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="415" pin=14"/></net>

<net id="856"><net_src comp="276" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="358" pin=12"/></net>

<net id="861"><net_src comp="160" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="388" pin=23"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="867"><net_src comp="164" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="388" pin=22"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="873"><net_src comp="168" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="388" pin=21"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="879"><net_src comp="172" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="388" pin=20"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="885"><net_src comp="176" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="376" pin=8"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="891"><net_src comp="180" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="376" pin=7"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="897"><net_src comp="184" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="376" pin=6"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="903"><net_src comp="188" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="909"><net_src comp="440" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="388" pin=7"/></net>

<net id="915"><net_src comp="444" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="415" pin=9"/></net>

<net id="920"><net_src comp="460" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="925"><net_src comp="463" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="930"><net_src comp="472" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="935"><net_src comp="475" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="940"><net_src comp="466" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="340" pin=6"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="947"><net_src comp="478" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="358" pin=10"/></net>

<net id="953"><net_src comp="488" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="958"><net_src comp="491" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="963"><net_src comp="500" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="968"><net_src comp="503" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="973"><net_src comp="484" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="979"><net_src comp="516" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="415" pin=11"/></net>

<net id="985"><net_src comp="521" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="415" pin=10"/></net>

<net id="992"><net_src comp="526" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="997"><net_src comp="512" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1002"><net_src comp="529" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1007"><net_src comp="494" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="340" pin=5"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="1013"><net_src comp="506" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="358" pin=6"/></net>

<net id="1018"><net_src comp="533" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="340" pin=9"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="388" pin=9"/></net>

<net id="1024"><net_src comp="538" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="358" pin=11"/></net>

<net id="1029"><net_src comp="543" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="415" pin=6"/></net>

<net id="1037"><net_src comp="554" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1042"><net_src comp="560" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1047"><net_src comp="569" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1052"><net_src comp="577" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1057"><net_src comp="580" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1065"><net_src comp="593" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1070"><net_src comp="599" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="340" pin=7"/></net>

<net id="1075"><net_src comp="612" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="340" pin=8"/></net>

<net id="1084"><net_src comp="634" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="388" pin=17"/></net>

<net id="1089"><net_src comp="644" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="388" pin=18"/></net>

<net id="1094"><net_src comp="654" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="388" pin=19"/></net>

<net id="1099"><net_src comp="659" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1107"><net_src comp="669" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1115"><net_src comp="694" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1144"><net_src comp="732" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="388" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {19 20 }
 - Input state : 
	Port: Conv2D_HW : gmem | {11 12 13 14 19 20 }
	Port: Conv2D_HW : input_r | {1 }
	Port: Conv2D_HW : output_r | {1 }
	Port: Conv2D_HW : coeffs | {1 }
	Port: Conv2D_HW : biases | {1 }
	Port: Conv2D_HW : numChannels | {1 }
	Port: Conv2D_HW : numFilters | {1 }
	Port: Conv2D_HW : inputWidth | {1 }
	Port: Conv2D_HW : inputHeight | {1 }
	Port: Conv2D_HW : convWidth | {1 }
	Port: Conv2D_HW : convHeight | {1 }
	Port: Conv2D_HW : apply_relu | {1 }
  - Chain level:
	State 1
		store_ln40 : 1
		store_ln40 : 1
	State 2
		mul_ln19 : 1
		mul_ln19_2 : 1
	State 3
	State 4
		mul_ln19_1 : 1
		mul_ln19_3 : 1
	State 5
	State 6
	State 7
	State 8
		trunc_ln41 : 1
	State 9
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		trunc_ln41_1 : 1
		mul_ln41 : 2
	State 10
		shl_ln : 1
	State 11
		add_ln45_1 : 1
		tmp : 1
		add_ln45 : 1
		br_ln45 : 2
		tmp_3 : 1
		zext_ln45_1 : 1
		add_ln46 : 1
		add_ln46_1 : 2
		icmp_ln47 : 3
		br_ln47 : 4
		call_ln40 : 2
	State 12
	State 13
		add_ln66_1 : 1
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		call_ln66 : 1
		store_ln40 : 1
	State 14
	State 15
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		call_ln0 : 1
	State 16
	State 17
		call_ln19 : 1
	State 18
	State 19
		call_ln40 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                  |    12   |  3.176  |   1914  |   1250  |
|          |                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358                  |    20   |  3.176  |   2112  |   1247  |
|   call   |                          grp_Conv2D_HW_Pipeline_3_fu_376                         |    0    |    0    |   131   |    19   |
|          | grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388 |    13   | 38.2313 |   2175  |   1668  |
|          |                  grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415                 |    6    |  4.764  |   919   |   625   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_466                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_478                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_484                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_494                                    |    6    |    0    |   441   |   256   |
|    mul   |                                    grp_fu_506                                    |    6    |    0    |   441   |   256   |
|          |                                    grp_fu_512                                    |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_564                                    |    3    |    0    |   118   |    47   |
|          |                                    grp_fu_1158                                   |    3    |    0    |   165   |    50   |
|          |                                    grp_fu_1162                                   |    3    |    0    |   165   |    50   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    sub_fu_516                                    |    0    |    0    |    0    |    39   |
|          |                                   sub93_fu_521                                   |    0    |    0    |    0    |    39   |
|          |                                  add_ln40_fu_554                                 |    0    |    0    |    0    |    71   |
|          |                                 add_ln45_1_fu_580                                |    0    |    0    |    0    |    39   |
|          |                                  add_ln45_fu_593                                 |    0    |    0    |    0    |    11   |
|    add   |                                  add_ln46_fu_612                                 |    0    |    0    |    0    |    39   |
|          |                                 add_ln46_1_fu_619                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln66_1_fu_659                                |    0    |    0    |    0    |    39   |
|          |                                  add_ln66_fu_669                                 |    0    |    0    |    0    |    39   |
|          |                               iFilterBase_3_fu_675                               |    0    |    0    |    0    |    39   |
|          |                                  add_ln89_fu_694                                 |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   tobool_fu_444                                  |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln52_fu_533                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln77_fu_538                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln40_fu_549                                 |    0    |    0    |    0    |    18   |
|   icmp   |                                 icmp_ln47_fu_624                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln107_fu_634                                |    0    |    0    |    0    |    18   |
|          |                                icmp_ln107_1_fu_644                               |    0    |    0    |    0    |    18   |
|          |                                icmp_ln107_2_fu_654                               |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln66_fu_664                                 |    0    |    0    |    0    |    18   |
|          |                                 icmp_ln89_fu_689                                 |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            apply_relu_read_read_fu_216                           |    0    |    0    |    0    |    0    |
|          |                            convHeight_read_read_fu_222                           |    0    |    0    |    0    |    0    |
|          |                            convWidth_read_read_fu_228                            |    0    |    0    |    0    |    0    |
|          |                           inputHeight_read_read_fu_234                           |    0    |    0    |    0    |    0    |
|          |                            inputWidth_read_read_fu_240                           |    0    |    0    |    0    |    0    |
|   read   |                            numFilters_read_read_fu_246                           |    0    |    0    |    0    |    0    |
|          |                           numChannels_read_read_fu_252                           |    0    |    0    |    0    |    0    |
|          |                              biases_read_read_fu_258                             |    0    |    0    |    0    |    0    |
|          |                              coeffs_read_read_fu_264                             |    0    |    0    |    0    |    0    |
|          |                             output_r_read_read_fu_270                            |    0    |    0    |    0    |    0    |
|          |                             input_r_read_read_fu_276                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 trunc_ln19_fu_440                                |    0    |    0    |    0    |    0    |
|   trunc  |                                 trunc_ln41_fu_529                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln41_1_fu_560                               |    0    |    0    |    0    |    0    |
|          |                                  empty_80_fu_732                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 zext_ln19_fu_460                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_1_fu_463                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_4_fu_472                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_5_fu_475                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_2_fu_488                                |    0    |    0    |    0    |    0    |
|   zext   |                                zext_ln19_3_fu_491                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_6_fu_500                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln19_7_fu_503                                |    0    |    0    |    0    |    0    |
|          |                                 zext_ln40_fu_526                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln45_fu_577                                 |    0    |    0    |    0    |    0    |
|          |                                zext_ln45_1_fu_608                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                   shl_ln_fu_569                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_3_fu_599                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                    tmp_fu_585                                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  or_ln107_fu_629                                 |    0    |    0    |    0    |    0    |
|    or    |                                 or_ln107_1_fu_639                                |    0    |    0    |    0    |    0    |
|          |                                 or_ln107_2_fu_649                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    84   | 49.3473 |   9241  |   6281  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| coeff_cache |   24   |    0   |    0   |    0   |
|coeff_cache_1|   24   |    0   |    0   |    0   |
|coeff_cache_2|   24   |    0   |    0   |    0   |
|  row_buffer |    8   |    0   |    0   |    0   |
| row_buffer_1|    8   |    0   |    0   |    0   |
| row_buffer_2|    8   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   96   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     acc_0_0_reg_767    |   32   |
|  acc_0_32_loc_reg_882  |   32   |
|   acc_0_7_loc_reg_858  |   32   |
|     acc_1_0_reg_773    |   32   |
|   acc_1_3_loc_reg_888  |   32   |
|   acc_1_7_loc_reg_864  |   32   |
|     acc_2_0_reg_779    |   32   |
|   acc_2_3_loc_reg_894  |   32   |
|   acc_2_7_loc_reg_870  |   32   |
|     acc_3_0_reg_785    |   32   |
|   acc_3_3_loc_reg_900  |   32   |
|   acc_3_7_loc_reg_876  |   32   |
|    add_ln40_reg_1034   |   64   |
|   add_ln45_1_reg_1054  |   32   |
|    add_ln45_reg_1062   |    3   |
|    add_ln46_reg_1072   |   32   |
|   add_ln66_1_reg_1096  |   32   |
|    add_ln66_reg_1104   |   32   |
|    add_ln89_reg_1112   |   32   |
|   biases_read_reg_838  |   64   |
|   coeffs_read_reg_843  |   64   |
| convHeight_read_reg_791|   32   |
| convWidth_read_reg_798 |   32   |
|    empty_80_reg_1141   |   12   |
| iFilterBase_2_reg_1026 |   32   |
|   iFilterBase_reg_753  |   32   |
|  icmp_ln107_1_reg_1086 |    1   |
|  icmp_ln107_2_reg_1091 |    1   |
|   icmp_ln107_reg_1081  |    1   |
|   icmp_ln52_reg_1015   |    1   |
|   icmp_ln77_reg_1021   |    1   |
|     indvar_reg_760     |   64   |
|inputHeight_read_reg_807|   32   |
| inputWidth_read_reg_813|   32   |
|  input_r_read_reg_853  |   64   |
|   mul_ln19_1_reg_1004  |   96   |
|   mul_ln19_2_reg_944   |   64   |
|   mul_ln19_3_reg_1010  |   96   |
|    mul_ln19_reg_937    |   64   |
|   mul_ln40_1_reg_994   |   32   |
|    mul_ln40_reg_970    |   32   |
|numChannels_read_reg_831|   32   |
| numFilters_read_reg_821|   32   |
|  output_r_read_reg_848 |   64   |
|       pf_reg_282       |    3   |
|   phi_mul267_reg_316   |   32   |
|     phi_mul_reg_293    |   32   |
|     shl_ln_reg_1044    |   32   |
|      sub93_reg_982     |   32   |
|       sub_reg_976      |   32   |
|     tmp_3_reg_1067     |   11   |
|     tobool_reg_912     |    1   |
|   trunc_ln19_reg_906   |   12   |
|  trunc_ln41_1_reg_1039 |   30   |
|   trunc_ln41_reg_999   |   30   |
|        x_reg_328       |   32   |
|        y_reg_304       |   32   |
|   zext_ln19_1_reg_922  |   64   |
|   zext_ln19_2_reg_950  |   96   |
|   zext_ln19_3_reg_955  |   96   |
|   zext_ln19_4_reg_927  |   64   |
|   zext_ln19_5_reg_932  |   64   |
|   zext_ln19_6_reg_960  |   96   |
|   zext_ln19_7_reg_965  |   96   |
|    zext_ln19_reg_917   |   64   |
|    zext_ln40_reg_989   |   33   |
|   zext_ln45_reg_1049   |   33   |
+------------------------+--------+
|          Total         |  2605  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     y_reg_304                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                phi_mul267_reg_316                                |  p0  |   2  |  32  |   64   ||    9    |
|                                     x_reg_328                                    |  p0  |   2  |  32  |   64   ||    9    |
|                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                  |  p4  |   2  |  32  |   64   ||    9    |
|                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                  |  p7  |   2  |  11  |   22   ||    9    |
|                   grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340                  |  p8  |   2  |  32  |   64   ||    9    |
| grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388 |  p13 |   2  |  12  |   24   ||    9    |
|                                    grp_fu_466                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_466                                    |  p1  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_478                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_478                                    |  p1  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_494                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_494                                    |  p1  |   2  |  64  |   128  ||    9    |
|                                    grp_fu_506                                    |  p0  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_506                                    |  p1  |   2  |  64  |   128  ||    9    |
|                                    grp_fu_564                                    |  p1  |   2  |  30  |   60   ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |  1066  ||  25.408 ||   144   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   84   |   49   |  9241  |  6281  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   144  |    -   |
|  Register |    -   |    -   |    -   |  2605  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |   84   |   74   |  11846 |  6425  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
