
---------- Begin Simulation Statistics ----------
final_tick                                21537375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 949348                       # Number of bytes of host memory used
host_op_rate                                   119526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   501.34                       # Real time elapsed on the host
host_tick_rate                               42959521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021537                       # Number of seconds simulated
sim_ticks                                 21537375000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31171093                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18536630                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.435825                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.435825                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1765099                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   860023                       # number of floating regfile writes
system.cpu.idleCycles                         2341651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               379645                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6769524                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.564263                       # Inst execution rate
system.cpu.iew.exec_refs                     14206918                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5278294                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1900870                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9374130                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1494                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21824                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5622200                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71064701                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8928624                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            537691                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              67380254                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18156                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1029700                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 342203                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1053106                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5149                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       260880                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         118765                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76152669                       # num instructions consuming a value
system.cpu.iew.wb_count                      67015898                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621537                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47331697                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.555805                       # insts written-back per cycle
system.cpu.iew.wb_sent                       67193413                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                102446990                       # number of integer regfile reads
system.cpu.int_regfile_writes                53642898                       # number of integer regfile writes
system.cpu.ipc                               0.696464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.696464                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1012967      1.49%      1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51727547     76.16%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               119860      0.18%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 77521      0.11%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               50345      0.07%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20599      0.03%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               249019      0.37%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               100291      0.15%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              172180      0.25%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10226      0.02%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8723334     12.84%     91.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4743158      6.98%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          319732      0.47%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         590825      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67917945                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1637271                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3191624                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1503603                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2184711                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1082851                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015944                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  908990     83.94%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20239      1.87%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    431      0.04%     85.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   910      0.08%     85.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  319      0.03%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50462      4.66%     90.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35590      3.29%     93.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30668      2.83%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            35231      3.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               66350558                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174527402                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     65512295                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          80026429                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71052437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  67917945                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12264                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11141416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67185                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9087                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12743461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40733100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.667390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.272437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22385455     54.96%     54.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2929501      7.19%     62.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3196488      7.85%     70.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3078931      7.56%     77.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2808889      6.90%     84.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2243457      5.51%     89.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2304710      5.66%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1207778      2.97%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              577891      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40733100                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.576746                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            291034                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           492628                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9374130                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5622200                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28345506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         43074751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          318036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3447                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       968499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1938106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1497                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7961863                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5662800                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            413614                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3499279                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3217204                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.939054                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  704004                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5483                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          358315                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             216675                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           141640                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        60973                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10826677                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            328062                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39161608                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.530153                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.503285                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23646496     60.38%     60.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3527097      9.01%     69.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2374170      6.06%     75.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3506995      8.96%     84.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1028964      2.63%     87.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          669840      1.71%     88.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          611532      1.56%     90.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          379520      0.97%     91.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3416994      8.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39161608                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3416994                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12281936                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12281936                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12307679                       # number of overall hits
system.cpu.dcache.overall_hits::total        12307679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       395593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         395593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       396956                       # number of overall misses
system.cpu.dcache.overall_misses::total        396956                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14961064992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14961064992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14961064992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14961064992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12677529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12677529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12704635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12704635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37819.337026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37819.337026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37689.479418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37689.479418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       151987                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3591                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.324422                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135413                       # number of writebacks
system.cpu.dcache.writebacks::total            135413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       171713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       171713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       171713                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       171713                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       223880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       223880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       224611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       224611                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7855055492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7855055492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7876437492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7876437492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35086.008094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35086.008094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35067.015827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35067.015827                       # average overall mshr miss latency
system.cpu.dcache.replacements                 224039                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7624609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7624609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       319809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        319809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10744673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10744673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7944418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7944418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33597.156428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33597.156428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       171211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       171211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3729060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3729060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25094.957536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25094.957536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4216391992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4216391992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55636.968120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55636.968120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4125994992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4125994992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54807.191520                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54807.191520                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        25743                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         25743                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1363                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1363                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        27106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        27106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050284                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050284                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          731                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          731                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21382000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21382000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29250.341997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29250.341997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.215825                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12532310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            224551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.810529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.215825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25633821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25633821                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19860155                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9143673                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10779582                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                607487                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 342203                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3185107                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 87989                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               73902992                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                438348                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8931242                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5282730                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         64385                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15412                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20927379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38383423                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7961863                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4137883                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19361257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  858252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1846                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12970                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          347                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5848585                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                219108                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           40733100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.879335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143633                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28575959     70.15%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   647178      1.59%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   711071      1.75%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   638388      1.57%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   885641      2.17%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   889634      2.18%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   846618      2.08%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   812680      2.00%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6725931     16.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40733100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184838                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.891089                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5062418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5062418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5062418                       # number of overall hits
system.cpu.icache.overall_hits::total         5062418                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       786163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         786163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       786163                       # number of overall misses
system.cpu.icache.overall_misses::total        786163                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11297726492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11297726492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11297726492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11297726492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5848581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5848581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5848581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5848581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134419                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134419                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14370.717640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14370.717640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14370.717640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14370.717640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7622                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               220                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.645455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       744440                       # number of writebacks
system.cpu.icache.writebacks::total            744440                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        41149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        41149                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        41149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        41149                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       745014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       745014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       745014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       745014                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10067708996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10067708996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10067708996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10067708996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13513.449406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13513.449406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13513.449406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13513.449406                       # average overall mshr miss latency
system.cpu.icache.replacements                 744440                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5062418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5062418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       786163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        786163                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11297726492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11297726492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5848581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5848581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14370.717640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14370.717640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        41149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        41149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       745014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       745014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10067708996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10067708996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13513.449406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13513.449406                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.739339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5807432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            745014                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.795064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.739339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12442176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12442176                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5850752                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         69984                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      943066                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1506253                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5026                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5149                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 893272                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12448                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21537375000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 342203                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20243308                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3704899                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3479                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10961382                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5477829                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               72892647                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 46537                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 389783                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 108746                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4861105                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              37                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            79700551                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   180428415                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                112436961                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2039810                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 14179153                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     108                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  72                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2542734                       # count of insts added to the skid buffer
system.cpu.rob.reads                        106366698                       # The number of ROB reads
system.cpu.rob.writes                       143080386                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               729246                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               144884                       # number of demand (read+write) hits
system.l2.demand_hits::total                   874130                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              729246                       # number of overall hits
system.l2.overall_hits::.cpu.data              144884                       # number of overall hits
system.l2.overall_hits::total                  874130                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79667                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95320                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15653                       # number of overall misses
system.l2.overall_misses::.cpu.data             79667                       # number of overall misses
system.l2.overall_misses::total                 95320                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1220277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5988999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7209276500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1220277500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5988999000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7209276500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           744899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           224551                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               969450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          744899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          224551                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              969450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.354784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098324                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.354784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098324                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77958.059158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75175.405124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75632.359421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77958.059158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75175.405124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75632.359421                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53583                       # number of writebacks
system.l2.writebacks::total                     53583                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95307                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1059665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5176693250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6236358250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1059665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5176693250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6236358250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.354784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.354784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098310                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67753.516624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64979.141301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65434.419822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67753.516624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64979.141301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65434.419822                       # average overall mshr miss latency
system.l2.replacements                          88518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       743895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           743895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       743895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       743895                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               61                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.016129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.016129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3754667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3754667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.683832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.683832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72872.205186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72872.205186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3228836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3228836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.683832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.683832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62666.640789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62666.640789                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         729246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             729246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1220277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1220277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       744899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         744899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77958.059158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77958.059158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1059665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1059665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67753.516624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67753.516624                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2234331500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2234331500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       149205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        149205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.188620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79392.086842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79392.086842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1947857250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1947857250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69212.850442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69212.850442                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.854097                       # Cycle average of tags in use
system.l2.tags.total_refs                     1936608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.024899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.027739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2317.825716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5591.000642                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.282938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.682495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          963                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15590238                       # Number of tag accesses
system.l2.tags.data_accesses                 15590238                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553457750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53583                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95307                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53583                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95307                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53583                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.521847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.581020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.370751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3224     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.599938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.573110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.964741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2282     70.72%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      1.39%     72.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              832     25.78%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      1.61%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6099648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3429312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    283.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21535784500                       # Total gap between requests
system.mem_ctrls.avgGap                     144642.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1000960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5096128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3428352                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46475487.379497267306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236617879.384093910456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 159181515.853255093098                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53583                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    543508250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2548001000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 511584536500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34751.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31983.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9547515.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1000960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5098688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6099648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1000960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1000960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3429312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3429312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95307                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53583                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53583                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46475487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236736743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        283212230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46475487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46475487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159226090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159226090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159226090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46475487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236736743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       442438319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95267                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53568                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3504                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1305253000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             476335000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3091509250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13701.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32451.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65996                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31649                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.080094                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.678194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.821486                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25835     50.47%     50.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14534     28.39%     78.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4570      8.93%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1834      3.58%     91.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1037      2.03%     93.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          619      1.21%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          410      0.80%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          291      0.57%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2060      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6097088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3428352                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              283.093367                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              159.181516                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       188074740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        99964095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      347418120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141639480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1700094240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7606038390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1865267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11948496105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.779592                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4771521000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    719160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16046694000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       177421860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        94301955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      332788260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     137985480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1700094240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7406907180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2032956480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11882455455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   551.713264                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5205588750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    719160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15612626250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              43783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53583                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33526                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51524                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       277724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       277724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 277724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9528960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9528960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9528960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95308                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99187250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119133750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            894219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       188996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       744440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        745014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       149205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2234353                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       673265                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2907618                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     95317696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23037696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118355392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88633                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3436672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1058145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068339                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1053192     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4949      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1058145                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21537375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1848906000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1117703634                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         337059595                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
