INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.sim/sim_1/synth/timing/xsim/sim_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module sig_gen
INFO: [VRFC 10-311] analyzing module glbl
