# do DE2_70_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/xavieran/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/xavieran/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/HistogramDisplayer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HistogramDisplayer
# 
# Top level modules:
# 	HistogramDisplayer
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histogram
# 
# Top level modules:
# 	Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Arbitrator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Arbitrator
# 
# Top level modules:
# 	Arbitrator
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thresholder
# 
# Top level modules:
# 	Thresholder
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/RGB2GRAY.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGB2GRAY
# 
# Top level modules:
# 	RGB2GRAY
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# 
# Top level modules:
# 	true_dpram_sclk
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Histogram
# 
# Top level modules:
# 	Total_Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Module
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(10): (vlog-2892) Net type of 'iX_Cont' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(11): (vlog-2892) Net type of 'iY_Cont' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(15): (vlog-2892) Net type of 'iCCD_R' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(16): (vlog-2892) Net type of 'iCCD_G' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(17): (vlog-2892) Net type of 'iCCD_B' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(18): (vlog-2892) Net type of 'iDelayedGray' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(22): (vlog-2892) Net type of 'iDisplaySelect' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(25): (vlog-2892) Net type of 'wr1_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(26): (vlog-2892) Net type of 'wr2_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(30): (vlog-2892) Net type of 'oThreshold' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(6): (vlog-2892) Net type of 'CCD_PIXCLK' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(7): (vlog-2892) Net type of 'iRst_n' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(12): (vlog-2892) Net type of 'iFval' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(19): (vlog-2892) Net type of 'iCCD_DVAL' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(27): (vlog-2892) Net type of 'WR_DATA_VAL' must be explicitly declared.
# ** Error: /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
# Error in macro ./DE2_70_run_msim_rtl_verilog.do line 16
# /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE..."
# ERROR: No extended dataflow license exists
do DE2_70_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/HistogramDisplayer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HistogramDisplayer
# 
# Top level modules:
# 	HistogramDisplayer
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histogram
# 
# Top level modules:
# 	Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Arbitrator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Arbitrator
# 
# Top level modules:
# 	Arbitrator
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thresholder
# 
# Top level modules:
# 	Thresholder
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/RGB2GRAY.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGB2GRAY
# 
# Top level modules:
# 	RGB2GRAY
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# 
# Top level modules:
# 	true_dpram_sclk
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Histogram
# 
# Top level modules:
# 	Total_Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Module
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(11): (vlog-2892) Net type of 'iY_Cont' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(15): (vlog-2892) Net type of 'iCCD_R' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(16): (vlog-2892) Net type of 'iCCD_G' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(17): (vlog-2892) Net type of 'iCCD_B' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(18): (vlog-2892) Net type of 'iDelayedGray' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(22): (vlog-2892) Net type of 'iDisplaySelect' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(25): (vlog-2892) Net type of 'wr1_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(26): (vlog-2892) Net type of 'wr2_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(30): (vlog-2892) Net type of 'oThreshold' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(6): (vlog-2892) Net type of 'CCD_PIXCLK' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(7): (vlog-2892) Net type of 'iRst_n' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(12): (vlog-2892) Net type of 'iFval' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(19): (vlog-2892) Net type of 'iCCD_DVAL' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(27): (vlog-2892) Net type of 'WR_DATA_VAL' must be explicitly declared.
# ** Error: /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
# Error in macro ./DE2_70_run_msim_rtl_verilog.do line 16
# /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE..."
do DE2_70_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/HistogramDisplayer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HistogramDisplayer
# 
# Top level modules:
# 	HistogramDisplayer
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histogram
# 
# Top level modules:
# 	Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Arbitrator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Arbitrator
# 
# Top level modules:
# 	Arbitrator
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thresholder
# 
# Top level modules:
# 	Thresholder
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/RGB2GRAY.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGB2GRAY
# 
# Top level modules:
# 	RGB2GRAY
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# 
# Top level modules:
# 	true_dpram_sclk
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Histogram
# 
# Top level modules:
# 	Total_Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Module
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(22): (vlog-2892) Net type of 'iDisplaySelect' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(25): (vlog-2892) Net type of 'wr1_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(26): (vlog-2892) Net type of 'wr2_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(30): (vlog-2892) Net type of 'oThreshold' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(6): (vlog-2892) Net type of 'CCD_PIXCLK' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(7): (vlog-2892) Net type of 'iRst_n' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(27): (vlog-2892) Net type of 'WR_DATA_VAL' must be explicitly declared.
# ** Error: /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
# Error in macro ./DE2_70_run_msim_rtl_verilog.do line 16
# /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE..."
do DE2_70_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/HistogramDisplayer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HistogramDisplayer
# 
# Top level modules:
# 	HistogramDisplayer
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histogram
# 
# Top level modules:
# 	Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Arbitrator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Arbitrator
# 
# Top level modules:
# 	Arbitrator
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thresholder
# 
# Top level modules:
# 	Thresholder
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/RGB2GRAY.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGB2GRAY
# 
# Top level modules:
# 	RGB2GRAY
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# 
# Top level modules:
# 	true_dpram_sclk
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Histogram
# 
# Top level modules:
# 	Total_Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Module
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(22): (vlog-2892) Net type of 'iDisplaySelect' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(25): (vlog-2892) Net type of 'wr1_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(26): (vlog-2892) Net type of 'wr2_data' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(30): (vlog-2892) Net type of 'oThreshold' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(6): (vlog-2892) Net type of 'CCD_PIXCLK' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(7): (vlog-2892) Net type of 'iRst_n' must be explicitly declared.
# ** Error: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(27): (vlog-2892) Net type of 'WR_DATA_VAL' must be explicitly declared.
# ** Error: /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
# Error in macro ./DE2_70_run_msim_rtl_verilog.do line 16
# /home/xavieran/altera/13.0sp1/modelsim_ase/linux/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE..."
do DE2_70_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/HistogramDisplayer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HistogramDisplayer
# 
# Top level modules:
# 	HistogramDisplayer
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histogram
# 
# Top level modules:
# 	Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Arbitrator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Arbitrator
# 
# Top level modules:
# 	Arbitrator
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thresholder
# 
# Top level modules:
# 	Thresholder
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/RGB2GRAY.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGB2GRAY
# 
# Top level modules:
# 	RGB2GRAY
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# 
# Top level modules:
# 	true_dpram_sclk
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Histogram
# 
# Top level modules:
# 	Total_Histogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Total_Module
# 
# Top level modules:
# 	Total_Module
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/MultiThresh.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MultiThresh
# 
# Top level modules:
# 	MultiThresh
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DelayThresholder
# -- Compiling module DelayThresholder_Testbench
# 
# Top level modules:
# 	DelayThresholder
# 	DelayThresholder_Testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  DelayThresholder_Testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps DelayThresholder_Testbench 
# Loading work.DelayThresholder_Testbench
# Loading work.Total_Module
# Loading work.RGB2GRAY
# Loading work.Total_Histogram
# Loading work.Histogram
# Loading work.CumulativeHistogram
# Loading work.true_dpram_sclk
# Loading work.HistogramDisplayer
# Loading work.Thresholder
# Loading work.MultiThresh
# Loading work.Arbitrator
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(145): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(146): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(147): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(184): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(185): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(186): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(228): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(229): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(230): Expected a system task, not a system function '$fscanf'.
#         Region: /DelayThresholder_Testbench
# ** Warning: (vsim-3015) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(76): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'iDelayedGray'. The port definition is at: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(18).
#         Region: /DelayThresholder_Testbench/TOTAL
# ** Warning: (vsim-3017) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(105): [TFMPC] - Too few port connections. Expected 17, found 16.
#         Region: /DelayThresholder_Testbench/TOTAL/T1
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(105): [TFMPC] - Missing connection for port 'oGrayCum'.
# ** Warning: (vsim-3017) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(136): [TFMPC] - Too few port connections. Expected 13, found 10.
#         Region: /DelayThresholder_Testbench/TOTAL/cumh_display
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(136): [TFMPC] - Missing connection for port 'iValid'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(136): [TFMPC] - Missing connection for port 'oHistoAddr'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(136): [TFMPC] - Missing connection for port 'oValid'.
# ** Warning: (vsim-3015) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Total_Module.v(155): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'iGray'. The port definition is at: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/Thresholder.v(3).
#         Region: /DelayThresholder_Testbench/TOTAL/thresher_delayed
# ** Warning: (vsim-3015) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(102): [PCDPC] - Port size (16 or 16) does not match connection size (8) for port 'data_a'. The port definition is at: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v(13).
#         Region: /DelayThresholder_Testbench/SDRAM1_PORT2
# ** Warning: (vsim-3015) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v(102): [PCDPC] - Port size (16 or 16) does not match connection size (8) for port 'q_b'. The port definition is at: /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/true_dpram_sclk.v(17).
#         Region: /DelayThresholder_Testbench/SDRAM1_PORT2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module DelayThresholder_Testbench at /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v line 254
# Simulation Breakpoint: Break in Module DelayThresholder_Testbench at /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/DelayThresholder_Testbench.v line 254
# MACRO ./DE2_70_run_msim_rtl_verilog.do PAUSED at line 26
