library ieee;
use ieee.std_logic_1164.all;

entity t_flip_flop_test_bench is
end entity;

architecture pleaseBehave of t_flip_flop_test_bench is

signal external_t : std_logic := '1';
signal external_q : std_logic;
signal external_reset, external_clock: std_logic := '0';

component t_flip_flop port (
		clk, t, synch_reset : in std_logic;
		q : out std_logic
		); end component;
begin

	DUT: t_flip_flop port map(
		clk => external_clock,
		t => external_t,
		synch_reset => external_reset);
		
	clock_process: process
	begin
		external_clock <= '0';
		wait for 10 ns;
		external_clock <= '1';
		wait for 10 ns;
	end process;
	
	test_stimuli: process
	begin
		wait for 10 ns;
		external_t <= '0';
		wait for 10 ns;
		external_t <= '1';
	end process;
	
	reset_process: process
	begin
		wait for 30 ns;
		external_reset <= '1';
		wait for 10 ns;
		external_reset <= '0';
	end process;
end architecture pleaseBehave;