FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_P";
2"SYNC_P";
3"SYNC_N";
4"SYNC24_P";
5"SYNC24_N";
6"GT_N";
7"GND\G";
8"GND\G";
%"IDS_C10"
"1","(-450,2925)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225"
CDS_LIB"misc"
$LOCATION"U80"
CDS_LOCATION"U80"
$SEC"1"
CDS_SEC"1";
"PIN7"
$PN"7"3;
"PIN8"
$PN"8"2;
"PIN6"
$PN"6"8;
"PIN9"
$PN"9"5;
"PIN10"
$PN"10"4;
"PIN4"
$PN"4"0;
"PIN3"
$PN"3"0;
"PIN2"
$PN"2"6;
"PIN5"
$PN"5"7;
"PIN1"
$PN"1"1;
%"OUTPORT"
"1","(300,2550)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(300,2725)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(150,3250)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(150,3025)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(625,2825)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(625,2900)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
END.
