Running in restricted mode: identify_job

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug

Arguments:   -product identify_instrumentor -tsl RptWKooh -af _CMD_IDENTIFY_COMPILE.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'identify_debug' to the project
. has been added to search path.
Loading instrumentation 'identify_debug'
Source IDC file C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/synthesis/identify_debug/identify.idc
Setting IICE sampler (data compression) to 1 for IICE named 'FTDI'
Setting IICE sampler (sampledepth) to 512 for IICE named 'FTDI'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'FTDI'
Setting IICE sampler (data compression) to 1 for IICE named 'IICE'
Setting IICE sampler (sampledepth) to 512 for IICE named 'IICE'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'IICE'
Instrumenting design `Top' in directory C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug
Current instrumentation information: 	IICE=FTDI 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 32, Trigger Only 0, Sample and trigger 12
		Group wise instrumentation in bits: 
					Group NM:Sample Only 32, Sample and trigger 12
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 12, Trigger Only 0, Sample and trigger 174
		Group wise instrumentation in bits: 
					Group NM:Sample Only 12, Sample and trigger 174
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
exit status=0
Unloading current instrumentation 'identify_debug'
