$date
	Mon Jan 26 19:35:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cmos_and_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$var wire 1 $ nand_out $end
$scope module u1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ y $end
$upscope $end
$scope module u2 $end
$var wire 1 $ a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
1!
0$
1#
#20
0#
1"
#30
1#
#40
