//
// Milkyway Hierarchical Verilog Dump:
// Generated on 05/16/2023 at 23:07:53
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :design_lib
// Cell Name    :fsm
// Hierarchy delimiter:'/'
// Write Command : write_verilog ./results/fsm.apr_no_phys_pwr.v -no_pg_pin_only_cells -unconnected_ports  
//   -no_core_filler_cells -force_no_output_references "WELLTAP_X1 FILLCELL_X32 FILLCELL_X16  
//   FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1"
//


module fsm (Status , Output2 , Output1 , B , A , Clock , Reset );
output [2:0] Status ;
output Output2 ;
output Output1 ;
input  B ;
input  A ;
input  Clock ;
input  Reset ;


wire [2:0] ps ;

DFF_X1 Status_reg_0_ (.D ( N60 ) , .CK ( Clock ) , .Q ( Status[0] ) 
    , .QN ( SYNOPSYS_UNCONNECTED_0 ) ) ;
DFF_X1 Output2_reg (.D ( N63 ) , .CK ( Clock ) , .Q ( Output2 ) 
    , .QN ( SYNOPSYS_UNCONNECTED_1 ) ) ;
DFF_X1 ps_reg_2_ (.D ( n3 ) , .CK ( Clock ) , .Q ( ps[2] ) 
    , .QN ( SYNOPSYS_UNCONNECTED_2 ) ) ;
DFF_X1 ps_reg_0_ (.D ( n5 ) , .CK ( Clock ) , .Q ( ps[0] ) , .QN ( n50 ) ) ;
NOR2_X1 U41 (.A1 ( ps[2] ) , .A2 ( Reset ) , .ZN ( n34 ) ) ;
AOI21_X1 U40 (.A ( Status[1] ) , .B1 ( B ) , .B2 ( A ) , .ZN ( n29 ) ) ;
INV_X1 U39 (.A ( n28 ) , .ZN ( n31 ) ) ;
OAI21_X1 U38 (.A ( n26 ) , .B1 ( A ) , .B2 ( n27 ) , .ZN ( n28 ) ) ;
AOI21_X1 U37 (.A ( n49 ) , .B1 ( A ) , .B2 ( n27 ) , .ZN ( n26 ) ) ;
NAND2_X1 U36 (.A1 ( ps[0] ) , .A2 ( B ) , .ZN ( n27 ) ) ;
DFF_X1 Status_reg_1_ (.D ( N61 ) , .CK ( Clock ) , .Q ( Status[1] ) 
    , .QN ( n49 ) ) ;
DFF_X1 Output1_reg (.D ( N62 ) , .CK ( Clock ) , .Q ( Output1 ) 
    , .QN ( SYNOPSYS_UNCONNECTED_3 ) ) ;
NAND2_X1 U49 (.A1 ( ps[0] ) , .A2 ( n34 ) , .ZN ( n38 ) ) ;
OR2_X1 U48 (.A1 ( n45 ) , .A2 ( B ) , .ZN ( n42 ) ) ;
INV_X1 U47 (.A ( A ) , .ZN ( n45 ) ) ;
MUX2_X1 U46 (.A ( n33 ) , .B ( n32 ) , .S ( n50 ) , .Z ( n5 ) ) ;
NOR2_X1 U45 (.A1 ( n31 ) , .A2 ( n40 ) , .ZN ( n32 ) ) ;
INV_X1 U44 (.A ( n34 ) , .ZN ( n40 ) ) ;
INV_X1 U43 (.A ( n30 ) , .ZN ( n33 ) ) ;
OAI21_X1 U42 (.A ( n34 ) , .B1 ( n31 ) , .B2 ( n29 ) , .ZN ( n30 ) ) ;
NAND3_X1 U57 (.A1 ( A ) , .A2 ( B ) , .A3 ( n39 ) , .ZN ( n47 ) ) ;
NOR2_X1 U56 (.A1 ( Status[1] ) , .A2 ( n38 ) , .ZN ( n39 ) ) ;
NAND2_X1 U55 (.A1 ( n50 ) , .A2 ( n44 ) , .ZN ( n48 ) ) ;
NOR2_X1 U54 (.A1 ( n49 ) , .A2 ( n40 ) , .ZN ( n44 ) ) ;
MUX2_X1 U53 (.A ( n37 ) , .B ( n36 ) , .S ( n49 ) , .Z ( n3 ) ) ;
AND3_X1 U52 (.A1 ( ps[2] ) , .A2 ( n50 ) , .A3 ( n35 ) , .ZN ( n36 ) ) ;
INV_X1 U51 (.A ( Reset ) , .ZN ( n35 ) ) ;
NOR2_X1 U50 (.A1 ( n42 ) , .A2 ( n38 ) , .ZN ( n37 ) ) ;
INV_X1 U34 (.A ( \LOGIC1_X1!U0_net ) , .ZN ( Status[2] ) ) ;
NAND3_X1 U64 (.A1 ( n48 ) , .A2 ( n47 ) , .A3 ( n46 ) , .ZN ( N61 ) ) ;
OAI22_X1 U63 (.A1 ( n50 ) , .A2 ( n46 ) , .B1 ( n45 ) , .B2 ( n48 ) , .ZN ( N60 ) ) ;
NAND3_X1 U62 (.A1 ( n44 ) , .A2 ( n43 ) , .A3 ( n42 ) , .ZN ( n46 ) ) ;
NAND2_X1 U61 (.A1 ( B ) , .A2 ( n45 ) , .ZN ( n43 ) ) ;
AOI21_X1 U60 (.A ( n40 ) , .B1 ( Status[1] ) , .B2 ( n41 ) , .ZN ( N62 ) ) ;
NAND2_X1 U59 (.A1 ( n50 ) , .A2 ( n45 ) , .ZN ( n41 ) ) ;
OAI21_X1 U58 (.A ( n47 ) , .B1 ( A ) , .B2 ( n48 ) , .ZN ( N63 ) ) ;
LOGIC1_X1 \LOGIC1_X1!U0 (.Z ( \LOGIC1_X1!U0_net ) ) ;
endmodule


