onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/stop_bit_number
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/parity
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/baudrate
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/data_size
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/polarity
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/first_bit
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/clock_frequency
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/reset_n
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/clock
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/start_tx
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_data
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_done
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_fsm
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/latch_done_s
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/start_tx_s
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/start_tx_r_edge
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_data_s
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_s
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/cnt_bit_duration
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tick_data
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/cnt_data
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/cnt_bit
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/cnt_stop_bit
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/tx_done_s
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/parity_value
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/bit_duration
add wave -noupdate -group {INJECTOR TX UART} /tb_top_debug/i_tx_uart_tb_0/number_of_bits
add wave -noupdate -group TOP_DEBUG /tb_top_debug/i_top_debug_0/clk
add wave -noupdate -group TOP_DEBUG /tb_top_debug/i_top_debug_0/rst_n
add wave -noupdate -group TOP_DEBUG /tb_top_debug/i_top_debug_0/i_rx_uart
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/reset_n
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/clock
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_data
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_done
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/parity_rcvd
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_fsm
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_old
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/start_rx_fe
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/start_rx_re
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/start_cnt
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/tick_data
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_data_s
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/parity_rcvd_s
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/rx_done_s
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/cnt_half_bit
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/cnt_bit
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/cnt_data
add wave -noupdate -group {RX UART} /tb_top_debug/i_top_debug_0/i_rx_uart_inst_0/cnt_stop_bit
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/clk
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/rst_n
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/i_data_valid
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/i_data
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/o_addr
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/o_data
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/o_me
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/o_we
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/s_data_valid
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/s_data_valid_r_edge
add wave -noupdate -group {W MANAGER RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_w_ram_manager_rx_uart_0/s_addr_ptr
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/G_ADDR_WIDTH
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/G_DATA_WIDTH
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/clk
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_me_a
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_we_a
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_addr_a
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_wdata_a
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/o_rdata_a
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_me_b
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_we_b
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_addr_b
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/i_wdata_b
add wave -noupdate -group {RX RAM} -radix hexadecimal /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/o_rdata_b
add wave -noupdate -group {RX RAM} -radix hexadecimal -childformat {{/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(0) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(1) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(2) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(3) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(4) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(5) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(6) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(7) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(8) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(9) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(10) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(11) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(12) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(13) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(14) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(15) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(16) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(17) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(18) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(19) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(20) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(21) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(22) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(23) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(24) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(25) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(26) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(27) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(28) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(29) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(30) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(31) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(32) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(33) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(34) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(35) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(36) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(37) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(38) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(39) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(40) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(41) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(42) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(43) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(44) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(45) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(46) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(47) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(48) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(49) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(50) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(51) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(52) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(53) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(54) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(55) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(56) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(57) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(58) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(59) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(60) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(61) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(62) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(63) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(64) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(65) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(66) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(67) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(68) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(69) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(70) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(71) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(72) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(73) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(74) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(75) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(76) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(77) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(78) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(79) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(80) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(81) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(82) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(83) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(84) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(85) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(86) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(87) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(88) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(89) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(90) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(91) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(92) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(93) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(94) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(95) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(96) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(97) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(98) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(99) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(100) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(101) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(102) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(103) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(104) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(105) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(106) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(107) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(108) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(109) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(110) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(111) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(112) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(113) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(114) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(115) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(116) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(117) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(118) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(119) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(120) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(121) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(122) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(123) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(124) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(125) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(126) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(127) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(128) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(129) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(130) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(131) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(132) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(133) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(134) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(135) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(136) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(137) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(138) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(139) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(140) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(141) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(142) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(143) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(144) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(145) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(146) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(147) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(148) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(149) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(150) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(151) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(152) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(153) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(154) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(155) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(156) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(157) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(158) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(159) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(160) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(161) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(162) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(163) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(164) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(165) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(166) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(167) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(168) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(169) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(170) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(171) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(172) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(173) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(174) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(175) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(176) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(177) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(178) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(179) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(180) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(181) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(182) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(183) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(184) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(185) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(186) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(187) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(188) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(189) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(190) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(191) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(192) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(193) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(194) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(195) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(196) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(197) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(198) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(199) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(200) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(201) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(202) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(203) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(204) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(205) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(206) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(207) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(208) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(209) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(210) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(211) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(212) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(213) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(214) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(215) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(216) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(217) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(218) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(219) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(220) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(221) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(222) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(223) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(224) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(225) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(226) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(227) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(228) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(229) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(230) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(231) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(232) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(233) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(234) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(235) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(236) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(237) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(238) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(239) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(240) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(241) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(242) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(243) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(244) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(245) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(246) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(247) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(248) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(249) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(250) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(251) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(252) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(253) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(254) -radix hexadecimal} {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(255) -radix hexadecimal}} -expand -subitemconfig {/tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(0) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(1) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(2) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(3) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(4) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(5) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(6) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(7) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(8) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(9) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(10) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(11) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(12) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(13) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(14) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(15) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(16) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(17) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(18) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(19) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(20) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(21) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(22) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(23) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(24) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(25) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(26) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(27) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(28) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(29) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(30) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(31) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(32) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(33) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(34) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(35) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(36) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(37) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(38) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(39) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(40) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(41) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(42) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(43) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(44) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(45) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(46) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(47) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(48) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(49) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(50) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(51) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(52) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(53) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(54) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(55) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(56) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(57) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(58) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(59) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(60) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(61) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(62) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(63) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(64) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(65) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(66) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(67) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(68) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(69) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(70) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(71) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(72) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(73) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(74) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(75) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(76) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(77) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(78) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(79) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(80) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(81) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(82) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(83) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(84) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(85) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(86) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(87) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(88) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(89) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(90) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(91) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(92) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(93) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(94) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(95) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(96) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(97) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(98) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(99) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(100) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(101) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(102) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(103) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(104) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(105) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(106) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(107) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(108) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(109) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(110) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(111) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(112) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(113) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(114) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(115) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(116) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(117) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(118) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(119) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(120) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(121) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(122) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(123) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(124) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(125) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(126) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(127) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(128) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(129) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(130) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(131) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(132) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(133) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(134) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(135) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(136) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(137) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(138) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(139) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(140) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(141) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(142) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(143) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(144) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(145) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(146) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(147) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(148) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(149) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(150) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(151) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(152) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(153) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(154) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(155) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(156) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(157) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(158) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(159) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(160) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(161) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(162) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(163) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(164) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(165) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(166) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(167) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(168) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(169) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(170) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(171) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(172) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(173) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(174) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(175) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(176) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(177) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(178) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(179) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(180) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(181) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(182) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(183) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(184) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(185) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(186) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(187) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(188) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(189) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(190) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(191) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(192) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(193) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(194) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(195) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(196) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(197) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(198) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(199) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(200) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(201) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(202) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(203) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(204) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(205) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(206) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(207) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(208) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(209) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(210) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(211) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(212) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(213) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(214) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(215) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(216) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(217) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(218) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(219) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(220) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(221) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(222) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(223) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(224) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(225) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(226) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(227) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(228) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(229) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(230) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(231) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(232) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(233) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(234) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(235) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(236) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(237) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(238) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(239) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(240) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(241) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(242) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(243) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(244) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(245) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(246) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(247) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(248) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(249) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(250) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(251) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(252) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(253) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(254) {-height 15 -radix hexadecimal} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram(255) {-height 15 -radix hexadecimal}} /tb_top_debug/i_top_debug_0/i_tdpram_sclk_0/v_ram
add wave -noupdate /tb_top_debug/s_array_tx_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {10040213250 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {187417314 ns}
