@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[0] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[1] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[2] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[3] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[4] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[5] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[6] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[7] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[8] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[9] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[10] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[11] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[12] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[13] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance z_out[14] (in view: work.cordic_stage_13(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[0] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[1] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[2] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[3] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[4] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[5] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[6] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[7] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[8] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[9] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[10] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[11] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[12] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[13] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[14] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[15] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[16] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[17] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[18] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[19] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[20] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[21] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[22] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[23] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[24] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[25] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[26] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[27] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[28] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[29] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[30] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance fifo_radin.dout[31] (in view: work.cordic_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_16s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_16s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[0] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[1] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[2] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[3] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[4] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[5] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[6] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[7] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[8] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[9] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[10] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[11] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[12] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[13] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage\[13\]\.cordic_stage.z_out[14] (in view: work.cordic_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.
