// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Wed Jun  8 21:15:55 2022
// Host        : PF1K6K4W running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/devWorks/SoC_Neopixel_VHDL/XTRA_SoC_Neopixel.gen/sources_1/bd/design_1/ip/design_1_xtra_cteq_neopixel_0_0/design_1_xtra_cteq_neopixel_0_0_stub.v
// Design      : design_1_xtra_cteq_neopixel_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "xtra_cteq_neopixel,Vivado 2021.2" *)
module design_1_xtra_cteq_neopixel_0_0(clk, LEDS_0, LEDS_1, LEDS_2, LEDS_3, LEDS_4, LEDS_5, 
  LEDS_6, LEDS_7, LEDS_8, LEDS_9, LEDS_10, LEDS_11, LEDS_12, LEDS_13, LEDS_14, LEDS_15, LEDS_16, LEDS_17, 
  LEDS_18, LEDS_19, LEDS_20, LEDS_21, LEDS_22, LEDS_23, LEDS_24, LEDS_25, LEDS_26, LEDS_27, LEDS_28, 
  LEDS_29, LEDS_30, LEDS_31, LEDS_32, LEDS_33, LEDS_34, LEDS_35, LEDS_36, LEDS_37, LEDS_38, LEDS_39, 
  LEDS_40, LEDS_41, LEDS_42, LEDS_43, LEDS_44, LEDS_45, LEDS_46, LEDS_47, LEDS_48, LEDS_49, LEDS_50, 
  LEDS_51, LEDS_52, LEDS_53, LEDS_54, LEDS_55, LEDS_56, LEDS_57, LEDS_58, LEDS_59, LEDS_60, LEDS_61, 
  LEDS_62, LEDS_63, d_out)
/* synthesis syn_black_box black_box_pad_pin="clk,LEDS_0[23:0],LEDS_1[23:0],LEDS_2[23:0],LEDS_3[23:0],LEDS_4[23:0],LEDS_5[23:0],LEDS_6[23:0],LEDS_7[23:0],LEDS_8[23:0],LEDS_9[23:0],LEDS_10[23:0],LEDS_11[23:0],LEDS_12[23:0],LEDS_13[23:0],LEDS_14[23:0],LEDS_15[23:0],LEDS_16[23:0],LEDS_17[23:0],LEDS_18[23:0],LEDS_19[23:0],LEDS_20[23:0],LEDS_21[23:0],LEDS_22[23:0],LEDS_23[23:0],LEDS_24[23:0],LEDS_25[23:0],LEDS_26[23:0],LEDS_27[23:0],LEDS_28[23:0],LEDS_29[23:0],LEDS_30[23:0],LEDS_31[23:0],LEDS_32[23:0],LEDS_33[23:0],LEDS_34[23:0],LEDS_35[23:0],LEDS_36[23:0],LEDS_37[23:0],LEDS_38[23:0],LEDS_39[23:0],LEDS_40[23:0],LEDS_41[23:0],LEDS_42[23:0],LEDS_43[23:0],LEDS_44[23:0],LEDS_45[23:0],LEDS_46[23:0],LEDS_47[23:0],LEDS_48[23:0],LEDS_49[23:0],LEDS_50[23:0],LEDS_51[23:0],LEDS_52[23:0],LEDS_53[23:0],LEDS_54[23:0],LEDS_55[23:0],LEDS_56[23:0],LEDS_57[23:0],LEDS_58[23:0],LEDS_59[23:0],LEDS_60[23:0],LEDS_61[23:0],LEDS_62[23:0],LEDS_63[23:0],d_out" */;
  input clk;
  input [23:0]LEDS_0;
  input [23:0]LEDS_1;
  input [23:0]LEDS_2;
  input [23:0]LEDS_3;
  input [23:0]LEDS_4;
  input [23:0]LEDS_5;
  input [23:0]LEDS_6;
  input [23:0]LEDS_7;
  input [23:0]LEDS_8;
  input [23:0]LEDS_9;
  input [23:0]LEDS_10;
  input [23:0]LEDS_11;
  input [23:0]LEDS_12;
  input [23:0]LEDS_13;
  input [23:0]LEDS_14;
  input [23:0]LEDS_15;
  input [23:0]LEDS_16;
  input [23:0]LEDS_17;
  input [23:0]LEDS_18;
  input [23:0]LEDS_19;
  input [23:0]LEDS_20;
  input [23:0]LEDS_21;
  input [23:0]LEDS_22;
  input [23:0]LEDS_23;
  input [23:0]LEDS_24;
  input [23:0]LEDS_25;
  input [23:0]LEDS_26;
  input [23:0]LEDS_27;
  input [23:0]LEDS_28;
  input [23:0]LEDS_29;
  input [23:0]LEDS_30;
  input [23:0]LEDS_31;
  input [23:0]LEDS_32;
  input [23:0]LEDS_33;
  input [23:0]LEDS_34;
  input [23:0]LEDS_35;
  input [23:0]LEDS_36;
  input [23:0]LEDS_37;
  input [23:0]LEDS_38;
  input [23:0]LEDS_39;
  input [23:0]LEDS_40;
  input [23:0]LEDS_41;
  input [23:0]LEDS_42;
  input [23:0]LEDS_43;
  input [23:0]LEDS_44;
  input [23:0]LEDS_45;
  input [23:0]LEDS_46;
  input [23:0]LEDS_47;
  input [23:0]LEDS_48;
  input [23:0]LEDS_49;
  input [23:0]LEDS_50;
  input [23:0]LEDS_51;
  input [23:0]LEDS_52;
  input [23:0]LEDS_53;
  input [23:0]LEDS_54;
  input [23:0]LEDS_55;
  input [23:0]LEDS_56;
  input [23:0]LEDS_57;
  input [23:0]LEDS_58;
  input [23:0]LEDS_59;
  input [23:0]LEDS_60;
  input [23:0]LEDS_61;
  input [23:0]LEDS_62;
  input [23:0]LEDS_63;
  output d_out;
endmodule
