// Seed: 2219816804
module module_0 ();
  bit  id_1;
  wire id_3;
  for (id_4 = (id_4); 1'd0; id_2 = -1'b0) wire id_5;
  assign id_4 = -1;
  assign id_2 = id_1;
  tri0 id_7, id_8;
  parameter id_9 = 1;
  assign id_7 = -1;
  wire id_10;
  always id_2 <= id_9;
  wire id_11;
  assign id_3 = id_10;
  id_12(
      .id_0(-1), .id_1(1), .id_2(id_8)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  id_12(
      .id_0(1 - {1})
  );
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  always
    assert (id_8)
    else begin : LABEL_0
      begin : LABEL_0
        id_7 <= -1;
        begin : LABEL_0
          id_6 <= 1;
        end
      end
    end
  always
    if (id_9) id_6 <= 1'd0;
    else
      `define pp_15 0
endmodule
