module Queue(
  input   clock,
  input   reset,
  output  io_enq_ready,
  input   io_enq_valid,
  input   io_deq_ready,
  output  io_deq_valid,
  output  io_deq_bits
);
  reg  _T_35 [0:15]; // @[Decoupled.scala 215:24]
  reg [31:0] _RAND_0;
  wire  _T_35__T_68_data; // @[Decoupled.scala 215:24]
  wire [3:0] _T_35__T_68_addr; // @[Decoupled.scala 215:24]
  wire  _T_35__T_54_data; // @[Decoupled.scala 215:24]
  wire [3:0] _T_35__T_54_addr; // @[Decoupled.scala 215:24]
  wire  _T_35__T_54_mask; // @[Decoupled.scala 215:24]
  wire  _T_35__T_54_en; // @[Decoupled.scala 215:24]
  reg [3:0] value; // @[Counter.scala 26:33]
  reg [31:0] _RAND_1;
  reg [3:0] value_1; // @[Counter.scala 26:33]
  reg [31:0] _RAND_2;
  reg  _T_42; // @[Decoupled.scala 218:35]
  reg [31:0] _RAND_3;
  wire  _T_43; // @[Decoupled.scala 220:41]
  wire  _T_45; // @[Decoupled.scala 221:36]
  wire  _T_46; // @[Decoupled.scala 221:33]
  wire  _T_47; // @[Decoupled.scala 222:32]
  wire  _T_48; // @[Decoupled.scala 37:37]
  wire  _T_51; // @[Decoupled.scala 37:37]
  wire [4:0] _T_57; // @[Counter.scala 35:22]
  wire [3:0] _T_58; // @[Counter.scala 35:22]
  wire [3:0] _GEN_5; // @[Decoupled.scala 226:17]
  wire [4:0] _T_61; // @[Counter.scala 35:22]
  wire [3:0] _T_62; // @[Counter.scala 35:22]
  wire [3:0] _GEN_6; // @[Decoupled.scala 230:17]
  wire  _T_63; // @[Decoupled.scala 233:16]
  wire  _GEN_7; // @[Decoupled.scala 233:28]
  assign _T_35__T_68_addr = value_1;
  assign _T_35__T_68_data = _T_35[_T_35__T_68_addr]; // @[Decoupled.scala 215:24]
  assign _T_35__T_54_data = 1'h1;
  assign _T_35__T_54_addr = value;
  assign _T_35__T_54_mask = 1'h1;
  assign _T_35__T_54_en = io_enq_ready & io_enq_valid;
  assign _T_43 = value == value_1; // @[Decoupled.scala 220:41]
  assign _T_45 = _T_42 == 1'h0; // @[Decoupled.scala 221:36]
  assign _T_46 = _T_43 & _T_45; // @[Decoupled.scala 221:33]
  assign _T_47 = _T_43 & _T_42; // @[Decoupled.scala 222:32]
  assign _T_48 = io_enq_ready & io_enq_valid; // @[Decoupled.scala 37:37]
  assign _T_51 = io_deq_ready & io_deq_valid; // @[Decoupled.scala 37:37]
  assign _T_57 = value + 4'h1; // @[Counter.scala 35:22]
  assign _T_58 = value + 4'h1; // @[Counter.scala 35:22]
  assign _GEN_5 = _T_48 ? _T_58 : value; // @[Decoupled.scala 226:17]
  assign _T_61 = value_1 + 4'h1; // @[Counter.scala 35:22]
  assign _T_62 = value_1 + 4'h1; // @[Counter.scala 35:22]
  assign _GEN_6 = _T_51 ? _T_62 : value_1; // @[Decoupled.scala 230:17]
  assign _T_63 = _T_48 != _T_51; // @[Decoupled.scala 233:16]
  assign _GEN_7 = _T_63 ? _T_48 : _T_42; // @[Decoupled.scala 233:28]
  assign io_enq_ready = _T_47 == 1'h0; // @[Decoupled.scala 238:16]
  assign io_deq_valid = _T_46 == 1'h0; // @[Decoupled.scala 237:16]
  assign io_deq_bits = _T_35__T_68_data; // @[Decoupled.scala 239:15]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {1{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 16; initvar = initvar+1)
    _T_35[initvar] = _RAND_0[0:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_1 = {1{`RANDOM}};
  value = _RAND_1[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {1{`RANDOM}};
  value_1 = _RAND_2[3:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  _T_42 = _RAND_3[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(_T_35__T_54_en & _T_35__T_54_mask) begin
      _T_35[_T_35__T_54_addr] <= _T_35__T_54_data; // @[Decoupled.scala 215:24]
    end
    if (reset) begin
      value <= 4'h0;
    end else begin
      if (_T_48) begin
        value <= _T_58;
      end
    end
    if (reset) begin
      value_1 <= 4'h0;
    end else begin
      if (_T_51) begin
        value_1 <= _T_62;
      end
    end
    if (reset) begin
      _T_42 <= 1'h0;
    end else begin
      if (_T_63) begin
        _T_42 <= _T_48;
      end
    end
  end
endmodule
module Compute(
  input          clock,
  input          reset,
  output         io_done_waitrequest,
  input          io_done_address,
  input          io_done_read,
  output         io_done_readdata,
  input          io_done_write,
  input          io_done_writedata,
  output         io_uops_ready,
  input          io_uops_valid,
  input  [31:0]  io_uops_data,
  output         io_biases_ready,
  input          io_biases_valid,
  input  [511:0] io_biases_data,
  output         io_gemm_queue_ready,
  input          io_gemm_queue_valid,
  input  [127:0] io_gemm_queue_data,
  output         io_l2g_dep_queue_ready,
  input          io_l2g_dep_queue_valid,
  input          io_l2g_dep_queue_data,
  output         io_s2g_dep_queue_ready,
  input          io_s2g_dep_queue_valid,
  input          io_s2g_dep_queue_data,
  input          io_g2l_dep_queue_ready,
  output         io_g2l_dep_queue_valid,
  output         io_g2l_dep_queue_data,
  input          io_g2s_dep_queue_ready,
  output         io_g2s_dep_queue_valid,
  output         io_g2s_dep_queue_data,
  input          io_inp_mem_waitrequest,
  output [14:0]  io_inp_mem_address,
  output         io_inp_mem_read,
  input  [63:0]  io_inp_mem_readdata,
  output         io_inp_mem_write,
  output [63:0]  io_inp_mem_writedata,
  input          io_wgt_mem_waitrequest,
  output [17:0]  io_wgt_mem_address,
  output         io_wgt_mem_read,
  input  [63:0]  io_wgt_mem_readdata,
  output         io_wgt_mem_write,
  output [63:0]  io_wgt_mem_writedata,
  input          io_out_mem_waitrequest,
  output [16:0]  io_out_mem_address,
  output         io_out_mem_read,
  input  [127:0] io_out_mem_readdata,
  output         io_out_mem_write,
  output [127:0] io_out_mem_writedata
);
  reg [511:0] acc_mem [0:255] /* synthesis ramstyle = "M20K" */; // @[Compute.scala 29:20]
  reg [511:0] _RAND_0;
  wire [511:0] acc_mem__T_250_data; // @[Compute.scala 29:20]
  wire [7:0] acc_mem__T_250_addr; // @[Compute.scala 29:20]
  wire [511:0] acc_mem__T_253_data; // @[Compute.scala 29:20]
  wire [7:0] acc_mem__T_253_addr; // @[Compute.scala 29:20]
  wire [511:0] acc_mem__T_236_data; // @[Compute.scala 29:20]
  wire [7:0] acc_mem__T_236_addr; // @[Compute.scala 29:20]
  wire  acc_mem__T_236_mask; // @[Compute.scala 29:20]
  wire  acc_mem__T_236_en; // @[Compute.scala 29:20]
  reg [31:0] uop_mem [0:1023]; // @[Compute.scala 30:20]
  reg [31:0] _RAND_1;
  wire [31:0] uop_mem_uop_data; // @[Compute.scala 30:20]
  wire [9:0] uop_mem_uop_addr; // @[Compute.scala 30:20]
  wire [31:0] uop_mem__T_227_data; // @[Compute.scala 30:20]
  wire [9:0] uop_mem__T_227_addr; // @[Compute.scala 30:20]
  wire  uop_mem__T_227_mask; // @[Compute.scala 30:20]
  wire  uop_mem__T_227_en; // @[Compute.scala 30:20]
  wire  g2l_queue_clock; // @[Compute.scala 248:25]
  wire  g2l_queue_reset; // @[Compute.scala 248:25]
  wire  g2l_queue_io_enq_ready; // @[Compute.scala 248:25]
  wire  g2l_queue_io_enq_valid; // @[Compute.scala 248:25]
  wire  g2l_queue_io_deq_ready; // @[Compute.scala 248:25]
  wire  g2l_queue_io_deq_valid; // @[Compute.scala 248:25]
  wire  g2l_queue_io_deq_bits; // @[Compute.scala 248:25]
  wire  g2s_queue_clock; // @[Compute.scala 249:25]
  wire  g2s_queue_reset; // @[Compute.scala 249:25]
  wire  g2s_queue_io_enq_ready; // @[Compute.scala 249:25]
  wire  g2s_queue_io_enq_valid; // @[Compute.scala 249:25]
  wire  g2s_queue_io_deq_ready; // @[Compute.scala 249:25]
  wire  g2s_queue_io_deq_valid; // @[Compute.scala 249:25]
  wire  g2s_queue_io_deq_bits; // @[Compute.scala 249:25]
  reg [127:0] insn; // @[Compute.scala 32:28]
  reg [127:0] _RAND_2;
  wire  insn_valid; // @[Compute.scala 33:30]
  wire [2:0] opcode; // @[Compute.scala 35:29]
  wire  push_prev_dep; // @[Compute.scala 38:29]
  wire  push_next_dep; // @[Compute.scala 39:29]
  reg [31:0] uops_data; // @[Compute.scala 41:28]
  reg [31:0] _RAND_3;
  wire [1:0] memory_type; // @[Compute.scala 43:25]
  wire [15:0] sram_base; // @[Compute.scala 44:25]
  wire [15:0] x_size; // @[Compute.scala 47:25]
  wire [3:0] y_pad_0; // @[Compute.scala 49:25]
  wire [3:0] x_pad_0; // @[Compute.scala 51:25]
  wire [3:0] x_pad_1; // @[Compute.scala 52:25]
  wire [15:0] _GEN_249; // @[Compute.scala 56:30]
  wire [15:0] _GEN_251; // @[Compute.scala 57:30]
  wire [16:0] _T_163; // @[Compute.scala 57:30]
  wire [15:0] _T_164; // @[Compute.scala 57:30]
  wire [15:0] _GEN_252; // @[Compute.scala 57:39]
  wire [16:0] _T_165; // @[Compute.scala 57:39]
  wire [15:0] x_size_total; // @[Compute.scala 57:39]
  wire [19:0] y_offset; // @[Compute.scala 58:31]
  wire  _T_168; // @[Compute.scala 62:32]
  wire  _T_170; // @[Compute.scala 62:60]
  wire  opcode_load_en; // @[Compute.scala 62:50]
  wire  opcode_gemm_en; // @[Compute.scala 63:32]
  wire  opcode_alu_en; // @[Compute.scala 64:31]
  wire  memory_type_uop_en; // @[Compute.scala 66:40]
  wire  memory_type_acc_en; // @[Compute.scala 67:40]
  wire  acc_x_cntr_en; // @[Compute.scala 71:39]
  wire  acc_x_cntr_wait; // @[Compute.scala 72:25]
  wire  _T_177; // @[Compute.scala 73:68]
  wire  _T_178; // @[Compute.scala 73:65]
  reg [2:0] value; // @[Counter.scala 26:33]
  reg [31:0] _RAND_4;
  wire  _T_182; // @[Counter.scala 34:24]
  wire [3:0] _T_184; // @[Counter.scala 35:22]
  wire [2:0] _T_185; // @[Counter.scala 35:22]
  wire [2:0] _GEN_0; // @[Counter.scala 63:17]
  wire  acc_x_cntr_wrap; // @[Counter.scala 64:20]
  wire  in_loop_cntr_en; // @[Compute.scala 76:40]
  wire  _T_187; // @[Compute.scala 78:74]
  wire  _T_188; // @[Compute.scala 78:71]
  reg [2:0] value_1; // @[Counter.scala 26:33]
  reg [31:0] _RAND_5;
  wire  _T_192; // @[Counter.scala 34:24]
  wire [3:0] _T_194; // @[Counter.scala 35:22]
  wire [2:0] _T_195; // @[Counter.scala 35:22]
  wire [2:0] _GEN_1; // @[Counter.scala 63:17]
  wire  in_loop_cntr_wrap; // @[Counter.scala 64:20]
  wire  _T_196; // @[Compute.scala 82:33]
  wire  _T_199; // @[Compute.scala 83:35]
  wire  _T_200; // @[Compute.scala 83:32]
  wire  _T_203; // @[Compute.scala 84:37]
  wire  _T_204; // @[Compute.scala 84:34]
  wire  _T_208; // @[Compute.scala 83:17]
  wire  busy; // @[Compute.scala 82:17]
  wire  _T_210; // @[Compute.scala 88:32]
  wire  _T_211; // @[Compute.scala 88:29]
  wire  _T_214; // @[Compute.scala 97:23]
  wire  _T_215; // @[Compute.scala 97:45]
  wire [15:0] uop_mem_addr; // @[Compute.scala 110:25]
  wire [19:0] _GEN_254; // @[Compute.scala 114:33]
  wire [20:0] _T_228; // @[Compute.scala 114:33]
  wire [19:0] _T_229; // @[Compute.scala 114:33]
  wire [19:0] _GEN_255; // @[Compute.scala 114:44]
  wire [20:0] _T_230; // @[Compute.scala 114:44]
  wire [19:0] _T_231; // @[Compute.scala 114:44]
  wire [20:0] _T_233; // @[Compute.scala 114:55]
  wire [20:0] _GEN_256; // @[Compute.scala 114:65]
  wire [21:0] _T_234; // @[Compute.scala 114:65]
  wire [20:0] acc_mem_addr; // @[Compute.scala 114:65]
  wire [1:0] alu_opcode; // @[Compute.scala 125:24]
  wire  use_imm; // @[Compute.scala 126:21]
  wire [15:0] imm_raw; // @[Compute.scala 127:21]
  wire [15:0] _T_237; // @[Compute.scala 128:25]
  wire  _T_239; // @[Compute.scala 128:32]
  wire [31:0] _T_241; // @[Cat.scala 30:58]
  wire [16:0] _T_243; // @[Cat.scala 30:58]
  wire [31:0] _T_244; // @[Compute.scala 128:16]
  wire [31:0] imm; // @[Compute.scala 128:89]
  wire [10:0] _T_245; // @[Compute.scala 136:20]
  wire [10:0] _GEN_257; // @[Compute.scala 136:47]
  wire [11:0] _T_246; // @[Compute.scala 136:47]
  wire [10:0] dst_idx; // @[Compute.scala 136:47]
  wire [10:0] _T_247; // @[Compute.scala 137:20]
  wire [11:0] _T_248; // @[Compute.scala 137:47]
  wire [10:0] src_idx; // @[Compute.scala 137:47]
  reg [511:0] dst_vector; // @[Compute.scala 140:27]
  reg [511:0] _RAND_6;
  reg [511:0] src_vector; // @[Compute.scala 141:27]
  reg [511:0] _RAND_7;
  wire [17:0] _GEN_259; // @[Compute.scala 154:39]
  reg [17:0] out_mem_addr; // @[Compute.scala 154:30]
  reg [31:0] _RAND_8;
  reg  out_mem_write_en; // @[Compute.scala 155:34]
  reg [31:0] _RAND_9;
  wire  alu_opcode_min_en; // @[Compute.scala 157:38]
  wire  alu_opcode_max_en; // @[Compute.scala 158:38]
  wire  _T_690; // @[Compute.scala 177:20]
  wire [31:0] _T_691; // @[Compute.scala 180:31]
  wire [31:0] _T_692; // @[Compute.scala 180:72]
  wire [31:0] _T_693; // @[Compute.scala 181:31]
  wire [31:0] _T_694; // @[Compute.scala 181:72]
  wire [31:0] _T_695; // @[Compute.scala 180:31]
  wire [31:0] _T_696; // @[Compute.scala 180:72]
  wire [31:0] _T_697; // @[Compute.scala 181:31]
  wire [31:0] _T_698; // @[Compute.scala 181:72]
  wire [31:0] _T_699; // @[Compute.scala 180:31]
  wire [31:0] _T_700; // @[Compute.scala 180:72]
  wire [31:0] _T_701; // @[Compute.scala 181:31]
  wire [31:0] _T_702; // @[Compute.scala 181:72]
  wire [31:0] _T_703; // @[Compute.scala 180:31]
  wire [31:0] _T_704; // @[Compute.scala 180:72]
  wire [31:0] _T_705; // @[Compute.scala 181:31]
  wire [31:0] _T_706; // @[Compute.scala 181:72]
  wire [31:0] _T_707; // @[Compute.scala 180:31]
  wire [31:0] _T_708; // @[Compute.scala 180:72]
  wire [31:0] _T_709; // @[Compute.scala 181:31]
  wire [31:0] _T_710; // @[Compute.scala 181:72]
  wire [31:0] _T_711; // @[Compute.scala 180:31]
  wire [31:0] _T_712; // @[Compute.scala 180:72]
  wire [31:0] _T_713; // @[Compute.scala 181:31]
  wire [31:0] _T_714; // @[Compute.scala 181:72]
  wire [31:0] _T_715; // @[Compute.scala 180:31]
  wire [31:0] _T_716; // @[Compute.scala 180:72]
  wire [31:0] _T_717; // @[Compute.scala 181:31]
  wire [31:0] _T_718; // @[Compute.scala 181:72]
  wire [31:0] _T_719; // @[Compute.scala 180:31]
  wire [31:0] _T_720; // @[Compute.scala 180:72]
  wire [31:0] _T_721; // @[Compute.scala 181:31]
  wire [31:0] _T_722; // @[Compute.scala 181:72]
  wire [31:0] _T_723; // @[Compute.scala 180:31]
  wire [31:0] _T_724; // @[Compute.scala 180:72]
  wire [31:0] _T_725; // @[Compute.scala 181:31]
  wire [31:0] _T_726; // @[Compute.scala 181:72]
  wire [31:0] _T_727; // @[Compute.scala 180:31]
  wire [31:0] _T_728; // @[Compute.scala 180:72]
  wire [31:0] _T_729; // @[Compute.scala 181:31]
  wire [31:0] _T_730; // @[Compute.scala 181:72]
  wire [31:0] _T_731; // @[Compute.scala 180:31]
  wire [31:0] _T_732; // @[Compute.scala 180:72]
  wire [31:0] _T_733; // @[Compute.scala 181:31]
  wire [31:0] _T_734; // @[Compute.scala 181:72]
  wire [31:0] _T_735; // @[Compute.scala 180:31]
  wire [31:0] _T_736; // @[Compute.scala 180:72]
  wire [31:0] _T_737; // @[Compute.scala 181:31]
  wire [31:0] _T_738; // @[Compute.scala 181:72]
  wire [31:0] _T_739; // @[Compute.scala 180:31]
  wire [31:0] _T_740; // @[Compute.scala 180:72]
  wire [31:0] _T_741; // @[Compute.scala 181:31]
  wire [31:0] _T_742; // @[Compute.scala 181:72]
  wire [31:0] _T_743; // @[Compute.scala 180:31]
  wire [31:0] _T_744; // @[Compute.scala 180:72]
  wire [31:0] _T_745; // @[Compute.scala 181:31]
  wire [31:0] _T_746; // @[Compute.scala 181:72]
  wire [31:0] _T_747; // @[Compute.scala 180:31]
  wire [31:0] _T_748; // @[Compute.scala 180:72]
  wire [31:0] _T_749; // @[Compute.scala 181:31]
  wire [31:0] _T_750; // @[Compute.scala 181:72]
  wire [31:0] _T_751; // @[Compute.scala 180:31]
  wire [31:0] _T_752; // @[Compute.scala 180:72]
  wire [31:0] _T_753; // @[Compute.scala 181:31]
  wire [31:0] _T_754; // @[Compute.scala 181:72]
  wire [31:0] _GEN_11; // @[Compute.scala 178:30]
  wire [31:0] _GEN_12; // @[Compute.scala 178:30]
  wire [31:0] _GEN_13; // @[Compute.scala 178:30]
  wire [31:0] _GEN_14; // @[Compute.scala 178:30]
  wire [31:0] _GEN_15; // @[Compute.scala 178:30]
  wire [31:0] _GEN_16; // @[Compute.scala 178:30]
  wire [31:0] _GEN_17; // @[Compute.scala 178:30]
  wire [31:0] _GEN_18; // @[Compute.scala 178:30]
  wire [31:0] _GEN_19; // @[Compute.scala 178:30]
  wire [31:0] _GEN_20; // @[Compute.scala 178:30]
  wire [31:0] _GEN_21; // @[Compute.scala 178:30]
  wire [31:0] _GEN_22; // @[Compute.scala 178:30]
  wire [31:0] _GEN_23; // @[Compute.scala 178:30]
  wire [31:0] _GEN_24; // @[Compute.scala 178:30]
  wire [31:0] _GEN_25; // @[Compute.scala 178:30]
  wire [31:0] _GEN_26; // @[Compute.scala 178:30]
  wire [31:0] _GEN_27; // @[Compute.scala 178:30]
  wire [31:0] _GEN_28; // @[Compute.scala 178:30]
  wire [31:0] _GEN_29; // @[Compute.scala 178:30]
  wire [31:0] _GEN_30; // @[Compute.scala 178:30]
  wire [31:0] _GEN_31; // @[Compute.scala 178:30]
  wire [31:0] _GEN_32; // @[Compute.scala 178:30]
  wire [31:0] _GEN_33; // @[Compute.scala 178:30]
  wire [31:0] _GEN_34; // @[Compute.scala 178:30]
  wire [31:0] _GEN_35; // @[Compute.scala 178:30]
  wire [31:0] _GEN_36; // @[Compute.scala 178:30]
  wire [31:0] _GEN_37; // @[Compute.scala 178:30]
  wire [31:0] _GEN_38; // @[Compute.scala 178:30]
  wire [31:0] _GEN_39; // @[Compute.scala 178:30]
  wire [31:0] _GEN_40; // @[Compute.scala 178:30]
  wire [31:0] _GEN_41; // @[Compute.scala 178:30]
  wire [31:0] _GEN_42; // @[Compute.scala 178:30]
  wire [31:0] _GEN_43; // @[Compute.scala 189:20]
  wire [31:0] _GEN_44; // @[Compute.scala 189:20]
  wire [31:0] _GEN_45; // @[Compute.scala 189:20]
  wire [31:0] _GEN_46; // @[Compute.scala 189:20]
  wire [31:0] _GEN_47; // @[Compute.scala 189:20]
  wire [31:0] _GEN_48; // @[Compute.scala 189:20]
  wire [31:0] _GEN_49; // @[Compute.scala 189:20]
  wire [31:0] _GEN_50; // @[Compute.scala 189:20]
  wire [31:0] _GEN_51; // @[Compute.scala 189:20]
  wire [31:0] _GEN_52; // @[Compute.scala 189:20]
  wire [31:0] _GEN_53; // @[Compute.scala 189:20]
  wire [31:0] _GEN_54; // @[Compute.scala 189:20]
  wire [31:0] _GEN_55; // @[Compute.scala 189:20]
  wire [31:0] _GEN_56; // @[Compute.scala 189:20]
  wire [31:0] _GEN_57; // @[Compute.scala 189:20]
  wire [31:0] _GEN_58; // @[Compute.scala 189:20]
  wire [31:0] src_0_0; // @[Compute.scala 177:40]
  wire [31:0] src_1_0; // @[Compute.scala 177:40]
  wire  _T_819; // @[Compute.scala 194:34]
  wire [31:0] _T_820; // @[Compute.scala 194:24]
  wire [31:0] mix_val_0; // @[Compute.scala 177:40]
  wire [7:0] _T_821; // @[Compute.scala 196:37]
  wire [31:0] _T_822; // @[Compute.scala 197:30]
  wire [31:0] _T_823; // @[Compute.scala 197:59]
  wire [32:0] _T_824; // @[Compute.scala 197:49]
  wire [31:0] _T_825; // @[Compute.scala 197:49]
  wire [31:0] _T_826; // @[Compute.scala 197:79]
  wire [31:0] add_val_0; // @[Compute.scala 177:40]
  wire [31:0] add_res_0; // @[Compute.scala 177:40]
  wire [7:0] _T_827; // @[Compute.scala 199:37]
  wire [4:0] _T_829; // @[Compute.scala 200:60]
  wire [31:0] _T_830; // @[Compute.scala 200:49]
  wire [31:0] _T_831; // @[Compute.scala 200:84]
  wire [31:0] shr_val_0; // @[Compute.scala 177:40]
  wire [31:0] shr_res_0; // @[Compute.scala 177:40]
  wire [7:0] _T_832; // @[Compute.scala 202:37]
  wire [31:0] src_0_1; // @[Compute.scala 177:40]
  wire [31:0] src_1_1; // @[Compute.scala 177:40]
  wire  _T_833; // @[Compute.scala 194:34]
  wire [31:0] _T_834; // @[Compute.scala 194:24]
  wire [31:0] mix_val_1; // @[Compute.scala 177:40]
  wire [7:0] _T_835; // @[Compute.scala 196:37]
  wire [31:0] _T_836; // @[Compute.scala 197:30]
  wire [31:0] _T_837; // @[Compute.scala 197:59]
  wire [32:0] _T_838; // @[Compute.scala 197:49]
  wire [31:0] _T_839; // @[Compute.scala 197:49]
  wire [31:0] _T_840; // @[Compute.scala 197:79]
  wire [31:0] add_val_1; // @[Compute.scala 177:40]
  wire [31:0] add_res_1; // @[Compute.scala 177:40]
  wire [7:0] _T_841; // @[Compute.scala 199:37]
  wire [4:0] _T_843; // @[Compute.scala 200:60]
  wire [31:0] _T_844; // @[Compute.scala 200:49]
  wire [31:0] _T_845; // @[Compute.scala 200:84]
  wire [31:0] shr_val_1; // @[Compute.scala 177:40]
  wire [31:0] shr_res_1; // @[Compute.scala 177:40]
  wire [7:0] _T_846; // @[Compute.scala 202:37]
  wire [31:0] src_0_2; // @[Compute.scala 177:40]
  wire [31:0] src_1_2; // @[Compute.scala 177:40]
  wire  _T_847; // @[Compute.scala 194:34]
  wire [31:0] _T_848; // @[Compute.scala 194:24]
  wire [31:0] mix_val_2; // @[Compute.scala 177:40]
  wire [7:0] _T_849; // @[Compute.scala 196:37]
  wire [31:0] _T_850; // @[Compute.scala 197:30]
  wire [31:0] _T_851; // @[Compute.scala 197:59]
  wire [32:0] _T_852; // @[Compute.scala 197:49]
  wire [31:0] _T_853; // @[Compute.scala 197:49]
  wire [31:0] _T_854; // @[Compute.scala 197:79]
  wire [31:0] add_val_2; // @[Compute.scala 177:40]
  wire [31:0] add_res_2; // @[Compute.scala 177:40]
  wire [7:0] _T_855; // @[Compute.scala 199:37]
  wire [4:0] _T_857; // @[Compute.scala 200:60]
  wire [31:0] _T_858; // @[Compute.scala 200:49]
  wire [31:0] _T_859; // @[Compute.scala 200:84]
  wire [31:0] shr_val_2; // @[Compute.scala 177:40]
  wire [31:0] shr_res_2; // @[Compute.scala 177:40]
  wire [7:0] _T_860; // @[Compute.scala 202:37]
  wire [31:0] src_0_3; // @[Compute.scala 177:40]
  wire [31:0] src_1_3; // @[Compute.scala 177:40]
  wire  _T_861; // @[Compute.scala 194:34]
  wire [31:0] _T_862; // @[Compute.scala 194:24]
  wire [31:0] mix_val_3; // @[Compute.scala 177:40]
  wire [7:0] _T_863; // @[Compute.scala 196:37]
  wire [31:0] _T_864; // @[Compute.scala 197:30]
  wire [31:0] _T_865; // @[Compute.scala 197:59]
  wire [32:0] _T_866; // @[Compute.scala 197:49]
  wire [31:0] _T_867; // @[Compute.scala 197:49]
  wire [31:0] _T_868; // @[Compute.scala 197:79]
  wire [31:0] add_val_3; // @[Compute.scala 177:40]
  wire [31:0] add_res_3; // @[Compute.scala 177:40]
  wire [7:0] _T_869; // @[Compute.scala 199:37]
  wire [4:0] _T_871; // @[Compute.scala 200:60]
  wire [31:0] _T_872; // @[Compute.scala 200:49]
  wire [31:0] _T_873; // @[Compute.scala 200:84]
  wire [31:0] shr_val_3; // @[Compute.scala 177:40]
  wire [31:0] shr_res_3; // @[Compute.scala 177:40]
  wire [7:0] _T_874; // @[Compute.scala 202:37]
  wire [31:0] src_0_4; // @[Compute.scala 177:40]
  wire [31:0] src_1_4; // @[Compute.scala 177:40]
  wire  _T_875; // @[Compute.scala 194:34]
  wire [31:0] _T_876; // @[Compute.scala 194:24]
  wire [31:0] mix_val_4; // @[Compute.scala 177:40]
  wire [7:0] _T_877; // @[Compute.scala 196:37]
  wire [31:0] _T_878; // @[Compute.scala 197:30]
  wire [31:0] _T_879; // @[Compute.scala 197:59]
  wire [32:0] _T_880; // @[Compute.scala 197:49]
  wire [31:0] _T_881; // @[Compute.scala 197:49]
  wire [31:0] _T_882; // @[Compute.scala 197:79]
  wire [31:0] add_val_4; // @[Compute.scala 177:40]
  wire [31:0] add_res_4; // @[Compute.scala 177:40]
  wire [7:0] _T_883; // @[Compute.scala 199:37]
  wire [4:0] _T_885; // @[Compute.scala 200:60]
  wire [31:0] _T_886; // @[Compute.scala 200:49]
  wire [31:0] _T_887; // @[Compute.scala 200:84]
  wire [31:0] shr_val_4; // @[Compute.scala 177:40]
  wire [31:0] shr_res_4; // @[Compute.scala 177:40]
  wire [7:0] _T_888; // @[Compute.scala 202:37]
  wire [31:0] src_0_5; // @[Compute.scala 177:40]
  wire [31:0] src_1_5; // @[Compute.scala 177:40]
  wire  _T_889; // @[Compute.scala 194:34]
  wire [31:0] _T_890; // @[Compute.scala 194:24]
  wire [31:0] mix_val_5; // @[Compute.scala 177:40]
  wire [7:0] _T_891; // @[Compute.scala 196:37]
  wire [31:0] _T_892; // @[Compute.scala 197:30]
  wire [31:0] _T_893; // @[Compute.scala 197:59]
  wire [32:0] _T_894; // @[Compute.scala 197:49]
  wire [31:0] _T_895; // @[Compute.scala 197:49]
  wire [31:0] _T_896; // @[Compute.scala 197:79]
  wire [31:0] add_val_5; // @[Compute.scala 177:40]
  wire [31:0] add_res_5; // @[Compute.scala 177:40]
  wire [7:0] _T_897; // @[Compute.scala 199:37]
  wire [4:0] _T_899; // @[Compute.scala 200:60]
  wire [31:0] _T_900; // @[Compute.scala 200:49]
  wire [31:0] _T_901; // @[Compute.scala 200:84]
  wire [31:0] shr_val_5; // @[Compute.scala 177:40]
  wire [31:0] shr_res_5; // @[Compute.scala 177:40]
  wire [7:0] _T_902; // @[Compute.scala 202:37]
  wire [31:0] src_0_6; // @[Compute.scala 177:40]
  wire [31:0] src_1_6; // @[Compute.scala 177:40]
  wire  _T_903; // @[Compute.scala 194:34]
  wire [31:0] _T_904; // @[Compute.scala 194:24]
  wire [31:0] mix_val_6; // @[Compute.scala 177:40]
  wire [7:0] _T_905; // @[Compute.scala 196:37]
  wire [31:0] _T_906; // @[Compute.scala 197:30]
  wire [31:0] _T_907; // @[Compute.scala 197:59]
  wire [32:0] _T_908; // @[Compute.scala 197:49]
  wire [31:0] _T_909; // @[Compute.scala 197:49]
  wire [31:0] _T_910; // @[Compute.scala 197:79]
  wire [31:0] add_val_6; // @[Compute.scala 177:40]
  wire [31:0] add_res_6; // @[Compute.scala 177:40]
  wire [7:0] _T_911; // @[Compute.scala 199:37]
  wire [4:0] _T_913; // @[Compute.scala 200:60]
  wire [31:0] _T_914; // @[Compute.scala 200:49]
  wire [31:0] _T_915; // @[Compute.scala 200:84]
  wire [31:0] shr_val_6; // @[Compute.scala 177:40]
  wire [31:0] shr_res_6; // @[Compute.scala 177:40]
  wire [7:0] _T_916; // @[Compute.scala 202:37]
  wire [31:0] src_0_7; // @[Compute.scala 177:40]
  wire [31:0] src_1_7; // @[Compute.scala 177:40]
  wire  _T_917; // @[Compute.scala 194:34]
  wire [31:0] _T_918; // @[Compute.scala 194:24]
  wire [31:0] mix_val_7; // @[Compute.scala 177:40]
  wire [7:0] _T_919; // @[Compute.scala 196:37]
  wire [31:0] _T_920; // @[Compute.scala 197:30]
  wire [31:0] _T_921; // @[Compute.scala 197:59]
  wire [32:0] _T_922; // @[Compute.scala 197:49]
  wire [31:0] _T_923; // @[Compute.scala 197:49]
  wire [31:0] _T_924; // @[Compute.scala 197:79]
  wire [31:0] add_val_7; // @[Compute.scala 177:40]
  wire [31:0] add_res_7; // @[Compute.scala 177:40]
  wire [7:0] _T_925; // @[Compute.scala 199:37]
  wire [4:0] _T_927; // @[Compute.scala 200:60]
  wire [31:0] _T_928; // @[Compute.scala 200:49]
  wire [31:0] _T_929; // @[Compute.scala 200:84]
  wire [31:0] shr_val_7; // @[Compute.scala 177:40]
  wire [31:0] shr_res_7; // @[Compute.scala 177:40]
  wire [7:0] _T_930; // @[Compute.scala 202:37]
  wire [31:0] src_0_8; // @[Compute.scala 177:40]
  wire [31:0] src_1_8; // @[Compute.scala 177:40]
  wire  _T_931; // @[Compute.scala 194:34]
  wire [31:0] _T_932; // @[Compute.scala 194:24]
  wire [31:0] mix_val_8; // @[Compute.scala 177:40]
  wire [7:0] _T_933; // @[Compute.scala 196:37]
  wire [31:0] _T_934; // @[Compute.scala 197:30]
  wire [31:0] _T_935; // @[Compute.scala 197:59]
  wire [32:0] _T_936; // @[Compute.scala 197:49]
  wire [31:0] _T_937; // @[Compute.scala 197:49]
  wire [31:0] _T_938; // @[Compute.scala 197:79]
  wire [31:0] add_val_8; // @[Compute.scala 177:40]
  wire [31:0] add_res_8; // @[Compute.scala 177:40]
  wire [7:0] _T_939; // @[Compute.scala 199:37]
  wire [4:0] _T_941; // @[Compute.scala 200:60]
  wire [31:0] _T_942; // @[Compute.scala 200:49]
  wire [31:0] _T_943; // @[Compute.scala 200:84]
  wire [31:0] shr_val_8; // @[Compute.scala 177:40]
  wire [31:0] shr_res_8; // @[Compute.scala 177:40]
  wire [7:0] _T_944; // @[Compute.scala 202:37]
  wire [31:0] src_0_9; // @[Compute.scala 177:40]
  wire [31:0] src_1_9; // @[Compute.scala 177:40]
  wire  _T_945; // @[Compute.scala 194:34]
  wire [31:0] _T_946; // @[Compute.scala 194:24]
  wire [31:0] mix_val_9; // @[Compute.scala 177:40]
  wire [7:0] _T_947; // @[Compute.scala 196:37]
  wire [31:0] _T_948; // @[Compute.scala 197:30]
  wire [31:0] _T_949; // @[Compute.scala 197:59]
  wire [32:0] _T_950; // @[Compute.scala 197:49]
  wire [31:0] _T_951; // @[Compute.scala 197:49]
  wire [31:0] _T_952; // @[Compute.scala 197:79]
  wire [31:0] add_val_9; // @[Compute.scala 177:40]
  wire [31:0] add_res_9; // @[Compute.scala 177:40]
  wire [7:0] _T_953; // @[Compute.scala 199:37]
  wire [4:0] _T_955; // @[Compute.scala 200:60]
  wire [31:0] _T_956; // @[Compute.scala 200:49]
  wire [31:0] _T_957; // @[Compute.scala 200:84]
  wire [31:0] shr_val_9; // @[Compute.scala 177:40]
  wire [31:0] shr_res_9; // @[Compute.scala 177:40]
  wire [7:0] _T_958; // @[Compute.scala 202:37]
  wire [31:0] src_0_10; // @[Compute.scala 177:40]
  wire [31:0] src_1_10; // @[Compute.scala 177:40]
  wire  _T_959; // @[Compute.scala 194:34]
  wire [31:0] _T_960; // @[Compute.scala 194:24]
  wire [31:0] mix_val_10; // @[Compute.scala 177:40]
  wire [7:0] _T_961; // @[Compute.scala 196:37]
  wire [31:0] _T_962; // @[Compute.scala 197:30]
  wire [31:0] _T_963; // @[Compute.scala 197:59]
  wire [32:0] _T_964; // @[Compute.scala 197:49]
  wire [31:0] _T_965; // @[Compute.scala 197:49]
  wire [31:0] _T_966; // @[Compute.scala 197:79]
  wire [31:0] add_val_10; // @[Compute.scala 177:40]
  wire [31:0] add_res_10; // @[Compute.scala 177:40]
  wire [7:0] _T_967; // @[Compute.scala 199:37]
  wire [4:0] _T_969; // @[Compute.scala 200:60]
  wire [31:0] _T_970; // @[Compute.scala 200:49]
  wire [31:0] _T_971; // @[Compute.scala 200:84]
  wire [31:0] shr_val_10; // @[Compute.scala 177:40]
  wire [31:0] shr_res_10; // @[Compute.scala 177:40]
  wire [7:0] _T_972; // @[Compute.scala 202:37]
  wire [31:0] src_0_11; // @[Compute.scala 177:40]
  wire [31:0] src_1_11; // @[Compute.scala 177:40]
  wire  _T_973; // @[Compute.scala 194:34]
  wire [31:0] _T_974; // @[Compute.scala 194:24]
  wire [31:0] mix_val_11; // @[Compute.scala 177:40]
  wire [7:0] _T_975; // @[Compute.scala 196:37]
  wire [31:0] _T_976; // @[Compute.scala 197:30]
  wire [31:0] _T_977; // @[Compute.scala 197:59]
  wire [32:0] _T_978; // @[Compute.scala 197:49]
  wire [31:0] _T_979; // @[Compute.scala 197:49]
  wire [31:0] _T_980; // @[Compute.scala 197:79]
  wire [31:0] add_val_11; // @[Compute.scala 177:40]
  wire [31:0] add_res_11; // @[Compute.scala 177:40]
  wire [7:0] _T_981; // @[Compute.scala 199:37]
  wire [4:0] _T_983; // @[Compute.scala 200:60]
  wire [31:0] _T_984; // @[Compute.scala 200:49]
  wire [31:0] _T_985; // @[Compute.scala 200:84]
  wire [31:0] shr_val_11; // @[Compute.scala 177:40]
  wire [31:0] shr_res_11; // @[Compute.scala 177:40]
  wire [7:0] _T_986; // @[Compute.scala 202:37]
  wire [31:0] src_0_12; // @[Compute.scala 177:40]
  wire [31:0] src_1_12; // @[Compute.scala 177:40]
  wire  _T_987; // @[Compute.scala 194:34]
  wire [31:0] _T_988; // @[Compute.scala 194:24]
  wire [31:0] mix_val_12; // @[Compute.scala 177:40]
  wire [7:0] _T_989; // @[Compute.scala 196:37]
  wire [31:0] _T_990; // @[Compute.scala 197:30]
  wire [31:0] _T_991; // @[Compute.scala 197:59]
  wire [32:0] _T_992; // @[Compute.scala 197:49]
  wire [31:0] _T_993; // @[Compute.scala 197:49]
  wire [31:0] _T_994; // @[Compute.scala 197:79]
  wire [31:0] add_val_12; // @[Compute.scala 177:40]
  wire [31:0] add_res_12; // @[Compute.scala 177:40]
  wire [7:0] _T_995; // @[Compute.scala 199:37]
  wire [4:0] _T_997; // @[Compute.scala 200:60]
  wire [31:0] _T_998; // @[Compute.scala 200:49]
  wire [31:0] _T_999; // @[Compute.scala 200:84]
  wire [31:0] shr_val_12; // @[Compute.scala 177:40]
  wire [31:0] shr_res_12; // @[Compute.scala 177:40]
  wire [7:0] _T_1000; // @[Compute.scala 202:37]
  wire [31:0] src_0_13; // @[Compute.scala 177:40]
  wire [31:0] src_1_13; // @[Compute.scala 177:40]
  wire  _T_1001; // @[Compute.scala 194:34]
  wire [31:0] _T_1002; // @[Compute.scala 194:24]
  wire [31:0] mix_val_13; // @[Compute.scala 177:40]
  wire [7:0] _T_1003; // @[Compute.scala 196:37]
  wire [31:0] _T_1004; // @[Compute.scala 197:30]
  wire [31:0] _T_1005; // @[Compute.scala 197:59]
  wire [32:0] _T_1006; // @[Compute.scala 197:49]
  wire [31:0] _T_1007; // @[Compute.scala 197:49]
  wire [31:0] _T_1008; // @[Compute.scala 197:79]
  wire [31:0] add_val_13; // @[Compute.scala 177:40]
  wire [31:0] add_res_13; // @[Compute.scala 177:40]
  wire [7:0] _T_1009; // @[Compute.scala 199:37]
  wire [4:0] _T_1011; // @[Compute.scala 200:60]
  wire [31:0] _T_1012; // @[Compute.scala 200:49]
  wire [31:0] _T_1013; // @[Compute.scala 200:84]
  wire [31:0] shr_val_13; // @[Compute.scala 177:40]
  wire [31:0] shr_res_13; // @[Compute.scala 177:40]
  wire [7:0] _T_1014; // @[Compute.scala 202:37]
  wire [31:0] src_0_14; // @[Compute.scala 177:40]
  wire [31:0] src_1_14; // @[Compute.scala 177:40]
  wire  _T_1015; // @[Compute.scala 194:34]
  wire [31:0] _T_1016; // @[Compute.scala 194:24]
  wire [31:0] mix_val_14; // @[Compute.scala 177:40]
  wire [7:0] _T_1017; // @[Compute.scala 196:37]
  wire [31:0] _T_1018; // @[Compute.scala 197:30]
  wire [31:0] _T_1019; // @[Compute.scala 197:59]
  wire [32:0] _T_1020; // @[Compute.scala 197:49]
  wire [31:0] _T_1021; // @[Compute.scala 197:49]
  wire [31:0] _T_1022; // @[Compute.scala 197:79]
  wire [31:0] add_val_14; // @[Compute.scala 177:40]
  wire [31:0] add_res_14; // @[Compute.scala 177:40]
  wire [7:0] _T_1023; // @[Compute.scala 199:37]
  wire [4:0] _T_1025; // @[Compute.scala 200:60]
  wire [31:0] _T_1026; // @[Compute.scala 200:49]
  wire [31:0] _T_1027; // @[Compute.scala 200:84]
  wire [31:0] shr_val_14; // @[Compute.scala 177:40]
  wire [31:0] shr_res_14; // @[Compute.scala 177:40]
  wire [7:0] _T_1028; // @[Compute.scala 202:37]
  wire [31:0] src_0_15; // @[Compute.scala 177:40]
  wire [31:0] src_1_15; // @[Compute.scala 177:40]
  wire  _T_1029; // @[Compute.scala 194:34]
  wire [31:0] _T_1030; // @[Compute.scala 194:24]
  wire [31:0] mix_val_15; // @[Compute.scala 177:40]
  wire [7:0] _T_1031; // @[Compute.scala 196:37]
  wire [31:0] _T_1032; // @[Compute.scala 197:30]
  wire [31:0] _T_1033; // @[Compute.scala 197:59]
  wire [32:0] _T_1034; // @[Compute.scala 197:49]
  wire [31:0] _T_1035; // @[Compute.scala 197:49]
  wire [31:0] _T_1036; // @[Compute.scala 197:79]
  wire [31:0] add_val_15; // @[Compute.scala 177:40]
  wire [31:0] add_res_15; // @[Compute.scala 177:40]
  wire [7:0] _T_1037; // @[Compute.scala 199:37]
  wire [4:0] _T_1039; // @[Compute.scala 200:60]
  wire [31:0] _T_1040; // @[Compute.scala 200:49]
  wire [31:0] _T_1041; // @[Compute.scala 200:84]
  wire [31:0] shr_val_15; // @[Compute.scala 177:40]
  wire [31:0] shr_res_15; // @[Compute.scala 177:40]
  wire [7:0] _T_1042; // @[Compute.scala 202:37]
  wire [7:0] short_cmp_res_0; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_0; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_0; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_1; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_1; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_1; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_2; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_2; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_2; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_3; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_3; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_3; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_4; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_4; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_4; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_5; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_5; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_5; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_6; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_6; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_6; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_7; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_7; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_7; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_8; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_8; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_8; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_9; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_9; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_9; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_10; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_10; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_10; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_11; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_11; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_11; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_12; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_12; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_12; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_13; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_13; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_13; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_14; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_14; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_14; // @[Compute.scala 177:40]
  wire [7:0] short_cmp_res_15; // @[Compute.scala 177:40]
  wire [7:0] short_add_res_15; // @[Compute.scala 177:40]
  wire [7:0] short_shr_res_15; // @[Compute.scala 177:40]
  wire  alu_opcode_minmax_en; // @[Compute.scala 209:48]
  wire  alu_opcode_add_en; // @[Compute.scala 210:39]
  wire [63:0] _T_1051; // @[Cat.scala 30:58]
  wire [127:0] _T_1059; // @[Cat.scala 30:58]
  wire [63:0] _T_1066; // @[Cat.scala 30:58]
  wire [127:0] _T_1074; // @[Cat.scala 30:58]
  wire [63:0] _T_1081; // @[Cat.scala 30:58]
  wire [127:0] _T_1089; // @[Cat.scala 30:58]
  wire [127:0] _T_1090; // @[Compute.scala 212:30]
  Queue g2l_queue ( // @[Compute.scala 248:25]
    .clock(g2l_queue_clock),
    .reset(g2l_queue_reset),
    .io_enq_ready(g2l_queue_io_enq_ready),
    .io_enq_valid(g2l_queue_io_enq_valid),
    .io_deq_ready(g2l_queue_io_deq_ready),
    .io_deq_valid(g2l_queue_io_deq_valid),
    .io_deq_bits(g2l_queue_io_deq_bits)
  );
  Queue g2s_queue ( // @[Compute.scala 249:25]
    .clock(g2s_queue_clock),
    .reset(g2s_queue_reset),
    .io_enq_ready(g2s_queue_io_enq_ready),
    .io_enq_valid(g2s_queue_io_enq_valid),
    .io_deq_ready(g2s_queue_io_deq_ready),
    .io_deq_valid(g2s_queue_io_deq_valid),
    .io_deq_bits(g2s_queue_io_deq_bits)
  );
  assign acc_mem__T_250_addr = dst_idx[7:0];
  assign acc_mem__T_250_data = acc_mem[acc_mem__T_250_addr]; // @[Compute.scala 29:20]
  assign acc_mem__T_253_addr = src_idx[7:0];
  assign acc_mem__T_253_data = acc_mem[acc_mem__T_253_addr]; // @[Compute.scala 29:20]
  assign acc_mem__T_236_data = io_biases_data;
  assign acc_mem__T_236_addr = acc_mem_addr[7:0];
  assign acc_mem__T_236_mask = 1'h1;
  assign acc_mem__T_236_en = opcode_load_en & memory_type_acc_en;
  assign uop_mem_uop_addr = 10'h0;
  assign uop_mem_uop_data = uop_mem[uop_mem_uop_addr]; // @[Compute.scala 30:20]
  assign uop_mem__T_227_data = uops_data;
  assign uop_mem__T_227_addr = uop_mem_addr[9:0];
  assign uop_mem__T_227_mask = 1'h1;
  assign uop_mem__T_227_en = 1'h1;
  assign insn_valid = insn != 128'h0; // @[Compute.scala 33:30]
  assign opcode = insn[2:0]; // @[Compute.scala 35:29]
  assign push_prev_dep = insn[5]; // @[Compute.scala 38:29]
  assign push_next_dep = insn[6]; // @[Compute.scala 39:29]
  assign memory_type = insn[8:7]; // @[Compute.scala 43:25]
  assign sram_base = insn[24:9]; // @[Compute.scala 44:25]
  assign x_size = insn[95:80]; // @[Compute.scala 47:25]
  assign y_pad_0 = insn[115:112]; // @[Compute.scala 49:25]
  assign x_pad_0 = insn[123:120]; // @[Compute.scala 51:25]
  assign x_pad_1 = insn[127:124]; // @[Compute.scala 52:25]
  assign _GEN_249 = {{12'd0}, y_pad_0}; // @[Compute.scala 56:30]
  assign _GEN_251 = {{12'd0}, x_pad_0}; // @[Compute.scala 57:30]
  assign _T_163 = _GEN_251 + x_size; // @[Compute.scala 57:30]
  assign _T_164 = _GEN_251 + x_size; // @[Compute.scala 57:30]
  assign _GEN_252 = {{12'd0}, x_pad_1}; // @[Compute.scala 57:39]
  assign _T_165 = _T_164 + _GEN_252; // @[Compute.scala 57:39]
  assign x_size_total = _T_164 + _GEN_252; // @[Compute.scala 57:39]
  assign y_offset = x_size_total * _GEN_249; // @[Compute.scala 58:31]
  assign _T_168 = opcode == 3'h0; // @[Compute.scala 62:32]
  assign _T_170 = opcode == 3'h1; // @[Compute.scala 62:60]
  assign opcode_load_en = _T_168 | _T_170; // @[Compute.scala 62:50]
  assign opcode_gemm_en = opcode == 3'h2; // @[Compute.scala 63:32]
  assign opcode_alu_en = opcode == 3'h4; // @[Compute.scala 64:31]
  assign memory_type_uop_en = memory_type == 2'h0; // @[Compute.scala 66:40]
  assign memory_type_acc_en = memory_type == 2'h3; // @[Compute.scala 67:40]
  assign acc_x_cntr_en = opcode_load_en & memory_type_acc_en; // @[Compute.scala 71:39]
  assign acc_x_cntr_wait = io_biases_valid == 1'h0; // @[Compute.scala 72:25]
  assign _T_177 = acc_x_cntr_wait == 1'h0; // @[Compute.scala 73:68]
  assign _T_178 = acc_x_cntr_en & _T_177; // @[Compute.scala 73:65]
  assign _T_182 = value == 3'h7; // @[Counter.scala 34:24]
  assign _T_184 = value + 3'h1; // @[Counter.scala 35:22]
  assign _T_185 = value + 3'h1; // @[Counter.scala 35:22]
  assign _GEN_0 = _T_178 ? _T_185 : value; // @[Counter.scala 63:17]
  assign acc_x_cntr_wrap = _T_178 & _T_182; // @[Counter.scala 64:20]
  assign in_loop_cntr_en = opcode_alu_en | opcode_gemm_en; // @[Compute.scala 76:40]
  assign _T_187 = io_out_mem_waitrequest == 1'h0; // @[Compute.scala 78:74]
  assign _T_188 = in_loop_cntr_en & _T_187; // @[Compute.scala 78:71]
  assign _T_192 = value_1 == 3'h7; // @[Counter.scala 34:24]
  assign _T_194 = value_1 + 3'h1; // @[Counter.scala 35:22]
  assign _T_195 = value_1 + 3'h1; // @[Counter.scala 35:22]
  assign _GEN_1 = _T_188 ? _T_195 : value_1; // @[Counter.scala 63:17]
  assign in_loop_cntr_wrap = _T_188 & _T_192; // @[Counter.scala 64:20]
  assign _T_196 = opcode_load_en & memory_type_uop_en; // @[Compute.scala 82:33]
  assign _T_199 = acc_x_cntr_wrap == 1'h0; // @[Compute.scala 83:35]
  assign _T_200 = acc_x_cntr_en & _T_199; // @[Compute.scala 83:32]
  assign _T_203 = in_loop_cntr_wrap == 1'h0; // @[Compute.scala 84:37]
  assign _T_204 = in_loop_cntr_en & _T_203; // @[Compute.scala 84:34]
  assign _T_208 = _T_200 ? 1'h1 : _T_204; // @[Compute.scala 83:17]
  assign busy = _T_196 ? 1'h0 : _T_208; // @[Compute.scala 82:17]
  assign _T_210 = busy == 1'h0; // @[Compute.scala 88:32]
  assign _T_211 = io_gemm_queue_valid & _T_210; // @[Compute.scala 88:29]
  assign _T_214 = io_uops_valid & memory_type_uop_en; // @[Compute.scala 97:23]
  assign _T_215 = _T_214 & insn_valid; // @[Compute.scala 97:45]
  assign uop_mem_addr = _T_196 ? sram_base : 16'h0; // @[Compute.scala 110:25]
  assign _GEN_254 = {{4'd0}, sram_base}; // @[Compute.scala 114:33]
  assign _T_228 = _GEN_254 + y_offset; // @[Compute.scala 114:33]
  assign _T_229 = _GEN_254 + y_offset; // @[Compute.scala 114:33]
  assign _GEN_255 = {{16'd0}, x_pad_0}; // @[Compute.scala 114:44]
  assign _T_230 = _T_229 + _GEN_255; // @[Compute.scala 114:44]
  assign _T_231 = _T_229 + _GEN_255; // @[Compute.scala 114:44]
  assign _T_233 = _T_231 * 20'h1; // @[Compute.scala 114:55]
  assign _GEN_256 = {{18'd0}, value}; // @[Compute.scala 114:65]
  assign _T_234 = _T_233 + _GEN_256; // @[Compute.scala 114:65]
  assign acc_mem_addr = _T_233 + _GEN_256; // @[Compute.scala 114:65]
  assign alu_opcode = insn[109:108]; // @[Compute.scala 125:24]
  assign use_imm = insn[110]; // @[Compute.scala 126:21]
  assign imm_raw = insn[126:111]; // @[Compute.scala 127:21]
  assign _T_237 = $signed(imm_raw); // @[Compute.scala 128:25]
  assign _T_239 = $signed(_T_237) < $signed(16'sh0); // @[Compute.scala 128:32]
  assign _T_241 = {16'hffff,imm_raw}; // @[Cat.scala 30:58]
  assign _T_243 = {1'h0,imm_raw}; // @[Cat.scala 30:58]
  assign _T_244 = _T_239 ? _T_241 : {{15'd0}, _T_243}; // @[Compute.scala 128:16]
  assign imm = $signed(_T_244); // @[Compute.scala 128:89]
  assign _T_245 = uop_mem_uop_data[10:0]; // @[Compute.scala 136:20]
  assign _GEN_257 = {{8'd0}, value_1}; // @[Compute.scala 136:47]
  assign _T_246 = _T_245 + _GEN_257; // @[Compute.scala 136:47]
  assign dst_idx = _T_245 + _GEN_257; // @[Compute.scala 136:47]
  assign _T_247 = uop_mem_uop_data[21:11]; // @[Compute.scala 137:20]
  assign _T_248 = _T_247 + _GEN_257; // @[Compute.scala 137:47]
  assign src_idx = _T_247 + _GEN_257; // @[Compute.scala 137:47]
  assign _GEN_259 = {{7'd0}, dst_idx}; // @[Compute.scala 154:39]
  assign alu_opcode_min_en = alu_opcode == 2'h0; // @[Compute.scala 157:38]
  assign alu_opcode_max_en = alu_opcode == 2'h1; // @[Compute.scala 158:38]
  assign _T_690 = insn_valid & in_loop_cntr_en; // @[Compute.scala 177:20]
  assign _T_691 = src_vector[31:0]; // @[Compute.scala 180:31]
  assign _T_692 = $signed(_T_691); // @[Compute.scala 180:72]
  assign _T_693 = dst_vector[31:0]; // @[Compute.scala 181:31]
  assign _T_694 = $signed(_T_693); // @[Compute.scala 181:72]
  assign _T_695 = src_vector[63:32]; // @[Compute.scala 180:31]
  assign _T_696 = $signed(_T_695); // @[Compute.scala 180:72]
  assign _T_697 = dst_vector[63:32]; // @[Compute.scala 181:31]
  assign _T_698 = $signed(_T_697); // @[Compute.scala 181:72]
  assign _T_699 = src_vector[95:64]; // @[Compute.scala 180:31]
  assign _T_700 = $signed(_T_699); // @[Compute.scala 180:72]
  assign _T_701 = dst_vector[95:64]; // @[Compute.scala 181:31]
  assign _T_702 = $signed(_T_701); // @[Compute.scala 181:72]
  assign _T_703 = src_vector[127:96]; // @[Compute.scala 180:31]
  assign _T_704 = $signed(_T_703); // @[Compute.scala 180:72]
  assign _T_705 = dst_vector[127:96]; // @[Compute.scala 181:31]
  assign _T_706 = $signed(_T_705); // @[Compute.scala 181:72]
  assign _T_707 = src_vector[159:128]; // @[Compute.scala 180:31]
  assign _T_708 = $signed(_T_707); // @[Compute.scala 180:72]
  assign _T_709 = dst_vector[159:128]; // @[Compute.scala 181:31]
  assign _T_710 = $signed(_T_709); // @[Compute.scala 181:72]
  assign _T_711 = src_vector[191:160]; // @[Compute.scala 180:31]
  assign _T_712 = $signed(_T_711); // @[Compute.scala 180:72]
  assign _T_713 = dst_vector[191:160]; // @[Compute.scala 181:31]
  assign _T_714 = $signed(_T_713); // @[Compute.scala 181:72]
  assign _T_715 = src_vector[223:192]; // @[Compute.scala 180:31]
  assign _T_716 = $signed(_T_715); // @[Compute.scala 180:72]
  assign _T_717 = dst_vector[223:192]; // @[Compute.scala 181:31]
  assign _T_718 = $signed(_T_717); // @[Compute.scala 181:72]
  assign _T_719 = src_vector[255:224]; // @[Compute.scala 180:31]
  assign _T_720 = $signed(_T_719); // @[Compute.scala 180:72]
  assign _T_721 = dst_vector[255:224]; // @[Compute.scala 181:31]
  assign _T_722 = $signed(_T_721); // @[Compute.scala 181:72]
  assign _T_723 = src_vector[287:256]; // @[Compute.scala 180:31]
  assign _T_724 = $signed(_T_723); // @[Compute.scala 180:72]
  assign _T_725 = dst_vector[287:256]; // @[Compute.scala 181:31]
  assign _T_726 = $signed(_T_725); // @[Compute.scala 181:72]
  assign _T_727 = src_vector[319:288]; // @[Compute.scala 180:31]
  assign _T_728 = $signed(_T_727); // @[Compute.scala 180:72]
  assign _T_729 = dst_vector[319:288]; // @[Compute.scala 181:31]
  assign _T_730 = $signed(_T_729); // @[Compute.scala 181:72]
  assign _T_731 = src_vector[351:320]; // @[Compute.scala 180:31]
  assign _T_732 = $signed(_T_731); // @[Compute.scala 180:72]
  assign _T_733 = dst_vector[351:320]; // @[Compute.scala 181:31]
  assign _T_734 = $signed(_T_733); // @[Compute.scala 181:72]
  assign _T_735 = src_vector[383:352]; // @[Compute.scala 180:31]
  assign _T_736 = $signed(_T_735); // @[Compute.scala 180:72]
  assign _T_737 = dst_vector[383:352]; // @[Compute.scala 181:31]
  assign _T_738 = $signed(_T_737); // @[Compute.scala 181:72]
  assign _T_739 = src_vector[415:384]; // @[Compute.scala 180:31]
  assign _T_740 = $signed(_T_739); // @[Compute.scala 180:72]
  assign _T_741 = dst_vector[415:384]; // @[Compute.scala 181:31]
  assign _T_742 = $signed(_T_741); // @[Compute.scala 181:72]
  assign _T_743 = src_vector[447:416]; // @[Compute.scala 180:31]
  assign _T_744 = $signed(_T_743); // @[Compute.scala 180:72]
  assign _T_745 = dst_vector[447:416]; // @[Compute.scala 181:31]
  assign _T_746 = $signed(_T_745); // @[Compute.scala 181:72]
  assign _T_747 = src_vector[479:448]; // @[Compute.scala 180:31]
  assign _T_748 = $signed(_T_747); // @[Compute.scala 180:72]
  assign _T_749 = dst_vector[479:448]; // @[Compute.scala 181:31]
  assign _T_750 = $signed(_T_749); // @[Compute.scala 181:72]
  assign _T_751 = src_vector[511:480]; // @[Compute.scala 180:31]
  assign _T_752 = $signed(_T_751); // @[Compute.scala 180:72]
  assign _T_753 = dst_vector[511:480]; // @[Compute.scala 181:31]
  assign _T_754 = $signed(_T_753); // @[Compute.scala 181:72]
  assign _GEN_11 = alu_opcode_max_en ? $signed(_T_692) : $signed(_T_694); // @[Compute.scala 178:30]
  assign _GEN_12 = alu_opcode_max_en ? $signed(_T_694) : $signed(_T_692); // @[Compute.scala 178:30]
  assign _GEN_13 = alu_opcode_max_en ? $signed(_T_696) : $signed(_T_698); // @[Compute.scala 178:30]
  assign _GEN_14 = alu_opcode_max_en ? $signed(_T_698) : $signed(_T_696); // @[Compute.scala 178:30]
  assign _GEN_15 = alu_opcode_max_en ? $signed(_T_700) : $signed(_T_702); // @[Compute.scala 178:30]
  assign _GEN_16 = alu_opcode_max_en ? $signed(_T_702) : $signed(_T_700); // @[Compute.scala 178:30]
  assign _GEN_17 = alu_opcode_max_en ? $signed(_T_704) : $signed(_T_706); // @[Compute.scala 178:30]
  assign _GEN_18 = alu_opcode_max_en ? $signed(_T_706) : $signed(_T_704); // @[Compute.scala 178:30]
  assign _GEN_19 = alu_opcode_max_en ? $signed(_T_708) : $signed(_T_710); // @[Compute.scala 178:30]
  assign _GEN_20 = alu_opcode_max_en ? $signed(_T_710) : $signed(_T_708); // @[Compute.scala 178:30]
  assign _GEN_21 = alu_opcode_max_en ? $signed(_T_712) : $signed(_T_714); // @[Compute.scala 178:30]
  assign _GEN_22 = alu_opcode_max_en ? $signed(_T_714) : $signed(_T_712); // @[Compute.scala 178:30]
  assign _GEN_23 = alu_opcode_max_en ? $signed(_T_716) : $signed(_T_718); // @[Compute.scala 178:30]
  assign _GEN_24 = alu_opcode_max_en ? $signed(_T_718) : $signed(_T_716); // @[Compute.scala 178:30]
  assign _GEN_25 = alu_opcode_max_en ? $signed(_T_720) : $signed(_T_722); // @[Compute.scala 178:30]
  assign _GEN_26 = alu_opcode_max_en ? $signed(_T_722) : $signed(_T_720); // @[Compute.scala 178:30]
  assign _GEN_27 = alu_opcode_max_en ? $signed(_T_724) : $signed(_T_726); // @[Compute.scala 178:30]
  assign _GEN_28 = alu_opcode_max_en ? $signed(_T_726) : $signed(_T_724); // @[Compute.scala 178:30]
  assign _GEN_29 = alu_opcode_max_en ? $signed(_T_728) : $signed(_T_730); // @[Compute.scala 178:30]
  assign _GEN_30 = alu_opcode_max_en ? $signed(_T_730) : $signed(_T_728); // @[Compute.scala 178:30]
  assign _GEN_31 = alu_opcode_max_en ? $signed(_T_732) : $signed(_T_734); // @[Compute.scala 178:30]
  assign _GEN_32 = alu_opcode_max_en ? $signed(_T_734) : $signed(_T_732); // @[Compute.scala 178:30]
  assign _GEN_33 = alu_opcode_max_en ? $signed(_T_736) : $signed(_T_738); // @[Compute.scala 178:30]
  assign _GEN_34 = alu_opcode_max_en ? $signed(_T_738) : $signed(_T_736); // @[Compute.scala 178:30]
  assign _GEN_35 = alu_opcode_max_en ? $signed(_T_740) : $signed(_T_742); // @[Compute.scala 178:30]
  assign _GEN_36 = alu_opcode_max_en ? $signed(_T_742) : $signed(_T_740); // @[Compute.scala 178:30]
  assign _GEN_37 = alu_opcode_max_en ? $signed(_T_744) : $signed(_T_746); // @[Compute.scala 178:30]
  assign _GEN_38 = alu_opcode_max_en ? $signed(_T_746) : $signed(_T_744); // @[Compute.scala 178:30]
  assign _GEN_39 = alu_opcode_max_en ? $signed(_T_748) : $signed(_T_750); // @[Compute.scala 178:30]
  assign _GEN_40 = alu_opcode_max_en ? $signed(_T_750) : $signed(_T_748); // @[Compute.scala 178:30]
  assign _GEN_41 = alu_opcode_max_en ? $signed(_T_752) : $signed(_T_754); // @[Compute.scala 178:30]
  assign _GEN_42 = alu_opcode_max_en ? $signed(_T_754) : $signed(_T_752); // @[Compute.scala 178:30]
  assign _GEN_43 = use_imm ? $signed(imm) : $signed(_GEN_12); // @[Compute.scala 189:20]
  assign _GEN_44 = use_imm ? $signed(imm) : $signed(_GEN_14); // @[Compute.scala 189:20]
  assign _GEN_45 = use_imm ? $signed(imm) : $signed(_GEN_16); // @[Compute.scala 189:20]
  assign _GEN_46 = use_imm ? $signed(imm) : $signed(_GEN_18); // @[Compute.scala 189:20]
  assign _GEN_47 = use_imm ? $signed(imm) : $signed(_GEN_20); // @[Compute.scala 189:20]
  assign _GEN_48 = use_imm ? $signed(imm) : $signed(_GEN_22); // @[Compute.scala 189:20]
  assign _GEN_49 = use_imm ? $signed(imm) : $signed(_GEN_24); // @[Compute.scala 189:20]
  assign _GEN_50 = use_imm ? $signed(imm) : $signed(_GEN_26); // @[Compute.scala 189:20]
  assign _GEN_51 = use_imm ? $signed(imm) : $signed(_GEN_28); // @[Compute.scala 189:20]
  assign _GEN_52 = use_imm ? $signed(imm) : $signed(_GEN_30); // @[Compute.scala 189:20]
  assign _GEN_53 = use_imm ? $signed(imm) : $signed(_GEN_32); // @[Compute.scala 189:20]
  assign _GEN_54 = use_imm ? $signed(imm) : $signed(_GEN_34); // @[Compute.scala 189:20]
  assign _GEN_55 = use_imm ? $signed(imm) : $signed(_GEN_36); // @[Compute.scala 189:20]
  assign _GEN_56 = use_imm ? $signed(imm) : $signed(_GEN_38); // @[Compute.scala 189:20]
  assign _GEN_57 = use_imm ? $signed(imm) : $signed(_GEN_40); // @[Compute.scala 189:20]
  assign _GEN_58 = use_imm ? $signed(imm) : $signed(_GEN_42); // @[Compute.scala 189:20]
  assign src_0_0 = _T_690 ? $signed(_GEN_11) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_0 = _T_690 ? $signed(_GEN_43) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_819 = $signed(src_0_0) < $signed(src_1_0); // @[Compute.scala 194:34]
  assign _T_820 = _T_819 ? $signed(src_0_0) : $signed(src_1_0); // @[Compute.scala 194:24]
  assign mix_val_0 = _T_690 ? $signed(_T_820) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_821 = mix_val_0[7:0]; // @[Compute.scala 196:37]
  assign _T_822 = $unsigned(src_0_0); // @[Compute.scala 197:30]
  assign _T_823 = $unsigned(src_1_0); // @[Compute.scala 197:59]
  assign _T_824 = _T_822 + _T_823; // @[Compute.scala 197:49]
  assign _T_825 = _T_822 + _T_823; // @[Compute.scala 197:49]
  assign _T_826 = $signed(_T_825); // @[Compute.scala 197:79]
  assign add_val_0 = _T_690 ? $signed(_T_826) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_0 = _T_690 ? $signed(add_val_0) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_827 = add_res_0[7:0]; // @[Compute.scala 199:37]
  assign _T_829 = src_1_0[4:0]; // @[Compute.scala 200:60]
  assign _T_830 = _T_822 >> _T_829; // @[Compute.scala 200:49]
  assign _T_831 = $signed(_T_830); // @[Compute.scala 200:84]
  assign shr_val_0 = _T_690 ? $signed(_T_831) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_0 = _T_690 ? $signed(shr_val_0) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_832 = shr_res_0[7:0]; // @[Compute.scala 202:37]
  assign src_0_1 = _T_690 ? $signed(_GEN_13) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_1 = _T_690 ? $signed(_GEN_44) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_833 = $signed(src_0_1) < $signed(src_1_1); // @[Compute.scala 194:34]
  assign _T_834 = _T_833 ? $signed(src_0_1) : $signed(src_1_1); // @[Compute.scala 194:24]
  assign mix_val_1 = _T_690 ? $signed(_T_834) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_835 = mix_val_1[7:0]; // @[Compute.scala 196:37]
  assign _T_836 = $unsigned(src_0_1); // @[Compute.scala 197:30]
  assign _T_837 = $unsigned(src_1_1); // @[Compute.scala 197:59]
  assign _T_838 = _T_836 + _T_837; // @[Compute.scala 197:49]
  assign _T_839 = _T_836 + _T_837; // @[Compute.scala 197:49]
  assign _T_840 = $signed(_T_839); // @[Compute.scala 197:79]
  assign add_val_1 = _T_690 ? $signed(_T_840) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_1 = _T_690 ? $signed(add_val_1) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_841 = add_res_1[7:0]; // @[Compute.scala 199:37]
  assign _T_843 = src_1_1[4:0]; // @[Compute.scala 200:60]
  assign _T_844 = _T_836 >> _T_843; // @[Compute.scala 200:49]
  assign _T_845 = $signed(_T_844); // @[Compute.scala 200:84]
  assign shr_val_1 = _T_690 ? $signed(_T_845) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_1 = _T_690 ? $signed(shr_val_1) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_846 = shr_res_1[7:0]; // @[Compute.scala 202:37]
  assign src_0_2 = _T_690 ? $signed(_GEN_15) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_2 = _T_690 ? $signed(_GEN_45) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_847 = $signed(src_0_2) < $signed(src_1_2); // @[Compute.scala 194:34]
  assign _T_848 = _T_847 ? $signed(src_0_2) : $signed(src_1_2); // @[Compute.scala 194:24]
  assign mix_val_2 = _T_690 ? $signed(_T_848) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_849 = mix_val_2[7:0]; // @[Compute.scala 196:37]
  assign _T_850 = $unsigned(src_0_2); // @[Compute.scala 197:30]
  assign _T_851 = $unsigned(src_1_2); // @[Compute.scala 197:59]
  assign _T_852 = _T_850 + _T_851; // @[Compute.scala 197:49]
  assign _T_853 = _T_850 + _T_851; // @[Compute.scala 197:49]
  assign _T_854 = $signed(_T_853); // @[Compute.scala 197:79]
  assign add_val_2 = _T_690 ? $signed(_T_854) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_2 = _T_690 ? $signed(add_val_2) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_855 = add_res_2[7:0]; // @[Compute.scala 199:37]
  assign _T_857 = src_1_2[4:0]; // @[Compute.scala 200:60]
  assign _T_858 = _T_850 >> _T_857; // @[Compute.scala 200:49]
  assign _T_859 = $signed(_T_858); // @[Compute.scala 200:84]
  assign shr_val_2 = _T_690 ? $signed(_T_859) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_2 = _T_690 ? $signed(shr_val_2) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_860 = shr_res_2[7:0]; // @[Compute.scala 202:37]
  assign src_0_3 = _T_690 ? $signed(_GEN_17) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_3 = _T_690 ? $signed(_GEN_46) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_861 = $signed(src_0_3) < $signed(src_1_3); // @[Compute.scala 194:34]
  assign _T_862 = _T_861 ? $signed(src_0_3) : $signed(src_1_3); // @[Compute.scala 194:24]
  assign mix_val_3 = _T_690 ? $signed(_T_862) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_863 = mix_val_3[7:0]; // @[Compute.scala 196:37]
  assign _T_864 = $unsigned(src_0_3); // @[Compute.scala 197:30]
  assign _T_865 = $unsigned(src_1_3); // @[Compute.scala 197:59]
  assign _T_866 = _T_864 + _T_865; // @[Compute.scala 197:49]
  assign _T_867 = _T_864 + _T_865; // @[Compute.scala 197:49]
  assign _T_868 = $signed(_T_867); // @[Compute.scala 197:79]
  assign add_val_3 = _T_690 ? $signed(_T_868) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_3 = _T_690 ? $signed(add_val_3) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_869 = add_res_3[7:0]; // @[Compute.scala 199:37]
  assign _T_871 = src_1_3[4:0]; // @[Compute.scala 200:60]
  assign _T_872 = _T_864 >> _T_871; // @[Compute.scala 200:49]
  assign _T_873 = $signed(_T_872); // @[Compute.scala 200:84]
  assign shr_val_3 = _T_690 ? $signed(_T_873) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_3 = _T_690 ? $signed(shr_val_3) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_874 = shr_res_3[7:0]; // @[Compute.scala 202:37]
  assign src_0_4 = _T_690 ? $signed(_GEN_19) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_4 = _T_690 ? $signed(_GEN_47) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_875 = $signed(src_0_4) < $signed(src_1_4); // @[Compute.scala 194:34]
  assign _T_876 = _T_875 ? $signed(src_0_4) : $signed(src_1_4); // @[Compute.scala 194:24]
  assign mix_val_4 = _T_690 ? $signed(_T_876) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_877 = mix_val_4[7:0]; // @[Compute.scala 196:37]
  assign _T_878 = $unsigned(src_0_4); // @[Compute.scala 197:30]
  assign _T_879 = $unsigned(src_1_4); // @[Compute.scala 197:59]
  assign _T_880 = _T_878 + _T_879; // @[Compute.scala 197:49]
  assign _T_881 = _T_878 + _T_879; // @[Compute.scala 197:49]
  assign _T_882 = $signed(_T_881); // @[Compute.scala 197:79]
  assign add_val_4 = _T_690 ? $signed(_T_882) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_4 = _T_690 ? $signed(add_val_4) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_883 = add_res_4[7:0]; // @[Compute.scala 199:37]
  assign _T_885 = src_1_4[4:0]; // @[Compute.scala 200:60]
  assign _T_886 = _T_878 >> _T_885; // @[Compute.scala 200:49]
  assign _T_887 = $signed(_T_886); // @[Compute.scala 200:84]
  assign shr_val_4 = _T_690 ? $signed(_T_887) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_4 = _T_690 ? $signed(shr_val_4) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_888 = shr_res_4[7:0]; // @[Compute.scala 202:37]
  assign src_0_5 = _T_690 ? $signed(_GEN_21) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_5 = _T_690 ? $signed(_GEN_48) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_889 = $signed(src_0_5) < $signed(src_1_5); // @[Compute.scala 194:34]
  assign _T_890 = _T_889 ? $signed(src_0_5) : $signed(src_1_5); // @[Compute.scala 194:24]
  assign mix_val_5 = _T_690 ? $signed(_T_890) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_891 = mix_val_5[7:0]; // @[Compute.scala 196:37]
  assign _T_892 = $unsigned(src_0_5); // @[Compute.scala 197:30]
  assign _T_893 = $unsigned(src_1_5); // @[Compute.scala 197:59]
  assign _T_894 = _T_892 + _T_893; // @[Compute.scala 197:49]
  assign _T_895 = _T_892 + _T_893; // @[Compute.scala 197:49]
  assign _T_896 = $signed(_T_895); // @[Compute.scala 197:79]
  assign add_val_5 = _T_690 ? $signed(_T_896) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_5 = _T_690 ? $signed(add_val_5) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_897 = add_res_5[7:0]; // @[Compute.scala 199:37]
  assign _T_899 = src_1_5[4:0]; // @[Compute.scala 200:60]
  assign _T_900 = _T_892 >> _T_899; // @[Compute.scala 200:49]
  assign _T_901 = $signed(_T_900); // @[Compute.scala 200:84]
  assign shr_val_5 = _T_690 ? $signed(_T_901) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_5 = _T_690 ? $signed(shr_val_5) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_902 = shr_res_5[7:0]; // @[Compute.scala 202:37]
  assign src_0_6 = _T_690 ? $signed(_GEN_23) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_6 = _T_690 ? $signed(_GEN_49) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_903 = $signed(src_0_6) < $signed(src_1_6); // @[Compute.scala 194:34]
  assign _T_904 = _T_903 ? $signed(src_0_6) : $signed(src_1_6); // @[Compute.scala 194:24]
  assign mix_val_6 = _T_690 ? $signed(_T_904) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_905 = mix_val_6[7:0]; // @[Compute.scala 196:37]
  assign _T_906 = $unsigned(src_0_6); // @[Compute.scala 197:30]
  assign _T_907 = $unsigned(src_1_6); // @[Compute.scala 197:59]
  assign _T_908 = _T_906 + _T_907; // @[Compute.scala 197:49]
  assign _T_909 = _T_906 + _T_907; // @[Compute.scala 197:49]
  assign _T_910 = $signed(_T_909); // @[Compute.scala 197:79]
  assign add_val_6 = _T_690 ? $signed(_T_910) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_6 = _T_690 ? $signed(add_val_6) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_911 = add_res_6[7:0]; // @[Compute.scala 199:37]
  assign _T_913 = src_1_6[4:0]; // @[Compute.scala 200:60]
  assign _T_914 = _T_906 >> _T_913; // @[Compute.scala 200:49]
  assign _T_915 = $signed(_T_914); // @[Compute.scala 200:84]
  assign shr_val_6 = _T_690 ? $signed(_T_915) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_6 = _T_690 ? $signed(shr_val_6) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_916 = shr_res_6[7:0]; // @[Compute.scala 202:37]
  assign src_0_7 = _T_690 ? $signed(_GEN_25) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_7 = _T_690 ? $signed(_GEN_50) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_917 = $signed(src_0_7) < $signed(src_1_7); // @[Compute.scala 194:34]
  assign _T_918 = _T_917 ? $signed(src_0_7) : $signed(src_1_7); // @[Compute.scala 194:24]
  assign mix_val_7 = _T_690 ? $signed(_T_918) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_919 = mix_val_7[7:0]; // @[Compute.scala 196:37]
  assign _T_920 = $unsigned(src_0_7); // @[Compute.scala 197:30]
  assign _T_921 = $unsigned(src_1_7); // @[Compute.scala 197:59]
  assign _T_922 = _T_920 + _T_921; // @[Compute.scala 197:49]
  assign _T_923 = _T_920 + _T_921; // @[Compute.scala 197:49]
  assign _T_924 = $signed(_T_923); // @[Compute.scala 197:79]
  assign add_val_7 = _T_690 ? $signed(_T_924) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_7 = _T_690 ? $signed(add_val_7) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_925 = add_res_7[7:0]; // @[Compute.scala 199:37]
  assign _T_927 = src_1_7[4:0]; // @[Compute.scala 200:60]
  assign _T_928 = _T_920 >> _T_927; // @[Compute.scala 200:49]
  assign _T_929 = $signed(_T_928); // @[Compute.scala 200:84]
  assign shr_val_7 = _T_690 ? $signed(_T_929) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_7 = _T_690 ? $signed(shr_val_7) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_930 = shr_res_7[7:0]; // @[Compute.scala 202:37]
  assign src_0_8 = _T_690 ? $signed(_GEN_27) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_8 = _T_690 ? $signed(_GEN_51) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_931 = $signed(src_0_8) < $signed(src_1_8); // @[Compute.scala 194:34]
  assign _T_932 = _T_931 ? $signed(src_0_8) : $signed(src_1_8); // @[Compute.scala 194:24]
  assign mix_val_8 = _T_690 ? $signed(_T_932) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_933 = mix_val_8[7:0]; // @[Compute.scala 196:37]
  assign _T_934 = $unsigned(src_0_8); // @[Compute.scala 197:30]
  assign _T_935 = $unsigned(src_1_8); // @[Compute.scala 197:59]
  assign _T_936 = _T_934 + _T_935; // @[Compute.scala 197:49]
  assign _T_937 = _T_934 + _T_935; // @[Compute.scala 197:49]
  assign _T_938 = $signed(_T_937); // @[Compute.scala 197:79]
  assign add_val_8 = _T_690 ? $signed(_T_938) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_8 = _T_690 ? $signed(add_val_8) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_939 = add_res_8[7:0]; // @[Compute.scala 199:37]
  assign _T_941 = src_1_8[4:0]; // @[Compute.scala 200:60]
  assign _T_942 = _T_934 >> _T_941; // @[Compute.scala 200:49]
  assign _T_943 = $signed(_T_942); // @[Compute.scala 200:84]
  assign shr_val_8 = _T_690 ? $signed(_T_943) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_8 = _T_690 ? $signed(shr_val_8) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_944 = shr_res_8[7:0]; // @[Compute.scala 202:37]
  assign src_0_9 = _T_690 ? $signed(_GEN_29) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_9 = _T_690 ? $signed(_GEN_52) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_945 = $signed(src_0_9) < $signed(src_1_9); // @[Compute.scala 194:34]
  assign _T_946 = _T_945 ? $signed(src_0_9) : $signed(src_1_9); // @[Compute.scala 194:24]
  assign mix_val_9 = _T_690 ? $signed(_T_946) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_947 = mix_val_9[7:0]; // @[Compute.scala 196:37]
  assign _T_948 = $unsigned(src_0_9); // @[Compute.scala 197:30]
  assign _T_949 = $unsigned(src_1_9); // @[Compute.scala 197:59]
  assign _T_950 = _T_948 + _T_949; // @[Compute.scala 197:49]
  assign _T_951 = _T_948 + _T_949; // @[Compute.scala 197:49]
  assign _T_952 = $signed(_T_951); // @[Compute.scala 197:79]
  assign add_val_9 = _T_690 ? $signed(_T_952) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_9 = _T_690 ? $signed(add_val_9) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_953 = add_res_9[7:0]; // @[Compute.scala 199:37]
  assign _T_955 = src_1_9[4:0]; // @[Compute.scala 200:60]
  assign _T_956 = _T_948 >> _T_955; // @[Compute.scala 200:49]
  assign _T_957 = $signed(_T_956); // @[Compute.scala 200:84]
  assign shr_val_9 = _T_690 ? $signed(_T_957) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_9 = _T_690 ? $signed(shr_val_9) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_958 = shr_res_9[7:0]; // @[Compute.scala 202:37]
  assign src_0_10 = _T_690 ? $signed(_GEN_31) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_10 = _T_690 ? $signed(_GEN_53) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_959 = $signed(src_0_10) < $signed(src_1_10); // @[Compute.scala 194:34]
  assign _T_960 = _T_959 ? $signed(src_0_10) : $signed(src_1_10); // @[Compute.scala 194:24]
  assign mix_val_10 = _T_690 ? $signed(_T_960) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_961 = mix_val_10[7:0]; // @[Compute.scala 196:37]
  assign _T_962 = $unsigned(src_0_10); // @[Compute.scala 197:30]
  assign _T_963 = $unsigned(src_1_10); // @[Compute.scala 197:59]
  assign _T_964 = _T_962 + _T_963; // @[Compute.scala 197:49]
  assign _T_965 = _T_962 + _T_963; // @[Compute.scala 197:49]
  assign _T_966 = $signed(_T_965); // @[Compute.scala 197:79]
  assign add_val_10 = _T_690 ? $signed(_T_966) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_10 = _T_690 ? $signed(add_val_10) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_967 = add_res_10[7:0]; // @[Compute.scala 199:37]
  assign _T_969 = src_1_10[4:0]; // @[Compute.scala 200:60]
  assign _T_970 = _T_962 >> _T_969; // @[Compute.scala 200:49]
  assign _T_971 = $signed(_T_970); // @[Compute.scala 200:84]
  assign shr_val_10 = _T_690 ? $signed(_T_971) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_10 = _T_690 ? $signed(shr_val_10) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_972 = shr_res_10[7:0]; // @[Compute.scala 202:37]
  assign src_0_11 = _T_690 ? $signed(_GEN_33) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_11 = _T_690 ? $signed(_GEN_54) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_973 = $signed(src_0_11) < $signed(src_1_11); // @[Compute.scala 194:34]
  assign _T_974 = _T_973 ? $signed(src_0_11) : $signed(src_1_11); // @[Compute.scala 194:24]
  assign mix_val_11 = _T_690 ? $signed(_T_974) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_975 = mix_val_11[7:0]; // @[Compute.scala 196:37]
  assign _T_976 = $unsigned(src_0_11); // @[Compute.scala 197:30]
  assign _T_977 = $unsigned(src_1_11); // @[Compute.scala 197:59]
  assign _T_978 = _T_976 + _T_977; // @[Compute.scala 197:49]
  assign _T_979 = _T_976 + _T_977; // @[Compute.scala 197:49]
  assign _T_980 = $signed(_T_979); // @[Compute.scala 197:79]
  assign add_val_11 = _T_690 ? $signed(_T_980) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_11 = _T_690 ? $signed(add_val_11) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_981 = add_res_11[7:0]; // @[Compute.scala 199:37]
  assign _T_983 = src_1_11[4:0]; // @[Compute.scala 200:60]
  assign _T_984 = _T_976 >> _T_983; // @[Compute.scala 200:49]
  assign _T_985 = $signed(_T_984); // @[Compute.scala 200:84]
  assign shr_val_11 = _T_690 ? $signed(_T_985) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_11 = _T_690 ? $signed(shr_val_11) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_986 = shr_res_11[7:0]; // @[Compute.scala 202:37]
  assign src_0_12 = _T_690 ? $signed(_GEN_35) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_12 = _T_690 ? $signed(_GEN_55) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_987 = $signed(src_0_12) < $signed(src_1_12); // @[Compute.scala 194:34]
  assign _T_988 = _T_987 ? $signed(src_0_12) : $signed(src_1_12); // @[Compute.scala 194:24]
  assign mix_val_12 = _T_690 ? $signed(_T_988) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_989 = mix_val_12[7:0]; // @[Compute.scala 196:37]
  assign _T_990 = $unsigned(src_0_12); // @[Compute.scala 197:30]
  assign _T_991 = $unsigned(src_1_12); // @[Compute.scala 197:59]
  assign _T_992 = _T_990 + _T_991; // @[Compute.scala 197:49]
  assign _T_993 = _T_990 + _T_991; // @[Compute.scala 197:49]
  assign _T_994 = $signed(_T_993); // @[Compute.scala 197:79]
  assign add_val_12 = _T_690 ? $signed(_T_994) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_12 = _T_690 ? $signed(add_val_12) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_995 = add_res_12[7:0]; // @[Compute.scala 199:37]
  assign _T_997 = src_1_12[4:0]; // @[Compute.scala 200:60]
  assign _T_998 = _T_990 >> _T_997; // @[Compute.scala 200:49]
  assign _T_999 = $signed(_T_998); // @[Compute.scala 200:84]
  assign shr_val_12 = _T_690 ? $signed(_T_999) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_12 = _T_690 ? $signed(shr_val_12) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1000 = shr_res_12[7:0]; // @[Compute.scala 202:37]
  assign src_0_13 = _T_690 ? $signed(_GEN_37) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_13 = _T_690 ? $signed(_GEN_56) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1001 = $signed(src_0_13) < $signed(src_1_13); // @[Compute.scala 194:34]
  assign _T_1002 = _T_1001 ? $signed(src_0_13) : $signed(src_1_13); // @[Compute.scala 194:24]
  assign mix_val_13 = _T_690 ? $signed(_T_1002) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1003 = mix_val_13[7:0]; // @[Compute.scala 196:37]
  assign _T_1004 = $unsigned(src_0_13); // @[Compute.scala 197:30]
  assign _T_1005 = $unsigned(src_1_13); // @[Compute.scala 197:59]
  assign _T_1006 = _T_1004 + _T_1005; // @[Compute.scala 197:49]
  assign _T_1007 = _T_1004 + _T_1005; // @[Compute.scala 197:49]
  assign _T_1008 = $signed(_T_1007); // @[Compute.scala 197:79]
  assign add_val_13 = _T_690 ? $signed(_T_1008) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_13 = _T_690 ? $signed(add_val_13) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1009 = add_res_13[7:0]; // @[Compute.scala 199:37]
  assign _T_1011 = src_1_13[4:0]; // @[Compute.scala 200:60]
  assign _T_1012 = _T_1004 >> _T_1011; // @[Compute.scala 200:49]
  assign _T_1013 = $signed(_T_1012); // @[Compute.scala 200:84]
  assign shr_val_13 = _T_690 ? $signed(_T_1013) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_13 = _T_690 ? $signed(shr_val_13) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1014 = shr_res_13[7:0]; // @[Compute.scala 202:37]
  assign src_0_14 = _T_690 ? $signed(_GEN_39) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_14 = _T_690 ? $signed(_GEN_57) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1015 = $signed(src_0_14) < $signed(src_1_14); // @[Compute.scala 194:34]
  assign _T_1016 = _T_1015 ? $signed(src_0_14) : $signed(src_1_14); // @[Compute.scala 194:24]
  assign mix_val_14 = _T_690 ? $signed(_T_1016) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1017 = mix_val_14[7:0]; // @[Compute.scala 196:37]
  assign _T_1018 = $unsigned(src_0_14); // @[Compute.scala 197:30]
  assign _T_1019 = $unsigned(src_1_14); // @[Compute.scala 197:59]
  assign _T_1020 = _T_1018 + _T_1019; // @[Compute.scala 197:49]
  assign _T_1021 = _T_1018 + _T_1019; // @[Compute.scala 197:49]
  assign _T_1022 = $signed(_T_1021); // @[Compute.scala 197:79]
  assign add_val_14 = _T_690 ? $signed(_T_1022) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_14 = _T_690 ? $signed(add_val_14) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1023 = add_res_14[7:0]; // @[Compute.scala 199:37]
  assign _T_1025 = src_1_14[4:0]; // @[Compute.scala 200:60]
  assign _T_1026 = _T_1018 >> _T_1025; // @[Compute.scala 200:49]
  assign _T_1027 = $signed(_T_1026); // @[Compute.scala 200:84]
  assign shr_val_14 = _T_690 ? $signed(_T_1027) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_14 = _T_690 ? $signed(shr_val_14) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1028 = shr_res_14[7:0]; // @[Compute.scala 202:37]
  assign src_0_15 = _T_690 ? $signed(_GEN_41) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign src_1_15 = _T_690 ? $signed(_GEN_58) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1029 = $signed(src_0_15) < $signed(src_1_15); // @[Compute.scala 194:34]
  assign _T_1030 = _T_1029 ? $signed(src_0_15) : $signed(src_1_15); // @[Compute.scala 194:24]
  assign mix_val_15 = _T_690 ? $signed(_T_1030) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1031 = mix_val_15[7:0]; // @[Compute.scala 196:37]
  assign _T_1032 = $unsigned(src_0_15); // @[Compute.scala 197:30]
  assign _T_1033 = $unsigned(src_1_15); // @[Compute.scala 197:59]
  assign _T_1034 = _T_1032 + _T_1033; // @[Compute.scala 197:49]
  assign _T_1035 = _T_1032 + _T_1033; // @[Compute.scala 197:49]
  assign _T_1036 = $signed(_T_1035); // @[Compute.scala 197:79]
  assign add_val_15 = _T_690 ? $signed(_T_1036) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign add_res_15 = _T_690 ? $signed(add_val_15) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1037 = add_res_15[7:0]; // @[Compute.scala 199:37]
  assign _T_1039 = src_1_15[4:0]; // @[Compute.scala 200:60]
  assign _T_1040 = _T_1032 >> _T_1039; // @[Compute.scala 200:49]
  assign _T_1041 = $signed(_T_1040); // @[Compute.scala 200:84]
  assign shr_val_15 = _T_690 ? $signed(_T_1041) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign shr_res_15 = _T_690 ? $signed(shr_val_15) : $signed(32'sh0); // @[Compute.scala 177:40]
  assign _T_1042 = shr_res_15[7:0]; // @[Compute.scala 202:37]
  assign short_cmp_res_0 = _T_690 ? _T_821 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_0 = _T_690 ? _T_827 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_0 = _T_690 ? _T_832 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_1 = _T_690 ? _T_835 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_1 = _T_690 ? _T_841 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_1 = _T_690 ? _T_846 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_2 = _T_690 ? _T_849 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_2 = _T_690 ? _T_855 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_2 = _T_690 ? _T_860 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_3 = _T_690 ? _T_863 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_3 = _T_690 ? _T_869 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_3 = _T_690 ? _T_874 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_4 = _T_690 ? _T_877 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_4 = _T_690 ? _T_883 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_4 = _T_690 ? _T_888 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_5 = _T_690 ? _T_891 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_5 = _T_690 ? _T_897 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_5 = _T_690 ? _T_902 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_6 = _T_690 ? _T_905 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_6 = _T_690 ? _T_911 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_6 = _T_690 ? _T_916 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_7 = _T_690 ? _T_919 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_7 = _T_690 ? _T_925 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_7 = _T_690 ? _T_930 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_8 = _T_690 ? _T_933 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_8 = _T_690 ? _T_939 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_8 = _T_690 ? _T_944 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_9 = _T_690 ? _T_947 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_9 = _T_690 ? _T_953 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_9 = _T_690 ? _T_958 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_10 = _T_690 ? _T_961 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_10 = _T_690 ? _T_967 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_10 = _T_690 ? _T_972 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_11 = _T_690 ? _T_975 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_11 = _T_690 ? _T_981 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_11 = _T_690 ? _T_986 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_12 = _T_690 ? _T_989 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_12 = _T_690 ? _T_995 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_12 = _T_690 ? _T_1000 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_13 = _T_690 ? _T_1003 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_13 = _T_690 ? _T_1009 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_13 = _T_690 ? _T_1014 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_14 = _T_690 ? _T_1017 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_14 = _T_690 ? _T_1023 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_14 = _T_690 ? _T_1028 : 8'h0; // @[Compute.scala 177:40]
  assign short_cmp_res_15 = _T_690 ? _T_1031 : 8'h0; // @[Compute.scala 177:40]
  assign short_add_res_15 = _T_690 ? _T_1037 : 8'h0; // @[Compute.scala 177:40]
  assign short_shr_res_15 = _T_690 ? _T_1042 : 8'h0; // @[Compute.scala 177:40]
  assign alu_opcode_minmax_en = alu_opcode_min_en | alu_opcode_max_en; // @[Compute.scala 209:48]
  assign alu_opcode_add_en = alu_opcode == 2'h2; // @[Compute.scala 210:39]
  assign _T_1051 = {short_cmp_res_7,short_cmp_res_6,short_cmp_res_5,short_cmp_res_4,short_cmp_res_3,short_cmp_res_2,short_cmp_res_1,short_cmp_res_0}; // @[Cat.scala 30:58]
  assign _T_1059 = {short_cmp_res_15,short_cmp_res_14,short_cmp_res_13,short_cmp_res_12,short_cmp_res_11,short_cmp_res_10,short_cmp_res_9,short_cmp_res_8,_T_1051}; // @[Cat.scala 30:58]
  assign _T_1066 = {short_add_res_7,short_add_res_6,short_add_res_5,short_add_res_4,short_add_res_3,short_add_res_2,short_add_res_1,short_add_res_0}; // @[Cat.scala 30:58]
  assign _T_1074 = {short_add_res_15,short_add_res_14,short_add_res_13,short_add_res_12,short_add_res_11,short_add_res_10,short_add_res_9,short_add_res_8,_T_1066}; // @[Cat.scala 30:58]
  assign _T_1081 = {short_shr_res_7,short_shr_res_6,short_shr_res_5,short_shr_res_4,short_shr_res_3,short_shr_res_2,short_shr_res_1,short_shr_res_0}; // @[Cat.scala 30:58]
  assign _T_1089 = {short_shr_res_15,short_shr_res_14,short_shr_res_13,short_shr_res_12,short_shr_res_11,short_shr_res_10,short_shr_res_9,short_shr_res_8,_T_1081}; // @[Cat.scala 30:58]
  assign _T_1090 = alu_opcode_add_en ? _T_1074 : _T_1089; // @[Compute.scala 212:30]
  assign io_done_waitrequest = 1'h0; // @[Compute.scala 105:23]
  assign io_done_readdata = opcode == 3'h3; // @[Compute.scala 106:20]
  assign io_uops_ready = _T_214 & insn_valid; // @[Compute.scala 99:19 Compute.scala 102:19]
  assign io_biases_ready = opcode_load_en & memory_type_acc_en; // @[Compute.scala 118:19]
  assign io_gemm_queue_ready = io_gemm_queue_valid & _T_210; // @[Compute.scala 90:25 Compute.scala 93:25]
  assign io_l2g_dep_queue_ready = 1'h0;
  assign io_s2g_dep_queue_ready = 1'h0;
  assign io_g2l_dep_queue_valid = g2l_queue_io_deq_valid; // @[Compute.scala 250:26]
  assign io_g2l_dep_queue_data = g2l_queue_io_deq_bits; // @[Compute.scala 252:26]
  assign io_g2s_dep_queue_valid = g2s_queue_io_deq_valid; // @[Compute.scala 253:26]
  assign io_g2s_dep_queue_data = g2s_queue_io_deq_bits; // @[Compute.scala 255:26]
  assign io_inp_mem_address = 15'h0;
  assign io_inp_mem_read = 1'h0;
  assign io_inp_mem_write = 1'h0;
  assign io_inp_mem_writedata = 64'h0;
  assign io_wgt_mem_address = 18'h0;
  assign io_wgt_mem_read = 1'h0;
  assign io_wgt_mem_write = 1'h0;
  assign io_wgt_mem_writedata = 64'h0;
  assign io_out_mem_address = out_mem_addr[16:0]; // @[Compute.scala 206:22]
  assign io_out_mem_read = 1'h0; // @[Compute.scala 207:19]
  assign io_out_mem_write = out_mem_write_en; // @[Compute.scala 208:20]
  assign io_out_mem_writedata = alu_opcode_minmax_en ? _T_1059 : _T_1090; // @[Compute.scala 211:24]
  assign g2l_queue_clock = clock;
  assign g2l_queue_reset = reset;
  assign g2l_queue_io_enq_valid = push_prev_dep & in_loop_cntr_wrap; // @[Compute.scala 259:26]
  assign g2l_queue_io_deq_ready = io_g2l_dep_queue_ready; // @[Compute.scala 251:26]
  assign g2s_queue_clock = clock;
  assign g2s_queue_reset = reset;
  assign g2s_queue_io_enq_valid = push_next_dep & in_loop_cntr_wrap; // @[Compute.scala 260:26]
  assign g2s_queue_io_deq_ready = io_g2s_dep_queue_ready; // @[Compute.scala 254:26]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE
  integer initvar;
  initial begin
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      #0.002 begin end
    `endif
  _RAND_0 = {16{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 256; initvar = initvar+1)
    acc_mem[initvar] = _RAND_0[511:0];
  `endif // RANDOMIZE_MEM_INIT
  _RAND_1 = {1{`RANDOM}};
  `ifdef RANDOMIZE_MEM_INIT
  for (initvar = 0; initvar < 1024; initvar = initvar+1)
    uop_mem[initvar] = _RAND_1[31:0];
  `endif // RANDOMIZE_MEM_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_2 = {4{`RANDOM}};
  insn = _RAND_2[127:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_3 = {1{`RANDOM}};
  uops_data = _RAND_3[31:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_4 = {1{`RANDOM}};
  value = _RAND_4[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_5 = {1{`RANDOM}};
  value_1 = _RAND_5[2:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_6 = {16{`RANDOM}};
  dst_vector = _RAND_6[511:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_7 = {16{`RANDOM}};
  src_vector = _RAND_7[511:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_8 = {1{`RANDOM}};
  out_mem_addr = _RAND_8[17:0];
  `endif // RANDOMIZE_REG_INIT
  `ifdef RANDOMIZE_REG_INIT
  _RAND_9 = {1{`RANDOM}};
  out_mem_write_en = _RAND_9[0:0];
  `endif // RANDOMIZE_REG_INIT
  end
`endif // RANDOMIZE
  always @(posedge clock) begin
    if(acc_mem__T_236_en & acc_mem__T_236_mask) begin
      acc_mem[acc_mem__T_236_addr] <= acc_mem__T_236_data; // @[Compute.scala 29:20]
    end
    if(uop_mem__T_227_en & uop_mem__T_227_mask) begin
      uop_mem[uop_mem__T_227_addr] <= uop_mem__T_227_data; // @[Compute.scala 30:20]
    end
    if (_T_211) begin
      insn <= io_gemm_queue_data;
    end
    if (_T_215) begin
      uops_data <= io_uops_data;
    end
    if (reset) begin
      value <= 3'h0;
    end else begin
      if (_T_178) begin
        value <= _T_185;
      end
    end
    if (reset) begin
      value_1 <= 3'h0;
    end else begin
      if (_T_188) begin
        value_1 <= _T_195;
      end
    end
    dst_vector <= acc_mem__T_250_data;
    src_vector <= acc_mem__T_253_data;
    out_mem_addr <= _GEN_259 << 3'h4;
    out_mem_write_en <= opcode == 3'h4;
  end
endmodule
