// Seed: 2431488722
module module_0 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8
);
  id_10(
      id_5
  );
  assign id_5 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    input supply1 id_6,
    output wand id_7,
    output wire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply0 id_13
);
  wire id_15, id_16, id_17;
  wire id_18;
  assign id_7 = 1;
  wire id_19;
  and primCall (
      id_2, id_16, id_9, id_19, id_18, id_3, id_6, id_11, id_13, id_15, id_10, id_4, id_17, id_12
  );
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_3,
      id_8,
      id_7,
      id_9,
      id_9
  );
  assign modCall_1.type_14 = 0;
endmodule
