Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 24 14:48:54 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 5          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Inst_reset_delay/FSM_onehot_state[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR (the first 15 of 28 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_scl relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_sda relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset_btn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on state_btn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on pwm_o relative to clock(s) sys_clk_pin
Related violations: <none>


