# Split-L1-Cache-
Implemented an L-1 split cache with N way set associative for 32-bit processor. Employs MESI protocol to maintain  Coherence with shared L2 Cache and True LRU policy for cache line replacement policies
