// Seed: 1557891700
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    output wire id_5,
    input tri1 module_0
);
  assign id_5 = -1;
  xnor primCall (id_5, id_4, id_2, id_3);
  module_2 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_28 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4
);
  logic [1 : 1] id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 #(
    parameter id_28 = 32'd46,
    parameter id_44 = 32'd8
) (
    input wand  id_0,
    input uwire id_1
);
  wire id_3;
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      _id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      _id_44,
      id_45;
  parameter id_46 = 1;
  logic id_47 = -1;
  wire [-1 : 1] id_48;
  always @(posedge 1)
    if (-1 == ~id_46) begin : LABEL_0
      {-1, id_25} = id_34;
      if (-1 == id_46[id_44==-1]) id_42[1] <= 1;
    end
  wire id_49;
  assign id_6 = id_23[~id_28==-1 : 1];
  wire id_50;
endmodule
