# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps bitcompare_testbench 
# Loading sv_std.std
# Loading work.bitcompare_testbench
# Loading work.bitcompare
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/bitcompare_testbench/dut/a
add wave -position end  sim:/bitcompare_testbench/dut/b
add wave -position end  sim:/bitcompare_testbench/dut/out
add wave -position end  sim:/bitcompare_testbench/dut/c
add wave -position end  sim:/bitcompare_testbench/dut/borrow
add wave -position end  sim:/bitcompare_testbench/dut/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/bitcompare_wave.do
do runlab_comp.don
# Cannot open macro file: runlab_comp.don
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps bitcompare_testbench 
# Loading sv_std.std
# Loading work.bitcompare_testbench
# Loading work.bitcompare
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module bitcompare
# ** Error: ./bitcompare.sv(10): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: ./bitcompare.sv(12): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: ./bitcompare.sv(14): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module bitcompare_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_comp.do line 7
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bitcompare.sv""
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps bitcompare_testbench 
# Loading sv_std.std
# Loading work.bitcompare_testbench
# Loading work.bitcompare
# ** Error: (vish-4014) No objects found matching '/bitcompare_testbench/dut/borrow'.
# Executing ONERROR command at macro ./bitcompare_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/bitcompare_testbench/dut/i'.
# Executing ONERROR command at macro ./bitcompare_wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/bitcompare_testbench/dut/a
add wave -position end  sim:/bitcompare_testbench/dut/b
add wave -position end  sim:/bitcompare_testbench/dut/out
add wave -position end  sim:/bitcompare_testbench/dut/c
add wave -position end  sim:/bitcompare_testbench/dut/greaterThan
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/bitcompare_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/bitcompare_wave.do
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps bitcompare_testbench 
# Loading sv_std.std
# Loading work.bitcompare_testbench
# Loading work.bitcompare
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/bitcompare_wave.do
do runlab.don
# Cannot open macro file: runlab.don
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps lsfr_testbench 
# Loading sv_std.std
# Loading work.lsfr_testbench
# Loading work.lsfr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module lsfr_testbench at ./lsfr.sv line 45
# Simulation Breakpoint: Break in Module lsfr_testbench at ./lsfr.sv line 45
# MACRO ./runlab.do PAUSED at line 26
add wave -position end  sim:/lsfr_testbench/dut/clk
add wave -position end  sim:/lsfr_testbench/dut/in
add wave -position end  sim:/lsfr_testbench/dut/out
add wave -position end  sim:/lsfr_testbench/dut/q
add wave -position end  sim:/lsfr_testbench/dut/v
add wave -position end  sim:/lsfr_testbench/dut/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/lsfr_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps lsfr_testbench 
# Loading sv_std.std
# Loading work.lsfr_testbench
# Loading work.lsfr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module lsfr_testbench at ./lsfr.sv line 45
# Simulation Breakpoint: Break in Module lsfr_testbench at ./lsfr.sv line 45
# MACRO ./runlab.do PAUSED at line 26
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/lsfr_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hpadmin/workspace/ee271lab/lsfr_wave.do
