ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 110              		.loc 1 92 3 view .LVU21
 111              		.loc 1 92 15 is_stmt 0 view .LVU22
 112 0000 0368     		ldr	r3, [r0]
 113              		.loc 1 92 5 view .LVU23
 114 0002 B3F1804F 		cmp	r3, #1073741824
 115 0006 00D0     		beq	.L11
 116 0008 7047     		bx	lr
 117              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 118              		.loc 1 91 1 view .LVU24
 119 000a 00B5     		push	{lr}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 14, -4
 123 000c 83B0     		sub	sp, sp, #12
 124              	.LCFI3:
 125              		.cfi_def_cfa_offset 16
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 126              		.loc 1 98 5 is_stmt 1 view .LVU25
 127              	.LBB5:
 128              		.loc 1 98 5 view .LVU26
 129              		.loc 1 98 5 view .LVU27
 130 000e 03F50433 		add	r3, r3, #135168
 131 0012 DA69     		ldr	r2, [r3, #28]
 132 0014 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 5


 133 0018 DA61     		str	r2, [r3, #28]
 134              		.loc 1 98 5 view .LVU28
 135 001a DB69     		ldr	r3, [r3, #28]
 136 001c 03F00103 		and	r3, r3, #1
 137 0020 0193     		str	r3, [sp, #4]
 138              		.loc 1 98 5 view .LVU29
 139 0022 019B     		ldr	r3, [sp, #4]
 140              	.LBE5:
 141              		.loc 1 98 5 view .LVU30
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 100:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 142              		.loc 1 100 5 view .LVU31
 143 0024 0022     		movs	r2, #0
 144 0026 1146     		mov	r1, r2
 145 0028 1C20     		movs	r0, #28
 146              	.LVL4:
 147              		.loc 1 100 5 is_stmt 0 view .LVU32
 148 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 149              	.LVL5:
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 150              		.loc 1 101 5 is_stmt 1 view .LVU33
 151 002e 1C20     		movs	r0, #28
 152 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 153              	.LVL6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c ****   }
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c **** }
 154              		.loc 1 108 1 is_stmt 0 view .LVU34
 155 0034 03B0     		add	sp, sp, #12
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		@ sp needed
 159 0036 5DF804FB 		ldr	pc, [sp], #4
 160              		.cfi_endproc
 161              	.LFE66:
 163              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_TIM_Base_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	HAL_TIM_Base_MspDeInit:
 171              	.LVL7:
 172              	.LFB67:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c **** /**
 111:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 112:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 113:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 114:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 115:Core/Src/stm32f1xx_hal_msp.c ****   */
 116:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 117:Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 6


 173              		.loc 1 117 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		.loc 1 117 1 is_stmt 0 view .LVU36
 178 0000 08B5     		push	{r3, lr}
 179              	.LCFI5:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 118:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 183              		.loc 1 118 3 is_stmt 1 view .LVU37
 184              		.loc 1 118 15 is_stmt 0 view .LVU38
 185 0002 0368     		ldr	r3, [r0]
 186              		.loc 1 118 5 view .LVU39
 187 0004 B3F1804F 		cmp	r3, #1073741824
 188 0008 00D0     		beq	.L15
 189              	.LVL8:
 190              	.L12:
 119:Core/Src/stm32f1xx_hal_msp.c ****   {
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 123:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 124:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 127:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c ****   }
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c **** }
 191              		.loc 1 133 1 view .LVU40
 192 000a 08BD     		pop	{r3, pc}
 193              	.LVL9:
 194              	.L15:
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 124 5 is_stmt 1 view .LVU41
 196 000c 044A     		ldr	r2, .L16
 197 000e D369     		ldr	r3, [r2, #28]
 198 0010 23F00103 		bic	r3, r3, #1
 199 0014 D361     		str	r3, [r2, #28]
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 200              		.loc 1 127 5 view .LVU42
 201 0016 1C20     		movs	r0, #28
 202              	.LVL10:
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 203              		.loc 1 127 5 is_stmt 0 view .LVU43
 204 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 205              	.LVL11:
 206              		.loc 1 133 1 view .LVU44
 207 001c F5E7     		b	.L12
 208              	.L17:
 209 001e 00BF     		.align	2
 210              	.L16:
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 7


 211 0020 00100240 		.word	1073876992
 212              		.cfi_endproc
 213              	.LFE67:
 215              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 216              		.align	1
 217              		.global	HAL_UART_MspInit
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	HAL_UART_MspInit:
 223              	.LVL12:
 224              	.LFB68:
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c **** /**
 136:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP Initialization
 137:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 138:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 139:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 140:Core/Src/stm32f1xx_hal_msp.c ****   */
 141:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 142:Core/Src/stm32f1xx_hal_msp.c **** {
 225              		.loc 1 142 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 24
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 142 1 is_stmt 0 view .LVU46
 230 0000 10B5     		push	{r4, lr}
 231              	.LCFI6:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 4, -8
 234              		.cfi_offset 14, -4
 235 0002 86B0     		sub	sp, sp, #24
 236              	.LCFI7:
 237              		.cfi_def_cfa_offset 32
 143:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 238              		.loc 1 143 3 is_stmt 1 view .LVU47
 239              		.loc 1 143 20 is_stmt 0 view .LVU48
 240 0004 0023     		movs	r3, #0
 241 0006 0293     		str	r3, [sp, #8]
 242 0008 0393     		str	r3, [sp, #12]
 243 000a 0493     		str	r3, [sp, #16]
 244 000c 0593     		str	r3, [sp, #20]
 144:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 245              		.loc 1 144 3 is_stmt 1 view .LVU49
 246              		.loc 1 144 11 is_stmt 0 view .LVU50
 247 000e 0268     		ldr	r2, [r0]
 248              		.loc 1 144 5 view .LVU51
 249 0010 174B     		ldr	r3, .L22
 250 0012 9A42     		cmp	r2, r3
 251 0014 01D0     		beq	.L21
 252              	.LVL13:
 253              	.L18:
 145:Core/Src/stm32f1xx_hal_msp.c ****   {
 146:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 8


 150:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 156:Core/Src/stm32f1xx_hal_msp.c ****     */
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****   }
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c **** }
 254              		.loc 1 173 1 view .LVU52
 255 0016 06B0     		add	sp, sp, #24
 256              	.LCFI8:
 257              		.cfi_remember_state
 258              		.cfi_def_cfa_offset 8
 259              		@ sp needed
 260 0018 10BD     		pop	{r4, pc}
 261              	.LVL14:
 262              	.L21:
 263              	.LCFI9:
 264              		.cfi_restore_state
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 265              		.loc 1 150 5 is_stmt 1 view .LVU53
 266              	.LBB6:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 150 5 view .LVU54
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 268              		.loc 1 150 5 view .LVU55
 269 001a 03F55843 		add	r3, r3, #55296
 270 001e 9A69     		ldr	r2, [r3, #24]
 271 0020 42F48042 		orr	r2, r2, #16384
 272 0024 9A61     		str	r2, [r3, #24]
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 273              		.loc 1 150 5 view .LVU56
 274 0026 9A69     		ldr	r2, [r3, #24]
 275 0028 02F48042 		and	r2, r2, #16384
 276 002c 0092     		str	r2, [sp]
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 150 5 view .LVU57
 278 002e 009A     		ldr	r2, [sp]
 279              	.LBE6:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 280              		.loc 1 150 5 view .LVU58
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 9


 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 281              		.loc 1 152 5 view .LVU59
 282              	.LBB7:
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 283              		.loc 1 152 5 view .LVU60
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 284              		.loc 1 152 5 view .LVU61
 285 0030 9A69     		ldr	r2, [r3, #24]
 286 0032 42F00402 		orr	r2, r2, #4
 287 0036 9A61     		str	r2, [r3, #24]
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 288              		.loc 1 152 5 view .LVU62
 289 0038 9B69     		ldr	r3, [r3, #24]
 290 003a 03F00403 		and	r3, r3, #4
 291 003e 0193     		str	r3, [sp, #4]
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 292              		.loc 1 152 5 view .LVU63
 293 0040 019B     		ldr	r3, [sp, #4]
 294              	.LBE7:
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 295              		.loc 1 152 5 view .LVU64
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 157 5 view .LVU65
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 157 25 is_stmt 0 view .LVU66
 298 0042 4FF40073 		mov	r3, #512
 299 0046 0293     		str	r3, [sp, #8]
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 300              		.loc 1 158 5 is_stmt 1 view .LVU67
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 301              		.loc 1 158 26 is_stmt 0 view .LVU68
 302 0048 0223     		movs	r3, #2
 303 004a 0393     		str	r3, [sp, #12]
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 304              		.loc 1 159 5 is_stmt 1 view .LVU69
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 305              		.loc 1 159 27 is_stmt 0 view .LVU70
 306 004c 0323     		movs	r3, #3
 307 004e 0593     		str	r3, [sp, #20]
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 308              		.loc 1 160 5 is_stmt 1 view .LVU71
 309 0050 084C     		ldr	r4, .L22+4
 310 0052 02A9     		add	r1, sp, #8
 311 0054 2046     		mov	r0, r4
 312              	.LVL15:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 313              		.loc 1 160 5 is_stmt 0 view .LVU72
 314 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL16:
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 316              		.loc 1 162 5 is_stmt 1 view .LVU73
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 317              		.loc 1 162 25 is_stmt 0 view .LVU74
 318 005a 4FF48063 		mov	r3, #1024
 319 005e 0293     		str	r3, [sp, #8]
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 163 5 is_stmt 1 view .LVU75
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 10


 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 321              		.loc 1 163 26 is_stmt 0 view .LVU76
 322 0060 0023     		movs	r3, #0
 323 0062 0393     		str	r3, [sp, #12]
 164:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 324              		.loc 1 164 5 is_stmt 1 view .LVU77
 164:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325              		.loc 1 164 26 is_stmt 0 view .LVU78
 326 0064 0493     		str	r3, [sp, #16]
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 327              		.loc 1 165 5 is_stmt 1 view .LVU79
 328 0066 02A9     		add	r1, sp, #8
 329 0068 2046     		mov	r0, r4
 330 006a FFF7FEFF 		bl	HAL_GPIO_Init
 331              	.LVL17:
 332              		.loc 1 173 1 is_stmt 0 view .LVU80
 333 006e D2E7     		b	.L18
 334              	.L23:
 335              		.align	2
 336              	.L22:
 337 0070 00380140 		.word	1073821696
 338 0074 00080140 		.word	1073809408
 339              		.cfi_endproc
 340              	.LFE68:
 342              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 343              		.align	1
 344              		.global	HAL_UART_MspDeInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	HAL_UART_MspDeInit:
 350              	.LVL18:
 351              	.LFB69:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c **** /**
 176:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 177:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 178:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 179:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 180:Core/Src/stm32f1xx_hal_msp.c ****   */
 181:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 182:Core/Src/stm32f1xx_hal_msp.c **** {
 352              		.loc 1 182 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		.loc 1 182 1 is_stmt 0 view .LVU82
 357 0000 08B5     		push	{r3, lr}
 358              	.LCFI10:
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 3, -8
 361              		.cfi_offset 14, -4
 183:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 362              		.loc 1 183 3 is_stmt 1 view .LVU83
 363              		.loc 1 183 11 is_stmt 0 view .LVU84
 364 0002 0268     		ldr	r2, [r0]
 365              		.loc 1 183 5 view .LVU85
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 11


 366 0004 074B     		ldr	r3, .L28
 367 0006 9A42     		cmp	r2, r3
 368 0008 00D0     		beq	.L27
 369              	.LVL19:
 370              	.L24:
 184:Core/Src/stm32f1xx_hal_msp.c ****   {
 185:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 188:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 189:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 192:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 193:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 194:Core/Src/stm32f1xx_hal_msp.c ****     */
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 200:Core/Src/stm32f1xx_hal_msp.c ****   }
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c **** }
 371              		.loc 1 202 1 view .LVU86
 372 000a 08BD     		pop	{r3, pc}
 373              	.LVL20:
 374              	.L27:
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 375              		.loc 1 189 5 is_stmt 1 view .LVU87
 376 000c 064A     		ldr	r2, .L28+4
 377 000e 9369     		ldr	r3, [r2, #24]
 378 0010 23F48043 		bic	r3, r3, #16384
 379 0014 9361     		str	r3, [r2, #24]
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 380              		.loc 1 195 5 view .LVU88
 381 0016 4FF4C061 		mov	r1, #1536
 382 001a 0448     		ldr	r0, .L28+8
 383              	.LVL21:
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 195 5 is_stmt 0 view .LVU89
 385 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 386              	.LVL22:
 387              		.loc 1 202 1 view .LVU90
 388 0020 F3E7     		b	.L24
 389              	.L29:
 390 0022 00BF     		.align	2
 391              	.L28:
 392 0024 00380140 		.word	1073821696
 393 0028 00100240 		.word	1073876992
 394 002c 00080140 		.word	1073809408
 395              		.cfi_endproc
 396              	.LFE69:
 398              		.text
 399              	.Letext0:
 400              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 401              		.file 3 "C:\\ST\\STM32CubeCLT_1.18.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/13.3.1/../
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 12


 402              		.file 4 "C:\\ST\\STM32CubeCLT_1.18.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/13.3.1/../
 403              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 404              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 405              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 406              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 407              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 408              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:164    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:170    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:211    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:216    .text.HAL_UART_MspInit:00000000 $t
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:222    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:337    .text.HAL_UART_MspInit:00000070 $d
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:343    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:349    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\Rares\AppData\Local\Temp\cceZ1D0F.s:392    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
