<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='128' type='20'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='140'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='520' c='_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='127'>/// Operands with register or inline constant</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1305' c='_ZL17getOpFltSemanticsh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1562' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1620' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='629' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='246' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2589' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2971' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
