-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_fft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_R_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_0_ce0 : OUT STD_LOGIC;
    X_R_0_we0 : OUT STD_LOGIC;
    X_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_0_ce1 : OUT STD_LOGIC;
    X_R_0_we1 : OUT STD_LOGIC;
    X_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_1_ce0 : OUT STD_LOGIC;
    X_R_1_we0 : OUT STD_LOGIC;
    X_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_1_ce1 : OUT STD_LOGIC;
    X_R_1_we1 : OUT STD_LOGIC;
    X_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_2_ce0 : OUT STD_LOGIC;
    X_R_2_we0 : OUT STD_LOGIC;
    X_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_2_ce1 : OUT STD_LOGIC;
    X_R_2_we1 : OUT STD_LOGIC;
    X_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_3_ce0 : OUT STD_LOGIC;
    X_R_3_we0 : OUT STD_LOGIC;
    X_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_3_ce1 : OUT STD_LOGIC;
    X_R_3_we1 : OUT STD_LOGIC;
    X_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_4_ce0 : OUT STD_LOGIC;
    X_R_4_we0 : OUT STD_LOGIC;
    X_R_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_4_ce1 : OUT STD_LOGIC;
    X_R_4_we1 : OUT STD_LOGIC;
    X_R_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_5_ce0 : OUT STD_LOGIC;
    X_R_5_we0 : OUT STD_LOGIC;
    X_R_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_5_ce1 : OUT STD_LOGIC;
    X_R_5_we1 : OUT STD_LOGIC;
    X_R_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_6_ce0 : OUT STD_LOGIC;
    X_R_6_we0 : OUT STD_LOGIC;
    X_R_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_6_ce1 : OUT STD_LOGIC;
    X_R_6_we1 : OUT STD_LOGIC;
    X_R_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_7_ce0 : OUT STD_LOGIC;
    X_R_7_we0 : OUT STD_LOGIC;
    X_R_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_7_ce1 : OUT STD_LOGIC;
    X_R_7_we1 : OUT STD_LOGIC;
    X_R_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_0_ce0 : OUT STD_LOGIC;
    X_I_0_we0 : OUT STD_LOGIC;
    X_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_0_ce1 : OUT STD_LOGIC;
    X_I_0_we1 : OUT STD_LOGIC;
    X_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_1_ce0 : OUT STD_LOGIC;
    X_I_1_we0 : OUT STD_LOGIC;
    X_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_1_ce1 : OUT STD_LOGIC;
    X_I_1_we1 : OUT STD_LOGIC;
    X_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_2_ce0 : OUT STD_LOGIC;
    X_I_2_we0 : OUT STD_LOGIC;
    X_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_2_ce1 : OUT STD_LOGIC;
    X_I_2_we1 : OUT STD_LOGIC;
    X_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_3_ce0 : OUT STD_LOGIC;
    X_I_3_we0 : OUT STD_LOGIC;
    X_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_3_ce1 : OUT STD_LOGIC;
    X_I_3_we1 : OUT STD_LOGIC;
    X_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_4_ce0 : OUT STD_LOGIC;
    X_I_4_we0 : OUT STD_LOGIC;
    X_I_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_4_ce1 : OUT STD_LOGIC;
    X_I_4_we1 : OUT STD_LOGIC;
    X_I_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_5_ce0 : OUT STD_LOGIC;
    X_I_5_we0 : OUT STD_LOGIC;
    X_I_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_5_ce1 : OUT STD_LOGIC;
    X_I_5_we1 : OUT STD_LOGIC;
    X_I_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_6_ce0 : OUT STD_LOGIC;
    X_I_6_we0 : OUT STD_LOGIC;
    X_I_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_6_ce1 : OUT STD_LOGIC;
    X_I_6_we1 : OUT STD_LOGIC;
    X_I_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_7_ce0 : OUT STD_LOGIC;
    X_I_7_we0 : OUT STD_LOGIC;
    X_I_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_7_ce1 : OUT STD_LOGIC;
    X_I_7_we1 : OUT STD_LOGIC;
    X_I_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main_fft is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cos_coefficients_table_ce0 : STD_LOGIC;
    signal cos_coefficients_table_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sin_coefficients_table_ce0 : STD_LOGIC;
    signal sin_coefficients_table_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln39_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_1174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln38_fu_371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln38_reg_1201 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln40_fu_377_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln40_reg_1207 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln38_1_fu_392_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln38_1_reg_1212 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln39_fu_399_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_reg_1222 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub9_fu_412_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub9_reg_1227 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln58_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_1235 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln57_fu_455_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_1240 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln59_fu_483_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln59_reg_1268 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln57_1_fu_507_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln57_1_reg_1273 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln58_fu_514_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_1_fu_521_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_1_reg_1283 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub97_fu_527_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub97_reg_1288 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln77_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1299 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal select_ln76_fu_580_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln76_reg_1326 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln78_fu_586_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln78_reg_1332 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln76_1_fu_601_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln76_1_reg_1337 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln77_fu_608_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln77_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_2_fu_615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_2_reg_1347 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub196_fu_621_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub196_reg_1352 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln96_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal select_ln95_fu_684_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln95_reg_1390 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal add_ln97_fu_690_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln97_reg_1396 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln95_1_fu_705_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln95_1_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal trunc_ln96_fu_712_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln96_reg_1406 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_3_fu_719_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_3_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub295_fu_725_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub295_reg_1416 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln115_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal select_ln114_fu_788_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln114_reg_1454 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal add_ln116_fu_794_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln116_reg_1460 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln114_1_fu_809_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln114_1_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal trunc_ln115_fu_816_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln115_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_4_fu_823_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_4_reg_1475 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub394_fu_829_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub394_reg_1480 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln134_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_1491 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal select_ln133_fu_892_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln133_reg_1518 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal add_ln135_fu_898_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln135_reg_1524 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln133_1_fu_913_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln133_1_reg_1529 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal trunc_ln134_fu_920_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln134_reg_1534 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_5_fu_927_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_5_reg_1539 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub493_fu_933_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub493_reg_1544 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln153_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln153_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal select_ln152_fu_996_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln152_reg_1582 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal add_ln154_fu_1002_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln154_reg_1588 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln152_1_fu_1017_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln152_1_reg_1593 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal trunc_ln153_fu_1024_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln153_reg_1598 : STD_LOGIC_VECTOR (0 downto 0);
    signal numBF_6_fu_1031_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_6_reg_1603 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub592_fu_1037_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub592_reg_1608 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln171_fu_1083_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln171_reg_1616 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal select_ln171_1_fu_1097_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln171_1_reg_1623 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_fu_1105_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln172_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln173_fu_1114_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln173_reg_1633 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal numBF_7_fu_1136_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_7_reg_1638 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal sub691_fu_1142_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub691_reg_1643 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal stage_fu_96 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_2_fu_417_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln38_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_100 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten_fu_104 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln38_fu_336_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_1_fu_108 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_4_fu_488_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln57_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_112 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten6_fu_116 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln57_fu_440_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_3_fu_120 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_6_fu_626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln76_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_124 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten13_fu_128 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln76_fu_545_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_5_fu_132 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_8_fu_730_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln95_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_136 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten20_fu_140 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln95_fu_649_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_7_fu_144 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_10_fu_834_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln114_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_148 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten27_fu_152 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln114_fu_753_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_9_fu_156 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_12_fu_938_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln133_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_160 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten34_fu_164 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln133_fu_857_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_11_fu_168 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_14_fu_1042_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln152_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_6_fu_172 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten41_fu_176 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln152_fu_961_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_13_fu_180 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_15_fu_1119_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln171_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_7_fu_184 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten48_fu_188 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln171_fu_1065_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln38_1_fu_386_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln40_fu_403_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_1_fu_501_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln59_fu_518_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln76_1_fu_595_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln78_fu_612_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln95_1_fu_699_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln97_fu_716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln114_1_fu_803_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln116_fu_820_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln133_1_fu_907_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln135_fu_924_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln152_1_fu_1011_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln154_fu_1028_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln172_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln171_1_fu_1091_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln173_fu_1133_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1648_ce : STD_LOGIC;
    signal grp_fu_1652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1652_ce : STD_LOGIC;
    signal grp_fu_1656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_ce : STD_LOGIC;
    signal grp_fu_1660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_ce : STD_LOGIC;
    signal grp_fu_1664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_ce : STD_LOGIC;
    signal grp_fu_1668_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_fft_Pipeline_VITIS_LOOP_41_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln41 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln38_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_0_ce0 : OUT STD_LOGIC;
        X_R_0_we0 : OUT STD_LOGIC;
        X_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_0_ce1 : OUT STD_LOGIC;
        X_R_0_we1 : OUT STD_LOGIC;
        X_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_0_ce0 : OUT STD_LOGIC;
        X_I_0_we0 : OUT STD_LOGIC;
        X_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_0_ce1 : OUT STD_LOGIC;
        X_I_0_we1 : OUT STD_LOGIC;
        X_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_60_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln60 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln57_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_1_ce0 : OUT STD_LOGIC;
        X_R_1_we0 : OUT STD_LOGIC;
        X_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_1_ce1 : OUT STD_LOGIC;
        X_R_1_we1 : OUT STD_LOGIC;
        X_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_1_ce0 : OUT STD_LOGIC;
        X_I_1_we0 : OUT STD_LOGIC;
        X_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_1_ce1 : OUT STD_LOGIC;
        X_I_1_we1 : OUT STD_LOGIC;
        X_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_79_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln79 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln76_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_2_ce0 : OUT STD_LOGIC;
        X_R_2_we0 : OUT STD_LOGIC;
        X_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_2_ce1 : OUT STD_LOGIC;
        X_R_2_we1 : OUT STD_LOGIC;
        X_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_2_ce0 : OUT STD_LOGIC;
        X_I_2_we0 : OUT STD_LOGIC;
        X_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_2_ce1 : OUT STD_LOGIC;
        X_I_2_we1 : OUT STD_LOGIC;
        X_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_98_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln98 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln95_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_3_ce0 : OUT STD_LOGIC;
        X_R_3_we0 : OUT STD_LOGIC;
        X_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_3_ce1 : OUT STD_LOGIC;
        X_R_3_we1 : OUT STD_LOGIC;
        X_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_3_ce0 : OUT STD_LOGIC;
        X_I_3_we0 : OUT STD_LOGIC;
        X_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_3_ce1 : OUT STD_LOGIC;
        X_I_3_we1 : OUT STD_LOGIC;
        X_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_117_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln117 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln114_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_4_ce0 : OUT STD_LOGIC;
        X_R_4_we0 : OUT STD_LOGIC;
        X_R_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_4_ce1 : OUT STD_LOGIC;
        X_R_4_we1 : OUT STD_LOGIC;
        X_R_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_4_ce0 : OUT STD_LOGIC;
        X_I_4_we0 : OUT STD_LOGIC;
        X_I_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_4_ce1 : OUT STD_LOGIC;
        X_I_4_we1 : OUT STD_LOGIC;
        X_I_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_136_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln136 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln133_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_5_ce0 : OUT STD_LOGIC;
        X_R_5_we0 : OUT STD_LOGIC;
        X_R_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_5_ce1 : OUT STD_LOGIC;
        X_R_5_we1 : OUT STD_LOGIC;
        X_R_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_5_ce0 : OUT STD_LOGIC;
        X_I_5_we0 : OUT STD_LOGIC;
        X_I_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_5_ce1 : OUT STD_LOGIC;
        X_I_5_we1 : OUT STD_LOGIC;
        X_I_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_155_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln155 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln152_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_6_ce0 : OUT STD_LOGIC;
        X_R_6_we0 : OUT STD_LOGIC;
        X_R_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_6_ce1 : OUT STD_LOGIC;
        X_R_6_we1 : OUT STD_LOGIC;
        X_R_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_6_ce0 : OUT STD_LOGIC;
        X_I_6_we0 : OUT STD_LOGIC;
        X_I_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_6_ce1 : OUT STD_LOGIC;
        X_I_6_we1 : OUT STD_LOGIC;
        X_I_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_fft_Pipeline_VITIS_LOOP_174_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln174 : IN STD_LOGIC_VECTOR (3 downto 0);
        select_ln171_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_7_ce0 : OUT STD_LOGIC;
        X_R_7_we0 : OUT STD_LOGIC;
        X_R_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_7_ce1 : OUT STD_LOGIC;
        X_R_7_we1 : OUT STD_LOGIC;
        X_R_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_7_ce0 : OUT STD_LOGIC;
        X_I_7_we0 : OUT STD_LOGIC;
        X_I_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_7_ce1 : OUT STD_LOGIC;
        X_I_7_we1 : OUT STD_LOGIC;
        X_I_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC );
    end component;


    component main_faddfsub_32ns_32ns_32_10_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_8_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fft_cos_coefficients_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fft_sin_coefficients_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cos_coefficients_table_U : component main_fft_cos_coefficients_table_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_coefficients_table_address0,
        ce0 => cos_coefficients_table_ce0,
        q0 => cos_coefficients_table_q0);

    sin_coefficients_table_U : component main_fft_sin_coefficients_table_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_coefficients_table_address0,
        ce0 => sin_coefficients_table_ce0,
        q0 => sin_coefficients_table_q0);

    grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192 : component main_fft_Pipeline_VITIS_LOOP_41_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_ready,
        numBF => numBF_reg_1222,
        zext_ln41 => sub9_reg_1227,
        select_ln38_1 => trunc_ln39_reg_1217,
        X_R_0_address0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address0,
        X_R_0_ce0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce0,
        X_R_0_we0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we0,
        X_R_0_d0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d0,
        X_R_0_q0 => X_R_0_q0,
        X_R_0_address1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address1,
        X_R_0_ce1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce1,
        X_R_0_we1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we1,
        X_R_0_d1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d1,
        X_R_0_q1 => X_R_0_q1,
        X_I_0_address0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address0,
        X_I_0_ce0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce0,
        X_I_0_we0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we0,
        X_I_0_d0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d0,
        X_I_0_q0 => X_I_0_q0,
        X_I_0_address1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address1,
        X_I_0_ce1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce1,
        X_I_0_we1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we1,
        X_I_0_d1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d1,
        X_I_0_q1 => X_I_0_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207 : component main_fft_Pipeline_VITIS_LOOP_60_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_ready,
        numBF_1 => numBF_1_reg_1283,
        zext_ln60 => sub97_reg_1288,
        select_ln57_1 => trunc_ln58_reg_1278,
        X_R_1_address0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address0,
        X_R_1_ce0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce0,
        X_R_1_we0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we0,
        X_R_1_d0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d0,
        X_R_1_q0 => X_R_1_q0,
        X_R_1_address1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address1,
        X_R_1_ce1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce1,
        X_R_1_we1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we1,
        X_R_1_d1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d1,
        X_R_1_q1 => X_R_1_q1,
        X_I_1_address0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address0,
        X_I_1_ce0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce0,
        X_I_1_we0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we0,
        X_I_1_d0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d0,
        X_I_1_q0 => X_I_1_q0,
        X_I_1_address1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address1,
        X_I_1_ce1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce1,
        X_I_1_we1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we1,
        X_I_1_d1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d1,
        X_I_1_q1 => X_I_1_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222 : component main_fft_Pipeline_VITIS_LOOP_79_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_ready,
        numBF_2 => numBF_2_reg_1347,
        zext_ln79 => sub196_reg_1352,
        select_ln76_1 => trunc_ln77_reg_1342,
        X_R_2_address0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address0,
        X_R_2_ce0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce0,
        X_R_2_we0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we0,
        X_R_2_d0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d0,
        X_R_2_q0 => X_R_2_q0,
        X_R_2_address1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address1,
        X_R_2_ce1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce1,
        X_R_2_we1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we1,
        X_R_2_d1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d1,
        X_R_2_q1 => X_R_2_q1,
        X_I_2_address0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address0,
        X_I_2_ce0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce0,
        X_I_2_we0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we0,
        X_I_2_d0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d0,
        X_I_2_q0 => X_I_2_q0,
        X_I_2_address1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address1,
        X_I_2_ce1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce1,
        X_I_2_we1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we1,
        X_I_2_d1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d1,
        X_I_2_q1 => X_I_2_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237 : component main_fft_Pipeline_VITIS_LOOP_98_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_ready,
        numBF_3 => numBF_3_reg_1411,
        zext_ln98 => sub295_reg_1416,
        select_ln95_1 => trunc_ln96_reg_1406,
        X_R_3_address0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address0,
        X_R_3_ce0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce0,
        X_R_3_we0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we0,
        X_R_3_d0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d0,
        X_R_3_q0 => X_R_3_q0,
        X_R_3_address1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address1,
        X_R_3_ce1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce1,
        X_R_3_we1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we1,
        X_R_3_d1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d1,
        X_R_3_q1 => X_R_3_q1,
        X_I_3_address0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address0,
        X_I_3_ce0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce0,
        X_I_3_we0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we0,
        X_I_3_d0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d0,
        X_I_3_q0 => X_I_3_q0,
        X_I_3_address1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address1,
        X_I_3_ce1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce1,
        X_I_3_we1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we1,
        X_I_3_d1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d1,
        X_I_3_q1 => X_I_3_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252 : component main_fft_Pipeline_VITIS_LOOP_117_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_ready,
        numBF_4 => numBF_4_reg_1475,
        zext_ln117 => sub394_reg_1480,
        select_ln114_1 => trunc_ln115_reg_1470,
        X_R_4_address0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address0,
        X_R_4_ce0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce0,
        X_R_4_we0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we0,
        X_R_4_d0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d0,
        X_R_4_q0 => X_R_4_q0,
        X_R_4_address1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address1,
        X_R_4_ce1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce1,
        X_R_4_we1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we1,
        X_R_4_d1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d1,
        X_R_4_q1 => X_R_4_q1,
        X_I_4_address0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address0,
        X_I_4_ce0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce0,
        X_I_4_we0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we0,
        X_I_4_d0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d0,
        X_I_4_q0 => X_I_4_q0,
        X_I_4_address1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address1,
        X_I_4_ce1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce1,
        X_I_4_we1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we1,
        X_I_4_d1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d1,
        X_I_4_q1 => X_I_4_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267 : component main_fft_Pipeline_VITIS_LOOP_136_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_ready,
        numBF_5 => numBF_5_reg_1539,
        zext_ln136 => sub493_reg_1544,
        select_ln133_1 => trunc_ln134_reg_1534,
        X_R_5_address0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address0,
        X_R_5_ce0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce0,
        X_R_5_we0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we0,
        X_R_5_d0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d0,
        X_R_5_q0 => X_R_5_q0,
        X_R_5_address1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address1,
        X_R_5_ce1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce1,
        X_R_5_we1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we1,
        X_R_5_d1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d1,
        X_R_5_q1 => X_R_5_q1,
        X_I_5_address0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address0,
        X_I_5_ce0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce0,
        X_I_5_we0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we0,
        X_I_5_d0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d0,
        X_I_5_q0 => X_I_5_q0,
        X_I_5_address1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address1,
        X_I_5_ce1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce1,
        X_I_5_we1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we1,
        X_I_5_d1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d1,
        X_I_5_q1 => X_I_5_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282 : component main_fft_Pipeline_VITIS_LOOP_155_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_ready,
        numBF_6 => numBF_6_reg_1603,
        zext_ln155 => sub592_reg_1608,
        select_ln152_1 => trunc_ln153_reg_1598,
        X_R_6_address0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address0,
        X_R_6_ce0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce0,
        X_R_6_we0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we0,
        X_R_6_d0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d0,
        X_R_6_q0 => X_R_6_q0,
        X_R_6_address1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address1,
        X_R_6_ce1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce1,
        X_R_6_we1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we1,
        X_R_6_d1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d1,
        X_R_6_q1 => X_R_6_q1,
        X_I_6_address0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address0,
        X_I_6_ce0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce0,
        X_I_6_we0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we0,
        X_I_6_d0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d0,
        X_I_6_q0 => X_I_6_q0,
        X_I_6_address1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address1,
        X_I_6_ce1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce1,
        X_I_6_we1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we1,
        X_I_6_d1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d1,
        X_I_6_q1 => X_I_6_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297 : component main_fft_Pipeline_VITIS_LOOP_174_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_ready,
        numBF_7 => numBF_7_reg_1638,
        zext_ln174 => sub691_reg_1643,
        select_ln171_1 => trunc_ln172_reg_1628,
        X_R_7_address0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address0,
        X_R_7_ce0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce0,
        X_R_7_we0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we0,
        X_R_7_d0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d0,
        X_R_7_q0 => X_R_7_q0,
        X_R_7_address1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address1,
        X_R_7_ce1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce1,
        X_R_7_we1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we1,
        X_R_7_d1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d1,
        X_R_7_q1 => X_R_7_q1,
        X_I_7_address0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address0,
        X_I_7_ce0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce0,
        X_I_7_we0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we0,
        X_I_7_d0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d0,
        X_I_7_q0 => X_I_7_q0,
        X_I_7_address1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address1,
        X_I_7_ce1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce1,
        X_I_7_we1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we1,
        X_I_7_d1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d1,
        X_I_7_q1 => X_I_7_q1,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        grp_fu_1648_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din1,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din1,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din1,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din1,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_ce);

    faddfsub_32ns_32ns_32_10_full_dsp_1_U105 : component main_faddfsub_32ns_32ns_32_10_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1648_p0,
        din1 => grp_fu_1648_p1,
        opcode => grp_fu_1648_opcode,
        ce => grp_fu_1648_ce,
        dout => grp_fu_1648_p2);

    faddfsub_32ns_32ns_32_10_full_dsp_1_U106 : component main_faddfsub_32ns_32ns_32_10_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1652_p0,
        din1 => grp_fu_1652_p1,
        opcode => grp_fu_1652_opcode,
        ce => grp_fu_1652_ce,
        dout => grp_fu_1652_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U107 : component main_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1656_p0,
        din1 => grp_fu_1656_p1,
        ce => grp_fu_1656_ce,
        dout => grp_fu_1656_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U108 : component main_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1660_p0,
        din1 => grp_fu_1660_p1,
        ce => grp_fu_1660_ce,
        dout => grp_fu_1660_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U109 : component main_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1664_p0,
        din1 => grp_fu_1664_p1,
        ce => grp_fu_1664_ce,
        dout => grp_fu_1664_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U110 : component main_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1668_p0,
        din1 => grp_fu_1668_p1,
        ce => grp_fu_1668_ce,
        dout => grp_fu_1668_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln38_fu_330_p2 = ap_const_lv1_1))) then 
                i_1_fu_112 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_1_fu_112 <= select_ln57_1_reg_1273;
            end if; 
        end if;
    end process;

    i_2_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln57_fu_434_p2 = ap_const_lv1_1))) then 
                i_2_fu_124 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_2_fu_124 <= select_ln76_1_reg_1337;
            end if; 
        end if;
    end process;

    i_3_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln76_fu_539_p2 = ap_const_lv1_1))) then 
                i_3_fu_136 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                i_3_fu_136 <= select_ln95_1_reg_1401;
            end if; 
        end if;
    end process;

    i_4_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln95_fu_643_p2 = ap_const_lv1_1))) then 
                i_4_fu_148 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                i_4_fu_148 <= select_ln114_1_reg_1465;
            end if; 
        end if;
    end process;

    i_5_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln114_fu_747_p2 = ap_const_lv1_1))) then 
                i_5_fu_160 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                i_5_fu_160 <= select_ln133_1_reg_1529;
            end if; 
        end if;
    end process;

    i_6_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln133_fu_851_p2 = ap_const_lv1_1))) then 
                i_6_fu_172 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                i_6_fu_172 <= select_ln152_1_reg_1593;
            end if; 
        end if;
    end process;

    i_7_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln152_fu_955_p2 = ap_const_lv1_1))) then 
                i_7_fu_184 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                i_7_fu_184 <= select_ln171_1_reg_1623;
            end if; 
        end if;
    end process;

    i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_100 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_fu_100 <= select_ln38_1_reg_1212;
            end if; 
        end if;
    end process;

    indvar_flatten13_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln57_fu_434_p2 = ap_const_lv1_1))) then 
                indvar_flatten13_fu_128 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln76_fu_539_p2 = ap_const_lv1_0))) then 
                indvar_flatten13_fu_128 <= add_ln76_fu_545_p2;
            end if; 
        end if;
    end process;

    indvar_flatten20_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln76_fu_539_p2 = ap_const_lv1_1))) then 
                indvar_flatten20_fu_140 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln95_fu_643_p2 = ap_const_lv1_0))) then 
                indvar_flatten20_fu_140 <= add_ln95_fu_649_p2;
            end if; 
        end if;
    end process;

    indvar_flatten27_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln95_fu_643_p2 = ap_const_lv1_1))) then 
                indvar_flatten27_fu_152 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln114_fu_747_p2 = ap_const_lv1_0))) then 
                indvar_flatten27_fu_152 <= add_ln114_fu_753_p2;
            end if; 
        end if;
    end process;

    indvar_flatten34_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln114_fu_747_p2 = ap_const_lv1_1))) then 
                indvar_flatten34_fu_164 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln133_fu_851_p2 = ap_const_lv1_0))) then 
                indvar_flatten34_fu_164 <= add_ln133_fu_857_p2;
            end if; 
        end if;
    end process;

    indvar_flatten41_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln133_fu_851_p2 = ap_const_lv1_1))) then 
                indvar_flatten41_fu_176 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln152_fu_955_p2 = ap_const_lv1_0))) then 
                indvar_flatten41_fu_176 <= add_ln152_fu_961_p2;
            end if; 
        end if;
    end process;

    indvar_flatten48_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln152_fu_955_p2 = ap_const_lv1_1))) then 
                indvar_flatten48_fu_188 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln171_fu_1059_p2 = ap_const_lv1_0))) then 
                indvar_flatten48_fu_188 <= add_ln171_fu_1065_p2;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln38_fu_330_p2 = ap_const_lv1_1))) then 
                indvar_flatten6_fu_116 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln57_fu_434_p2 = ap_const_lv1_0))) then 
                indvar_flatten6_fu_116 <= add_ln57_fu_440_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_104 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln38_fu_330_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_104 <= add_ln38_fu_336_p2;
            end if; 
        end if;
    end process;

    stage_11_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln133_fu_851_p2 = ap_const_lv1_1))) then 
                stage_11_fu_168 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                stage_11_fu_168 <= stage_14_fu_1042_p2;
            end if; 
        end if;
    end process;

    stage_13_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln152_fu_955_p2 = ap_const_lv1_1))) then 
                stage_13_fu_180 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                stage_13_fu_180 <= stage_15_fu_1119_p2;
            end if; 
        end if;
    end process;

    stage_1_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln38_fu_330_p2 = ap_const_lv1_1))) then 
                stage_1_fu_108 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                stage_1_fu_108 <= stage_4_fu_488_p2;
            end if; 
        end if;
    end process;

    stage_3_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln57_fu_434_p2 = ap_const_lv1_1))) then 
                stage_3_fu_120 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                stage_3_fu_120 <= stage_6_fu_626_p2;
            end if; 
        end if;
    end process;

    stage_5_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln76_fu_539_p2 = ap_const_lv1_1))) then 
                stage_5_fu_132 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                stage_5_fu_132 <= stage_8_fu_730_p2;
            end if; 
        end if;
    end process;

    stage_7_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln95_fu_643_p2 = ap_const_lv1_1))) then 
                stage_7_fu_144 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                stage_7_fu_144 <= stage_10_fu_834_p2;
            end if; 
        end if;
    end process;

    stage_9_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln114_fu_747_p2 = ap_const_lv1_1))) then 
                stage_9_fu_156 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                stage_9_fu_156 <= stage_12_fu_938_p2;
            end if; 
        end if;
    end process;

    stage_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                stage_fu_96 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                stage_fu_96 <= stage_2_fu_417_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                add_ln116_reg_1460 <= add_ln116_fu_794_p2;
                select_ln114_reg_1454 <= select_ln114_fu_788_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln135_reg_1524 <= add_ln135_fu_898_p2;
                select_ln133_reg_1518 <= select_ln133_fu_892_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln154_reg_1588 <= add_ln154_fu_1002_p2;
                select_ln152_reg_1582 <= select_ln152_fu_996_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                add_ln173_reg_1633 <= add_ln173_fu_1114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln40_reg_1207 <= add_ln40_fu_377_p2;
                select_ln38_reg_1201 <= select_ln38_fu_371_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln59_reg_1268 <= add_ln59_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln78_reg_1332 <= add_ln78_fu_586_p2;
                select_ln76_reg_1326 <= select_ln76_fu_580_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln97_reg_1396 <= add_ln97_fu_690_p2;
                select_ln95_reg_1390 <= select_ln95_fu_684_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                icmp_ln115_reg_1427 <= icmp_ln115_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                icmp_ln134_reg_1491 <= icmp_ln134_fu_866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                icmp_ln153_reg_1555 <= icmp_ln153_fu_970_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln39_reg_1174 <= icmp_ln39_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln58_reg_1235 <= icmp_ln58_fu_449_p2;
                select_ln57_reg_1240 <= select_ln57_fu_455_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                icmp_ln77_reg_1299 <= icmp_ln77_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                icmp_ln96_reg_1363 <= icmp_ln96_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                numBF_1_reg_1283 <= numBF_1_fu_521_p2;
                select_ln57_1_reg_1273 <= select_ln57_1_fu_507_p3;
                sub97_reg_1288 <= sub97_fu_527_p2;
                trunc_ln58_reg_1278 <= trunc_ln58_fu_514_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                numBF_2_reg_1347 <= numBF_2_fu_615_p2;
                select_ln76_1_reg_1337 <= select_ln76_1_fu_601_p3;
                sub196_reg_1352 <= sub196_fu_621_p2;
                trunc_ln77_reg_1342 <= trunc_ln77_fu_608_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                numBF_3_reg_1411 <= numBF_3_fu_719_p2;
                select_ln95_1_reg_1401 <= select_ln95_1_fu_705_p3;
                sub295_reg_1416 <= sub295_fu_725_p2;
                trunc_ln96_reg_1406 <= trunc_ln96_fu_712_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                numBF_4_reg_1475 <= numBF_4_fu_823_p2;
                select_ln114_1_reg_1465 <= select_ln114_1_fu_809_p3;
                sub394_reg_1480 <= sub394_fu_829_p2;
                trunc_ln115_reg_1470 <= trunc_ln115_fu_816_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                numBF_5_reg_1539 <= numBF_5_fu_927_p2;
                select_ln133_1_reg_1529 <= select_ln133_1_fu_913_p3;
                sub493_reg_1544 <= sub493_fu_933_p2;
                trunc_ln134_reg_1534 <= trunc_ln134_fu_920_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                numBF_6_reg_1603 <= numBF_6_fu_1031_p2;
                select_ln152_1_reg_1593 <= select_ln152_1_fu_1017_p3;
                sub592_reg_1608 <= sub592_fu_1037_p2;
                trunc_ln153_reg_1598 <= trunc_ln153_fu_1024_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                numBF_7_reg_1638 <= numBF_7_fu_1136_p2;
                sub691_reg_1643 <= sub691_fu_1142_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                numBF_reg_1222 <= numBF_fu_406_p2;
                select_ln38_1_reg_1212 <= select_ln38_1_fu_392_p3;
                sub9_reg_1227 <= sub9_fu_412_p2;
                trunc_ln39_reg_1217 <= trunc_ln39_fu_399_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                select_ln171_1_reg_1623 <= select_ln171_1_fu_1097_p3;
                select_ln171_reg_1616 <= select_ln171_fu_1083_p3;
                trunc_ln172_reg_1628 <= trunc_ln172_fu_1105_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state27, ap_CS_fsm_state32, ap_CS_fsm_state37, grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41, icmp_ln38_fu_330_p2, icmp_ln57_fu_434_p2, icmp_ln76_fu_539_p2, icmp_ln95_fu_643_p2, icmp_ln114_fu_747_p2, icmp_ln133_fu_851_p2, icmp_ln152_fu_955_p2, icmp_ln171_fu_1059_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln38_fu_330_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln57_fu_434_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln76_fu_539_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln95_fu_643_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln114_fu_747_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln133_fu_851_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (icmp_ln152_fu_955_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln171_fu_1059_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    X_I_0_address0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address0;
    X_I_0_address1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_address1;
    X_I_0_ce0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce0;
    X_I_0_ce1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_ce1;
    X_I_0_d0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d0;
    X_I_0_d1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_d1;
    X_I_0_we0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we0;
    X_I_0_we1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_I_0_we1;
    X_I_1_address0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address0;
    X_I_1_address1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_address1;
    X_I_1_ce0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce0;
    X_I_1_ce1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_ce1;
    X_I_1_d0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d0;
    X_I_1_d1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_d1;
    X_I_1_we0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we0;
    X_I_1_we1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_I_1_we1;
    X_I_2_address0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address0;
    X_I_2_address1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_address1;
    X_I_2_ce0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce0;
    X_I_2_ce1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_ce1;
    X_I_2_d0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d0;
    X_I_2_d1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_d1;
    X_I_2_we0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we0;
    X_I_2_we1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_I_2_we1;
    X_I_3_address0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address0;
    X_I_3_address1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_address1;
    X_I_3_ce0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce0;
    X_I_3_ce1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_ce1;
    X_I_3_d0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d0;
    X_I_3_d1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_d1;
    X_I_3_we0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we0;
    X_I_3_we1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_I_3_we1;
    X_I_4_address0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address0;
    X_I_4_address1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_address1;
    X_I_4_ce0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce0;
    X_I_4_ce1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_ce1;
    X_I_4_d0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d0;
    X_I_4_d1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_d1;
    X_I_4_we0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we0;
    X_I_4_we1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_I_4_we1;
    X_I_5_address0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address0;
    X_I_5_address1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_address1;
    X_I_5_ce0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce0;
    X_I_5_ce1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_ce1;
    X_I_5_d0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d0;
    X_I_5_d1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_d1;
    X_I_5_we0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we0;
    X_I_5_we1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_I_5_we1;
    X_I_6_address0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address0;
    X_I_6_address1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_address1;
    X_I_6_ce0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce0;
    X_I_6_ce1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_ce1;
    X_I_6_d0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d0;
    X_I_6_d1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_d1;
    X_I_6_we0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we0;
    X_I_6_we1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_I_6_we1;
    X_I_7_address0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address0;
    X_I_7_address1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_address1;
    X_I_7_ce0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce0;
    X_I_7_ce1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_ce1;
    X_I_7_d0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d0;
    X_I_7_d1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_d1;
    X_I_7_we0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we0;
    X_I_7_we1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_I_7_we1;
    X_R_0_address0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address0;
    X_R_0_address1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_address1;
    X_R_0_ce0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce0;
    X_R_0_ce1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_ce1;
    X_R_0_d0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d0;
    X_R_0_d1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_d1;
    X_R_0_we0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we0;
    X_R_0_we1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_X_R_0_we1;
    X_R_1_address0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address0;
    X_R_1_address1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_address1;
    X_R_1_ce0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce0;
    X_R_1_ce1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_ce1;
    X_R_1_d0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d0;
    X_R_1_d1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_d1;
    X_R_1_we0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we0;
    X_R_1_we1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_X_R_1_we1;
    X_R_2_address0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address0;
    X_R_2_address1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_address1;
    X_R_2_ce0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce0;
    X_R_2_ce1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_ce1;
    X_R_2_d0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d0;
    X_R_2_d1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_d1;
    X_R_2_we0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we0;
    X_R_2_we1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_X_R_2_we1;
    X_R_3_address0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address0;
    X_R_3_address1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_address1;
    X_R_3_ce0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce0;
    X_R_3_ce1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_ce1;
    X_R_3_d0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d0;
    X_R_3_d1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_d1;
    X_R_3_we0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we0;
    X_R_3_we1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_X_R_3_we1;
    X_R_4_address0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address0;
    X_R_4_address1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_address1;
    X_R_4_ce0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce0;
    X_R_4_ce1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_ce1;
    X_R_4_d0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d0;
    X_R_4_d1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_d1;
    X_R_4_we0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we0;
    X_R_4_we1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_X_R_4_we1;
    X_R_5_address0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address0;
    X_R_5_address1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_address1;
    X_R_5_ce0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce0;
    X_R_5_ce1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_ce1;
    X_R_5_d0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d0;
    X_R_5_d1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_d1;
    X_R_5_we0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we0;
    X_R_5_we1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_X_R_5_we1;
    X_R_6_address0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address0;
    X_R_6_address1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_address1;
    X_R_6_ce0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce0;
    X_R_6_ce1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_ce1;
    X_R_6_d0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d0;
    X_R_6_d1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_d1;
    X_R_6_we0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we0;
    X_R_6_we1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_X_R_6_we1;
    X_R_7_address0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address0;
    X_R_7_address1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_address1;
    X_R_7_ce0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce0;
    X_R_7_ce1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_ce1;
    X_R_7_d0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d0;
    X_R_7_d1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_d1;
    X_R_7_we0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we0;
    X_R_7_we1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_X_R_7_we1;
    add_ln114_1_fu_803_p2 <= std_logic_vector(unsigned(i_4_fu_148) + unsigned(ap_const_lv2_1));
    add_ln114_fu_753_p2 <= std_logic_vector(unsigned(indvar_flatten27_fu_152) + unsigned(ap_const_lv5_1));
    add_ln116_fu_794_p2 <= std_logic_vector(unsigned(select_ln114_fu_788_p3) + unsigned(ap_const_lv4_F));
    add_ln133_1_fu_907_p2 <= std_logic_vector(unsigned(i_5_fu_160) + unsigned(ap_const_lv2_1));
    add_ln133_fu_857_p2 <= std_logic_vector(unsigned(indvar_flatten34_fu_164) + unsigned(ap_const_lv5_1));
    add_ln135_fu_898_p2 <= std_logic_vector(unsigned(select_ln133_fu_892_p3) + unsigned(ap_const_lv4_F));
    add_ln152_1_fu_1011_p2 <= std_logic_vector(unsigned(i_6_fu_172) + unsigned(ap_const_lv2_1));
    add_ln152_fu_961_p2 <= std_logic_vector(unsigned(indvar_flatten41_fu_176) + unsigned(ap_const_lv5_1));
    add_ln154_fu_1002_p2 <= std_logic_vector(unsigned(select_ln152_fu_996_p3) + unsigned(ap_const_lv4_F));
    add_ln171_1_fu_1091_p2 <= std_logic_vector(unsigned(i_7_fu_184) + unsigned(ap_const_lv2_1));
    add_ln171_fu_1065_p2 <= std_logic_vector(unsigned(indvar_flatten48_fu_188) + unsigned(ap_const_lv5_1));
    add_ln173_fu_1114_p2 <= std_logic_vector(unsigned(select_ln171_reg_1616) + unsigned(ap_const_lv4_F));
    add_ln38_1_fu_386_p2 <= std_logic_vector(unsigned(i_fu_100) + unsigned(ap_const_lv2_1));
    add_ln38_fu_336_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_104) + unsigned(ap_const_lv5_1));
    add_ln40_fu_377_p2 <= std_logic_vector(unsigned(select_ln38_fu_371_p3) + unsigned(ap_const_lv4_F));
    add_ln57_1_fu_501_p2 <= std_logic_vector(unsigned(i_1_fu_112) + unsigned(ap_const_lv2_1));
    add_ln57_fu_440_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_116) + unsigned(ap_const_lv5_1));
    add_ln59_fu_483_p2 <= std_logic_vector(unsigned(select_ln57_reg_1240) + unsigned(ap_const_lv4_F));
    add_ln76_1_fu_595_p2 <= std_logic_vector(unsigned(i_2_fu_124) + unsigned(ap_const_lv2_1));
    add_ln76_fu_545_p2 <= std_logic_vector(unsigned(indvar_flatten13_fu_128) + unsigned(ap_const_lv5_1));
    add_ln78_fu_586_p2 <= std_logic_vector(unsigned(select_ln76_fu_580_p3) + unsigned(ap_const_lv4_F));
    add_ln95_1_fu_699_p2 <= std_logic_vector(unsigned(i_3_fu_136) + unsigned(ap_const_lv2_1));
    add_ln95_fu_649_p2 <= std_logic_vector(unsigned(indvar_flatten20_fu_140) + unsigned(ap_const_lv5_1));
    add_ln97_fu_690_p2 <= std_logic_vector(unsigned(select_ln95_fu_684_p3) + unsigned(ap_const_lv4_F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state37, icmp_ln171_fu_1059_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln171_fu_1059_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state37, icmp_ln171_fu_1059_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln171_fu_1059_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cos_coefficients_table_address0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_address0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_address0;
        else 
            cos_coefficients_table_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cos_coefficients_table_ce0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_ce0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_cos_coefficients_table_ce0;
        else 
            cos_coefficients_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg;

    grp_fu_1648_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1648_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_ce;
        else 
            grp_fu_1648_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1648_opcode_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_opcode, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1648_opcode <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_opcode;
        else 
            grp_fu_1648_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1648_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1648_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din0;
        else 
            grp_fu_1648_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1648_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1648_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1648_p_din1;
        else 
            grp_fu_1648_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1652_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1652_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_ce;
        else 
            grp_fu_1652_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1652_opcode_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_opcode, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1652_opcode <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_opcode;
        else 
            grp_fu_1652_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1652_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1652_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din0;
        else 
            grp_fu_1652_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1652_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1652_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1652_p_din1;
        else 
            grp_fu_1652_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1656_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1656_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_ce;
        else 
            grp_fu_1656_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1656_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1656_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din0;
        else 
            grp_fu_1656_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1656_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1656_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1656_p_din1;
        else 
            grp_fu_1656_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1660_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1660_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_ce;
        else 
            grp_fu_1660_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1660_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1660_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din0;
        else 
            grp_fu_1660_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1660_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1660_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1660_p_din1;
        else 
            grp_fu_1660_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1664_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1664_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_ce;
        else 
            grp_fu_1664_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1664_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1664_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din0;
        else 
            grp_fu_1664_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1664_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1664_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1664_p_din1;
        else 
            grp_fu_1664_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1668_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_ce, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1668_ce <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_ce;
        else 
            grp_fu_1668_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1668_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1668_p0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din0;
        else 
            grp_fu_1668_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1668_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din1, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1668_p1 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_grp_fu_1668_p_din1;
        else 
            grp_fu_1668_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln114_fu_747_p2 <= "1" when (indvar_flatten27_fu_152 = ap_const_lv5_10) else "0";
    icmp_ln115_fu_762_p2 <= "1" when (stage_7_fu_144 = ap_const_lv4_9) else "0";
    icmp_ln133_fu_851_p2 <= "1" when (indvar_flatten34_fu_164 = ap_const_lv5_10) else "0";
    icmp_ln134_fu_866_p2 <= "1" when (stage_9_fu_156 = ap_const_lv4_9) else "0";
    icmp_ln152_fu_955_p2 <= "1" when (indvar_flatten41_fu_176 = ap_const_lv5_10) else "0";
    icmp_ln153_fu_970_p2 <= "1" when (stage_11_fu_168 = ap_const_lv4_9) else "0";
    icmp_ln171_fu_1059_p2 <= "1" when (indvar_flatten48_fu_188 = ap_const_lv5_10) else "0";
    icmp_ln172_fu_1077_p2 <= "1" when (stage_13_fu_180 = ap_const_lv4_9) else "0";
    icmp_ln38_fu_330_p2 <= "1" when (indvar_flatten_fu_104 = ap_const_lv5_10) else "0";
    icmp_ln39_fu_345_p2 <= "1" when (stage_fu_96 = ap_const_lv4_9) else "0";
    icmp_ln57_fu_434_p2 <= "1" when (indvar_flatten6_fu_116 = ap_const_lv5_10) else "0";
    icmp_ln58_fu_449_p2 <= "1" when (stage_1_fu_108 = ap_const_lv4_9) else "0";
    icmp_ln76_fu_539_p2 <= "1" when (indvar_flatten13_fu_128 = ap_const_lv5_10) else "0";
    icmp_ln77_fu_554_p2 <= "1" when (stage_3_fu_120 = ap_const_lv4_9) else "0";
    icmp_ln95_fu_643_p2 <= "1" when (indvar_flatten20_fu_140 = ap_const_lv5_10) else "0";
    icmp_ln96_fu_658_p2 <= "1" when (stage_5_fu_132 = ap_const_lv4_9) else "0";
    numBF_1_fu_521_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln59_fu_518_p1(8-1 downto 0)))));
    numBF_2_fu_615_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln78_fu_612_p1(8-1 downto 0)))));
    numBF_3_fu_719_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln97_fu_716_p1(8-1 downto 0)))));
    numBF_4_fu_823_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln116_fu_820_p1(8-1 downto 0)))));
    numBF_5_fu_927_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln135_fu_924_p1(8-1 downto 0)))));
    numBF_6_fu_1031_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln154_fu_1028_p1(8-1 downto 0)))));
    numBF_7_fu_1136_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln173_fu_1133_p1(8-1 downto 0)))));
    numBF_fu_406_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln40_fu_403_p1(8-1 downto 0)))));
    select_ln114_1_fu_809_p3 <= 
        add_ln114_1_fu_803_p2 when (icmp_ln115_reg_1427(0) = '1') else 
        i_4_fu_148;
    select_ln114_fu_788_p3 <= 
        ap_const_lv4_1 when (icmp_ln115_reg_1427(0) = '1') else 
        stage_7_fu_144;
    select_ln133_1_fu_913_p3 <= 
        add_ln133_1_fu_907_p2 when (icmp_ln134_reg_1491(0) = '1') else 
        i_5_fu_160;
    select_ln133_fu_892_p3 <= 
        ap_const_lv4_1 when (icmp_ln134_reg_1491(0) = '1') else 
        stage_9_fu_156;
    select_ln152_1_fu_1017_p3 <= 
        add_ln152_1_fu_1011_p2 when (icmp_ln153_reg_1555(0) = '1') else 
        i_6_fu_172;
    select_ln152_fu_996_p3 <= 
        ap_const_lv4_1 when (icmp_ln153_reg_1555(0) = '1') else 
        stage_11_fu_168;
    select_ln171_1_fu_1097_p3 <= 
        add_ln171_1_fu_1091_p2 when (icmp_ln172_fu_1077_p2(0) = '1') else 
        i_7_fu_184;
    select_ln171_fu_1083_p3 <= 
        ap_const_lv4_1 when (icmp_ln172_fu_1077_p2(0) = '1') else 
        stage_13_fu_180;
    select_ln38_1_fu_392_p3 <= 
        add_ln38_1_fu_386_p2 when (icmp_ln39_reg_1174(0) = '1') else 
        i_fu_100;
    select_ln38_fu_371_p3 <= 
        ap_const_lv4_1 when (icmp_ln39_reg_1174(0) = '1') else 
        stage_fu_96;
    select_ln57_1_fu_507_p3 <= 
        add_ln57_1_fu_501_p2 when (icmp_ln58_reg_1235(0) = '1') else 
        i_1_fu_112;
    select_ln57_fu_455_p3 <= 
        ap_const_lv4_1 when (icmp_ln58_fu_449_p2(0) = '1') else 
        stage_1_fu_108;
    select_ln76_1_fu_601_p3 <= 
        add_ln76_1_fu_595_p2 when (icmp_ln77_reg_1299(0) = '1') else 
        i_2_fu_124;
    select_ln76_fu_580_p3 <= 
        ap_const_lv4_1 when (icmp_ln77_reg_1299(0) = '1') else 
        stage_3_fu_120;
    select_ln95_1_fu_705_p3 <= 
        add_ln95_1_fu_699_p2 when (icmp_ln96_reg_1363(0) = '1') else 
        i_3_fu_136;
    select_ln95_fu_684_p3 <= 
        ap_const_lv4_1 when (icmp_ln96_reg_1363(0) = '1') else 
        stage_5_fu_132;

    sin_coefficients_table_address0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_address0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_address0;
        else 
            sin_coefficients_table_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    sin_coefficients_table_ce0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_ce0, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_sin_coefficients_table_ce0;
        else 
            sin_coefficients_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stage_10_fu_834_p2 <= std_logic_vector(unsigned(select_ln114_reg_1454) + unsigned(ap_const_lv4_1));
    stage_12_fu_938_p2 <= std_logic_vector(unsigned(select_ln133_reg_1518) + unsigned(ap_const_lv4_1));
    stage_14_fu_1042_p2 <= std_logic_vector(unsigned(select_ln152_reg_1582) + unsigned(ap_const_lv4_1));
    stage_15_fu_1119_p2 <= std_logic_vector(unsigned(select_ln171_reg_1616) + unsigned(ap_const_lv4_1));
    stage_2_fu_417_p2 <= std_logic_vector(unsigned(select_ln38_reg_1201) + unsigned(ap_const_lv4_1));
    stage_4_fu_488_p2 <= std_logic_vector(unsigned(select_ln57_reg_1240) + unsigned(ap_const_lv4_1));
    stage_6_fu_626_p2 <= std_logic_vector(unsigned(select_ln76_reg_1326) + unsigned(ap_const_lv4_1));
    stage_8_fu_730_p2 <= std_logic_vector(unsigned(select_ln95_reg_1390) + unsigned(ap_const_lv4_1));
    sub196_fu_621_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln76_reg_1326));
    sub295_fu_725_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln95_reg_1390));
    sub394_fu_829_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln114_reg_1454));
    sub493_fu_933_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln133_reg_1518));
    sub592_fu_1037_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln152_reg_1582));
    sub691_fu_1142_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln171_reg_1616));
    sub97_fu_527_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln57_reg_1240));
    sub9_fu_412_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln38_reg_1201));
    trunc_ln115_fu_816_p1 <= select_ln114_1_fu_809_p3(1 - 1 downto 0);
    trunc_ln134_fu_920_p1 <= select_ln133_1_fu_913_p3(1 - 1 downto 0);
    trunc_ln153_fu_1024_p1 <= select_ln152_1_fu_1017_p3(1 - 1 downto 0);
    trunc_ln172_fu_1105_p1 <= select_ln171_1_fu_1097_p3(1 - 1 downto 0);
    trunc_ln39_fu_399_p1 <= select_ln38_1_fu_392_p3(1 - 1 downto 0);
    trunc_ln58_fu_514_p1 <= select_ln57_1_fu_507_p3(1 - 1 downto 0);
    trunc_ln77_fu_608_p1 <= select_ln76_1_fu_601_p3(1 - 1 downto 0);
    trunc_ln96_fu_712_p1 <= select_ln95_1_fu_705_p3(1 - 1 downto 0);
    zext_ln116_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln116_reg_1460),8));
    zext_ln135_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln135_reg_1524),8));
    zext_ln154_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln154_reg_1588),8));
    zext_ln173_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln173_reg_1633),8));
    zext_ln40_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_reg_1207),8));
    zext_ln59_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_reg_1268),8));
    zext_ln78_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln78_reg_1332),8));
    zext_ln97_fu_716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln97_reg_1396),8));
end behav;
