#define CAP_MS_GPIO_BASE  0x4000
#define CAP_MS_SSI_BASE   0x2800
#define CAP_MS_WDT0_BASE  0x1400
#define CAP_MS_WDT1_BASE  0x1800
#define CAP_MS_WDT2_BASE  0x1C00
#define CAP_MS_WDT3_BASE  0x2000
#define CAP_MS_UART0_BASE 0x4800
#define CAP_MS_UART1_BASE 0x4C00
#define CAP_MS_I2C0_BASE  0x400
#define CAP_MS_I2C1_BASE  0x800
#define CAP_MS_I2C2_BASE  0xC00

//
// GPIO DEFINES
//

#define CAP_MS_GPIO_SWPORTA_DR_OFFSET    0x00
#define CAP_MS_GPIO_SWPORTA_DDR_OFFSET   0x04
#define CAP_MS_GPIO_SWPORTA_CTL_OFFSET   0x08
#define CAP_MS_GPIO_SWPORTB_DR_OFFSET    0x0C
#define CAP_MS_GPIO_SWPORTB_DDR_OFFSET   0x10
#define CAP_MS_GPIO_SWPORTB_CTL_OFFSET   0x14
#define CAP_MS_GPIO_SWPORTC_DR_OFFSET    0x18
#define CAP_MS_GPIO_SWPORTC_DDR_OFFSET   0x1C
#define CAP_MS_GPIO_SWPORTC_CTL_OFFSET   0x20
#define CAP_MS_GPIO_SWPORTD_DR_OFFSET    0x24
#define CAP_MS_GPIO_SWPORTD_DDR_OFFSET   0x28
#define CAP_MS_GPIO_SWPORTD_CTL_OFFSET   0x2C
#define CAP_MS_GPIO_INTEN_OFFSET         0x30
#define CAP_MS_GPIO_INTMASK_OFFSET       0x34
#define CAP_MS_GPIO_INTTYPE_LEVEL_OFFSET 0x38
#define CAP_MS_GPIO_INT_POLARITY_OFFSET  0x3C
#define CAP_MS_GPIO_INTSTATUS_OFFSET     0x40
#define CAP_MS_GPIO_RAW_INTSTATUS_OFFSET 0x44
#define CAP_MS_GPIO_DEBOUNCE_OFFSET      0x48
#define CAP_MS_GPIO_PORTA_EOI_OFFSET     0x4C
#define CAP_MS_GPIO_EXT_PORTA_OFFSET     0x50
#define CAP_MS_GPIO_EXT_PORTB_OFFSET     0x54
#define CAP_MS_GPIO_EXT_PORTC_OFFSET     0x58
#define CAP_MS_GPIO_EXT_PORTD_OFFSET     0x5C
#define CAP_MS_GPIO_LS_SYNC_OFFSET       0x60
#define CAP_MS_GPIO_ID_CODE_OFFSET       0x64
#define CAP_MS_GPIO_VER_ID_CODE_OFFSET   0x6C
#define CAP_MS_GPIO_CONFIGID_REG2_OFFSET 0x70
#define CAP_MS_GPIO_CONFIGID_REG1_OFFSET 0x74

//
// SSI DEFINES
//

#define CAP_SPI_SSI_CTRLR0_OFFSET      0x00
#define CAP_SPI_SSI_CTRLR1_OFFSET      0x04
#define CAP_SPI_SSI_SSIENR_OFFSET      0x08
#define CAP_SPI_SSI_MWCR_OFFSET        0x0C
#define CAP_SPI_SSI_SER_OFFSET         0x10
#define CAP_SPI_SSI_BAUDR_OFFSET       0x14
#define CAP_SPI_SSI_TXFTLR_OFFSET      0x18
#define CAP_SPI_SSI_RXFTLR_OFFSET      0x1C
#define CAP_SPI_SSI_TXFLR_OFFSET       0x20
#define CAP_SPI_SSI_RXFLR_OFFSET       0x24
#define CAP_SPI_SSI_SR_OFFSET          0x28
#define CAP_SPI_SSI_IMR_OFFSET         0x2C
#define CAP_SPI_SSI_ISR_OFFSET         0x30
#define CAP_SPI_SSI_RISR_OFFSET        0x34
#define CAP_SPI_SSI_TXOICR_OFFSET      0x38
#define CAP_SPI_SSI_RXOICR_OFFSET      0x3C
#define CAP_SPI_SSI_RXUICR_OFFSET      0x40
#define CAP_SPI_SSI_MSTICR_OFFSET      0x44
#define CAP_SPI_SSI_ICR_OFFSET         0x48
#define CAP_SPI_SSI_DMACR_OFFSET       0x4C
#define CAP_SPI_SSI_DMATDLR_OFFSET     0x50
#define CAP_SPI_SSI_DMARDLR_OFFSET     0x54
#define CAP_SPI_SSI_IDR_OFFSET         0x58
#define CAP_SPI_SSI_VERSION_ID_OFFSET  0x5C
#define CAP_SPI_SSI_DR_LOW_OFFSET      0x60
#define CAP_SPI_SSI_DR_HIGH_OFFSET     0x9C

//
// WDT Defines
//

#define CAP_MS_WDT_WDTCONTROLREG_OFFSET               0x00
#define CAP_MS_WDT_WDTTIMEOUTRANGEREG_OFFSET          0x04
#define CAP_MS_WDT_WDTCURRENTCOUNTERVALUEREG_OFFSET   0x08
#define CAP_MS_WDT_WDTCOUNTERRESETREG_OFFSET          0x0C
#define CAP_MS_WDT_WDTSTATREG_OFFSET                  0x10
#define CAP_MS_WDT_WDTEOIREG_OFFSET                   0x14
#define CAP_MS_WDT_WDTVIDREG_OFFSET                   0x18

#define CAP_MS_WDT_WDTCOMP_PARAMS_5_OFFSET            0xE4
#define CAP_MS_WDT_WDTCOMP_PARAMS_4_OFFSET            0xE8
#define CAP_MS_WDT_WDTCOMP_PARAMS_3_OFFSET            0xEC
#define CAP_MS_WDT_WDTCOMP_PARAMS_2_OFFSET            0xF0
#define CAP_MS_WDT_WDTCOMP_PARAMS_1_OFFSET            0xF4
#define CAP_MS_WDT_WDTCOMP_VERSION_OFFSET             0xF8
#define CAP_MS_WDT_WDTCOMP_TYPE_OFFSET                0xFC


//
// UART Defines
//

#define CAP_MS_UART_UARTRECEIVEBUFFERREG_OFFSET               0x00
#define CAP_MS_UART_UARTTRANSMITHOLDINGREG_OFFSET             0x00
#define CAP_MS_UART_UARTDIVISORLATCHLOW_OFFSET                0x00
#define CAP_MS_UART_UARTINTERRUPTENABLEREG_OFFSET             0x04
#define CAP_MS_UART_UARTDIVISORLATCHHIGH_OFFSET               0x04
#define CAP_MS_UART_UARTINTERRUPTIDENTIFICATIONREG_OFFSET     0x08
#define CAP_MS_UART_UARTFIFOCONTROLREG_OFFSET                 0x08
#define CAP_MS_UART_UARTLINECONTROLREG_OFFSET                 0x0C
#define CAP_MS_UART_UARTMODEMCONTROLREG_OFFSET                0x10
#define CAP_MS_UART_UARTLINESTATUSREG_OFFSET                  0x14
#define CAP_MS_UART_UARTMODEMSTATUSREG_OFFSET                 0x18
#define CAP_MS_UART_UARTSCRATCHPADREG_OFFSET                  0x1C
#define CAP_MS_UART_UARTLOWPOWERDIVISORLATCHLOW_OFFSET        0x20
#define CAP_MS_UART_UARTLOWPOWERDIVISORLATCHHIGH_OFFSET       0x24
#define CAP_MS_UART_UARTSHADOWRECEIVEBUFFERREGLOW_OFFSET      0x30
#define CAP_MS_UART_UARTSHADOWRECEIVEBUFFERREGHIGH_OFFSET     0x6C
#define CAP_MS_UART_UARTSHADOWTRANSMITHOLDINGREGLOW_OFFSET    0x30
#define CAP_MS_UART_UARTSHADOWTRANSMITHOLDINGREGHIGH_OFFSET   0x6C
#define CAP_MS_UART_UARTFIFOACCESSREG_OFFSET                  0x70
#define CAP_MS_UART_UARTTRANSMITFIFOREADREG_OFFSET            0x74
#define CAP_MS_UART_UARTRECEIVEFIFOWRITEREG_OFFSET            0x78
#define CAP_MS_UART_UARTUARTSTATUSREG_OFFSET                  0x7C
#define CAP_MS_UART_UARTTRANSMITFIFOLEVELREG_OFFSET           0x80
#define CAP_MS_UART_UARTRECEIVEFIFOLEVELREG_OFFSET            0x84
#define CAP_MS_UART_UARTSOFTWARERESETREG_OFFSET               0x88
#define CAP_MS_UART_UARTSHADOWREQUESTTOSENDREG_OFFSET         0x8C
#define CAP_MS_UART_UARTSHADOWBREAKCONTROLREG_OFFSET          0x90
#define CAP_MS_UART_UARTSHADOWDMAMODEREG_OFFSET               0x94
#define CAP_MS_UART_UARTSHADOWFIFOENABLEREG_OFFSET            0x98
#define CAP_MS_UART_UARTSHADOWRCVRTRIGGERREG_OFFSET           0x9C
#define CAP_MS_UART_UARTSHADOWTXEMPTYTRIGGERREG_OFFSET        0xA0
#define CAP_MS_UART_UARTHALTTXREG_OFFSET                      0xA4
#define CAP_MS_UART_UARTDMASAREG_OFFSET                       0xA8
#define CAP_MS_UART_UARTCIDREG_OFFSET                         0xF4
#define CAP_MS_UART_UARTCVREG_OFFSET                          0xF8
#define CAP_MS_UART_UARTPIDREG_OFFSET                         0xFC

//
// I2C Defines
//

#define CAP_MS_I2C_CON_OFFSET            0x00
#define CAP_MS_I2C_TAR_OFFSET            0x04
#define CAP_MS_I2C_SAR_OFFSET            0x08
#define CAP_MS_I2C_HS_MADDR_OFFSET       0x0C
#define CAP_MS_I2C_DATA_CMD_OFFSET       0x10
#define CAP_MS_I2C_SS_HCNT_OFFSET        0x14
#define CAP_MS_I2C_SS_LCNT_OFFSET        0x18
#define CAP_MS_I2C_FS_HCNT_OFFSET        0x1C
#define CAP_MS_I2C_FS_LCNT_OFFSET        0x20
#define CAP_MS_I2C_HS_HCNT_OFFSET        0x24
#define CAP_MS_I2C_HS_LCNT_OFFSET        0x28
#define CAP_MS_I2C_INTR_STAT_OFFSET      0x2C
#define CAP_MS_I2C_INTR_MASK_OFFSET      0x30
#define CAP_MS_I2C_RAW_INTR_STAT_OFFSET  0x34
#define CAP_MS_I2C_RX_TL_OFFSET          0x38
#define CAP_MS_I2C_TX_TL_OFFSET          0x3C
#define CAP_MS_I2C_CLR_INTR_OFFSET       0x40
#define CAP_MS_I2C_CLR_RX_UNDER_OFFSET   0x44
#define CAP_MS_I2C_CLR_RX_OVER_OFFSET    0x48
#define CAP_MS_I2C_CLR_TX_OVER_OFFSET    0x4C
#define CAP_MS_I2C_CLR_RD_REQ_OFFSET     0x50
#define CAP_MS_I2C_CLR_TX_ABRT_OFFSET    0x54
#define CAP_MS_I2C_CLR_RX_DONE_OFFSET    0x58
#define CAP_MS_I2C_CLR_ACTIVITY_OFFSET   0x5C
#define CAP_MS_I2C_CLR_STOP_DET_OFFSET   0x60
#define CAP_MS_I2C_CLR_START_DET_OFFSET  0x64
#define CAP_MS_I2C_CLR_GEN_CALL_OFFSET   0x68
#define CAP_MS_I2C_ENABLE_OFFSET         0x6C
#define CAP_MS_I2C_STATUS_OFFSET         0x70
#define CAP_MS_I2C_TXFLR_OFFSET          0x74
#define CAP_MS_I2C_RXFLR_OFFSET          0x78
#define CAP_MS_I2C_SRESET_OFFSET         0x7C
#define CAP_MS_I2C_TX_ABRT_SOURCE_OFFSET 0x80
#define CAP_MS_I2C_VERSION_ID_OFFSET     0xF8
#define CAP_MS_I2C_DMA_CR_OFFSET         0x88
#define CAP_MS_I2C_DMA_TDLR_OFFSET       0x8C
#define CAP_MS_I2C_DMA_RDLR_OFFSET       0x90
#define CAP_MS_I2C_PARAM_1_OFFSET        0xF4
#define CAP_MS_I2C_COMP_VERSION_OFFSET   0xF8
#define CAP_MS_I2C_COMP_TYPE_OFFSET      0xFC


#define CAP_CTC_CTC_RESET_CONTROL 0
#define CAP_CTC_CTC_RUN_CONTROL 1
#define CAP_CTC_CTC_MODE_CONTROL 2
#define CAP_CTC_CTC_STATUS 3
#define CAP_CTC_CTC_MUX_CONTROL 4
#define CAP_CTC_VALID_COUNT_CONTROL 5
#define CAP_CTC_VALID_COUNT_OBSERVATION 6
#define CAP_CTC_TOTAL_WRITES 7
#define CAP_CTC_TOTAL_READS 8
#define CAP_CTC_OVERRIDE_CTL 9
#define CAP_CTC_USER_OUTPUT 10
#define CAP_CTC_USER_INPUT 11
#define CAP_CTC_CTC_OPTION 15
#define CAP_CTC_REFRESH_CONTROL 25
#define CAP_CTC_REFRESH_STATUS 26
#define CAP_CTC_DATA_BURST_CONTROL 28
#define CAP_CTC_DATA_BUFFER_ADDRESS_MASK 29
#define CAP_CTC_WRITE_MIX 32
#define CAP_CTC_READ_MIX 33
#define CAP_CTC_BACK2BACK_TRANSACTION 34
#define CAP_CTC_TRANSACTION_PACING 35
#define CAP_CTC_ADDRESS_INCREMENT_SELECT 48
#define CAP_CTC_WRITE_ADDRESS_INIT_LO 50
#define CAP_CTC_WRITE_ADDRESS_INIT_HI 51
#define CAP_CTC_WRITE_ADDRESS_MAX_LO 52
#define CAP_CTC_WRITE_ADDRESS_MAX_HI 53
#define CAP_CTC_READ_ADDRESS_INIT_LO 54
#define CAP_CTC_READ_ADDRESS_INIT_HI 55
#define CAP_CTC_READ_ADDRESS_MAX_LO 56
#define CAP_CTC_READ_ADDRESS_MAX_HI 57
#define CAP_CTC_WRITE_ADDRESS_INC_VALUE 62
#define CAP_CTC_READ_ADDRESS_INC_VALUE 63
#define CAP_CTC_INC_DATA_INIT 64
#define CAP_CTC_INC_DATA 66
#define CAP_CTC_INC_DATA_MAX 67
#define CAP_CTC_PRBS_TYPE 96
#define CAP_CTC_CTC_RESETS 97
#define CAP_CTC_DATA_INITIALIZE_PRBS 100
#define CAP_CTC_DATA_SOURCE_BIT0_3 120
#define CAP_CTC_DATA_SOURCE_BIT0_2 121
#define CAP_CTC_DATA_SOURCE_BIT0_1 122
#define CAP_CTC_DATA_SOURCE_BIT0_0 123
#define CAP_CTC_DATA_SOURCE_BIT1_3 124
#define CAP_CTC_DATA_SOURCE_BIT1_2 125
#define CAP_CTC_DATA_SOURCE_BIT1_1 126
#define CAP_CTC_DATA_SOURCE_BIT1_0 127
#define CAP_CTC_ERROR_INJECTION_3 128
#define CAP_CTC_ERROR_INJECTION_2 129
#define CAP_CTC_ERROR_INJECTION_1 130
#define CAP_CTC_ERROR_INJECTION_0 131
#define CAP_CTC_WDATA_INVERT_3 132
#define CAP_CTC_WDATA_INVERT_2 133
#define CAP_CTC_WDATA_INVERT_1 134
#define CAP_CTC_WDATA_INVERT_0 135
#define CAP_CTC_RDATA_INVERT_3 136
#define CAP_CTC_RDATA_INVERT_2 137
#define CAP_CTC_RDATA_INVERT_1 138
#define CAP_CTC_RDATA_INVERT_0 139
#define CAP_CTC_ERROR_CONTROL_STATUS 141
#define CAP_CTC_INJECTION_ADDRESS_HIGH 144
#define CAP_CTC_INJECTION_ADDRESS_LOW 145
#define CAP_CTC_DATA_ERROR_INJECTION_CONTROL 147
#define CAP_CTC_ERROR_COUNT 168
#define CAP_CTC_ERROR_MASK 172
#define CAP_CTC_SAVE_ERROR_CONTROL 174
#define CAP_CTC_ERROR_CAPTURE_SELECTION 179
#define CAP_CTC_ERROR_WORD_3 180
#define CAP_CTC_ERROR_WORD_2 184
#define CAP_CTC_ERROR_WORD_1 188
#define CAP_CTC_ERROR_WORD_0 192
#define CAP_CTC_USER_DATA_ENABLE 198
#define CAP_CTC_USER_DATA_PTR 199
#define CAP_CTC_USER_DATA3 200
#define CAP_CTC_USER_DATA2 201
#define CAP_CTC_USER_DATA1 202
#define CAP_CTC_USER_DATA0 203
#define CAP_CTC_DATA_MASK 216
#define CAP_CTC_USER_ADDRESS_ENABLE 220
#define CAP_CTC_USER_ADDRESS_PTR 221
#define CAP_CTC_USER_ADDRESS_LSBS 222
#define CAP_CTC_USER_ADDRESS_INFO 223
#define CAP_CTC_SBUS_GROUP_BROADCAST_ADDRESS 230
#define CAP_CTC_SBUS_RX_CONTROL_BIST_MUX 252
#define CAP_CTC_SBUS_RX_CONTROL_IGNORE_BCAST 253

#define CAP_STOP_RESETS_ENABLES 0
#define CAP_STOP_BUSY_MONITOR 2
#define CAP_STOP_START_REGISTER_TRANSACTIONS 6
#define CAP_STOP_REGISTER_ADDRESS_REG 10
#define CAP_STOP_WRITE_DATA_REGISTER 12
#define CAP_STOP_READ_DATA_REG 20
#define CAP_STOP_APB_SBUS_GROUP_BROADCAST_ADDRESS 22
#define CAP_STOP_APB_IGNORE_BROADCAST 23
#define CAP_STOP_REVISION_FIELD 24

#define CAP_SBUS_SERDES_ID_CODE  0x01 
#define CAP_SBUS_SERDES_BCAST_ID 0xFF 
#define CAP_SBUS_CTRLR_ID_CODE   0x02 
#define CAP_SBUS_CTRLR_BCAST_ID  0xFE 
#define CAP_SBUS_SPICO_ID_CODE   0x03 
#define CAP_SBUS_SPICO_BCAST_ID  0xFD 
#define CAP_SBUS_QPI_ID_CODE     0x04 
#define CAP_SBUS_QPI_BCAST_ID    0xFC 
#define CAP_SBUS_FBD_ID_CODE     0x05 
#define CAP_SBUS_FBD_BCAST_ID    0xFB 
#define CAP_SBUS_PCS64B66B_ID_CODE  0x06 
#define CAP_SBUS_PCS64B66B_BCAST_ID 0xFA 
#define CAP_SBUS_FEC64B66B_ID_CODE  0x08 
#define CAP_SBUS_FEC64B66B_BCAST_ID 0xF8 
#define CAP_SBUS_PCIEPCS_ID_CODE     0x09 
#define CAP_SBUS_PCIEPCS_BCAST_ID    0xF7 
#define CAP_SBUS_AVAGOPLL_ID_CODE     0x0A 
#define CAP_SBUS_AVAGOPLL_BCAST_ID    0xF6 
#define CAP_SBUS_PMRO_ID_CODE     0x0B 
#define CAP_SBUS_PMRO_BCAST_ID    0xF5 
#define CAP_SBUS_DDRADDR_ID_CODE     0x0C 
#define CAP_SBUS_DDRADDR_BCAST_ID    0xF4 
#define CAP_SBUS_DDRDATA_ID_CODE     0x0D 
#define CAP_SBUS_DDRDATA_BCAST_ID    0xF3 
#define CAP_SBUS_DDRTRAIN_ID_CODE     0x0E 
#define CAP_SBUS_DDRTRAIN_BCAST_ID    0xF2 
#define CAP_SBUS_DDR_CTC_ID_CODE     0x0F 
#define CAP_SBUS_DDR_CTC_BCAST_ID    0xF1 
#define CAP_SBUS_DDR_STOP_ID_CODE     0x10 
#define CAP_SBUS_DDR_STOP_BCAST_ID    0xF0 
#define CAP_SBUS_THER_SEN_ID_CODE     0x11 
#define CAP_SBUS_THER_SEN_BCAST_ID    0xEF 
#define CAP_SBUS_RMON_ID_CODE     0x12 
#define CAP_SBUS_SERDES_PAM4_ID_CODE 0x15
#define CAP_SBUS_SERDES_PAM4_BCAST_ID 0xEE 
#define CAP_SBUS_SERDES_P1_ID_CODE 0x16
#define CAP_SBUS_SERDES_P1_BCAST_ID 0xED 
#define CAP_SBUS_MLD_ID_CODE 0x17
#define CAP_SBUS_MLD_BCAST_ID 0xEC 

// SBM -> HBMPLL -> M40 (ctc0-3) -> HBMPHY -> M41 (ctc4-7) -> SBM
// SBUS Master HBM Chain 
#define CAP_SBUS_MASTER_RCVR_ADDR    0x0
#define CAP_SBUS_HBM_PLL_RCVR_ADDR   0x1
#define CAP_SBUS_M40_CTC00_RCVR_ADDR 0x2
#define CAP_SBUS_M40_CTC01_RCVR_ADDR 0x3
#define CAP_SBUS_M40_STOP0_RCVR_ADDR 0x4
#define CAP_SBUS_M40_CTC10_RCVR_ADDR 0x5
#define CAP_SBUS_M40_CTC11_RCVR_ADDR 0x6
#define CAP_SBUS_M40_STOP1_RCVR_ADDR 0x7
#define CAP_SBUS_M40_CTC20_RCVR_ADDR 0x8
#define CAP_SBUS_M40_CTC21_RCVR_ADDR 0x9
#define CAP_SBUS_M40_STOP2_RCVR_ADDR 0xA
#define CAP_SBUS_M40_CTC30_RCVR_ADDR 0xB
#define CAP_SBUS_M40_CTC31_RCVR_ADDR 0xC
#define CAP_SBUS_M40_STOP3_RCVR_ADDR 0xD
#define CAP_SBUS_HBM_PHY_RCVR_ADDR   0xE
#define CAP_SBUS_M41_CTC00_RCVR_ADDR 0xF
#define CAP_SBUS_M41_CTC01_RCVR_ADDR 0x10
#define CAP_SBUS_M41_STOP0_RCVR_ADDR 0x11
#define CAP_SBUS_M41_CTC10_RCVR_ADDR 0x12
#define CAP_SBUS_M41_CTC11_RCVR_ADDR 0x13
#define CAP_SBUS_M41_STOP1_RCVR_ADDR 0x14
#define CAP_SBUS_M41_CTC20_RCVR_ADDR 0x15
#define CAP_SBUS_M41_CTC21_RCVR_ADDR 0x16
#define CAP_SBUS_M41_STOP2_RCVR_ADDR 0x17
#define CAP_SBUS_M41_CTC30_RCVR_ADDR 0x18
#define CAP_SBUS_M41_CTC31_RCVR_ADDR 0x19
#define CAP_SBUS_M41_STOP3_RCVR_ADDR 0x1A
