Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: GroupControl_A.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GroupControl_A.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GroupControl_A"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : GroupControl_A
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\Projects\PPI8255A\GroupControl.v" into library work
Parsing module <GroupControl_A>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GroupControl_A>.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 32: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 36: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 37: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 39: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 41: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Xilinx\Projects\PPI8255A\GroupControl.v" Line 42: Signal <Bus> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GroupControl_A>.
    Related source file is "C:\Xilinx\Projects\PPI8255A\GroupControl.v".
WARNING:Xst:647 - Input <Bus<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <GND_1_o_GND_1_o_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SmallPort[4]_GND_1_o_DLATCH_3_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SmallPort<4>> created at line 30
WARNING:Xst:737 - Found 1-bit latch for signal <SmallPort[4]_GND_1_o_DLATCH_5_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SmallPort<3>> created at line 30
    Found 1-bit tristate buffer for signal <SmallPort<2>> created at line 30
    Found 1-bit tristate buffer for signal <SmallPort<1>> created at line 30
WARNING:Xst:737 - Found 1-bit latch for signal <BigPort>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SmallPort[4]_GND_1_o_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <X_8_o_GND_8_o_DLATCH_7_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWR_5_o_GND_8_o_DLATCH_8_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SmallPort<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   5 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <GroupControl_A> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PWR_5_o_GND_8_o_DLATCH_8_q in unit <GroupControl_A>
    X_8_o_GND_8_o_DLATCH_7_q in unit <GroupControl_A>


Optimizing unit <GroupControl_A> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GroupControl_A, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GroupControl_A.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 2
#      LUT3                        : 7
#      LUT4                        : 6
# FlipFlops/Latches                : 8
#      LD                          : 6
#      LDE_1                       : 1
#      LDP                         : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 2
#      OBUFT                       : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  54576     0%  
 Number of Slice LUTs:                   18  out of  27288     0%  
    Number used as Logic:                18  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     18
   Number with an unused Flip Flop:      16  out of     18    88%  
   Number with an unused LUT:             0  out of     18     0%  
   Number of fully used LUT-FF pairs:     2  out of     18    11%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  13  out of    296     4%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)              | Load  |
------------------------------------------------------------+------------------------------------+-------+
GND_1_o_GND_1_o_OR_33_o(GND_1_o_GND_1_o_OR_33_o1:O)         | NONE(*)(GND_1_o_GND_1_o_DLATCH_2_q)| 4     |
GND_1_o_Bus[3]_AND_2_o(GND_1_o_Bus[3]_AND_2_o1:O)           | NONE(*)(BigPort)                   | 1     |
GND_1_o_GND_1_o_OR_45_o(GND_1_o_GND_1_o_OR_45_o1:O)         | NONE(*)(SmallPort_0)               | 1     |
X_8_o_GND_8_o_DLATCH_7_q_G(X_8_o_GND_8_o_DLATCH_7_q_G:O)    | NONE(*)(X_8_o_GND_8_o_DLATCH_7_q)  | 1     |
PWR_5_o_GND_8_o_DLATCH_8_q_G(PWR_5_o_GND_8_o_DLATCH_8_q_G:O)| NONE(*)(PWR_5_o_GND_8_o_DLATCH_8_q)| 1     |
------------------------------------------------------------+------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 3.876ns
   Maximum output required time after clock: 4.504ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_OR_33_o'
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Offset:              2.618ns (Levels of Logic = 2)
  Source:            Enable (PAD)
  Destination:       SmallPort[4]_GND_1_o_DLATCH_5_q (LATCH)
  Destination Clock: GND_1_o_GND_1_o_OR_33_o falling

  Data Path: Enable to SmallPort[4]_GND_1_o_DLATCH_5_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.156  Enable_IBUF (Enable_IBUF)
     LUT4:I0->O            1   0.203   0.000  Mmux_SmallPort[4]_Bus[0]_mux_8_OUT<3>11 (SmallPort[4]_Bus[0]_mux_8_OUT<3>)
     LD:D                      0.037          SmallPort[4]_GND_1_o_DLATCH_3_q
    ----------------------------------------
    Total                      2.618ns (1.462ns logic, 1.156ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_Bus[3]_AND_2_o'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              3.502ns (Levels of Logic = 2)
  Source:            Enable (PAD)
  Destination:       BigPort (LATCH)
  Destination Clock: GND_1_o_Bus[3]_AND_2_o rising

  Data Path: Enable to BigPort
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.137  Enable_IBUF (Enable_IBUF)
     LUT3:I0->O            2   0.205   0.616  GND_1_o_GND_1_o_OR_45_o1 (GND_1_o_GND_1_o_OR_45_o)
     LDE_1:GE                  0.322          BigPort
    ----------------------------------------
    Total                      3.502ns (1.749ns logic, 1.753ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_OR_45_o'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              3.550ns (Levels of Logic = 2)
  Source:            Bus<7> (PAD)
  Destination:       SmallPort_0 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_OR_45_o falling

  Data Path: Bus<7> to SmallPort_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  Bus_7_IBUF (Bus_7_IBUF)
     LUT3:I1->O            4   0.203   0.683  GND_1_o_Bus[3]_AND_2_o1 (GND_1_o_Bus[3]_AND_2_o)
     LDP:PRE                   0.430          SmallPort_0
    ----------------------------------------
    Total                      3.550ns (1.855ns logic, 1.695ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'X_8_o_GND_8_o_DLATCH_7_q_G'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              3.651ns (Levels of Logic = 3)
  Source:            Enable (PAD)
  Destination:       X_8_o_GND_8_o_DLATCH_7_q (LATCH)
  Destination Clock: X_8_o_GND_8_o_DLATCH_7_q_G falling

  Data Path: Enable to X_8_o_GND_8_o_DLATCH_7_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.137  Enable_IBUF (Enable_IBUF)
     LUT4:I1->O            2   0.205   0.845  GND_1_o_GND_1_o_AND_6_o1 (GND_1_o_GND_1_o_AND_6_o)
     LUT3:I0->O            1   0.205   0.000  X_8_o_GND_8_o_DLATCH_7_q_D (X_8_o_GND_8_o_DLATCH_7_q_D)
     LD:D                      0.037          X_8_o_GND_8_o_DLATCH_7_q
    ----------------------------------------
    Total                      3.651ns (1.669ns logic, 1.982ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PWR_5_o_GND_8_o_DLATCH_8_q_G'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.876ns (Levels of Logic = 3)
  Source:            Enable (PAD)
  Destination:       PWR_5_o_GND_8_o_DLATCH_8_q (LATCH)
  Destination Clock: PWR_5_o_GND_8_o_DLATCH_8_q_G falling

  Data Path: Enable to PWR_5_o_GND_8_o_DLATCH_8_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  Enable_IBUF (Enable_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_GND_1_o_AND_8_o1 (GND_1_o_GND_1_o_AND_8_o)
     INV:I->O              1   0.206   0.579  PWR_5_o_GND_8_o_DLATCH_8_q_D1_INV_0 (PWR_5_o_GND_8_o_DLATCH_8_q_D)
     LD:D                      0.037          PWR_5_o_GND_8_o_DLATCH_8_q
    ----------------------------------------
    Total                      3.876ns (1.668ns logic, 2.208ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_OR_33_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              4.504ns (Levels of Logic = 2)
  Source:            GND_1_o_GND_1_o_DLATCH_2_q (LATCH)
  Destination:       SmallPort<4> (PAD)
  Source Clock:      GND_1_o_GND_1_o_OR_33_o falling

  Data Path: GND_1_o_GND_1_o_DLATCH_2_q to SmallPort<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  GND_1_o_GND_1_o_DLATCH_2_q (GND_1_o_GND_1_o_DLATCH_2_q)
     INV:I->O              3   0.206   0.650  GND_1_o_GND_1_o_DLATCH_2_q_inv1_INV_0 (GND_1_o_GND_1_o_DLATCH_2_q_inv)
     OBUFT:T->O                2.571          SmallPort_4_OBUFT (SmallPort<4>)
    ----------------------------------------
    Total                      4.504ns (3.275ns logic, 1.229ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'X_8_o_GND_8_o_DLATCH_7_q_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            X_8_o_GND_8_o_DLATCH_7_q (LATCH)
  Destination:       SmallPort<1> (PAD)
  Source Clock:      X_8_o_GND_8_o_DLATCH_7_q_G falling

  Data Path: X_8_o_GND_8_o_DLATCH_7_q to SmallPort<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  X_8_o_GND_8_o_DLATCH_7_q (X_8_o_GND_8_o_DLATCH_7_q)
     OBUFT:I->O                2.571          SmallPort_1_OBUFT (SmallPort<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PWR_5_o_GND_8_o_DLATCH_8_q_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            PWR_5_o_GND_8_o_DLATCH_8_q (LATCH)
  Destination:       SmallPort<1> (PAD)
  Source Clock:      PWR_5_o_GND_8_o_DLATCH_8_q_G falling

  Data Path: PWR_5_o_GND_8_o_DLATCH_8_q to SmallPort<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  PWR_5_o_GND_8_o_DLATCH_8_q (PWR_5_o_GND_8_o_DLATCH_8_q)
     INV:I->O              1   0.206   0.579  PWR_5_o_GND_8_o_DLATCH_8_q_inv1_INV_0 (PWR_5_o_GND_8_o_DLATCH_8_q_inv)
     OBUFT:T->O                2.571          SmallPort_1_OBUFT (SmallPort<1>)
    ----------------------------------------
    Total                      4.433ns (3.275ns logic, 1.158ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_OR_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SmallPort_0 (LATCH)
  Destination:       SmallPort<0> (PAD)
  Source Clock:      GND_1_o_GND_1_o_OR_45_o falling

  Data Path: SmallPort_0 to SmallPort<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.498   0.579  SmallPort_0 (SmallPort_0)
     OBUF:I->O                 2.571          SmallPort_0_OBUF (SmallPort<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_Bus[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            BigPort (LATCH)
  Destination:       BigPort (PAD)
  Source Clock:      GND_1_o_Bus[3]_AND_2_o rising

  Data Path: BigPort to BigPort
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.498   0.579  BigPort (BigPort_OBUF)
     OBUF:I->O                 2.571          BigPort_OBUF (BigPort)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.46 secs
 
--> 

Total memory usage is 4509436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

