[0m[[0m[0minfo[0m] [0m[0mPackaging /home/hut1si/gits/rfuzz2ndtry/chisel3/target/scala-2.11/chisel3_2.11-3.2-SNAPSHOT-sources.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/TransitName.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/TransitName.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/BlackBoxUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/BlackBoxUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Valid.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Valid.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/CompileOptions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Printable.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Printable.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Assert.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Assert.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Enum.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Enum.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/SourceInfo.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/internal/SourceInfo.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Printf.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Printf.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Mem.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Mem.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/sourceinfo/NamingAnnotations.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/coreMacros/src/main/scala/chisel3/internal/sourceinfo/NamingAnnotations.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/RuntimeDeprecationTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/coreMacros/src/main/scala/chisel3/internal/RuntimeDeprecationTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Bits.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Bits.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/BlackBox.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/BlackBox.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/resources/chisel3[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Clock.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Clock.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Bitwise.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Bitwise.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/UserModule.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/UserModule.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Module.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Module.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/sourceinfo/SourceInfoTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/coreMacros/src/main/scala/chisel3/internal/sourceinfo/SourceInfoTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Math.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Math.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/Driver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/Driver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Counter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Counter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/ChiselExecutionOptions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/ChiselExecutionOptions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Mux.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Mux.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/ImplicitConversions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/ImplicitConversions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Mux.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Mux.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/Builder.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/internal/Builder.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/Error.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/internal/Error.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/LFSR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/LFSR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/When.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/When.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Reg.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Reg.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Annotation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Annotation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Cat.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Cat.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/Namer.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/internal/Namer.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/util.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/util.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/firrtl/Emitter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/internal/firrtl/Emitter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/CircuitMath.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/CircuitMath.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Conditional.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Conditional.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/SeqUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/SeqUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Reg.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Reg.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/compatibility.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/compatibility.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/MonoConnect.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/MonoConnect.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/testers/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/testers/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/firrtl/IR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/internal/firrtl/IR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Binding.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Binding.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Arbiter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Arbiter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/BiConnect.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/BiConnect.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Decoupled.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Decoupled.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/OneHot.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/OneHot.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/testers/TesterDriver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/testers/TesterDriver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/internal/RangeTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/coreMacros/src/main/scala/chisel3/internal/RangeTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/BitPat.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/BitPat.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Data.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Data.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/testers/BasicTester.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/testers/BasicTester.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/MultiClock.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/MultiClock.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/top.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/resources/chisel3/top.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Aggregate.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/resources/chisel3/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/util/Lookup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/src/main/scala/chisel3/util/Lookup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	chisel3/core/Attach.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/chisel3/chiselFrontend/src/main/scala/chisel3/core/Attach.scala[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
