$date
	Sun Oct 23 05:33:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714958
b101 &
b101 %
1$
b101 !
1"
#714959
0"
#714962
b10000 &
b10000 %
#714966
b1000 &
b1000 %
#714970
b100 &
b100 %
#714974
b10 &
b10 %
#714978
b1 &
b1 %
1#
#714982
b0 &
0#
b0 %
0$
#1756234
b1010 &
b1010 %
1$
b1010 !
1"
#1756235
0"
#1756238
b101 &
b101 %
#1756242
b10000 &
b10000 %
#1756246
b1000 &
b1000 %
#1756250
b100 &
b100 %
#1756254
b10 &
b10 %
#1756258
b1 &
b1 %
1#
#1756262
b0 &
0#
b0 %
0$
#2741833
b10011 !
1"
#2741834
b10011 &
b10011 %
1$
#2741835
0"
#2741838
b111010 &
b111010 %
#2741842
b11101 &
b11101 %
#2741846
b1011000 &
b1011000 %
#2741850
b101100 &
b101100 %
#2741854
b10110 &
b10110 %
#2741858
b1011 &
b1011 %
#2741862
b100010 &
b100010 %
#2741866
b10001 &
b10001 %
#2741870
b110100 &
b110100 %
#2741874
b11010 &
b11010 %
#2741878
b1101 &
b1101 %
#2741882
b101000 &
b101000 %
#2741886
b10100 &
b10100 %
#2741890
b1010 &
b1010 %
#2741894
b101 &
b101 %
#2741898
b10000 &
b10000 %
#2741902
b1000 &
b1000 %
#2741906
b100 &
b100 %
#2741910
b10 &
b10 %
#2741914
b1 &
b1 %
1#
#2741918
b0 &
0#
b0 %
0$
#4500012
