#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x125065ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125079700 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1250afec0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x128050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1250b9140_0 .net "in", 31 0, o0x128050010;  0 drivers
v0x1250c7ab0_0 .var "out", 31 0;
S_0x1250aec70 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1280500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250c7b70_0 .net "clk", 0 0, o0x1280500d0;  0 drivers
o0x128050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1250c7c10_0 .net "data_address", 31 0, o0x128050100;  0 drivers
o0x128050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250c7cc0_0 .net "data_read", 0 0, o0x128050130;  0 drivers
v0x1250c7d70_0 .var "data_readdata", 31 0;
o0x128050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250c7e20_0 .net "data_write", 0 0, o0x128050190;  0 drivers
o0x1280501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1250c7f00_0 .net "data_writedata", 31 0, o0x1280501c0;  0 drivers
S_0x12509a980 .scope module, "jal_tb" "jal_tb" 6 1;
 .timescale 0 0;
v0x1250d48a0_0 .net "active", 0 0, L_0x1250dd5b0;  1 drivers
v0x1250d4950_0 .var "clk", 0 0;
v0x1250d4a60_0 .var "clk_enable", 0 0;
v0x1250d4af0_0 .net "data_address", 31 0, v0x1250d2880_0;  1 drivers
v0x1250d4b80_0 .net "data_read", 0 0, L_0x1250dcbf0;  1 drivers
v0x1250d4c10_0 .var "data_readdata", 31 0;
v0x1250d4ca0_0 .net "data_write", 0 0, L_0x1250dc680;  1 drivers
v0x1250d4d30_0 .net "data_writedata", 31 0, v0x1250cb690_0;  1 drivers
v0x1250d4e00_0 .net "instr_address", 31 0, L_0x1250dd6e0;  1 drivers
v0x1250d4f10_0 .var "instr_readdata", 31 0;
v0x1250d4fa0_0 .net "register_v0", 31 0, L_0x1250daf30;  1 drivers
v0x1250d5070_0 .var "reset", 0 0;
S_0x1250c8040 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x12509a980;
 .timescale 0 0;
v0x1250c8210_0 .var "b_imm", 17 0;
v0x1250c82d0_0 .var "b_offset", 31 0;
v0x1250c8380_0 .var "curr_addr", 31 0;
v0x1250c8440_0 .var "i", 4 0;
v0x1250c84f0_0 .var "imm", 15 0;
v0x1250c85e0_0 .var "imm_instr", 31 0;
v0x1250c8690_0 .var "opcode", 5 0;
v0x1250c8740_0 .var "rs", 4 0;
v0x1250c87f0_0 .var "rt", 4 0;
E_0x1250b98e0 .event posedge, v0x1250cb9a0_0;
S_0x1250c8900 .scope module, "dut" "mips_cpu_harvard" 6 180, 7 1 0, S_0x12509a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1250d60f0 .functor OR 1, L_0x1250d5da0, L_0x1250d5fb0, C4<0>, C4<0>;
L_0x1250d61e0 .functor BUFZ 1, L_0x1250d5890, C4<0>, C4<0>, C4<0>;
L_0x1250d6610 .functor AND 1, L_0x1250d5890, L_0x1250d6760, C4<1>, C4<1>;
L_0x1250d68e0 .functor OR 1, L_0x1250d6610, L_0x1250d6680, C4<0>, C4<0>;
L_0x1250d6a10 .functor OR 1, L_0x1250d68e0, L_0x1250d6490, C4<0>, C4<0>;
L_0x1250d6b30 .functor OR 1, L_0x1250d6a10, L_0x1250d7dd0, C4<0>, C4<0>;
L_0x1250d6be0 .functor OR 1, L_0x1250d6b30, L_0x1250d7860, C4<0>, C4<0>;
L_0x1250d7770 .functor AND 1, L_0x1250d7280, L_0x1250d73a0, C4<1>, C4<1>;
L_0x1250d7860 .functor OR 1, L_0x1250d7020, L_0x1250d7770, C4<0>, C4<0>;
L_0x1250d7dd0 .functor AND 1, L_0x1250d7550, L_0x1250d7a80, C4<1>, C4<1>;
L_0x1250d8330 .functor OR 1, L_0x1250d7c70, L_0x1250d7fa0, C4<0>, C4<0>;
L_0x1250d63b0 .functor OR 1, L_0x1250d8720, L_0x1250d89d0, C4<0>, C4<0>;
L_0x1250d8d00 .functor AND 1, L_0x1250d81f0, L_0x1250d63b0, C4<1>, C4<1>;
L_0x1250d8f00 .functor OR 1, L_0x1250d8b90, L_0x1250d9040, C4<0>, C4<0>;
L_0x1250d9390 .functor OR 1, L_0x1250d8f00, L_0x1250d9270, C4<0>, C4<0>;
L_0x1250d8df0 .functor AND 1, L_0x1250d5890, L_0x1250d9390, C4<1>, C4<1>;
L_0x1250d9120 .functor AND 1, L_0x1250d5890, L_0x1250d9580, C4<1>, C4<1>;
L_0x1250d9440 .functor AND 1, L_0x1250d5890, L_0x1250d7650, C4<1>, C4<1>;
L_0x1250da040 .functor AND 1, v0x1250d2760_0, v0x1250d45a0_0, C4<1>, C4<1>;
L_0x1250da0b0 .functor AND 1, L_0x1250da040, L_0x1250d6be0, C4<1>, C4<1>;
L_0x1250da1e0 .functor OR 1, L_0x1250d7860, L_0x1250d7dd0, C4<0>, C4<0>;
L_0x1250dafa0 .functor BUFZ 32, L_0x1250dab90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1250db090 .functor BUFZ 32, L_0x1250dae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1250dc000 .functor AND 1, v0x1250d4a60_0, L_0x1250d8df0, C4<1>, C4<1>;
L_0x1250dc070 .functor AND 1, L_0x1250dc000, v0x1250d2760_0, C4<1>, C4<1>;
L_0x1250da8b0 .functor AND 1, L_0x1250dc070, L_0x1250dc250, C4<1>, C4<1>;
L_0x1250dc530 .functor AND 1, v0x1250d2760_0, v0x1250d45a0_0, C4<1>, C4<1>;
L_0x1250dc680 .functor AND 1, L_0x1250dc530, L_0x1250d6db0, C4<1>, C4<1>;
L_0x1250dc2f0 .functor OR 1, L_0x1250dc730, L_0x1250dc7d0, C4<0>, C4<0>;
L_0x1250dcb80 .functor AND 1, L_0x1250dc2f0, L_0x1250dc3e0, C4<1>, C4<1>;
L_0x1250dcbf0 .functor OR 1, L_0x1250d6490, L_0x1250dcb80, C4<0>, C4<0>;
L_0x1250dd5b0 .functor BUFZ 1, v0x1250d2760_0, C4<0>, C4<0>, C4<0>;
L_0x1250dd6e0 .functor BUFZ 32, v0x1250d27f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1250cda30_0 .net *"_ivl_100", 31 0, L_0x1250d79e0;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250cdac0_0 .net *"_ivl_103", 25 0, L_0x1280884d8;  1 drivers
L_0x128088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250cdb50_0 .net/2u *"_ivl_104", 31 0, L_0x128088520;  1 drivers
v0x1250cdbe0_0 .net *"_ivl_106", 0 0, L_0x1250d7550;  1 drivers
v0x1250cdc70_0 .net *"_ivl_109", 5 0, L_0x1250d7bd0;  1 drivers
L_0x128088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1250cdd10_0 .net/2u *"_ivl_110", 5 0, L_0x128088568;  1 drivers
v0x1250cddc0_0 .net *"_ivl_112", 0 0, L_0x1250d7a80;  1 drivers
v0x1250cde60_0 .net *"_ivl_116", 31 0, L_0x1250d7f00;  1 drivers
L_0x1280885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250cdf10_0 .net *"_ivl_119", 25 0, L_0x1280885b0;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1250ce020_0 .net/2u *"_ivl_12", 5 0, L_0x1280880a0;  1 drivers
L_0x1280885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1250ce0d0_0 .net/2u *"_ivl_120", 31 0, L_0x1280885f8;  1 drivers
v0x1250ce180_0 .net *"_ivl_122", 0 0, L_0x1250d7c70;  1 drivers
v0x1250ce220_0 .net *"_ivl_124", 31 0, L_0x1250d8110;  1 drivers
L_0x128088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250ce2d0_0 .net *"_ivl_127", 25 0, L_0x128088640;  1 drivers
L_0x128088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1250ce380_0 .net/2u *"_ivl_128", 31 0, L_0x128088688;  1 drivers
v0x1250ce430_0 .net *"_ivl_130", 0 0, L_0x1250d7fa0;  1 drivers
v0x1250ce4d0_0 .net *"_ivl_134", 31 0, L_0x1250d8480;  1 drivers
L_0x1280886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250ce660_0 .net *"_ivl_137", 25 0, L_0x1280886d0;  1 drivers
L_0x128088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250ce6f0_0 .net/2u *"_ivl_138", 31 0, L_0x128088718;  1 drivers
v0x1250ce7a0_0 .net *"_ivl_140", 0 0, L_0x1250d81f0;  1 drivers
v0x1250ce840_0 .net *"_ivl_143", 5 0, L_0x1250d8830;  1 drivers
L_0x128088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1250ce8f0_0 .net/2u *"_ivl_144", 5 0, L_0x128088760;  1 drivers
v0x1250ce9a0_0 .net *"_ivl_146", 0 0, L_0x1250d8720;  1 drivers
v0x1250cea40_0 .net *"_ivl_149", 5 0, L_0x1250d8af0;  1 drivers
L_0x1280887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1250ceaf0_0 .net/2u *"_ivl_150", 5 0, L_0x1280887a8;  1 drivers
v0x1250ceba0_0 .net *"_ivl_152", 0 0, L_0x1250d89d0;  1 drivers
v0x1250cec40_0 .net *"_ivl_155", 0 0, L_0x1250d63b0;  1 drivers
v0x1250cece0_0 .net *"_ivl_159", 1 0, L_0x1250d8e60;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1250ced90_0 .net/2u *"_ivl_16", 5 0, L_0x1280880e8;  1 drivers
L_0x1280887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1250cee40_0 .net/2u *"_ivl_160", 1 0, L_0x1280887f0;  1 drivers
v0x1250ceef0_0 .net *"_ivl_162", 0 0, L_0x1250d8b90;  1 drivers
L_0x128088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1250cef90_0 .net/2u *"_ivl_164", 5 0, L_0x128088838;  1 drivers
v0x1250cf040_0 .net *"_ivl_166", 0 0, L_0x1250d9040;  1 drivers
v0x1250ce570_0 .net *"_ivl_169", 0 0, L_0x1250d8f00;  1 drivers
L_0x128088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1250cf2d0_0 .net/2u *"_ivl_170", 5 0, L_0x128088880;  1 drivers
v0x1250cf360_0 .net *"_ivl_172", 0 0, L_0x1250d9270;  1 drivers
v0x1250cf3f0_0 .net *"_ivl_175", 0 0, L_0x1250d9390;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1250cf480_0 .net/2u *"_ivl_178", 5 0, L_0x1280888c8;  1 drivers
v0x1250cf520_0 .net *"_ivl_180", 0 0, L_0x1250d9580;  1 drivers
L_0x128088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1250cf5c0_0 .net/2u *"_ivl_184", 5 0, L_0x128088910;  1 drivers
v0x1250cf670_0 .net *"_ivl_186", 0 0, L_0x1250d7650;  1 drivers
L_0x128088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1250cf710_0 .net/2u *"_ivl_194", 4 0, L_0x128088958;  1 drivers
v0x1250cf7c0_0 .net *"_ivl_197", 4 0, L_0x1250d9c70;  1 drivers
v0x1250cf870_0 .net *"_ivl_199", 4 0, L_0x1250d9b00;  1 drivers
v0x1250cf920_0 .net *"_ivl_20", 31 0, L_0x1250d5c00;  1 drivers
v0x1250cf9d0_0 .net *"_ivl_200", 4 0, L_0x1250d9ba0;  1 drivers
v0x1250cfa80_0 .net *"_ivl_205", 0 0, L_0x1250da040;  1 drivers
v0x1250cfb20_0 .net *"_ivl_209", 0 0, L_0x1250da1e0;  1 drivers
L_0x1280889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1250cfbc0_0 .net/2u *"_ivl_210", 31 0, L_0x1280889a0;  1 drivers
v0x1250cfc70_0 .net *"_ivl_212", 31 0, L_0x1250d91d0;  1 drivers
v0x1250cfd20_0 .net *"_ivl_214", 31 0, L_0x1250d9d10;  1 drivers
v0x1250cfdd0_0 .net *"_ivl_216", 31 0, L_0x1250da580;  1 drivers
v0x1250cfe80_0 .net *"_ivl_218", 31 0, L_0x1250da440;  1 drivers
v0x1250cff30_0 .net *"_ivl_227", 0 0, L_0x1250dc000;  1 drivers
v0x1250cffd0_0 .net *"_ivl_229", 0 0, L_0x1250dc070;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d0070_0 .net *"_ivl_23", 25 0, L_0x128088130;  1 drivers
v0x1250d0120_0 .net *"_ivl_230", 31 0, L_0x1250dc1b0;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d01d0_0 .net *"_ivl_233", 30 0, L_0x128088ac0;  1 drivers
L_0x128088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1250d0280_0 .net/2u *"_ivl_234", 31 0, L_0x128088b08;  1 drivers
v0x1250d0330_0 .net *"_ivl_236", 0 0, L_0x1250dc250;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1250d03d0_0 .net/2u *"_ivl_24", 31 0, L_0x128088178;  1 drivers
v0x1250d0480_0 .net *"_ivl_241", 0 0, L_0x1250dc530;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1250d0520_0 .net/2u *"_ivl_244", 5 0, L_0x128088b50;  1 drivers
L_0x128088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1250d05d0_0 .net/2u *"_ivl_248", 5 0, L_0x128088b98;  1 drivers
v0x1250d0680_0 .net *"_ivl_255", 0 0, L_0x1250dc3e0;  1 drivers
v0x1250cf0e0_0 .net *"_ivl_257", 0 0, L_0x1250dcb80;  1 drivers
v0x1250cf180_0 .net *"_ivl_26", 0 0, L_0x1250d5da0;  1 drivers
v0x1250cf220_0 .net *"_ivl_261", 15 0, L_0x1250dd020;  1 drivers
v0x1250d0710_0 .net *"_ivl_262", 17 0, L_0x1250dc8b0;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1250d07c0_0 .net *"_ivl_265", 1 0, L_0x128088c28;  1 drivers
v0x1250d0870_0 .net *"_ivl_268", 15 0, L_0x1250dd2d0;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1250d0920_0 .net *"_ivl_270", 1 0, L_0x128088c70;  1 drivers
v0x1250d09d0_0 .net *"_ivl_273", 0 0, L_0x1250dd200;  1 drivers
L_0x128088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1250d0a80_0 .net/2u *"_ivl_274", 13 0, L_0x128088cb8;  1 drivers
L_0x128088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d0b30_0 .net/2u *"_ivl_276", 13 0, L_0x128088d00;  1 drivers
v0x1250d0be0_0 .net *"_ivl_278", 13 0, L_0x1250dd370;  1 drivers
v0x1250d0c90_0 .net *"_ivl_28", 31 0, L_0x1250d5ec0;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d0d40_0 .net *"_ivl_31", 25 0, L_0x1280881c0;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1250d0df0_0 .net/2u *"_ivl_32", 31 0, L_0x128088208;  1 drivers
v0x1250d0ea0_0 .net *"_ivl_34", 0 0, L_0x1250d5fb0;  1 drivers
v0x1250d0f40_0 .net *"_ivl_4", 31 0, L_0x1250d5760;  1 drivers
v0x1250d0ff0_0 .net *"_ivl_41", 2 0, L_0x1250d6290;  1 drivers
L_0x128088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1250d10a0_0 .net/2u *"_ivl_42", 2 0, L_0x128088250;  1 drivers
v0x1250d1150_0 .net *"_ivl_47", 2 0, L_0x1250d6570;  1 drivers
L_0x128088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1250d1200_0 .net/2u *"_ivl_48", 2 0, L_0x128088298;  1 drivers
v0x1250d12b0_0 .net *"_ivl_53", 0 0, L_0x1250d6760;  1 drivers
v0x1250d1350_0 .net *"_ivl_55", 0 0, L_0x1250d6610;  1 drivers
v0x1250d13f0_0 .net *"_ivl_57", 0 0, L_0x1250d68e0;  1 drivers
v0x1250d1490_0 .net *"_ivl_59", 0 0, L_0x1250d6a10;  1 drivers
v0x1250d1530_0 .net *"_ivl_61", 0 0, L_0x1250d6b30;  1 drivers
v0x1250d15d0_0 .net *"_ivl_65", 2 0, L_0x1250d6cf0;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1250d1680_0 .net/2u *"_ivl_66", 2 0, L_0x1280882e0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d1730_0 .net *"_ivl_7", 25 0, L_0x128088010;  1 drivers
v0x1250d17e0_0 .net *"_ivl_70", 31 0, L_0x1250d6f80;  1 drivers
L_0x128088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d1890_0 .net *"_ivl_73", 25 0, L_0x128088328;  1 drivers
L_0x128088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1250d1940_0 .net/2u *"_ivl_74", 31 0, L_0x128088370;  1 drivers
v0x1250d19f0_0 .net *"_ivl_76", 0 0, L_0x1250d7020;  1 drivers
v0x1250d1a90_0 .net *"_ivl_78", 31 0, L_0x1250d71e0;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d1b40_0 .net/2u *"_ivl_8", 31 0, L_0x128088058;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d1bf0_0 .net *"_ivl_81", 25 0, L_0x1280883b8;  1 drivers
L_0x128088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1250d1ca0_0 .net/2u *"_ivl_82", 31 0, L_0x128088400;  1 drivers
v0x1250d1d50_0 .net *"_ivl_84", 0 0, L_0x1250d7280;  1 drivers
v0x1250d1df0_0 .net *"_ivl_87", 0 0, L_0x1250d7140;  1 drivers
v0x1250d1ea0_0 .net *"_ivl_88", 31 0, L_0x1250d7450;  1 drivers
L_0x128088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250d1f50_0 .net *"_ivl_91", 30 0, L_0x128088448;  1 drivers
L_0x128088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1250d2000_0 .net/2u *"_ivl_92", 31 0, L_0x128088490;  1 drivers
v0x1250d20b0_0 .net *"_ivl_94", 0 0, L_0x1250d73a0;  1 drivers
v0x1250d2150_0 .net *"_ivl_97", 0 0, L_0x1250d7770;  1 drivers
v0x1250d21f0_0 .net "active", 0 0, L_0x1250dd5b0;  alias, 1 drivers
v0x1250d2290_0 .net "alu_op1", 31 0, L_0x1250dafa0;  1 drivers
v0x1250d2330_0 .net "alu_op2", 31 0, L_0x1250db090;  1 drivers
v0x1250d23d0_0 .net "alui_instr", 0 0, L_0x1250d6680;  1 drivers
v0x1250d2470_0 .net "b_flag", 0 0, v0x1250c9550_0;  1 drivers
v0x1250d2520_0 .net "b_imm", 17 0, L_0x1250dd0e0;  1 drivers
v0x1250d25b0_0 .net "b_offset", 31 0, L_0x1250dd4d0;  1 drivers
v0x1250d2640_0 .net "clk", 0 0, v0x1250d4950_0;  1 drivers
v0x1250d26d0_0 .net "clk_enable", 0 0, v0x1250d4a60_0;  1 drivers
v0x1250d2760_0 .var "cpu_active", 0 0;
v0x1250d27f0_0 .var "curr_addr", 31 0;
v0x1250d2880_0 .var "data_address", 31 0;
v0x1250d2920_0 .net "data_read", 0 0, L_0x1250dcbf0;  alias, 1 drivers
v0x1250d29c0_0 .net "data_readdata", 31 0, v0x1250d4c10_0;  1 drivers
v0x1250d2aa0_0 .net "data_write", 0 0, L_0x1250dc680;  alias, 1 drivers
v0x1250d2b40_0 .net "data_writedata", 31 0, v0x1250cb690_0;  alias, 1 drivers
v0x1250d2be0_0 .var "delay_slot", 31 0;
v0x1250d2c80_0 .net "effective_addr", 31 0, v0x1250c9910_0;  1 drivers
v0x1250d2d20_0 .net "funct_code", 5 0, L_0x1250d56c0;  1 drivers
v0x1250d2dd0_0 .net "hi_out", 31 0, v0x1250cba50_0;  1 drivers
v0x1250d2e90_0 .net "hl_reg_enable", 0 0, L_0x1250da8b0;  1 drivers
v0x1250d2f60_0 .net "instr_address", 31 0, L_0x1250dd6e0;  alias, 1 drivers
v0x1250d3000_0 .net "instr_opcode", 5 0, L_0x1250d5560;  1 drivers
v0x1250d30a0_0 .net "instr_readdata", 31 0, v0x1250d4f10_0;  1 drivers
v0x1250d3170_0 .net "j_imm", 0 0, L_0x1250d8330;  1 drivers
v0x1250d3210_0 .net "j_reg", 0 0, L_0x1250d8d00;  1 drivers
v0x1250d32b0_0 .net "link_const", 0 0, L_0x1250d7860;  1 drivers
v0x1250d3350_0 .net "link_reg", 0 0, L_0x1250d7dd0;  1 drivers
v0x1250d33f0_0 .net "lo_out", 31 0, v0x1250cc180_0;  1 drivers
v0x1250d3490_0 .net "load_data", 31 0, v0x1250caa00_0;  1 drivers
v0x1250d3540_0 .net "load_instr", 0 0, L_0x1250d6490;  1 drivers
v0x1250d35d0_0 .net "lw", 0 0, L_0x1250d59b0;  1 drivers
v0x1250d3670_0 .net "mfhi", 0 0, L_0x1250d9120;  1 drivers
v0x1250d3710_0 .net "mflo", 0 0, L_0x1250d9440;  1 drivers
v0x1250d37b0_0 .net "movefrom", 0 0, L_0x1250d60f0;  1 drivers
v0x1250d3850_0 .net "muldiv", 0 0, L_0x1250d8df0;  1 drivers
v0x1250d38f0_0 .var "next_delay_slot", 31 0;
v0x1250d39a0_0 .net "partial_store", 0 0, L_0x1250dc2f0;  1 drivers
v0x1250d3a40_0 .net "r_format", 0 0, L_0x1250d5890;  1 drivers
v0x1250d3ae0_0 .net "reg_a_read_data", 31 0, L_0x1250dab90;  1 drivers
v0x1250d3ba0_0 .net "reg_a_read_index", 4 0, L_0x1250d9a20;  1 drivers
v0x1250d3c50_0 .net "reg_b_read_data", 31 0, L_0x1250dae40;  1 drivers
v0x1250d3ce0_0 .net "reg_b_read_index", 4 0, L_0x1250d9660;  1 drivers
v0x1250d3da0_0 .net "reg_dst", 0 0, L_0x1250d61e0;  1 drivers
v0x1250d3e30_0 .net "reg_write", 0 0, L_0x1250d6be0;  1 drivers
v0x1250d3ed0_0 .net "reg_write_data", 31 0, L_0x1250da810;  1 drivers
v0x1250d3f90_0 .net "reg_write_enable", 0 0, L_0x1250da0b0;  1 drivers
v0x1250d4040_0 .net "reg_write_index", 4 0, L_0x1250d9ee0;  1 drivers
v0x1250d40f0_0 .net "register_v0", 31 0, L_0x1250daf30;  alias, 1 drivers
v0x1250d41a0_0 .net "reset", 0 0, v0x1250d5070_0;  1 drivers
v0x1250d4230_0 .net "result", 31 0, v0x1250c9d60_0;  1 drivers
v0x1250d42e0_0 .net "result_hi", 31 0, v0x1250c9700_0;  1 drivers
v0x1250d43b0_0 .net "result_lo", 31 0, v0x1250c9860_0;  1 drivers
v0x1250d4480_0 .net "sb", 0 0, L_0x1250dc730;  1 drivers
v0x1250d4510_0 .net "sh", 0 0, L_0x1250dc7d0;  1 drivers
v0x1250d45a0_0 .var "state", 0 0;
v0x1250d4640_0 .net "store_instr", 0 0, L_0x1250d6db0;  1 drivers
v0x1250d46e0_0 .net "sw", 0 0, L_0x1250d5b20;  1 drivers
E_0x1250c8580/0 .event edge, v0x1250c9550_0, v0x1250d2be0_0, v0x1250d25b0_0, v0x1250d3170_0;
E_0x1250c8580/1 .event edge, v0x1250c97b0_0, v0x1250d3210_0, v0x1250cce40_0;
E_0x1250c8580 .event/or E_0x1250c8580/0, E_0x1250c8580/1;
E_0x1250c8c90 .event edge, v0x1250cb370_0, v0x1250c9910_0;
L_0x1250d5560 .part v0x1250d4f10_0, 26, 6;
L_0x1250d56c0 .part v0x1250d4f10_0, 0, 6;
L_0x1250d5760 .concat [ 6 26 0 0], L_0x1250d5560, L_0x128088010;
L_0x1250d5890 .cmp/eq 32, L_0x1250d5760, L_0x128088058;
L_0x1250d59b0 .cmp/eq 6, L_0x1250d5560, L_0x1280880a0;
L_0x1250d5b20 .cmp/eq 6, L_0x1250d5560, L_0x1280880e8;
L_0x1250d5c00 .concat [ 6 26 0 0], L_0x1250d5560, L_0x128088130;
L_0x1250d5da0 .cmp/eq 32, L_0x1250d5c00, L_0x128088178;
L_0x1250d5ec0 .concat [ 6 26 0 0], L_0x1250d5560, L_0x1280881c0;
L_0x1250d5fb0 .cmp/eq 32, L_0x1250d5ec0, L_0x128088208;
L_0x1250d6290 .part L_0x1250d5560, 3, 3;
L_0x1250d6490 .cmp/eq 3, L_0x1250d6290, L_0x128088250;
L_0x1250d6570 .part L_0x1250d5560, 3, 3;
L_0x1250d6680 .cmp/eq 3, L_0x1250d6570, L_0x128088298;
L_0x1250d6760 .reduce/nor L_0x1250d8df0;
L_0x1250d6cf0 .part L_0x1250d5560, 3, 3;
L_0x1250d6db0 .cmp/eq 3, L_0x1250d6cf0, L_0x1280882e0;
L_0x1250d6f80 .concat [ 6 26 0 0], L_0x1250d5560, L_0x128088328;
L_0x1250d7020 .cmp/eq 32, L_0x1250d6f80, L_0x128088370;
L_0x1250d71e0 .concat [ 6 26 0 0], L_0x1250d5560, L_0x1280883b8;
L_0x1250d7280 .cmp/eq 32, L_0x1250d71e0, L_0x128088400;
L_0x1250d7140 .part v0x1250d4f10_0, 20, 1;
L_0x1250d7450 .concat [ 1 31 0 0], L_0x1250d7140, L_0x128088448;
L_0x1250d73a0 .cmp/eq 32, L_0x1250d7450, L_0x128088490;
L_0x1250d79e0 .concat [ 6 26 0 0], L_0x1250d5560, L_0x1280884d8;
L_0x1250d7550 .cmp/eq 32, L_0x1250d79e0, L_0x128088520;
L_0x1250d7bd0 .part v0x1250d4f10_0, 0, 6;
L_0x1250d7a80 .cmp/eq 6, L_0x1250d7bd0, L_0x128088568;
L_0x1250d7f00 .concat [ 6 26 0 0], L_0x1250d5560, L_0x1280885b0;
L_0x1250d7c70 .cmp/eq 32, L_0x1250d7f00, L_0x1280885f8;
L_0x1250d8110 .concat [ 6 26 0 0], L_0x1250d5560, L_0x128088640;
L_0x1250d7fa0 .cmp/eq 32, L_0x1250d8110, L_0x128088688;
L_0x1250d8480 .concat [ 6 26 0 0], L_0x1250d5560, L_0x1280886d0;
L_0x1250d81f0 .cmp/eq 32, L_0x1250d8480, L_0x128088718;
L_0x1250d8830 .part v0x1250d4f10_0, 0, 6;
L_0x1250d8720 .cmp/eq 6, L_0x1250d8830, L_0x128088760;
L_0x1250d8af0 .part v0x1250d4f10_0, 0, 6;
L_0x1250d89d0 .cmp/eq 6, L_0x1250d8af0, L_0x1280887a8;
L_0x1250d8e60 .part L_0x1250d56c0, 3, 2;
L_0x1250d8b90 .cmp/eq 2, L_0x1250d8e60, L_0x1280887f0;
L_0x1250d9040 .cmp/eq 6, L_0x1250d56c0, L_0x128088838;
L_0x1250d9270 .cmp/eq 6, L_0x1250d56c0, L_0x128088880;
L_0x1250d9580 .cmp/eq 6, L_0x1250d56c0, L_0x1280888c8;
L_0x1250d7650 .cmp/eq 6, L_0x1250d56c0, L_0x128088910;
L_0x1250d9a20 .part v0x1250d4f10_0, 21, 5;
L_0x1250d9660 .part v0x1250d4f10_0, 16, 5;
L_0x1250d9c70 .part v0x1250d4f10_0, 11, 5;
L_0x1250d9b00 .part v0x1250d4f10_0, 16, 5;
L_0x1250d9ba0 .functor MUXZ 5, L_0x1250d9b00, L_0x1250d9c70, L_0x1250d61e0, C4<>;
L_0x1250d9ee0 .functor MUXZ 5, L_0x1250d9ba0, L_0x128088958, L_0x1250d7860, C4<>;
L_0x1250d91d0 .arith/sum 32, v0x1250d2be0_0, L_0x1280889a0;
L_0x1250d9d10 .functor MUXZ 32, v0x1250c9d60_0, v0x1250caa00_0, L_0x1250d6490, C4<>;
L_0x1250da580 .functor MUXZ 32, L_0x1250d9d10, v0x1250cc180_0, L_0x1250d9440, C4<>;
L_0x1250da440 .functor MUXZ 32, L_0x1250da580, v0x1250cba50_0, L_0x1250d9120, C4<>;
L_0x1250da810 .functor MUXZ 32, L_0x1250da440, L_0x1250d91d0, L_0x1250da1e0, C4<>;
L_0x1250dc1b0 .concat [ 1 31 0 0], v0x1250d45a0_0, L_0x128088ac0;
L_0x1250dc250 .cmp/eq 32, L_0x1250dc1b0, L_0x128088b08;
L_0x1250dc730 .cmp/eq 6, L_0x1250d5560, L_0x128088b50;
L_0x1250dc7d0 .cmp/eq 6, L_0x1250d5560, L_0x128088b98;
L_0x1250dc3e0 .reduce/nor v0x1250d45a0_0;
L_0x1250dd020 .part v0x1250d4f10_0, 0, 16;
L_0x1250dc8b0 .concat [ 16 2 0 0], L_0x1250dd020, L_0x128088c28;
L_0x1250dd2d0 .part L_0x1250dc8b0, 0, 16;
L_0x1250dd0e0 .concat [ 2 16 0 0], L_0x128088c70, L_0x1250dd2d0;
L_0x1250dd200 .part L_0x1250dd0e0, 17, 1;
L_0x1250dd370 .functor MUXZ 14, L_0x128088d00, L_0x128088cb8, L_0x1250dd200, C4<>;
L_0x1250dd4d0 .concat [ 18 14 0 0], L_0x1250dd0e0, L_0x1250dd370;
S_0x1250c8cc0 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1250c9020_0 .net *"_ivl_10", 15 0, L_0x1250db990;  1 drivers
L_0x128088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1250c90e0_0 .net/2u *"_ivl_14", 15 0, L_0x128088a78;  1 drivers
v0x1250c9190_0 .net *"_ivl_17", 15 0, L_0x1250dbad0;  1 drivers
v0x1250c9250_0 .net *"_ivl_5", 0 0, L_0x1250db2e0;  1 drivers
v0x1250c9300_0 .net *"_ivl_6", 15 0, L_0x1250d88d0;  1 drivers
v0x1250c93f0_0 .net *"_ivl_9", 15 0, L_0x1250db690;  1 drivers
v0x1250c94a0_0 .net "addr_rt", 4 0, L_0x1250dbd40;  1 drivers
v0x1250c9550_0 .var "b_flag", 0 0;
v0x1250c95f0_0 .net "funct", 5 0, L_0x1250da2d0;  1 drivers
v0x1250c9700_0 .var "hi", 31 0;
v0x1250c97b0_0 .net "instructionword", 31 0, v0x1250d4f10_0;  alias, 1 drivers
v0x1250c9860_0 .var "lo", 31 0;
v0x1250c9910_0 .var "memaddroffset", 31 0;
v0x1250c99c0_0 .var "multresult", 63 0;
v0x1250c9a70_0 .net "op1", 31 0, L_0x1250dafa0;  alias, 1 drivers
v0x1250c9b20_0 .net "op2", 31 0, L_0x1250db090;  alias, 1 drivers
v0x1250c9bd0_0 .net "opcode", 5 0, L_0x1250db240;  1 drivers
v0x1250c9d60_0 .var "result", 31 0;
v0x1250c9df0_0 .net "shamt", 4 0, L_0x1250dbca0;  1 drivers
v0x1250c9ea0_0 .net/s "sign_op1", 31 0, L_0x1250dafa0;  alias, 1 drivers
v0x1250c9f60_0 .net/s "sign_op2", 31 0, L_0x1250db090;  alias, 1 drivers
v0x1250c9ff0_0 .net "simmediatedata", 31 0, L_0x1250dba30;  1 drivers
v0x1250ca080_0 .net "simmediatedatas", 31 0, L_0x1250dba30;  alias, 1 drivers
v0x1250ca110_0 .net "uimmediatedata", 31 0, L_0x1250dbb70;  1 drivers
v0x1250ca1a0_0 .net "unsign_op1", 31 0, L_0x1250dafa0;  alias, 1 drivers
v0x1250ca270_0 .net "unsign_op2", 31 0, L_0x1250db090;  alias, 1 drivers
v0x1250ca350_0 .var "unsigned_result", 31 0;
E_0x1250c8f90/0 .event edge, v0x1250c9bd0_0, v0x1250c9a70_0, v0x1250c9ff0_0, v0x1250c95f0_0;
E_0x1250c8f90/1 .event edge, v0x1250c9b20_0, v0x1250c9df0_0, v0x1250c99c0_0, v0x1250c94a0_0;
E_0x1250c8f90/2 .event edge, v0x1250ca110_0, v0x1250ca350_0;
E_0x1250c8f90 .event/or E_0x1250c8f90/0, E_0x1250c8f90/1, E_0x1250c8f90/2;
L_0x1250db240 .part v0x1250d4f10_0, 26, 6;
L_0x1250da2d0 .part v0x1250d4f10_0, 0, 6;
L_0x1250db2e0 .part v0x1250d4f10_0, 15, 1;
LS_0x1250d88d0_0_0 .concat [ 1 1 1 1], L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0;
LS_0x1250d88d0_0_4 .concat [ 1 1 1 1], L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0;
LS_0x1250d88d0_0_8 .concat [ 1 1 1 1], L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0;
LS_0x1250d88d0_0_12 .concat [ 1 1 1 1], L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0, L_0x1250db2e0;
L_0x1250d88d0 .concat [ 4 4 4 4], LS_0x1250d88d0_0_0, LS_0x1250d88d0_0_4, LS_0x1250d88d0_0_8, LS_0x1250d88d0_0_12;
L_0x1250db690 .part v0x1250d4f10_0, 0, 16;
L_0x1250db990 .concat [ 16 0 0 0], L_0x1250db690;
L_0x1250dba30 .concat [ 16 16 0 0], L_0x1250db990, L_0x1250d88d0;
L_0x1250dbad0 .part v0x1250d4f10_0, 0, 16;
L_0x1250dbb70 .concat [ 16 16 0 0], L_0x1250dbad0, L_0x128088a78;
L_0x1250dbca0 .part v0x1250d4f10_0, 6, 5;
L_0x1250dbd40 .part v0x1250d4f10_0, 16, 5;
S_0x1250ca4a0 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1250ca740_0 .net "address", 31 0, v0x1250c9910_0;  alias, 1 drivers
v0x1250ca7f0_0 .net "datafromMem", 31 0, v0x1250d4c10_0;  alias, 1 drivers
v0x1250ca890_0 .net "instr_word", 31 0, v0x1250d4f10_0;  alias, 1 drivers
v0x1250ca960_0 .net "opcode", 5 0, L_0x1250dbe40;  1 drivers
v0x1250caa00_0 .var "out_transformed", 31 0;
v0x1250caaf0_0 .net "regword", 31 0, L_0x1250dae40;  alias, 1 drivers
v0x1250caba0_0 .net "whichbyte", 1 0, L_0x1250dbee0;  1 drivers
E_0x1250ca6e0/0 .event edge, v0x1250ca960_0, v0x1250ca7f0_0, v0x1250caba0_0, v0x1250c97b0_0;
E_0x1250ca6e0/1 .event edge, v0x1250caaf0_0;
E_0x1250ca6e0 .event/or E_0x1250ca6e0/0, E_0x1250ca6e0/1;
L_0x1250dbe40 .part v0x1250d4f10_0, 26, 6;
L_0x1250dbee0 .part v0x1250c9910_0, 0, 2;
S_0x1250cacd0 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1250caf70_0 .net *"_ivl_1", 1 0, L_0x1250dcde0;  1 drivers
L_0x128088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1250cb030_0 .net *"_ivl_5", 0 0, L_0x128088be0;  1 drivers
v0x1250cb0e0_0 .net "bytenum", 2 0, L_0x1250dca90;  1 drivers
v0x1250cb1a0_0 .net "dataword", 31 0, v0x1250d4c10_0;  alias, 1 drivers
v0x1250cb260_0 .net "eff_addr", 31 0, v0x1250c9910_0;  alias, 1 drivers
v0x1250cb370_0 .net "opcode", 5 0, L_0x1250d5560;  alias, 1 drivers
v0x1250cb400_0 .net "regbyte", 7 0, L_0x1250dcec0;  1 drivers
v0x1250cb4b0_0 .net "reghalfword", 15 0, L_0x1250dcf60;  1 drivers
v0x1250cb560_0 .net "regword", 31 0, L_0x1250dae40;  alias, 1 drivers
v0x1250cb690_0 .var "storedata", 31 0;
E_0x1250caf10/0 .event edge, v0x1250cb370_0, v0x1250caaf0_0, v0x1250cb0e0_0, v0x1250cb400_0;
E_0x1250caf10/1 .event edge, v0x1250ca7f0_0, v0x1250cb4b0_0;
E_0x1250caf10 .event/or E_0x1250caf10/0, E_0x1250caf10/1;
L_0x1250dcde0 .part v0x1250c9910_0, 0, 2;
L_0x1250dca90 .concat [ 2 1 0 0], L_0x1250dcde0, L_0x128088be0;
L_0x1250dcec0 .part L_0x1250dae40, 0, 8;
L_0x1250dcf60 .part L_0x1250dae40, 0, 16;
S_0x1250cb760 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1250cb9a0_0 .net "clk", 0 0, v0x1250d4950_0;  alias, 1 drivers
v0x1250cba50_0 .var "data", 31 0;
v0x1250cbb00_0 .net "data_in", 31 0, v0x1250c9700_0;  alias, 1 drivers
v0x1250cbbd0_0 .net "data_out", 31 0, v0x1250cba50_0;  alias, 1 drivers
v0x1250cbc70_0 .net "enable", 0 0, L_0x1250da8b0;  alias, 1 drivers
v0x1250cbd50_0 .net "reset", 0 0, v0x1250d5070_0;  alias, 1 drivers
S_0x1250cbe70 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1250cc0f0_0 .net "clk", 0 0, v0x1250d4950_0;  alias, 1 drivers
v0x1250cc180_0 .var "data", 31 0;
v0x1250cc210_0 .net "data_in", 31 0, v0x1250c9860_0;  alias, 1 drivers
v0x1250cc2e0_0 .net "data_out", 31 0, v0x1250cc180_0;  alias, 1 drivers
v0x1250cc380_0 .net "enable", 0 0, L_0x1250da8b0;  alias, 1 drivers
v0x1250cc450_0 .net "reset", 0 0, v0x1250d5070_0;  alias, 1 drivers
S_0x1250cc560 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x1250c8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1250dab90 .functor BUFZ 32, L_0x1250da720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1250dae40 .functor BUFZ 32, L_0x1250dac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1250cd1f0_2 .array/port v0x1250cd1f0, 2;
L_0x1250daf30 .functor BUFZ 32, v0x1250cd1f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1250cc890_0 .net *"_ivl_0", 31 0, L_0x1250da720;  1 drivers
v0x1250cc950_0 .net *"_ivl_10", 6 0, L_0x1250dad20;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1250cc9f0_0 .net *"_ivl_13", 1 0, L_0x128088a30;  1 drivers
v0x1250cca90_0 .net *"_ivl_2", 6 0, L_0x1250daa70;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1250ccb40_0 .net *"_ivl_5", 1 0, L_0x1280889e8;  1 drivers
v0x1250ccc30_0 .net *"_ivl_8", 31 0, L_0x1250dac80;  1 drivers
v0x1250ccce0_0 .net "r_clk", 0 0, v0x1250d4950_0;  alias, 1 drivers
v0x1250ccdb0_0 .net "r_clk_enable", 0 0, v0x1250d4a60_0;  alias, 1 drivers
v0x1250cce40_0 .net "read_data1", 31 0, L_0x1250dab90;  alias, 1 drivers
v0x1250ccf50_0 .net "read_data2", 31 0, L_0x1250dae40;  alias, 1 drivers
v0x1250ccfe0_0 .net "read_reg1", 4 0, L_0x1250d9a20;  alias, 1 drivers
v0x1250cd090_0 .net "read_reg2", 4 0, L_0x1250d9660;  alias, 1 drivers
v0x1250cd140_0 .net "register_v0", 31 0, L_0x1250daf30;  alias, 1 drivers
v0x1250cd1f0 .array "registers", 0 31, 31 0;
v0x1250cd590_0 .net "reset", 0 0, v0x1250d5070_0;  alias, 1 drivers
v0x1250cd660_0 .net "write_control", 0 0, L_0x1250da0b0;  alias, 1 drivers
v0x1250cd6f0_0 .net "write_data", 31 0, L_0x1250da810;  alias, 1 drivers
v0x1250cd880_0 .net "write_reg", 4 0, L_0x1250d9ee0;  alias, 1 drivers
L_0x1250da720 .array/port v0x1250cd1f0, L_0x1250daa70;
L_0x1250daa70 .concat [ 5 2 0 0], L_0x1250d9a20, L_0x1280889e8;
L_0x1250dac80 .array/port v0x1250cd1f0, L_0x1250dad20;
L_0x1250dad20 .concat [ 5 2 0 0], L_0x1250d9660, L_0x128088a30;
S_0x1250adf00 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1280538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250d5180_0 .net "clk", 0 0, o0x1280538e0;  0 drivers
v0x1250d5230_0 .var "curr_addr", 31 0;
o0x128053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250d52d0_0 .net "enable", 0 0, o0x128053940;  0 drivers
o0x128053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1250d5360_0 .net "next_addr", 31 0, o0x128053970;  0 drivers
o0x1280539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1250d5400_0 .net "reset", 0 0, o0x1280539a0;  0 drivers
E_0x1250c8ae0 .event posedge, v0x1250d5180_0;
    .scope S_0x1250cc560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1250cd1f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1250cc560;
T_1 ;
    %wait E_0x1250b98e0;
    %load/vec4 v0x1250cd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1250ccdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1250cd660_0;
    %load/vec4 v0x1250cd880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1250cd6f0_0;
    %load/vec4 v0x1250cd880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1250cd1f0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1250c8cc0;
T_2 ;
    %wait E_0x1250c8f90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %load/vec4 v0x1250c9bd0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9ff0_0;
    %add;
    %store/vec4 v0x1250c9910_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1250c9bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x1250c95f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x1250c9f60_0;
    %ix/getv 4, v0x1250c9df0_0;
    %shiftl 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x1250c9f60_0;
    %ix/getv 4, v0x1250c9df0_0;
    %shiftr 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x1250c9f60_0;
    %ix/getv 4, v0x1250c9df0_0;
    %shiftr/s 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x1250c9f60_0;
    %load/vec4 v0x1250ca1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x1250c9f60_0;
    %load/vec4 v0x1250ca1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x1250c9f60_0;
    %load/vec4 v0x1250ca1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x1250c9ea0_0;
    %pad/s 64;
    %load/vec4 v0x1250c9f60_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1250c99c0_0, 0, 64;
    %load/vec4 v0x1250c99c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1250c9700_0, 0, 32;
    %load/vec4 v0x1250c99c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1250c9860_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x1250ca1a0_0;
    %pad/u 64;
    %load/vec4 v0x1250ca270_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1250c99c0_0, 0, 64;
    %load/vec4 v0x1250c99c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1250c9700_0, 0, 32;
    %load/vec4 v0x1250c99c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1250c9860_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9f60_0;
    %mod/s;
    %store/vec4 v0x1250c9700_0, 0, 32;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9f60_0;
    %div/s;
    %store/vec4 v0x1250c9860_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %mod;
    %store/vec4 v0x1250c9700_0, 0, 32;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %div;
    %store/vec4 v0x1250c9860_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x1250c9a70_0;
    %store/vec4 v0x1250c9700_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x1250c9a70_0;
    %store/vec4 v0x1250c9860_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9f60_0;
    %add;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %add;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %sub;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %and;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %or;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %xor;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %or;
    %inv;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9f60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x1250c94a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9f60_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9b20_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x1250c9ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250c9550_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9ff0_0;
    %add;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250c9ff0_0;
    %add;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x1250c9ea0_0;
    %load/vec4 v0x1250c9ff0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca080_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca110_0;
    %and;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca110_0;
    %or;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x1250ca1a0_0;
    %load/vec4 v0x1250ca110_0;
    %xor;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x1250ca110_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1250ca350_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1250ca350_0;
    %store/vec4 v0x1250c9d60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1250ca4a0;
T_3 ;
    %wait E_0x1250ca6e0;
    %load/vec4 v0x1250ca960_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x1250ca890_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x1250caaf0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x1250caaf0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x1250caaf0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x1250caba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250caaf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250caaf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x1250ca7f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1250caaf0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250caa00_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1250cbe70;
T_4 ;
    %wait E_0x1250b98e0;
    %load/vec4 v0x1250cc450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1250cc180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1250cc380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1250cc210_0;
    %assign/vec4 v0x1250cc180_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1250cb760;
T_5 ;
    %wait E_0x1250b98e0;
    %load/vec4 v0x1250cbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1250cba50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1250cbc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1250cbb00_0;
    %assign/vec4 v0x1250cba50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1250cacd0;
T_6 ;
    %wait E_0x1250caf10;
    %load/vec4 v0x1250cb370_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1250cb560_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1250cb690_0, 4, 8;
    %load/vec4 v0x1250cb560_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1250cb690_0, 4, 8;
    %load/vec4 v0x1250cb560_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1250cb690_0, 4, 8;
    %load/vec4 v0x1250cb560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1250cb690_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1250cb370_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1250cb0e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1250cb400_0;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1250cb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1250cb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1250cb400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1250cb370_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1250cb0e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1250cb4b0_0;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1250cb1a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1250cb4b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250cb690_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1250c8900;
T_7 ;
    %wait E_0x1250c8c90;
    %load/vec4 v0x1250d3000_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1250d2c80_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1250d2880_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1250c8900;
T_8 ;
    %wait E_0x1250c8580;
    %load/vec4 v0x1250d2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1250d2be0_0;
    %load/vec4 v0x1250d25b0_0;
    %add;
    %store/vec4 v0x1250d38f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1250d3170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1250d2be0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1250d30a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1250d38f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1250d3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1250d3ae0_0;
    %store/vec4 v0x1250d38f0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1250d2be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1250d38f0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1250c8900;
T_9 ;
    %wait E_0x1250b98e0;
    %load/vec4 v0x1250d26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1250d41a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1250d27f0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1250d2be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1250d2760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1250d45a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1250d2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1250d45a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1250d45a0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1250d45a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1250d45a0_0, 0;
    %load/vec4 v0x1250d2be0_0;
    %assign/vec4 v0x1250d27f0_0, 0;
    %load/vec4 v0x1250d38f0_0;
    %assign/vec4 v0x1250d2be0_0, 0;
    %load/vec4 v0x1250d27f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1250d2760_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1250c8900;
T_10 ;
    %wait E_0x1250b98e0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x1250d41a0_0, v0x1250d26d0_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1250d30a0_0, v0x1250d21f0_0, v0x1250d3f90_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1250d3ba0_0, v0x1250d3ce0_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1250d3ae0_0, v0x1250d3c50_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1250d3ed0_0, v0x1250d4230_0, v0x1250d4040_0, v0x1250d3540_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1250d3850_0, v0x1250d43b0_0, v0x1250d42e0_0, v0x1250d33f0_0, v0x1250d2dd0_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x1250d2470_0, v0x1250d25b0_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1250d27f0_0, v0x1250d45a0_0, v0x1250d2be0_0, v0x1250d38f0_0, v0x1250d3210_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x1250d2f60_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12509a980;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250d4950_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1250d4950_0;
    %inv;
    %store/vec4 v0x1250d4950_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12509a980;
T_12 ;
    %fork t_1, S_0x1250c8040;
    %jmp t_0;
    .scope S_0x1250c8040;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250d5070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1250d4a60_0, 0, 1;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1250d5070_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1250c8690_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1250c8740_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1250c87f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1250c84f0_0, 0, 16;
    %load/vec4 v0x1250c8690_0;
    %load/vec4 v0x1250c8740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c84f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c85e0_0, 0, 32;
    %load/vec4 v0x1250c85e0_0;
    %store/vec4 v0x1250d4f10_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 6 85 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.1 ;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %load/vec4 v0x1250c8380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 90 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1250d4c10_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1250c8690_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1250c8740_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %store/vec4 v0x1250c87f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1250c84f0_0, 0, 16;
    %load/vec4 v0x1250c8690_0;
    %load/vec4 v0x1250c8740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c84f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c85e0_0, 0, 32;
    %load/vec4 v0x1250c85e0_0;
    %store/vec4 v0x1250d4f10_0, 0, 32;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %load/vec4 v0x1250d4ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 6 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x1250d4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x1250c8380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 6 110 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x1250c8440_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x1250c8690_0, 0, 6;
    %load/vec4 v0x1250c8440_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1250c8740_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %store/vec4 v0x1250c87f0_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1250c84f0_0, 0, 16;
    %load/vec4 v0x1250c8690_0;
    %load/vec4 v0x1250c8740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c84f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c85e0_0, 0, 32;
    %load/vec4 v0x1250c85e0_0;
    %store/vec4 v0x1250d4f10_0, 0, 32;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %load/vec4 v0x1250c84f0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1250c8210_0, 0, 18;
    %load/vec4 v0x1250c8210_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %load/vec4 v0x1250c8210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c82d0_0, 0, 32;
    %load/vec4 v0x1250c8380_0;
    %addi 4, 0, 32;
    %load/vec4 v0x1250c82d0_0;
    %add;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 6 132 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.17 ;
    %load/vec4 v0x1250c8440_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1250d4c10_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1250c8690_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1250c8740_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %store/vec4 v0x1250c87f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1250c84f0_0, 0, 16;
    %load/vec4 v0x1250c8690_0;
    %load/vec4 v0x1250c8740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c84f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c85e0_0, 0, 32;
    %load/vec4 v0x1250c85e0_0;
    %store/vec4 v0x1250d4f10_0, 0, 32;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %load/vec4 v0x1250d4ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 6 152 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.21 ;
    %load/vec4 v0x1250d4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 6 153 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.23 ;
    %load/vec4 v0x1250c8380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.24, 4;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 6 155 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.25 ;
    %load/vec4 v0x1250c8440_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %load/vec4 v0x1250d4c10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1250d4c10_0, 0, 32;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.27, 5;
    %jmp/1 T_12.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x1250c8690_0, 0, 6;
    %load/vec4 v0x1250c8440_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1250c8740_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %store/vec4 v0x1250c87f0_0, 0, 5;
    %load/vec4 v0x1250c8440_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1250c84f0_0, 0, 16;
    %load/vec4 v0x1250c8690_0;
    %load/vec4 v0x1250c8740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1250c84f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1250c85e0_0, 0, 32;
    %load/vec4 v0x1250c85e0_0;
    %store/vec4 v0x1250d4f10_0, 0, 32;
    %wait E_0x1250b98e0;
    %delay 2, 0;
    %load/vec4 v0x1250c8380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1250c8380_0, 0, 32;
    %load/vec4 v0x1250d4e00_0;
    %load/vec4 v0x1250c8380_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 6 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x1250c8380_0, v0x1250d4e00_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x1250c8440_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1250c8440_0, 0, 5;
    %jmp T_12.26;
T_12.27 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12509a980;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x1250adf00;
T_13 ;
    %wait E_0x1250c8ae0;
    %load/vec4 v0x1250d5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1250d5230_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1250d52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1250d5360_0;
    %assign/vec4 v0x1250d5230_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/beq_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
