{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520386491413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520386491423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 17:34:51 2018 " "Processing started: Tue Mar 06 17:34:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520386491423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386491423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task1 -c lab4_task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task1 -c lab4_task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386491423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520386492134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520386492134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.sv 1 1 " "Found 1 design units, including 1 entities, in source file init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1 " "Elaborating entity \"task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "task1.sv(81) " "Verilog HDL Case Statement warning at task1.sv(81): incomplete case statement has no default case item" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "task1.sv(81) " "Verilog HDL Case Statement information at task1.sv(81): all case item expressions in this case statement are onehot" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en task1.sv(81) " "Verilog HDL Always Construct warning at task1.sv(81): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "task1.sv(81) " "SystemVerilog RTL Coding error at task1.sv(81): always_comb construct does not infer purely combinational logic." {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1520386504970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task1.sv(2) " "Output port \"HEX0\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task1.sv(2) " "Output port \"HEX1\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task1.sv(2) " "Output port \"HEX2\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task1.sv(3) " "Output port \"HEX3\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task1.sv(3) " "Output port \"HEX4\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task1.sv(3) " "Output port \"HEX5\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task1.sv(4) " "Output port \"LEDR\" at task1.sv(4) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en task1.sv(81) " "Inferred latch for \"en\" at task1.sv(81)" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 06 17:35:05 2018 " "Processing ended: Tue Mar 06 17:35:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386505121 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386505772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520386491413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520386491423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 17:34:51 2018 " "Processing started: Tue Mar 06 17:34:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520386491423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386491423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task1 -c lab4_task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task1 -c lab4_task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386491423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520386492134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520386492134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.sv 1 1 " "Found 1 design units, including 1 entities, in source file init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520386504801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1 " "Elaborating entity \"task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "task1.sv(81) " "Verilog HDL Case Statement warning at task1.sv(81): incomplete case statement has no default case item" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "task1.sv(81) " "Verilog HDL Case Statement information at task1.sv(81): all case item expressions in this case statement are onehot" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en task1.sv(81) " "Verilog HDL Always Construct warning at task1.sv(81): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520386504891 "|task1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "task1.sv(81) " "SystemVerilog RTL Coding error at task1.sv(81): always_comb construct does not infer purely combinational logic." {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1520386504970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task1.sv(2) " "Output port \"HEX0\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task1.sv(2) " "Output port \"HEX1\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task1.sv(2) " "Output port \"HEX2\" at task1.sv(2) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task1.sv(3) " "Output port \"HEX3\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task1.sv(3) " "Output port \"HEX4\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task1.sv(3) " "Output port \"HEX5\" at task1.sv(3) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task1.sv(4) " "Output port \"LEDR\" at task1.sv(4) has no driver" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en task1.sv(81) " "Inferred latch for \"en\" at task1.sv(81)" {  } { { "task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 "|task1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520386504970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 06 17:35:05 2018 " "Processing ended: Tue Mar 06 17:35:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520386505121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520386505121 ""}
