opam-version: "2.0"
maintainer: "Jane Street developers"
authors: ["Jane Street Group, LLC"]
homepage: "https://github.com/janestreet/hardcaml_of_verilog"
bug-reports: "https://github.com/janestreet/hardcaml_of_verilog/issues"
dev-repo: "git+https://github.com/janestreet/hardcaml_of_verilog.git"
doc: "https://ocaml.janestreet.com/ocaml-core/latest/doc/hardcaml_of_verilog/index.html"
license: "MIT"
build: [
  ["dune" "build" "-p" name "-j" jobs]
]
depends: [
  "ocaml"                 {>= "4.08.0"}
  "base"                  {= "v0.16~preview.127.35+233"}
  "core"                  {= "v0.16~preview.127.35+233"}
  "core_unix"             {= "v0.16~preview.127.35+233"}
  "hardcaml"              {= "v0.16~preview.127.35+233"}
  "hardcaml_verify"       {= "v0.16~preview.127.35+233"}
  "jsonaf"                {= "v0.16~preview.127.35+233"}
  "ppx_deriving_hardcaml" {= "v0.16~preview.127.35+233"}
  "ppx_jane"              {= "v0.16~preview.127.35+233"}
  "ppx_jsonaf_conv"       {= "v0.16~preview.127.35+233"}
  "stdio"                 {= "v0.16~preview.127.35+233"}
  "dune"                  {>= "2.0.0"}
]
synopsis: "Convert Verilog to a Hardcaml design"
description: "
The opensource synthesis tool yosys is used to convert a verilog design to a JSON based
netlist representation. This library can load the JSON netlist and build a hardcaml
circuit.

Code can also be generated to wrap the conversion process using Hardcaml interfaces.
"
url {
src: "https://github.com/janestreet/hardcaml_of_verilog/archive/4a558c0436c1b060649dd3af0f042c0c03650572.tar.gz"
checksum: "sha256=2544edd163b3a5a08fc87506adc4b4bd8603e30a3543744a760053f1f3c16d98"
}
