{"vcs1":{"timestamp_begin":1683058248.250520017, "rt":12.97, "ut":0.25, "st":0.22}}
{"vcselab":{"timestamp_begin":1683058261.295207624, "rt":5.21, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1683058266.561475278, "rt":1.65, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683058247.892788705}
{"VCS_COMP_START_TIME": 1683058247.892788705}
{"VCS_COMP_END_TIME": 1683058268.312497259}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339804}}
{"stitch_vcselab": {"peak_mem": 222612}}
