// SPDX-License-Identifier: GPL-2.0-only
/*
 * Bridge between MCE and APEI
 *
 * On some machine, corrected memory errors are reported via APEI
 * generic hardware error source (GHES) instead of corrected Machine
 * Check. These corrected memory errors can be reported to user space
 * through /dev/mcelog via faking a corrected Machine Check, so that
 * the error memory page can be offlined by /sbin/mcelog if the error
 * count for one page is beyond the threshold.
 *
 * For fatal MCE, save MCE record into persistent storage via ERST, so
 * that the MCE record can be logged after reboot via ERST.
 *
 * Copyright 2010 Intel Corp.
 *   Author: Huang Ying <ying.huang@intel.com>
 */

#include <linux/export.h>
#include <linux/kernel.h>
#include <linux/acpi.h>
#include <linux/cper.h>
#include <acpi/apei.h>
#include <acpi/ghes.h>
#include <asm/mce.h>

#include "internal.h"

void apei_mce_report_mem_error(int severity, struct cper_sec_mem_err *mem_err)
{
	struct mce m;
	int lsb;

	if (!(mem_err->validation_bits & CPER_MEM_VALID_PA))
		return;

	/*
	 * Even if the ->validation_bits are set for address mask,
	 * to be extra safe, check and reject an error radius '0',
	 * and fall back to the default page size.
	 */
	if (mem_err->validation_bits & CPER_MEM_VALID_PA_MASK)
		lsb = find_first_bit((void *)&mem_err->physical_addr_mask, PAGE_SHIFT);
	else
		lsb = PAGE_SHIFT;

	mce_prep_record(&m);
	m.bank = -1;
	/* Fake a memory read error with unknown channel */
	m.status = MCI_STATUS_VAL | MCI_STATUS_EN | MCI_STATUS_ADDRV | MCI_STATUS_MISCV | 0x9f;
	m.misc = (MCI_MISC_ADDR_PHYS << 6) | lsb;

	if (severity >= GHES_SEV_RECOVERABLE)
		m.status |= MCI_STATUS_UC;

	if (severity >= GHES_SEV_PANIC) {
		m.status |= MCI_STATUS_PCC;
		m.tsc = rdtsc();
	}

	m.addr = mem_err->physical_addr;
	mce_log(&m);
}
EXPORT_SYMBOL_GPL(apei_mce_report_mem_error);

void zx_apei_mce_report_mem_error(struct cper_sec_mem_err *mem_err)
{
	struct mce m;
	int apei_error = 0;

	if (boot_cpu_data.x86 != 7 || boot_cpu_data.x86_model != 91)
		return;

	if (!(mem_err->validation_bits & CPER_MEM_VALID_PA))
		return;

	mce_setup(&m);
	m.misc = 0;
	m.misc = mem_err->module;
	m.addr = mem_err->physical_addr;
	if (mem_err->card == 0)
		m.bank = 9;
	else
		m.bank = 10;

	switch (mem_err->error_type) {
	case 2:
		m.status = 0x9c20004000010080;
		break;
	case 3:
		m.status = 0xbe40000000020090;
		apei_error = apei_write_mce(&m);
		break;
	case 8:
		if (mem_err->requestor_id == 2) {
			m.status = 0x98200040000400b0;
		} else if (mem_err->requestor_id == 3) {
			m.status = 0xba400000000600a0;
			apei_error = apei_write_mce(&m);
		} else if (mem_err->requestor_id == 4) {
			m.status = 0x98200100000300b0;
		} else if (mem_err->requestor_id == 5) {
			m.status = 0xba000000000500b0;
			apei_error = apei_write_mce(&m);
		} else {
			pr_info("Undefined Parity error\n");
		}
		break;
	case 10:
		if (mem_err->requestor_id == 6) {
			m.status = 0xba400000000700a0;
			apei_error = apei_write_mce(&m);
		} else if (mem_err->requestor_id == 7) {
			m.status = 0xba000000000800b0;
			apei_error = apei_write_mce(&m);
		} else {
			pr_info("Undefined dvad error\n");
		}
		break;
	case 13:
		m.status = 0x9c200040000100c0;
		break;
	case 14:
		m.status = 0xbd000000000200c0;
		apei_error = apei_write_mce(&m);
		break;
	}
	mce_log(&m);
}
EXPORT_SYMBOL_GPL(zx_apei_mce_report_mem_error);

void zx_apei_mce_report_pcie_error(int severity, struct cper_sec_pcie *pcie_err)
{
	struct mce m;
	int apei_error = 0;

	if (boot_cpu_data.x86 != 7 || boot_cpu_data.x86_model != 91)
		return;

	mce_setup(&m);
	m.addr = 0;
	m.misc = 0;
	m.misc |= (u64)pcie_err->device_id.segment << 32;
	m.misc |= pcie_err->device_id.bus << 24;
	m.misc |= pcie_err->device_id.device << 19;
	m.misc |= pcie_err->device_id.function << 16;
	m.bank = 6;

	switch (severity) {
	case 1:
		m.status = 0x9820004000020e0b;
		break;
	case 2:
		m.status = 0xba20000000010e0b;
		break;
	case 3:
		m.status = 0xbd20000000000e0b;
		apei_error = apei_write_mce(&m);
		break;
	default:
		pr_info("Undefine pcie error\n");
		break;
	}
	mce_log(&m);
}
EXPORT_SYMBOL_GPL(zx_apei_mce_report_pcie_error);

void zx_apei_mce_report_zdi_error(struct cper_sec_proc_generic *zdi_err)
{
	struct mce m;
	int apei_error = 0;

	if (boot_cpu_data.x86 != 7 || boot_cpu_data.x86_model != 91)
		return;

	mce_setup(&m);
	m.misc = 0;
	m.misc |= (zdi_err->requestor_id & 0xff) << 19;
	m.misc |= ((zdi_err->requestor_id & 0xff00) >> 8) >> 24;
	m.bank = 5;
	switch (zdi_err->responder_id) {
	case 2:
		m.status = 0xba00000000040e0f;
		apei_error = apei_write_mce(&m);
		break;
	case 3:
		m.status = 0xba00000000030e0f;
		apei_error = apei_write_mce(&m);
		break;
	case 4:
		m.status = 0xba00000000020e0f;
		apei_error = apei_write_mce(&m);
		break;
	case 5:
		m.status = 0xba00000000010e0f;
		apei_error = apei_write_mce(&m);
		break;
	case 6:
		m.status = 0x9820004000090e0f;
		break;
	case 7:
		m.status = 0x9820004000080e0f;
		break;
	case 8:
		m.status = 0x9820004000070e0f;
		break;
	case 9:
		m.status = 0x9820004000060e0f;
		break;
	case 10:
		m.status = 0x9820004000050e0f;
		break;
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		m.status = 0x98200040000b0e0f;
		break;
	case 16:
	case 17:
	case 18:
		m.status = 0x98200040000c0e0f;
		break;
	default:
		pr_info("Undefined ZDI Error\n");
		break;
	}
	mce_log(&m);
}
EXPORT_SYMBOL_GPL(zx_apei_mce_report_zdi_error);

int apei_smca_report_x86_error(struct cper_ia_proc_ctx *ctx_info, u64 lapic_id)
{
	const u64 *i_mce = ((const u64 *) (ctx_info + 1));
	bool apicid_found = false;
	unsigned int cpu;
	struct mce m;

	if (!boot_cpu_has(X86_FEATURE_SMCA))
		return -EINVAL;

	/*
	 * The starting address of the register array extracted from BERT must
	 * match with the first expected register in the register layout of
	 * SMCA address space. This address corresponds to banks's MCA_STATUS
	 * register.
	 *
	 * Match any MCi_STATUS register by turning off bank numbers.
	 */
	if ((ctx_info->msr_addr & MSR_AMD64_SMCA_MC0_STATUS) !=
				  MSR_AMD64_SMCA_MC0_STATUS)
		return -EINVAL;

	/*
	 * The register array size must be large enough to include all the
	 * SMCA registers which need to be extracted.
	 *
	 * The number of registers in the register array is determined by
	 * Register Array Size/8 as defined in UEFI spec v2.8, sec N.2.4.2.2.
	 * The register layout is fixed and currently the raw data in the
	 * register array includes 6 SMCA registers which the kernel can
	 * extract.
	 */
	if (ctx_info->reg_arr_size < 48)
		return -EINVAL;

	for_each_possible_cpu(cpu) {
		if (cpu_data(cpu).topo.initial_apicid == lapic_id) {
			apicid_found = true;
			break;
		}
	}

	if (!apicid_found)
		return -EINVAL;

	mce_prep_record_common(&m);
	mce_prep_record_per_cpu(cpu, &m);

	m.bank = (ctx_info->msr_addr >> 4) & 0xFF;
	m.status = *i_mce;
	m.addr = *(i_mce + 1);
	m.misc = *(i_mce + 2);
	/* Skipping MCA_CONFIG */
	m.ipid = *(i_mce + 4);
	m.synd = *(i_mce + 5);

	mce_log(&m);

	return 0;
}

#define CPER_CREATOR_MCE						\
	GUID_INIT(0x75a574e3, 0x5052, 0x4b29, 0x8a, 0x8e, 0xbe, 0x2c,	\
		  0x64, 0x90, 0xb8, 0x9d)
#define CPER_SECTION_TYPE_MCE						\
	GUID_INIT(0xfe08ffbe, 0x95e4, 0x4be7, 0xbc, 0x73, 0x40, 0x96,	\
		  0x04, 0x4a, 0x38, 0xfc)

/*
 * CPER specification (in UEFI specification 2.3 appendix N) requires
 * byte-packed.
 */
struct cper_mce_record {
	struct cper_record_header hdr;
	struct cper_section_descriptor sec_hdr;
	struct mce mce;
} __packed;

int apei_write_mce(struct mce *m)
{
	struct cper_mce_record rcd;

	memset(&rcd, 0, sizeof(rcd));
	memcpy(rcd.hdr.signature, CPER_SIG_RECORD, CPER_SIG_SIZE);
	rcd.hdr.revision = CPER_RECORD_REV;
	rcd.hdr.signature_end = CPER_SIG_END;
	rcd.hdr.section_count = 1;
	rcd.hdr.error_severity = CPER_SEV_FATAL;
	/* timestamp, platform_id, partition_id are all invalid */
	rcd.hdr.validation_bits = 0;
	rcd.hdr.record_length = sizeof(rcd);
	rcd.hdr.creator_id = CPER_CREATOR_MCE;
	rcd.hdr.notification_type = CPER_NOTIFY_MCE;
	rcd.hdr.record_id = cper_next_record_id();
	rcd.hdr.flags = CPER_HW_ERROR_FLAGS_PREVERR;

	rcd.sec_hdr.section_offset = (void *)&rcd.mce - (void *)&rcd;
	rcd.sec_hdr.section_length = sizeof(rcd.mce);
	rcd.sec_hdr.revision = CPER_SEC_REV;
	/* fru_id and fru_text is invalid */
	rcd.sec_hdr.validation_bits = 0;
	rcd.sec_hdr.flags = CPER_SEC_PRIMARY;
	rcd.sec_hdr.section_type = CPER_SECTION_TYPE_MCE;
	rcd.sec_hdr.section_severity = CPER_SEV_FATAL;

	memcpy(&rcd.mce, m, sizeof(*m));

	return erst_write(&rcd.hdr);
}

ssize_t apei_read_mce(struct mce *m, u64 *record_id)
{
	struct cper_mce_record rcd;
	int rc, pos;

	rc = erst_get_record_id_begin(&pos);
	if (rc)
		return rc;
retry:
	rc = erst_get_record_id_next(&pos, record_id);
	if (rc)
		goto out;
	/* no more record */
	if (*record_id == APEI_ERST_INVALID_RECORD_ID)
		goto out;
	rc = erst_read_record(*record_id, &rcd.hdr, sizeof(rcd), sizeof(rcd),
			&CPER_CREATOR_MCE);
	/* someone else has cleared the record, try next one */
	if (rc == -ENOENT)
		goto retry;
	else if (rc < 0)
		goto out;

	memcpy(m, &rcd.mce, sizeof(*m));
	rc = sizeof(*m);
out:
	erst_get_record_id_end();

	return rc;
}

/* Check whether there is record in ERST */
int apei_check_mce(void)
{
	return erst_get_record_count();
}

int apei_clear_mce(u64 record_id)
{
	return erst_clear(record_id);
}
