
*** Running vivado
    with args -log blk_mem_gen_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 317.617 ; gain = 79.180
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (11#1) [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 540.203 ; gain = 301.766
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 540.203 ; gain = 301.766
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 709.152 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     3|
|2     |LUT4       |    11|
|3     |LUT6       |    16|
|4     |MUXF7      |     8|
|5     |RAMB36E1   |    64|
|6     |RAMB36E1_1 |    64|
|7     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.152 ; gain = 470.715
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 709.152 ; gain = 472.344
