\hypertarget{struct_d_m_a___stream___type_def}{}\doxysection{DMA\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32f401xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00233}{233}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

DMA stream x configuration register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00235}{235}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}\label{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FCR}

DMA stream x FIFO control register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00240}{240}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}\label{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M0AR@{M0AR}}
\index{M0AR@{M0AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{M0AR}{M0AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M0\+AR}

DMA stream x memory 0 address register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00238}{238}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}\label{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M1AR@{M1AR}}
\index{M1AR@{M1AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{M1AR}{M1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M1\+AR}

DMA stream x memory 1 address register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00239}{239}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}\label{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!NDTR@{NDTR}}
\index{NDTR@{NDTR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NDTR}{NDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NDTR}

DMA stream x number of data register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}\label{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!PAR@{PAR}}
\index{PAR@{PAR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PAR}{PAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PAR}

DMA stream x peripheral address register 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00237}{237}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\end{DoxyCompactItemize}
