 🧠 RISC-V Reference SoC Tapeout – VSD Program

🚀 Hands-on SoC Design | 🛠️ Open-Source EDA Tools | 🇮🇳 Empowering India's Semiconductor Ecosystem

 📘 About the Project

This repository documents my participation in the **VLSI System Design (VSD) "RISC-V Reference SoC Tapeout Program"**, a comprehensive, hands-on journey through the full **System-on-Chip (SoC)** design flow using open-source tools.
The project focuses on building a RISC-V based SoC, implementing it using a complete open-source EDA toolchain, and generating a GDSII layout ready for fabrication.

🛠️ Tools & Technologies Used:
Category	Tools / Technologies
RTL Design & Simulation	Verilog, Icarus Verilog, GTKWave
Synthesis & Optimization	Yosys, ABC
Physical Design & PnR	OpenLane, Magic, TritonRoute
Physical Verification	KLayout, Netgen
Architecture & PDK	RISC-V ISA, Sky130 Process Design Kit

 🚀 Project Highlights:
* ✅ **RTL Design:** Implemented a custom RISC-V based processor core in Verilog.
* 🔄 **Synthesis & Optimization:** Transformed RTL into gate-level netlists using Yosys.
* 🧱 **Physical Design:** Performed floorplanning, placement, and routing using OpenLane.
* 📦 **GDSII Generation:** Completed the design flow and generated the final GDSII layout using Magic and Sky130 PDK.
* 🤝 **Large-Scale Collaboration:** Worked alongside 3500+ learners under the national-level VSD initiative.
* 🎓 **Learning Experience:** Gained real-world exposure to VLSI workflows using open-source tools.

 🌟 Key Learnings:
* 📐 Mastered the end-to-end VLSI flow: RTL → Synthesis → Physical Design → GDSII.
* ⚙️ Understood RISC-V architecture fundamentals and how to design a minimal SoC.
* 🔍 Learned how to debug using waveform analysis and verification tools.
* 📏 Experienced timing analysis, DRC, LVS checks, and tapeout readiness.
* 🔗 Explored integration of digital design with physical constraints under the Sky130 PDK.

📁 Repository Structure:
📦 riscv-soc-tapeout/
 ┣ 📂 src/              → RTL (Verilog) design files
 ┣ 📂 openlane/         → OpenLane configuration and runs
 ┣ 📂 gds/              → Final layout files (GDSII)
 ┣ 📂 reports/          → DRC, LVS, timing, and synthesis reports
 ┣ 📂 images/           → Layout screenshots and block diagrams
 ┣ 📜 README.md         → Documentation and overview
 ┗ 📜 LICENSE           → Open-source license file

📌 Significance of the Project:

1. Advancing Semiconductor Capabilities-
Participation in this program contributes to the growth and development of India’s semiconductor ecosystem, supporting the vision of self-reliance and technological advancement in VLSI design.

2. Open-Source Innovation-
   The use of a fully open-source EDA toolchain highlights the potential for collaborative, cost-effective innovation in chip design—making advanced silicon design accessible to students, researchers, and startups.

3. Practical Experience=
   This project provided valuable hands-on exposure to the complete SoC design process, deepening my understanding of the RISC-V architecture and the complexities of RTL design, physical design, and tapeout preparation.

 🧾 Conclusion:
This repository not only documents my technical journey through the **RISC-V Reference SoC Tapeout Program**, but also underscores the importance of **collaborative, open-source efforts** in advancing semiconductor design capabilities.
By leveraging tools like **Yosys**, **OpenLane**, and **Magic**, and contributing to a **nationwide, large-scale initiative**, this project showcases the **potential for innovation, education, and sustainable growth** in the field of **VLSI system design**—especially within the context of India's emerging semiconductor landscape.

🙏 Acknowledgment:
Special thanks to Kunal Ghosh and the VLSI System Design (VSD) team for this learning opportunity.
Organization Info-
* 🐱 GitHub: [https://github.com/kunalg123]
* 🌐 Website:[https://vsdiat.vlsisystemdesign.com/]

📅 Weekly Progress Tracker:
✅ Week 0: Tools Setup
🔜 Week 1: Coming Soon
⏳ Week 2: Upcoming

 📬 Connect with Me:
* 🔗 LinkedIn: \[https://www.linkedin.com/in/kaushik-barman-5b03b02a1?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app]
* 🐱 GitHub: [https://github.com/kaushikbarman574-max]

⭐ If you found this project helpful or inspiring, consider giving it a star!




