axis_register_slice_64.v,verilog,xil_defaultlib,../../../../tcp_ip.srcs/sources_1/ip/axis_register_slice_64/sim/axis_register_slice_64.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
