[05/15 21:21:17     0s] Checking out Encounter license ...
[05/15 21:21:17     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[05/15 21:21:17     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[05/15 21:21:17     0s] 	encblk		DENIED:		"Encounter_Block"
[05/15 21:21:17     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[05/15 21:21:17     0s] 	fexl		DENIED:		"FE_GPS"
[05/15 21:21:17     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[05/15 21:21:17     0s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[05/15 21:21:17     0s] 	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
[05/15 21:21:17     0s] Virtuoso_Digital_Implem 14.2 license checkout succeeded.
[05/15 21:21:17     0s] 	Maximum number of instance allowed (1 x 50000).
[05/15 21:21:28     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[05/15 21:21:28     4s] @(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
[05/15 21:21:28     4s] @(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
[05/15 21:21:28     4s] @(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
[05/15 21:21:28     4s] @(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
[05/15 21:21:28     4s] @(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
[05/15 21:21:28     4s] @(#)CDS: CPE v14.26-s026
[05/15 21:21:28     4s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[05/15 21:21:28     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[05/15 21:21:28     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/15 21:21:28     4s] @(#)CDS: RCDB 11.5
[05/15 21:21:28     4s] --- Starting "Encounter v14.26-s039_1" on Tue May 15 21:21:28 2018 (mem=96.1M) ---
[05/15 21:21:28     4s] --- Running on EEX109 (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) ---
[05/15 21:21:28     4s] This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
[05/15 21:21:28     4s] Set DBUPerIGU to 1000.
[05/15 21:21:28     4s] Set net toggle Scale Factor to 1.00
[05/15 21:21:28     4s] Set Shrink Factor to 1.00000
[05/15 21:21:28     5s] 
[05/15 21:21:28     5s] **INFO:  MMMC transition support version v31-84 
[05/15 21:21:28     5s] 
[05/15 21:21:28     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 21:21:28     5s] <CMD> suppressMessage ENCEXT-2799
[05/15 21:21:28     5s] <CMD> win
[05/15 21:21:44     6s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/15 21:21:44     6s] <CMD> set _timing_library_enable_mt_flow 0
[05/15 21:21:44     6s] <CMD> set conf_ioOri R0
[05/15 21:21:44     6s] <CMD> set conf_row_height 1.400000
[05/15 21:21:44     6s] <CMD> set dcgHonorSignalNetNDR 1
[05/15 21:21:44     6s] <CMD> set defHierChar /
[05/15 21:21:44     6s] <CMD> set delaycal_input_transition_delay 0.1ps
[05/15 21:21:44     6s] Set Input Pin Transition Delay as 0.1 ps.
[05/15 21:21:44     6s] <CMD> set distributed_client_message_echo 1
[05/15 21:21:44     6s] <CMD> set fpIsMaxIoHeight 0
[05/15 21:21:44     6s] <CMD> set fp_core_height 75.600000
[05/15 21:21:44     6s] <CMD> set fp_core_to_bottom 6.020000
[05/15 21:21:44     6s] <CMD> set fp_core_to_left 6.080000
[05/15 21:21:44     6s] <CMD> set fp_core_to_right 6.080000
[05/15 21:21:44     6s] <CMD> set fp_core_to_top 6.020000
[05/15 21:21:44     6s] <CMD> set fp_core_width 128.800000
[05/15 21:21:44     6s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[05/15 21:21:44     6s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[05/15 21:21:44     6s] <CMD> set init_gnd_net VSS
[05/15 21:21:44     6s] <CMD> set init_lef_file {../../../../../dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ../../../../../dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
[05/15 21:21:44     6s] <CMD> set init_mmmc_file script/mmmc.view
[05/15 21:21:44     6s] <CMD> set init_oa_search_lib {}
[05/15 21:21:44     6s] <CMD> set init_pwr_net VDD
[05/15 21:21:44     6s] <CMD> set init_verilog design/FIR.mapped.v
[05/15 21:21:44     6s] <CMD> set lsgOCPGainMult 1.000000
[05/15 21:21:44     6s] <CMD> set pegDefaultResScaleFactor 1.000000
[05/15 21:21:44     6s] <CMD> set pegDetailResScaleFactor 1.000000
[05/15 21:21:44     6s] <CMD> set timing_library_float_precision_tol 0.000010
[05/15 21:21:44     6s] <CMD> set timing_library_load_pin_cap_indices {}
[05/15 21:21:44     6s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[05/15 21:22:06     8s] <CMD> save_global script/FIR.globals
[05/15 21:22:07     9s] <CMD> set init_io_file script/FIR.ioc
[05/15 21:22:07     9s] <CMD> init_design
[05/15 21:22:07     9s] 
[05/15 21:22:07     9s] Loading LEF file ../../../../../dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
[05/15 21:22:07     9s] 
[05/15 21:22:07     9s] Loading LEF file ../../../../../dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
[05/15 21:22:07     9s] Set DBUPerIGU to M2 pitch 380.
[05/15 21:22:07     9s] 
[05/15 21:22:07     9s] viaInitial starts at Tue May 15 21:22:07 2018
viaInitial ends at Tue May 15 21:22:07 2018
*** Begin netlist parsing (mem=362.3M) ***
[05/15 21:22:07     9s] Reading netlist ...
[05/15 21:22:07     9s] Backslashed names will retain backslash and a trailing blank character.
[05/15 21:22:07     9s] Reading verilog netlist 'design/FIR.mapped.v'
[05/15 21:22:07     9s] 
[05/15 21:22:07     9s] *** Memory Usage v#1 (Current mem = 365.344M, initial mem = 96.059M) ***
[05/15 21:22:07     9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=365.3M) ***
[05/15 21:22:07     9s] Top level cell is FIR.
[05/15 21:22:07     9s] Loading view definition file from script/mmmc.view
[05/15 21:22:07     9s] Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
[05/15 21:22:07     9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
[05/15 21:22:07     9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[05/15 21:22:08     9s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/15 21:22:08     9s] Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
[05/15 21:22:08     9s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/15 21:22:08     9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.85min, fe_mem=391.3M) ***
[05/15 21:22:08     9s] Starting recursive module instantiation check.
[05/15 21:22:08     9s] No recursion found.
[05/15 21:22:08     9s] Building hierarchical netlist for Cell FIR ...
[05/15 21:22:08     9s] *** Netlist is unique.
[05/15 21:22:08     9s] ** info: there are 290 modules.
[05/15 21:22:08     9s] ** info: there are 2358 stdCell insts.
[05/15 21:22:08     9s] 
[05/15 21:22:08     9s] *** Memory Usage v#1 (Current mem = 397.047M, initial mem = 96.059M) ***
[05/15 21:22:08     9s] *info: set bottom ioPad orient R0
[05/15 21:22:08     9s] Reading IO assignment file "script/FIR.ioc" ...
[05/15 21:22:08     9s] **WARN: (ENCFP-669):	IO pin "overflag[0]" not found.
[05/15 21:22:08     9s] **WARN: (ENCFP-669):	IO pin "overflag[1]" not found.
[05/15 21:22:08     9s] **WARN: (ENCFP-669):	IO pin "done" not found.
[05/15 21:22:08     9s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:22:08     9s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:22:08     9s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:22:08     9s] Set Default Net Delay as 1000 ps.
[05/15 21:22:08     9s] Set Default Net Load as 0.5 pF. 
[05/15 21:22:08     9s] Set Input Pin Transition Delay as 0.1 ps.
[05/15 21:22:08    10s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/15 21:22:08    10s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[05/15 21:22:08    10s] Type 'man ENCEXT-6202' for more detail.
[05/15 21:22:08    10s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
[05/15 21:22:08    10s] Cap table was created using Encounter 13.13-s017_1.
[05/15 21:22:08    10s] Process name: FreePDK45.
[05/15 21:22:08    10s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
[05/15 21:22:08    10s] Cap table was created using Encounter 13.13-s017_1.
[05/15 21:22:08    10s] Process name: FreePDK45.
[05/15 21:22:08    10s] Importing multi-corner RC tables ... 
[05/15 21:22:08    10s] Summary of Active RC-Corners : 
[05/15 21:22:08    10s]  
[05/15 21:22:08    10s]  Analysis View: analysis_slow
[05/15 21:22:08    10s]     RC-Corner Name        : rc_worst
[05/15 21:22:08    10s]     RC-Corner Index       : 0
[05/15 21:22:08    10s]     RC-Corner Temperature : 125 Celsius
[05/15 21:22:08    10s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
[05/15 21:22:08    10s]     RC-Corner PreRoute Res Factor         : 1.34
[05/15 21:22:08    10s]     RC-Corner PreRoute Cap Factor         : 1.1
[05/15 21:22:08    10s]     RC-Corner PostRoute Res Factor        : 1.34
[05/15 21:22:08    10s]     RC-Corner PostRoute Cap Factor        : 0.96
[05/15 21:22:08    10s]     RC-Corner PostRoute XCap Factor       : 1.22
[05/15 21:22:08    10s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner PostRoute Clock Cap Factor  : 0.969   
[05/15 21:22:08    10s]     RC-Corner PostRoute Clock Res Factor  : 1.34   	[Derived from postRoute_res (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
[05/15 21:22:08    10s]  
[05/15 21:22:08    10s]  Analysis View: analysis_fast
[05/15 21:22:08    10s]     RC-Corner Name        : rc_best
[05/15 21:22:08    10s]     RC-Corner Index       : 1
[05/15 21:22:08    10s]     RC-Corner Temperature : 0 Celsius
[05/15 21:22:08    10s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
[05/15 21:22:08    10s]     RC-Corner PreRoute Res Factor         : 1.34
[05/15 21:22:08    10s]     RC-Corner PreRoute Cap Factor         : 1.1
[05/15 21:22:08    10s]     RC-Corner PostRoute Res Factor        : 1.34
[05/15 21:22:08    10s]     RC-Corner PostRoute Cap Factor        : 0.96
[05/15 21:22:08    10s]     RC-Corner PostRoute XCap Factor       : 1.22
[05/15 21:22:08    10s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner PostRoute Clock Cap Factor  : 0.969   
[05/15 21:22:08    10s]     RC-Corner PostRoute Clock Res Factor  : 1.34   	[Derived from postRoute_res (effortLevel low)]
[05/15 21:22:08    10s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
[05/15 21:22:08    10s] Technology file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch' associated with first view 'analysis_slow' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
[05/15 21:22:08    10s] *Info: initialize multi-corner CTS.
[05/15 21:22:08    10s] CTE reading timing constraint file 'design/FIR.mapped.sdc' ...
[05/15 21:22:08    10s] Current (total cpu=0:00:10.0, real=0:00:51.0, peak res=398.2M, current mem=502.9M)
[05/15 21:22:08    10s] INFO (CTE): Constraints read successfully.
[05/15 21:22:08    10s] WARNING (CTE-25): Line: 8 of File design/FIR.mapped.sdc : Skipped unsupported command: set_units
[05/15 21:22:08    10s] 
[05/15 21:22:08    10s] 
[05/15 21:22:08    10s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=412.8M, current mem=517.4M)
[05/15 21:22:08    10s] Current (total cpu=0:00:10.1, real=0:00:51.0, peak res=412.8M, current mem=517.4M)
[05/15 21:22:08    10s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/15 21:22:08    10s] Total number of combinational cells: 99
[05/15 21:22:08    10s] Total number of sequential cells: 29
[05/15 21:22:08    10s] Total number of tristate cells: 6
[05/15 21:22:08    10s] Total number of level shifter cells: 0
[05/15 21:22:08    10s] Total number of power gating cells: 0
[05/15 21:22:08    10s] Total number of isolation cells: 0
[05/15 21:22:08    10s] Total number of power switch cells: 0
[05/15 21:22:08    10s] Total number of pulse generator cells: 0
[05/15 21:22:08    10s] Total number of always on buffers: 0
[05/15 21:22:08    10s] Total number of retention cells: 0
[05/15 21:22:08    10s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/15 21:22:08    10s] Total number of usable buffers: 9
[05/15 21:22:08    10s] List of unusable buffers:
[05/15 21:22:08    10s] Total number of unusable buffers: 0
[05/15 21:22:08    10s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/15 21:22:08    10s] Total number of usable inverters: 6
[05/15 21:22:08    10s] List of unusable inverters:
[05/15 21:22:08    10s] Total number of unusable inverters: 0
[05/15 21:22:08    10s] List of identified usable delay cells:
[05/15 21:22:08    10s] Total number of identified usable delay cells: 0
[05/15 21:22:08    10s] List of identified unusable delay cells:
[05/15 21:22:08    10s] Total number of identified unusable delay cells: 0
[05/15 21:22:08    10s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/15 21:22:08    10s] 
[05/15 21:22:08    10s] *** Summary of all messages that are not suppressed in this session:
[05/15 21:22:08    10s] Severity  ID               Count  Summary                                  
[05/15 21:22:08    10s] WARNING   ENCFP-669            3  IO pin "%s" not found.                   
[05/15 21:22:08    10s] WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
[05/15 21:22:08    10s] *** Message Summary: 4 warning(s), 0 error(s)
[05/15 21:22:08    10s] 
[05/15 21:22:13    10s] <CMD> fit
[05/15 21:22:31    12s] <CMD> setDrawView fplan
[05/15 21:22:48    12s] <CMD> getIoFlowFlag
[05/15 21:23:02    13s] <CMD> setIoFlowFlag 0
[05/15 21:23:02    13s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.66 0.5 6.08 6.02 6.08 6.02
[05/15 21:23:02    13s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:23:02    13s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:02    13s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:02    13s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:23:02    13s] <CMD> uiSetTool select
[05/15 21:23:02    13s] <CMD> getIoFlowFlag
[05/15 21:23:02    13s] <CMD> fit
[05/15 21:23:03    13s] <CMD> setIoFlowFlag 0
[05/15 21:23:03    13s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.653991148992 0.5 6.08 6.02 6.08 6.02
[05/15 21:23:03    13s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:23:03    13s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:03    13s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:03    13s] <CMD> uiSetTool select
[05/15 21:23:03    13s] <CMD> getIoFlowFlag
[05/15 21:23:03    13s] <CMD> fit
[05/15 21:23:06    13s] <CMD> selectObject Module MAC_inst_2
[05/15 21:23:07    13s] <CMD> deselectAll
[05/15 21:23:07    13s] <CMD> selectObject Module MAC_inst_2
[05/15 21:23:10    13s] <CMD> getIoFlowFlag
[05/15 21:23:12    14s] <CMD> setIoFlowFlag 0
[05/15 21:23:12    14s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.653991148992 0.5 6.08 6.02 6.08 6.02
[05/15 21:23:12    14s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:23:12    14s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:12    14s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:12    14s] <CMD> uiSetTool select
[05/15 21:23:12    14s] <CMD> getIoFlowFlag
[05/15 21:23:12    14s] <CMD> fit
[05/15 21:23:13    14s] <CMD> setIoFlowFlag 0
[05/15 21:23:13    14s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.653991148992 0.5 6.08 6.02 6.08 6.02
[05/15 21:23:13    14s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:23:13    14s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:13    14s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:23:13    14s] <CMD> uiSetTool select
[05/15 21:23:13    14s] <CMD> getIoFlowFlag
[05/15 21:23:13    14s] <CMD> fit
[05/15 21:23:17    14s] <CMD> deselectAll
[05/15 21:23:17    14s] <CMD> selectObject Module MAC_inst_2
[05/15 21:23:19    14s] <CMD> uiSetTool move
[05/15 21:23:21    14s] <CMD> setObjFPlanBox Module MAC_inst_2 12.074 51.6695 55.506 81.397
[05/15 21:23:23    14s] <CMD> deselectAll
[05/15 21:23:23    14s] <CMD> selectObject Module CONFIG_inst
[05/15 21:23:26    14s] <CMD> setObjFPlanBox Module CONFIG_inst 77.1215 50.94 125.281 83.903
[05/15 21:23:29    14s] <CMD> deselectAll
[05/15 21:23:29    14s] <CMD> selectObject Module MAC_inst_1
[05/15 21:23:30    14s] <CMD> setObjFPlanBox Module MAC_inst_1 12.8755 18.9935 56.3075 48.721
[05/15 21:23:31    14s] <CMD> deselectAll
[05/15 21:23:31    14s] <CMD> selectObject Module MAC_inst_4
[05/15 21:23:33    14s] <CMD> setObjFPlanBox Module MAC_inst_4 57.519 17.1225 100.951 46.85
[05/15 21:23:35    15s] <CMD> deselectAll
[05/15 21:23:35    15s] <CMD> selectObject Module MAC_inst_3
[05/15 21:23:37    15s] <CMD> setObjFPlanBox Module MAC_inst_3 11.9465 36.3855 55.3785 66.113
[05/15 21:23:38    15s] <CMD> fit
[05/15 21:23:40    15s] <CMD> deselectAll
[05/15 21:23:40    15s] <CMD> selectObject Module CONFIG_inst
[05/15 21:23:43    15s] <CMD> setObjFPlanBox Module CONFIG_inst 75.1425 49.821 123.2125 83.421
[05/15 21:23:44    15s] <CMD> deselectAll
[05/15 21:23:44    15s] <CMD> selectObject Module MAC_inst_4
[05/15 21:23:46    15s] <CMD> setObjFPlanBox Module MAC_inst_4 79.83 18.3615 123.34 47.7615
[05/15 21:23:49    15s] <CMD> setObjFPlanBox Module MAC_inst_4 76.946 17.621 120.456 47.021
[05/15 21:23:50    15s] <CMD> deselectAll
[05/15 21:23:50    15s] <CMD> selectObject Module MAC_inst_1
[05/15 21:23:53    16s] <CMD> setObjFPlanBox Module MAC_inst_1 29.1865 9.6305 72.6965 39.0305
[05/15 21:23:54    16s] <CMD> deselectAll
[05/15 21:23:54    16s] <CMD> selectObject Module MAC_inst_4
[05/15 21:23:55    16s] <CMD> setObjFPlanBox Module MAC_inst_4 82.0865 7.66 125.5965 37.06
[05/15 21:23:56    16s] <CMD> deselectAll
[05/15 21:23:56    16s] <CMD> selectObject Module MAC_inst_1
[05/15 21:24:02    16s] <CMD> setObjFPlanBox Module MAC_inst_1 36.537 7.3665 80.047 36.7665
[05/15 21:24:04    16s] <CMD> deselectAll
[05/15 21:24:04    16s] <CMD> selectObject Module CONFIG_inst
[05/15 21:24:05    16s] <CMD> setObjFPlanBox Module CONFIG_inst 77.9035 38.433 125.9735 72.033
[05/15 21:24:10    16s] <CMD> deselectAll
[05/15 21:24:10    16s] <CMD> selectObject Module MAC_inst_3
[05/15 21:24:12    17s] <CMD> setObjFPlanBox Module MAC_inst_3 30.6625 41.529 74.1725 70.929
[05/15 21:24:13    17s] <CMD> deselectAll
[05/15 21:24:13    17s] <CMD> selectObject Module MAC_inst_2
[05/15 21:24:15    17s] <CMD> setObjFPlanBox Module MAC_inst_2 -3.6785 30.3885 39.8315 59.7885
[05/15 21:24:16    17s] <CMD> deselectAll
[05/15 21:24:16    17s] <CMD> selectObject Module MAC_inst_3
[05/15 21:24:17    17s] <CMD> setObjFPlanBox Module MAC_inst_3 32.017 40.164 75.527 69.564
[05/15 21:25:39    27s] <CMD> setObjFPlanBox Module MAC_inst_3 8.138 54.6025 51.648 84.0025
[05/15 21:25:40    27s] <CMD> deselectAll
[05/15 21:25:40    27s] <CMD> selectObject Module CONFIG_inst
[05/15 21:25:42    27s] <CMD> setObjFPlanBox Module CONFIG_inst 77.044 49.778 125.114 83.378
[05/15 21:25:50    27s] <CMD> getIoFlowFlag
[05/15 21:26:02    29s] <CMD> setIoFlowFlag 0
[05/15 21:26:02    29s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.6 0.5 6.08 6.02 6.08 6.02
[05/15 21:26:02    29s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:26:02    29s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:02    29s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:02    29s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:26:02    29s] <CMD> uiSetTool select
[05/15 21:26:02    29s] <CMD> getIoFlowFlag
[05/15 21:26:02    29s] <CMD> fit
[05/15 21:26:06    29s] <CMD> setIoFlowFlag 0
[05/15 21:26:06    29s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.586956521739 0.499996 6.08 6.02 6.08 6.02
[05/15 21:26:06    29s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:26:06    29s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:06    29s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:06    29s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:26:06    29s] <CMD> uiSetTool select
[05/15 21:26:06    29s] <CMD> getIoFlowFlag
[05/15 21:26:06    29s] <CMD> fit
[05/15 21:26:09    29s] <CMD> deselectAll
[05/15 21:26:09    29s] <CMD> selectObject Module CONFIG_inst
[05/15 21:26:11    29s] <CMD> windowSelect 114.705 63.486 116.849 57.323
[05/15 21:26:15    30s] <CMD> uiSetTool move
[05/15 21:26:15    30s] <CMD> selectObject Module CONFIG_inst
[05/15 21:26:17    30s] <CMD> setObjFPlanBox Module CONFIG_inst 86.1955 45.4005 134.2655 79.0005
[05/15 21:26:18    30s] <CMD> deselectAll
[05/15 21:26:18    30s] <CMD> selectObject Module MAC_inst_4
[05/15 21:26:20    30s] <CMD> setObjFPlanBox Module MAC_inst_4 92.263 7.688 135.773 37.088
[05/15 21:26:21    30s] <CMD> deselectAll
[05/15 21:26:21    30s] <CMD> selectObject Module MAC_inst_1
[05/15 21:26:22    30s] <CMD> setObjFPlanBox Module MAC_inst_1 46.797 7.554 90.307 36.954
[05/15 21:26:23    30s] <CMD> deselectAll
[05/15 21:26:23    30s] <CMD> selectObject Module MAC_inst_2
[05/15 21:26:26    31s] <CMD> setObjFPlanBox Module MAC_inst_2 2.0095 7.042 45.5195 36.442
[05/15 21:26:26    31s] <CMD> deselectAll
[05/15 21:26:27    31s] <CMD> selectObject Module MAC_inst_1
[05/15 21:26:29    31s] <CMD> setObjFPlanBox Module MAC_inst_1 47.678 7.286 91.188 36.686
[05/15 21:26:30    31s] <CMD> deselectAll
[05/15 21:26:30    31s] <CMD> selectObject Module MAC_inst_2
[05/15 21:26:31    31s] <CMD> setObjFPlanBox Module MAC_inst_2 3.028 7.152 46.538 36.552
[05/15 21:26:38    32s] <CMD> getIoFlowFlag
[05/15 21:26:47    33s] <CMD> setIoFlowFlag 0
[05/15 21:26:47    33s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.7 0.499996 6.08 6.02 6.08 6.02
[05/15 21:26:47    33s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:26:47    33s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:47    33s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:47    33s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:26:47    33s] <CMD> uiSetTool select
[05/15 21:26:47    33s] <CMD> getIoFlowFlag
[05/15 21:26:47    33s] <CMD> fit
[05/15 21:26:57    34s] <CMD> setIoFlowFlag 0
[05/15 21:26:57    34s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.55 0.499984 6.08 6.02 6.08 6.02
[05/15 21:26:57    34s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:26:57    34s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:57    34s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:26:57    34s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:26:57    34s] <CMD> uiSetTool select
[05/15 21:26:57    34s] <CMD> getIoFlowFlag
[05/15 21:26:57    34s] <CMD> fit
[05/15 21:27:06    35s] <CMD> deselectAll
[05/15 21:27:06    35s] <CMD> selectObject Module MAC_inst_4
[05/15 21:27:21    36s] <CMD> uiSetTool move
[05/15 21:27:22    36s] <CMD> deselectAll
[05/15 21:27:22    36s] <CMD> selectObject Module MAC_inst_3
[05/15 21:27:24    36s] <CMD> setObjFPlanBox Module MAC_inst_3 9.7515 42.366 53.2615 71.766
[05/15 21:27:25    36s] <CMD> deselectAll
[05/15 21:27:25    36s] <CMD> selectObject Module CONFIG_inst
[05/15 21:27:26    36s] <CMD> setObjFPlanBox Module CONFIG_inst 84.81 40.211 132.88 73.811
[05/15 21:27:27    36s] <CMD> deselectAll
[05/15 21:27:27    36s] <CMD> selectObject Module MAC_inst_4
[05/15 21:27:30    36s] <CMD> setObjFPlanBox Module MAC_inst_4 94.8445 7.42 138.3545 36.82
[05/15 21:27:31    36s] <CMD> deselectAll
[05/15 21:27:31    36s] <CMD> selectObject Module MAC_inst_1
[05/15 21:27:33    37s] <CMD> setObjFPlanBox Module MAC_inst_1 50.0625 7.0245 93.5725 36.4245
[05/15 21:27:34    37s] <CMD> deselectAll
[05/15 21:27:34    37s] <CMD> selectObject Module MAC_inst_2
[05/15 21:27:35    37s] <CMD> setObjFPlanBox Module MAC_inst_2 7.258 7.42 50.768 36.82
[05/15 21:27:36    37s] <CMD> deselectAll
[05/15 21:27:36    37s] <CMD> selectObject Module MAC_inst_1
[05/15 21:27:37    37s] <CMD> setObjFPlanBox Module MAC_inst_1 51.6835 7.42 95.1935 36.82
[05/15 21:27:38    37s] <CMD> deselectAll
[05/15 21:27:38    37s] <CMD> selectObject Module MAC_inst_4
[05/15 21:27:46    38s] <CMD> setObjFPlanBox Module MAC_inst_4 57.77 43.405 101.28 72.805
[05/15 21:27:52    38s] <CMD> flipModule MAC_inst_4 X
[05/15 21:27:53    38s] Flip instance MAC_inst_4/cnt_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/cnt_reg_2_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/cnt_reg_1_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_7_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_6_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_5_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_4_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_3_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_2_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_1_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_2_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_done_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_7_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_6_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_5_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_4_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_3_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_2_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_1_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/op_1_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_0_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_1_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_1_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_2_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_2_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_3_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_3_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_4_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_4_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_5_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_5_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_6_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_6_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_7_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_7_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_8_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_8_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/data_out_reg_9_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/ac_sum_old_reg_9_ to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U82 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U117 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U118 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U119 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U120 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_9 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_8 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_7 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_6 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_5 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_4 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_3 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_2 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1_1 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U1 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/add_131/U2 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U2 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U3 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U4 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U5 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U6 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U7 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U14 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U15 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U16 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U17 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U18 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U19 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U20 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U21 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U22 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U23 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U24 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U25 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U26 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U27 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U28 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U29 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U30 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U31 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U32 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U33 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U34 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U35 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U36 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U37 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U38 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U39 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U40 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U41 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U42 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U43 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U108 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U109 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U110 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U111 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U112 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U113 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U114 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U115 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U116 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U117 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U118 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U119 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U120 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U121 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U122 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U123 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U124 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U125 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U126 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U127 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U128 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U129 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U130 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U131 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U132 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U133 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U134 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U135 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U136 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U137 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U138 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U139 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U140 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U141 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U142 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U143 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U144 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U145 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U146 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U147 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U148 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U149 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U150 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U151 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U152 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U153 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U154 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U155 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U156 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U157 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U158 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U159 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U160 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U161 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U162 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U163 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U164 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U165 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U166 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U167 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U168 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U169 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U170 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U171 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U172 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U173 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U174 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U175 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U176 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U177 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/mult_128/U178 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U2 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U5 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U6 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U8 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U9 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U11 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U14 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U17 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U18 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U19 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U20 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U21 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U22 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U25 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U26 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U29 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U30 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U31 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U32 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U33 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U34 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U35 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U36 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U37 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U38 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U39 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U40 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U41 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U42 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U43 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U45 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U46 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U47 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U48 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U49 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U50 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U51 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U52 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U53 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U54 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U55 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U60 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U61 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U62 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U63 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U64 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U65 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U66 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U67 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U72 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U73 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U74 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U75 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U76 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U77 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U78 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U84 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U85 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U86 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U88 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U89 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U90 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U91 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U92 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U93 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U94 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U97 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U98 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U99 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U100 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U4 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U7 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U10 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U12 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U13 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U15 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U16 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U23 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U24 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U27 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U28 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U44 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U56 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U57 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U58 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U59 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U68 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/mac_operate_inst/U69 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U3 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U4 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U5 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U6 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U7 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U8 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U9 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U10 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U11 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U12 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U13 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U14 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U15 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U16 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U17 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U18 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U19 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U20 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U21 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U22 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U23 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U24 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U25 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U26 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U27 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U28 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U29 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U30 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U31 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U32 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U33 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U34 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U35 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U36 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U37 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U38 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U39 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U40 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U41 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U42 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U43 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U44 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U45 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U46 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U47 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U48 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U49 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U50 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U51 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U52 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U53 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U54 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U55 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U56 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U57 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U58 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U59 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U60 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U61 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U62 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U63 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U64 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U65 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U66 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U67 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U68 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U69 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U70 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U71 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U72 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U73 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U74 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U75 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U76 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U77 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U78 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U79 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U80 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U81 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U83 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U84 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U85 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U86 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U87 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U88 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U89 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U90 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U91 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U92 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U93 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U94 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U95 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U96 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U97 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U98 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U99 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U100 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U101 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U102 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U103 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U104 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U105 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U106 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U107 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U108 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U109 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U110 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U111 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U112 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U113 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U114 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U115 to match row orient.
[05/15 21:27:53    38s] Flip instance MAC_inst_4/U116 to match row orient.
[05/15 21:27:57    39s] <CMD> flipModule MAC_inst_4 Y
[05/15 21:27:58    39s] <CMD> setObjFPlanBox Module MAC_inst_4 52.751 29.716 96.261 59.116
[05/15 21:28:00    39s] <CMD> setObjFPlanBox Module MAC_inst_4 55.72 40.8925 99.23 70.2925
[05/15 21:28:31    42s] <CMD> deselectAll
[05/15 21:28:31    42s] <CMD> selectObject Module CONFIG_inst
[05/15 21:28:36    42s] <CMD> setObjFPlanBox Module CONFIG_inst 85.0035 36.061 133.0735 69.661
[05/15 21:28:44    43s] <CMD> selectModule CONFIG_inst
[05/15 21:28:44    43s] **ERROR: Design must be placed before running "hiliteModuleNet"
[05/15 21:28:44    43s] **ERROR: (ENCQTF-4044):	Error happens when execute 'RdaObjMenu::hiInNet 0x7f13fe30b340' with error message: 'Design must be placed before running "hiliteModuleNet"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 21:28:56    44s] <CMD> setObjFPlanBox Module CONFIG_inst 83.7435 40.0335 131.8135 73.6335
[05/15 21:28:59    45s] <CMD> flipModule CONFIG_inst X
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_0_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_1_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_2_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_3_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_4_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_5_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_6_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_7_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_8_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_9_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_10_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_11_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_12_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_13_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_14_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_7_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_6_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_5_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_4_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/tap_num_reg_3_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/tap_num_reg_2_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/tap_num_reg_1_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/h_15_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/tap_num_reg_0_ to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U6 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U7 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U8 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U9 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U10 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U11 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U12 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U18 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U19 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U20 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U21 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U22 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U23 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U24 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U25 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U26 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U27 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U28 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U29 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U30 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U31 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U32 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U33 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U34 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U35 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U36 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U37 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U38 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U39 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U40 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U41 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U42 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U43 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U44 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U45 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U46 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U47 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U48 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U49 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U50 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U51 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U52 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U53 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U54 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U55 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U56 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U57 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U58 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U59 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U60 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U61 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U62 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U63 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U64 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U65 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U66 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U67 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U68 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U69 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U70 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U71 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U72 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U73 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U74 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U75 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U76 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U77 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U78 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U79 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U80 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U81 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U82 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U83 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U84 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U85 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U86 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U87 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U88 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U89 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U90 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U91 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U92 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U93 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U94 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U95 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U96 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U97 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U98 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U99 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U100 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U101 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U102 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U103 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U104 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U105 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U106 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U107 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U108 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U109 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U110 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U111 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U112 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U113 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U114 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U115 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U116 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U117 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U118 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U119 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U120 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U121 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U122 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U123 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U124 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U125 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U126 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U127 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U128 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U129 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U130 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U131 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U132 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U133 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U134 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U135 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U136 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U137 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U138 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U139 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U140 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U141 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U142 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U143 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U144 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U145 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U146 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U147 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U148 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U149 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U150 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U151 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U152 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U153 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U154 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U155 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U156 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U157 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U162 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U163 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U164 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U165 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U166 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U3 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U4 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U5 to match row orient.
[05/15 21:28:59    45s] Flip instance CONFIG_inst/U13 to match row orient.
[05/15 21:29:03    45s] <CMD> flipModule CONFIG_inst Y
[05/15 21:30:38    55s] <CMD> setObjFPlanBox Module CONFIG_inst 91.6985 23.539 139.7685 57.139
[05/15 21:30:49    56s] <CMD> flipModule CONFIG_inst Y
[05/15 21:30:51    57s] <CMD> setObjFPlanBox Module CONFIG_inst 89.2655 19.343 137.3355 52.943
[05/15 21:31:03    58s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:04    58s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:06    58s] <CMD> setObjFPlanBox Module CONFIG_inst 89.564 20.5475 137.634 54.1475
[05/15 21:31:11    59s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:12    59s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:13    59s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:15    59s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:21    59s] <CMD> flipOrRotateObject -rotate R90
[05/15 21:31:23    60s] <CMD> setObjFPlanBox Module CONFIG_inst 86.854 22.3925 120.454 70.4625
[05/15 21:31:27    60s] <CMD> setObjFPlanBox Module CONFIG_inst 101.9885 15.4385 135.6185 63.0385
[05/15 21:31:28    60s] <CMD> deselectAll
[05/15 21:31:28    60s] <CMD> selectObject Module MAC_inst_4
[05/15 21:31:31    60s] <CMD> setObjFPlanBox Module MAC_inst_4 54.6155 42.47 98.1255 71.87
[05/15 21:31:31    60s] <CMD> deselectAll
[05/15 21:31:31    60s] <CMD> selectObject Module MAC_inst_3
[05/15 21:31:33    60s] <CMD> setObjFPlanBox Module MAC_inst_3 7.3175 42.42 50.8275 71.82
[05/15 21:31:33    60s] <CMD> deselectAll
[05/15 21:31:33    60s] <CMD> selectObject Module MAC_inst_4
[05/15 21:31:36    60s] <CMD> setObjFPlanBox Module MAC_inst_4 52.0255 37.9385 95.5355 67.3385
[05/15 21:31:36    60s] <CMD> deselectAll
[05/15 21:31:36    60s] <CMD> selectObject Module MAC_inst_3
[05/15 21:31:39    61s] <CMD> setObjFPlanBox Module MAC_inst_3 7.0145 38.07 50.5245 67.47
[05/15 21:31:41    61s] <CMD> deselectAll
[05/15 21:31:41    61s] <CMD> selectObject Module MAC_inst_4
[05/15 21:31:43    61s] <CMD> deselectAll
[05/15 21:31:43    61s] <CMD> selectObject Module CONFIG_inst
[05/15 21:31:45    61s] <CMD> setObjFPlanBox Module CONFIG_inst 97.2845 12.92 130.9145 60.52
[05/15 21:31:46    61s] <CMD> deselectAll
[05/15 21:31:46    61s] <CMD> selectObject Module MAC_inst_4
[05/15 21:31:49    61s] <CMD> setObjFPlanBox Module MAC_inst_4 51.6645 38.3515 95.1745 67.7515
[05/15 21:32:00    62s] <CMD> getIoFlowFlag
[05/15 21:32:08    63s] <CMD> setIoFlowFlag 0
[05/15 21:32:08    63s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.544258373206 0.6 6.08 6.02 6.08 6.02
[05/15 21:32:08    63s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:08    63s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:08    63s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:08    63s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:32:08    63s] <CMD> uiSetTool select
[05/15 21:32:08    63s] <CMD> getIoFlowFlag
[05/15 21:32:08    63s] <CMD> fit
[05/15 21:32:20    64s] <CMD> setIoFlowFlag 0
[05/15 21:32:20    64s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.55 0.599991 6.08 6.02 6.08 6.02
[05/15 21:32:20    64s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:20    64s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:20    64s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:20    64s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:32:20    64s] <CMD> uiSetTool select
[05/15 21:32:20    64s] <CMD> getIoFlowFlag
[05/15 21:32:20    64s] <CMD> fit
[05/15 21:32:29    65s] <CMD> setIoFlowFlag 0
[05/15 21:32:29    65s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.5 0.599991 6.08 6.02 6.08 6.02
[05/15 21:32:29    65s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:29    65s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:29    65s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:29    65s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:32:29    65s] <CMD> uiSetTool select
[05/15 21:32:29    65s] <CMD> getIoFlowFlag
[05/15 21:32:29    65s] <CMD> fit
[05/15 21:32:29    65s] <CMD> setIoFlowFlag 0
[05/15 21:32:29    65s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.489111447537 0.599972 6.08 6.02 6.08 6.02
[05/15 21:32:29    65s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:29    65s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:29    65s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:29    65s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:32:29    65s] <CMD> uiSetTool select
[05/15 21:32:29    65s] <CMD> getIoFlowFlag
[05/15 21:32:29    65s] <CMD> fit
[05/15 21:32:37    66s] <CMD> deselectAll
[05/15 21:32:37    66s] <CMD> selectObject Module MAC_inst_2
[05/15 21:32:40    66s] <CMD> uiSetTool move
[05/15 21:32:44    67s] <CMD> getIoFlowFlag
[05/15 21:32:52    67s] <CMD> setIoFlowFlag 0
[05/15 21:32:52    67s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.51 0.59996 6.08 6.02 6.08 6.02
[05/15 21:32:52    67s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:52    67s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:52    67s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:52    67s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 21:32:52    67s] <CMD> uiSetTool select
[05/15 21:32:52    67s] <CMD> getIoFlowFlag
[05/15 21:32:52    67s] <CMD> fit
[05/15 21:32:57    68s] <CMD> setIoFlowFlag 0
[05/15 21:32:57    68s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.489092461765 0.599948 6.08 6.02 6.08 6.02
[05/15 21:32:57    68s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 21:32:57    68s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:57    68s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 21:32:57    68s] <CMD> uiSetTool select
[05/15 21:32:57    68s] <CMD> getIoFlowFlag
[05/15 21:32:57    68s] <CMD> fit
[05/15 21:33:27    71s] <CMD> saveDesign FIR.enc
[05/15 21:33:27    71s] Writing Netlist "FIR.enc.dat/FIR.v.gz" ...
[05/15 21:33:27    71s] Saving AAE Data ...
[05/15 21:33:27    71s] Saving configuration ...
[05/15 21:33:27    71s] Saving preference file FIR.enc.dat/enc.pref.tcl ...
[05/15 21:33:27    71s] Saving floorplan ...
[05/15 21:33:27    71s] Saving Drc markers ...
[05/15 21:33:27    71s] ... No Drc file written since there is no markers found.
[05/15 21:33:27    71s] Saving placement ...
[05/15 21:33:27    71s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=538.5M) ***
[05/15 21:33:27    71s] Saving route ...
[05/15 21:33:27    71s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=539.5M) ***
[05/15 21:33:27    71s] Writing DEF file 'FIR.enc.dat/FIR.def.gz', current time is Tue May 15 21:33:27 2018 ...
[05/15 21:33:27    71s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 21:33:27    71s] DEF file 'FIR.enc.dat/FIR.def.gz' is written, current time is Tue May 15 21:33:27 2018 ...
[05/15 21:33:27    71s] Copying Timing Library...
[05/15 21:33:27    71s] Copying LEF file...
[05/15 21:33:27    71s] Copying IO file...
[05/15 21:33:27    71s] Copying Constraints file(s) ...
[05/15 21:33:27    72s] Modifying Mode File...
[05/15 21:33:27    72s] Modifying View File...
[05/15 21:33:27    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[05/15 21:33:27    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[05/15 21:33:27    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[05/15 21:33:28    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[05/15 21:33:28    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[05/15 21:33:28    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[05/15 21:33:28    72s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[05/15 21:33:28    72s] Modifying Globals File...
[05/15 21:33:28    73s] Modifying Power Constraints File...
[05/15 21:33:28    73s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 21:33:28    73s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 21:33:28    73s] 
[05/15 21:34:25    78s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[05/15 21:34:25    78s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[05/15 21:34:25    78s] <CMD> globalNetConnect VDD -type tiehi
[05/15 21:34:29    78s] <CMD> globalNetConnect VSS -type tielo
[05/15 21:34:53    81s] <CMD> saveDesign FIR.enc
[05/15 21:34:53    81s] Writing Netlist "FIR.enc.dat.tmp/FIR.v.gz" ...
[05/15 21:34:53    81s] Saving AAE Data ...
[05/15 21:34:53    81s] Saving configuration ...
[05/15 21:34:53    81s] Saving preference file FIR.enc.dat.tmp/enc.pref.tcl ...
[05/15 21:34:53    81s] Saving floorplan ...
[05/15 21:34:53    81s] Saving Drc markers ...
[05/15 21:34:53    81s] ... No Drc file written since there is no markers found.
[05/15 21:34:53    81s] Saving placement ...
[05/15 21:34:53    81s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=541.7M) ***
[05/15 21:34:53    81s] Saving route ...
[05/15 21:34:53    81s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=542.7M) ***
[05/15 21:34:53    81s] Writing DEF file 'FIR.enc.dat.tmp/FIR.def.gz', current time is Tue May 15 21:34:53 2018 ...
[05/15 21:34:53    81s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 21:34:53    81s] DEF file 'FIR.enc.dat.tmp/FIR.def.gz' is written, current time is Tue May 15 21:34:53 2018 ...
[05/15 21:34:53    81s] Copying Timing Library...
[05/15 21:34:53    81s] Copying LEF file...
[05/15 21:34:53    81s] Copying IO file...
[05/15 21:34:53    81s] Copying Constraints file(s) ...
[05/15 21:34:53    81s] Modifying Mode File...
[05/15 21:34:54    82s] Modifying View File...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[05/15 21:34:54    82s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[05/15 21:34:54    82s] Modifying Globals File...
[05/15 21:34:54    82s] Modifying Power Constraints File...
[05/15 21:34:55    82s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 21:34:55    82s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 21:34:55    82s] 
[05/15 21:35:59    90s] <CMD> setLayerPreference pinObj -isVisible 1
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingNets {}
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingLayers {}
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingWidth 1.0
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingSpacing 1.0
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingOffset 1.0
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingThreshold 1.0
[05/15 21:36:32    94s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/15 21:41:54   130s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal10 -type core_rings -jog_distance 0.095 -threshold 0.095 -nets {VSS VDD} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal8 left metal8} -width 1.5 -spacing 0.9 -offset 0.095
[05/15 21:41:54   130s] 
[05/15 21:41:54   130s] The power planner created 8 wires.
[05/15 21:41:54   130s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 546.5M) ***
[05/15 21:41:56   130s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal10 -type core_rings -jog_distance 0.095 -threshold 0.095 -nets {VSS VDD} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal8 left metal8} -width 1.5 -spacing 0.9 -offset 0.095
[05/15 21:41:56   130s] 
[05/15 21:41:56   130s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 546.5M) ***
[05/15 21:47:31   168s] <CMD> set sprCreateIeStripeNets {}
[05/15 21:47:31   168s] <CMD> set sprCreateIeStripeLayers {}
[05/15 21:47:31   168s] <CMD> set sprCreateIeStripeWidth 10.0
[05/15 21:47:31   168s] <CMD> set sprCreateIeStripeSpacing 2.0
[05/15 21:47:31   168s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/15 21:49:34   181s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal10 -type core_rings -jog_distance 0.095 -threshold 0.095 -nets {VSS VDD} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 1.5 -spacing 0.9 -offset 0.095
[05/15 21:49:34   181s] 
[05/15 21:49:34   181s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal10 & metal8 at (3.49, 3.46) (4.99, 71.58)
[05/15 21:49:34   181s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal10 & metal8 at (135.89, 3.46) (137.39, 71.58)
[05/15 21:49:34   181s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal10 & metal8 at (1.09, 1.06) (2.59, 73.98)
[05/15 21:49:34   181s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal10 & metal8 at (138.29, 1.06) (139.79, 73.98)
[05/15 21:49:34   181s] The power planner created 4 wires.
[05/15 21:49:34   181s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 549.1M) ***
[05/15 21:49:36   181s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal10 -type core_rings -jog_distance 0.095 -threshold 0.095 -nets {VSS VDD} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 1.5 -spacing 0.9 -offset 0.095
[05/15 21:49:36   181s] 
[05/15 21:49:36   181s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 549.1M) ***
[05/15 21:52:10   198s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.9 -xleft_offset 20 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 1.25 -nets {VDD VSS} -stacked_via_bottom_layer metal1
[05/15 21:52:10   198s] 
[05/15 21:52:10   198s] Starting stripe generation ...
[05/15 21:52:10   198s] Non-Default setAddStripeOption Settings :
[05/15 21:52:10   198s]   NONE
[05/15 21:52:10   198s] Stripe generation is complete; vias are now being generated.
[05/15 21:52:10   198s] The power planner created 2 wires.
[05/15 21:52:10   198s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 552.1M) ***
[05/15 21:52:13   199s] <CMD> deselectAll
[05/15 21:52:32   200s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -number_of_sets 4 -skip_via_on_pin Standardcell -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.9 -xleft_offset 20 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 1.25 -nets {VDD VSS} -stacked_via_bottom_layer metal1
[05/15 21:52:32   200s] 
[05/15 21:52:32   200s] Starting stripe generation ...
[05/15 21:52:32   200s] Non-Default setAddStripeOption Settings :
[05/15 21:52:32   200s]   NONE
[05/15 21:52:32   200s] Stripe generation is complete; vias are now being generated.
[05/15 21:52:32   200s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (26.70, 1.06) (26.70, 73.98) because same wire already exists.
[05/15 21:52:32   200s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (28.85, 3.46) (28.85, 71.58) because same wire already exists.
[05/15 21:52:32   200s] The power planner created 6 wires.
[05/15 21:52:32   200s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 552.1M) ***
[05/15 21:52:40   201s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -number_of_sets 3 -skip_via_on_pin Standardcell -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.9 -xleft_offset 20 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 1.25 -nets {VDD VSS} -stacked_via_bottom_layer metal1
[05/15 21:52:40   201s] 
[05/15 21:52:40   201s] Starting stripe generation ...
[05/15 21:52:40   201s] Non-Default setAddStripeOption Settings :
[05/15 21:52:40   201s]   NONE
[05/15 21:52:40   201s] Stripe generation is complete; vias are now being generated.
[05/15 21:52:40   201s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (26.70, 1.06) (26.70, 73.98) because same wire already exists.
[05/15 21:52:40   201s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (28.85, 3.46) (28.85, 71.58) because same wire already exists.
[05/15 21:52:40   201s] The power planner created 4 wires.
[05/15 21:52:40   201s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 552.1M) ***
[05/15 21:52:53   202s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.9 -xleft_offset 20 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 1.25 -nets {VDD VSS} -stacked_via_bottom_layer metal1
[05/15 21:52:53   202s] 
[05/15 21:52:53   202s] Starting stripe generation ...
[05/15 21:52:53   202s] Non-Default setAddStripeOption Settings :
[05/15 21:52:53   202s]   NONE
[05/15 21:52:53   202s] Stripe generation is complete; vias are now being generated.
[05/15 21:52:53   202s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (26.70, 1.06) (26.70, 73.98) because same wire already exists.
[05/15 21:52:53   202s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (28.85, 3.46) (28.85, 71.58) because same wire already exists.
[05/15 21:52:53   202s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 552.1M) ***
[05/15 21:52:56   203s] <CMD> selectObject Module MAC_inst_4
[05/15 21:52:56   203s] <CMD> deselectAll
[05/15 21:52:56   203s] <CMD> selectWire 61.2150 1.0600 62.4650 73.9800 10 VDD
[05/15 21:52:57   203s] <CMD> deselectAll
[05/15 21:52:57   203s] <CMD> selectObject Module MAC_inst_4
[05/15 21:53:03   203s] <CMD> deselectAll
[05/15 21:53:03   203s] <CMD> selectWire 131.4850 1.0600 132.7350 73.9800 10 VDD
[05/15 21:53:04   204s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:06   204s] <CMD> selectWire 131.4900 72.7300 132.7400 73.9800 10 VDD
[05/15 21:53:07   204s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:08   204s] <CMD> selectWire 133.6350 3.4600 134.8850 71.5800 10 VSS
[05/15 21:53:09   204s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:10   204s] <CMD> selectWire 133.6400 3.4600 134.8900 71.5800 10 VSS
[05/15 21:53:11   204s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:15   204s] <CMD> selectWire 98.5000 3.4600 99.7500 71.5800 10 VSS
[05/15 21:53:16   205s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:17   205s] <CMD> selectWire 96.3500 1.0600 97.6000 73.9800 10 VDD
[05/15 21:53:17   205s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:19   205s] <CMD> selectWire 80.9350 3.4600 82.1850 71.5800 10 VSS
[05/15 21:53:19   205s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:20   205s] <CMD> selectWire 78.7850 1.0600 80.0350 73.9800 10 VDD
[05/15 21:53:20   205s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:22   205s] <CMD> selectWire 63.3650 3.4600 64.6150 71.5800 10 VSS
[05/15 21:53:23   205s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:23   205s] <CMD> selectWire 61.2150 1.0600 62.4650 73.9800 10 VDD
[05/15 21:53:24   206s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:25   206s] <CMD> selectWire 28.2300 3.4600 29.4800 71.5800 10 VSS
[05/15 21:53:25   206s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:26   206s] <CMD> selectWire 26.0800 1.0600 27.3300 73.9800 10 VDD
[05/15 21:53:26   206s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:39   207s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -number_of_sets 3 -skip_via_on_pin Standardcell -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.9 -xleft_offset 20 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 1.25 -nets {VDD VSS} -stacked_via_bottom_layer metal1
[05/15 21:53:39   207s] 
[05/15 21:53:39   207s] Starting stripe generation ...
[05/15 21:53:39   207s] Non-Default setAddStripeOption Settings :
[05/15 21:53:39   207s]   NONE
[05/15 21:53:39   207s] Stripe generation is complete; vias are now being generated.
[05/15 21:53:39   207s] The power planner created 6 wires.
[05/15 21:53:39   207s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 552.1M) ***
[05/15 21:53:50   208s] <CMD> selectWire 131.4900 1.0600 132.7400 73.9800 10 VDD
[05/15 21:53:51   208s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:53   208s] <CMD> selectWire 133.6400 3.4600 134.8900 71.5800 10 VSS
[05/15 21:53:53   208s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:57   209s] <CMD> selectWire 26.0800 1.0600 27.3300 73.9800 10 VDD
[05/15 21:53:58   209s] <CMD> deleteSelectedFromFPlan
[05/15 21:53:59   209s] <CMD> selectWire 28.2300 3.4600 29.4800 71.5800 10 VSS
[05/15 21:53:59   209s] <CMD> deleteSelectedFromFPlan
[05/15 21:54:18   211s] <CMD> saveDesign FIR.enc
[05/15 21:54:18   211s] Writing Netlist "FIR.enc.dat.tmp/FIR.v.gz" ...
[05/15 21:54:18   211s] Saving AAE Data ...
[05/15 21:54:18   211s] Saving configuration ...
[05/15 21:54:18   211s] Saving preference file FIR.enc.dat.tmp/enc.pref.tcl ...
[05/15 21:54:18   211s] Saving floorplan ...
[05/15 21:54:18   211s] Saving Drc markers ...
[05/15 21:54:18   211s] ... No Drc file written since there is no markers found.
[05/15 21:54:18   211s] Saving placement ...
[05/15 21:54:18   211s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=552.1M) ***
[05/15 21:54:18   211s] Saving route ...
[05/15 21:54:18   211s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=552.1M) ***
[05/15 21:54:18   211s] Writing DEF file 'FIR.enc.dat.tmp/FIR.def.gz', current time is Tue May 15 21:54:18 2018 ...
[05/15 21:54:18   211s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 21:54:18   211s] DEF file 'FIR.enc.dat.tmp/FIR.def.gz' is written, current time is Tue May 15 21:54:18 2018 ...
[05/15 21:54:18   211s] Copying Timing Library...
[05/15 21:54:18   211s] Copying LEF file...
[05/15 21:54:18   211s] Copying IO file...
[05/15 21:54:18   211s] Copying Constraints file(s) ...
[05/15 21:54:18   211s] Modifying Mode File...
[05/15 21:54:18   212s] Modifying View File...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[05/15 21:54:19   212s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[05/15 21:54:19   212s] Modifying Globals File...
[05/15 21:54:19   212s] Modifying Power Constraints File...
[05/15 21:54:19   213s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 21:54:20   213s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 21:54:20   213s] 
[05/15 21:55:21   220s] <CMD> selectObject Module MAC_inst_4
[05/15 21:55:22   220s] <CMD> deselectAll
[05/15 21:55:22   220s] <CMD> selectObject Module MAC_inst_4
[05/15 21:55:22   220s] <CMD> setDrawView ameba
[05/15 21:55:26   221s] <CMD> setDrawView place
[05/15 21:55:29   221s] <CMD> setDrawView fplan
[05/15 21:57:22   234s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1 metal10 } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1 metal10 }
[05/15 21:57:22   234s] **WARN: (ENCSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/15 21:57:22   234s] *** Begin SPECIAL ROUTE on Tue May 15 21:57:22 2018 ***
[05/15 21:57:22   234s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 21:57:22   234s] SPECIAL ROUTE ran on machine: EEX109 (Linux 2.6.32-696.18.7.el6.x86_64 Xeon 1.20Ghz)
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] Begin option processing ...
[05/15 21:57:22   234s] srouteConnectPowerBump set to false
[05/15 21:57:22   234s] routeSelectNet set to "VDD VSS"
[05/15 21:57:22   234s] routeSpecial set to true
[05/15 21:57:22   234s] srouteBottomLayerLimit set to 1
[05/15 21:57:22   234s] srouteBottomTargetLayerLimit set to 1
[05/15 21:57:22   234s] srouteConnectBlockPin set to false
[05/15 21:57:22   234s] srouteConnectConverterPin set to false
[05/15 21:57:22   234s] srouteConnectPadPin set to false
[05/15 21:57:22   234s] srouteConnectStripe set to false
[05/15 21:57:22   234s] srouteCrossoverViaBottomLayer set to 1
[05/15 21:57:22   234s] srouteCrossoverViaTopLayer set to 10
[05/15 21:57:22   234s] srouteFollowCorePinEnd set to 3
[05/15 21:57:22   234s] srouteFollowPadPin set to false
[05/15 21:57:22   234s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 21:57:22   234s] sroutePadPinAllPorts set to true
[05/15 21:57:22   234s] sroutePreserveExistingRoutes set to true
[05/15 21:57:22   234s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 21:57:22   234s] srouteStopBlockPin set to "nearestTarget"
[05/15 21:57:22   234s] srouteTopLayerLimit set to 10
[05/15 21:57:22   234s] srouteTopTargetLayerLimit set to 10
[05/15 21:57:22   234s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1149.00 megs.
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] Reading DB technology information...
[05/15 21:57:22   234s] Finished reading DB technology information.
[05/15 21:57:22   234s] Reading floorplan and netlist information...
[05/15 21:57:22   234s] Finished reading floorplan and netlist information.
[05/15 21:57:22   234s] Read in 20 layers, 10 routing layers, 1 overlap layer
[05/15 21:57:22   234s] Read in 134 macros, 35 used
[05/15 21:57:22   234s] Read in 684 components
[05/15 21:57:22   234s]   684 core components: 32 unplaced, 652 placed, 0 fixed
[05/15 21:57:22   234s] Read in 21 physical pins
[05/15 21:57:22   234s]   21 physical pins: 0 unplaced, 0 placed, 21 fixed
[05/15 21:57:22   234s] Read in 3 logical pins
[05/15 21:57:22   234s] Read in 24 nets
[05/15 21:57:22   234s] Read in 2 special nets, 2 routed
[05/15 21:57:22   234s] Read in 1389 terminals
[05/15 21:57:22   234s] 2 nets selected.
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] Begin power routing ...
[05/15 21:57:22   234s] **WARN: (ENCSR-469):	Instance CONFIG_inst/U10 is not placed within row, followpin rail may not be generated correctly for it.
[05/15 21:57:22   234s] CPU time for FollowPin 0 seconds
[05/15 21:57:22   234s] CPU time for FollowPin 0 seconds
[05/15 21:57:22   234s]   Number of Core ports routed: 92
[05/15 21:57:22   234s]   Number of Followpin connections: 46
[05/15 21:57:22   234s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1158.00 megs.
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s]  Begin updating DB with routing results ...
[05/15 21:57:22   234s]  Updating DB with 50 via definition ...
[05/15 21:57:22   234s]  Updating DB with 21 io pins ...Extracting standard cell pins and blockage ...... 
[05/15 21:57:22   234s] Pin and blockage extraction finished
[05/15 21:57:22   234s] 
[05/15 21:57:22   234s] 
sroute post-processing starts at Tue May 15 21:57:22 2018
The viaGen is rebuilding shadow vias for net VSS.
[05/15 21:57:22   234s] **WARN: (ENCPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via8 at (80.93, 68.62) (82.18, 69.28)
[05/15 21:57:22   234s] sroute post-processing ends at Tue May 15 21:57:22 2018

sroute post-processing starts at Tue May 15 21:57:22 2018
The viaGen is rebuilding shadow vias for net VDD.
[05/15 21:57:22   234s] **WARN: (ENCPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via8 at (78.79, 5.76) (80.04, 6.42)
[05/15 21:57:22   234s] sroute post-processing ends at Tue May 15 21:57:22 2018
sroute: Total CPU time used = 0:0:0
[05/15 21:57:23   234s] sroute: Total Real time used = 0:0:0
[05/15 21:57:23   234s] sroute: Total Memory used = 10.30 megs
[05/15 21:57:23   234s] sroute: Total Peak Memory used = 565.52 megs
[05/15 22:00:11   254s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/15 22:01:15   262s] <CMD> setEndCapMode -reset
[05/15 22:01:15   262s] <CMD> setEndCapMode -boundary_tap false
[05/15 22:01:15   262s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/15 22:01:15   262s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/15 22:01:15   262s] <CMD> setPlaceMode -reset
[05/15 22:01:15   262s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/15 22:02:01   267s] <CMD> setMultiCpuUsage -localCpu 1 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[05/15 22:02:01   267s] Setting releaseMultiCpuLicenseMode to false.
[05/15 22:02:01   267s] <CMD> setDistributeHost -local
[05/15 22:02:01   267s] The timeout for a remote job to respond is 30 seconds.
[05/15 22:02:01   267s] Submit command for task runs will be: local
[05/15 22:02:04   267s] <CMD> setPlaceMode -fp false
[05/15 22:02:04   267s] <CMD> placeDesign
[05/15 22:02:04   267s] *** Starting placeDesign default flow ***
[05/15 22:02:04   267s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 22:02:04   267s] Set Using Default Delay Limit as 101.
[05/15 22:02:04   267s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 22:02:04   267s] Set Default Net Delay as 0 ps.
[05/15 22:02:04   267s] Set Default Net Load as 0 pF. 
[05/15 22:02:04   267s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 22:02:04   267s] Effort level <high> specified for reg2reg_tmp.1446 path_group
[05/15 22:02:04   267s] #################################################################################
[05/15 22:02:04   267s] # Design Stage: PreRoute
[05/15 22:02:04   267s] # Design Mode: 90nm
[05/15 22:02:04   267s] # Analysis Mode: MMMC non-OCV
[05/15 22:02:04   267s] # Extraction Mode: default
[05/15 22:02:04   267s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:02:04   267s] # Switching Delay Calculation Engine to AAE
[05/15 22:02:04   267s] #################################################################################
[05/15 22:02:04   267s] Calculate delays in BcWc mode...
[05/15 22:02:04   267s] Topological Sorting (CPU = 0:00:00.0, MEM = 598.4M, InitMEM = 598.4M)
[05/15 22:02:04   267s] AAE_INFO: Cdb files are: 
[05/15 22:02:04   267s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[05/15 22:02:04   267s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[05/15 22:02:04   267s]  
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[05/15 22:02:04   268s] **WARN: (EMS-63):	Message <ENCESI-3311> has exceeded the default message display limit of 20.
[05/15 22:02:04   268s] To avoid this warning, increase the display limit per unique message by
[05/15 22:02:04   268s] using the set_message -limit <number> command.
[05/15 22:02:04   268s] The message limit can be removed by using the set_message -no_limit command.
[05/15 22:02:04   268s] Note that setting a very large number using the set_message -limit command
[05/15 22:02:04   268s] or removing the message limit using the set_message -no_limit command can
[05/15 22:02:04   268s] significantly increase the log file size.
[05/15 22:02:04   268s] To suppress a message, use the set_message -suppress command.
[05/15 22:02:05   268s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:02:05   268s] AAE_THRD: End delay calculation. (MEM=718.402 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 22:02:05   268s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 718.4M) ***
[05/15 22:02:05   269s] *** Start deleteBufferTree ***
[05/15 22:02:05   269s] Info: Detect buffers to remove automatically.
[05/15 22:02:05   269s] Analyzing netlist ...
[05/15 22:02:05   269s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[05/15 22:02:05   269s] Updating netlist
[05/15 22:02:05   269s] 
[05/15 22:02:06   269s] *summary: 153 instances (buffers/inverters) removed
[05/15 22:02:06   269s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/15 22:02:06   269s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 22:02:06   269s] Set Using Default Delay Limit as 1000.
[05/15 22:02:06   269s] Set Default Net Delay as 1000 ps.
[05/15 22:02:06   269s] Set Default Net Load as 0.5 pF. 
[05/15 22:02:06   269s] *** Starting "NanoPlace(TM) placement v#3 (mem=710.4M)" ...
[05/15 22:02:06   269s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[05/15 22:02:06   269s] Type 'man ENCTS-403' for more detail.
[05/15 22:02:07   270s] *** Build Buffered Sizing Timing Model
[05/15 22:02:07   270s] (cpu=0:00:01.0 mem=710.4M) ***
[05/15 22:02:07   270s] *** Build Virtual Sizing Timing Model
[05/15 22:02:07   270s] (cpu=0:00:01.1 mem=710.4M) ***
[05/15 22:02:07   270s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/15 22:02:07   270s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[05/15 22:02:07   270s] Define the scan chains before using this option.
[05/15 22:02:07   270s] Type 'man ENCSP-9042' for more detail.
[05/15 22:02:07   270s] #std cell=2215 (0 fixed + 2215 movable) #block=0 (0 floating + 0 preplaced)
[05/15 22:02:07   270s] #ioInst=0 #net=2768 #term=8647 #term/net=3.12, #fixedIo=21, #floatIo=0, #fixedPin=21, #floatPin=3
[05/15 22:02:07   270s] stdCell: 2215 single + 0 double + 0 multi
[05/15 22:02:07   270s] Total standard cell length = 3.4192 (mm), area = 0.0048 (mm^2)
[05/15 22:02:07   270s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:02:07   270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:02:07   270s] Average module density = 0.591.
[05/15 22:02:07   270s] Density for the design = 0.591.
[05/15 22:02:07   270s]        = stdcell_area 17996 sites (4787 um^2) / alloc_area 30465 sites (8104 um^2).
[05/15 22:02:07   270s] Pin Density = 0.480.
[05/15 22:02:07   270s]             = total # of pins 8647 / total Instance area 17996.
[05/15 22:02:07   270s] 
[05/15 22:02:07   270s] === lastAutoLevel = 8 
[05/15 22:02:07   270s] Clock gating cells determined by native netlist tracing.
[05/15 22:02:07   270s] Effort level <high> specified for reg2reg path_group
[05/15 22:02:08   271s] Iteration  1: Total net bbox = 4.230e+03 (2.88e+03 1.35e+03)
[05/15 22:02:08   271s]               Est.  stn bbox = 4.863e+03 (3.28e+03 1.58e+03)
[05/15 22:02:08   271s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 715.9M
[05/15 22:02:08   271s] Iteration  2: Total net bbox = 4.230e+03 (2.88e+03 1.35e+03)
[05/15 22:02:08   271s]               Est.  stn bbox = 4.863e+03 (3.28e+03 1.58e+03)
[05/15 22:02:08   271s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 715.9M
[05/15 22:02:09   271s] Iteration  3: Total net bbox = 7.453e+03 (5.22e+03 2.23e+03)
[05/15 22:02:09   271s]               Est.  stn bbox = 9.123e+03 (6.33e+03 2.79e+03)
[05/15 22:02:09   271s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 715.9M
[05/15 22:02:09   271s] Total number of setup views is 1.
[05/15 22:02:09   271s] Total number of active setup views is 1.
[05/15 22:02:10   273s] Iteration  4: Total net bbox = 1.484e+04 (1.16e+04 3.22e+03)
[05/15 22:02:10   273s]               Est.  stn bbox = 1.741e+04 (1.37e+04 3.72e+03)
[05/15 22:02:10   273s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 716.9M
[05/15 22:02:12   274s] Iteration  5: Total net bbox = 1.752e+04 (1.29e+04 4.59e+03)
[05/15 22:02:12   274s]               Est.  stn bbox = 2.032e+04 (1.49e+04 5.39e+03)
[05/15 22:02:12   274s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 717.9M
[05/15 22:02:13   275s] Iteration  6: Total net bbox = 1.754e+04 (1.20e+04 5.55e+03)
[05/15 22:02:13   275s]               Est.  stn bbox = 2.059e+04 (1.39e+04 6.64e+03)
[05/15 22:02:13   275s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 717.9M
[05/15 22:02:13   275s] Congestion driven padding in post-place stage.
[05/15 22:02:13   275s] Congestion driven padding increases utilization from 0.591 to 0.904
[05/15 22:02:13   275s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 720.9M
[05/15 22:02:14   276s] Iteration  7: Total net bbox = 2.132e+04 (1.51e+04 6.23e+03)
[05/15 22:02:14   276s]               Est.  stn bbox = 2.442e+04 (1.70e+04 7.38e+03)
[05/15 22:02:14   276s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 720.9M
[05/15 22:02:14   276s] nrCritNet: 0.00% ( 0 / 2768 ) cutoffSlk: 214748364.7ps stdDelay: 26.5ps
[05/15 22:02:15   277s] nrCritNet: 0.00% ( 0 / 2768 ) cutoffSlk: 214748364.7ps stdDelay: 26.5ps
[05/15 22:02:15   277s] Iteration  8: Total net bbox = 2.132e+04 (1.51e+04 6.23e+03)
[05/15 22:02:15   277s]               Est.  stn bbox = 2.442e+04 (1.70e+04 7.38e+03)
[05/15 22:02:15   277s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 720.9M
[05/15 22:02:21   284s] Iteration  9: Total net bbox = 2.082e+04 (1.28e+04 8.02e+03)
[05/15 22:02:21   284s]               Est.  stn bbox = 2.441e+04 (1.51e+04 9.32e+03)
[05/15 22:02:21   284s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 720.9M
[05/15 22:02:22   284s] Iteration 10: Total net bbox = 2.071e+04 (1.27e+04 8.02e+03)
[05/15 22:02:22   284s]               Est.  stn bbox = 2.430e+04 (1.50e+04 9.31e+03)
[05/15 22:02:22   284s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 720.9M
[05/15 22:02:22   284s] Iteration 11: Total net bbox = 2.192e+04 (1.38e+04 8.16e+03)
[05/15 22:02:22   284s]               Est.  stn bbox = 2.551e+04 (1.61e+04 9.46e+03)
[05/15 22:02:22   284s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 720.9M
[05/15 22:02:22   284s] Iteration 12: Total net bbox = 2.192e+04 (1.38e+04 8.16e+03)
[05/15 22:02:22   284s]               Est.  stn bbox = 2.551e+04 (1.61e+04 9.46e+03)
[05/15 22:02:22   284s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 720.9M
[05/15 22:02:22   284s] Iteration 13: Total net bbox = 2.192e+04 (1.38e+04 8.16e+03)
[05/15 22:02:22   284s]               Est.  stn bbox = 2.551e+04 (1.61e+04 9.46e+03)
[05/15 22:02:22   284s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 720.9M
[05/15 22:02:22   284s] *** cost = 2.192e+04 (1.38e+04 8.16e+03) (cpu for global=0:00:13.4) real=0:00:15.0***
[05/15 22:02:22   284s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/15 22:02:22   284s] Core Placement runtime cpu: 0:00:12.3 real: 0:00:14.0
[05/15 22:02:22   284s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:02:22   284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:02:22   284s] *** Starting refinePlace (0:04:44 mem=686.0M) ***
[05/15 22:02:22   284s] Total net length = 2.192e+04 (1.376e+04 8.165e+03) (ext = 7.174e+02)
[05/15 22:02:22   284s] Starting refinePlace ...
[05/15 22:02:22   284s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 22:02:22   284s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 22:02:22   284s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=686.0MB) @(0:04:44 - 0:04:44).
[05/15 22:02:22   284s] Move report: preRPlace moves 2215 insts, mean move: 0.40 um, max move: 1.69 um
[05/15 22:02:22   284s] 	Max move on inst (U544): (33.31, 27.82) --> (34.39, 28.42)
[05/15 22:02:22   284s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 22:02:22   284s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 22:02:22   284s] Placement tweakage begins.
[05/15 22:02:22   284s] wire length = 2.704e+04
[05/15 22:02:22   284s] wire length = 2.551e+04
[05/15 22:02:22   284s] Placement tweakage ends.
[05/15 22:02:22   284s] Move report: tweak moves 295 insts, mean move: 2.50 um, max move: 49.61 um
[05/15 22:02:22   284s] 	Max move on inst (CONFIG_inst/U5): (79.99, 17.22) --> (34.58, 13.02)
[05/15 22:02:22   284s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=686.0MB) @(0:04:44 - 0:04:44).
[05/15 22:02:22   284s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 22:02:22   284s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=686.0MB) @(0:04:44 - 0:04:44).
[05/15 22:02:22   284s] Move report: Detail placement moves 2215 insts, mean move: 0.71 um, max move: 49.82 um
[05/15 22:02:22   284s] 	Max move on inst (CONFIG_inst/U5): (80.06, 17.36) --> (34.58, 13.02)
[05/15 22:02:22   284s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 686.0MB
[05/15 22:02:22   284s] Statistics of distance of Instance movement in refine placement:
[05/15 22:02:22   284s]   maximum (X+Y) =        49.82 um
[05/15 22:02:22   284s]   inst (CONFIG_inst/U5) with max move: (80.059, 17.357) -> (34.58, 13.02)
[05/15 22:02:22   284s]   mean    (X+Y) =         0.71 um
[05/15 22:02:22   284s] Total instances flipped for WireLenOpt: 106
[05/15 22:02:22   284s] Summary Report:
[05/15 22:02:22   284s] Instances move: 2215 (out of 2215 movable)
[05/15 22:02:22   284s] Mean displacement: 0.71 um
[05/15 22:02:22   284s] Max displacement: 49.82 um (Instance: CONFIG_inst/U5) (80.059, 17.357) -> (34.58, 13.02)
[05/15 22:02:22   284s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[05/15 22:02:22   284s] Total instances moved : 2215
[05/15 22:02:22   284s] Total net length = 2.073e+04 (1.242e+04 8.313e+03) (ext = 6.929e+02)
[05/15 22:02:22   284s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 686.0MB
[05/15 22:02:22   284s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=686.0MB) @(0:04:44 - 0:04:44).
[05/15 22:02:22   284s] *** Finished refinePlace (0:04:44 mem=686.0M) ***
[05/15 22:02:22   284s] Total net length = 2.067e+04 (1.240e+04 8.271e+03) (ext = 6.951e+02)
[05/15 22:02:22   284s] *** End of Placement (cpu=0:00:15.6, real=0:00:16.0, mem=686.0M) ***
[05/15 22:02:22   284s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:02:22   284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:02:22   284s] default core: bins with density >  0.75 =    0 % ( 0 / 50 )
[05/15 22:02:22   284s] Density distribution unevenness ratio = 3.538%
[05/15 22:02:22   284s] *** Free Virtual Timing Model ...(mem=686.0M)
[05/15 22:02:22   284s] Starting IO pin assignment...
[05/15 22:02:22   284s] Completed IO pin assignment.
[05/15 22:02:22   284s] Starting congestion repair ...
[05/15 22:02:22   284s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/15 22:02:22   284s] *** Starting trialRoute (mem=686.0M) ***
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:02:22   284s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:02:22   284s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[05/15 22:02:22   284s] Options:  -noPinGuide
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] routingBox: (0 0) (281940 150080)
[05/15 22:02:22   284s] coreBox:    (12160 12040) (269780 138040)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1a route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Est net length = 2.451e+04um = 1.413e+04H + 1.037e+04V
[05/15 22:02:22   284s] Usage: (14.7%H 15.2%V) = (1.881e+04um 2.231e+04um) = (11093 13277)
[05/15 22:02:22   284s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 22:02:22   284s] Overflow: 26 = 0 (0.00% H) + 26 (0.66% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1b route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Usage: (14.6%H 15.2%V) = (1.877e+04um 2.234e+04um) = (11069 13277)
[05/15 22:02:22   284s] Overflow: 26 = 0 (0.00% H) + 26 (0.66% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1c route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Usage: (14.6%H 15.2%V) = (1.869e+04um 2.232e+04um) = (11027 13266)
[05/15 22:02:22   284s] Overflow: 25 = 0 (0.00% H) + 25 (0.64% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1d route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Usage: (14.6%H 15.2%V) = (1.869e+04um 2.232e+04um) = (11027 13266)
[05/15 22:02:22   284s] Overflow: 25 = 0 (0.00% H) + 25 (0.64% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1a-1d Overflow: 0.00% H + 0.64% V (0:00:00.0 686.0M)

[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1e route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Usage: (14.6%H 15.2%V) = (1.873e+04um 2.231e+04um) = (11051 13260)
[05/15 22:02:22   284s] Overflow: 10 = 0 (0.00% H) + 10 (0.27% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1f route (0:00:00.0 686.0M):
[05/15 22:02:22   284s] Usage: (14.6%H 15.2%V) = (1.875e+04um 2.231e+04um) = (11058 13259)
[05/15 22:02:22   284s] Overflow: 7 = 0 (0.00% H) + 7 (0.18% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Congestion distribution:
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Remain	cntH		cntV
[05/15 22:02:22   284s] --------------------------------------
[05/15 22:02:22   284s]  -1:	0	 0.00%	7	 0.18%
[05/15 22:02:22   284s] --------------------------------------
[05/15 22:02:22   284s]   0:	0	 0.00%	33	 0.85%
[05/15 22:02:22   284s]   1:	0	 0.00%	20	 0.51%
[05/15 22:02:22   284s]   2:	0	 0.00%	12	 0.31%
[05/15 22:02:22   284s]   3:	0	 0.00%	6	 0.15%
[05/15 22:02:22   284s]   5:	3901	100.00%	3823	98.00%
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1e-1f Overflow: 0.00% H + 0.18% V (0:00:00.0 686.0M)

[05/15 22:02:22   284s] Global route (cpu=0.1s real=0.0s 686.0M)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] *** After '-updateRemainTrks' operation: 
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Usage: (14.7%H 15.0%V) = (1.891e+04um 2.196e+04um) = (11155 13136)
[05/15 22:02:22   284s] Overflow: 43 = 0 (0.00% H) + 43 (1.10% V)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Phase 1l Overflow: 0.00% H + 1.10% V (0:00:00.1 694.0M)

[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Congestion distribution:
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] Remain	cntH		cntV
[05/15 22:02:22   284s] --------------------------------------
[05/15 22:02:22   284s]  -5:	0	 0.00%	4	 0.10%
[05/15 22:02:22   284s]  -4:	0	 0.00%	4	 0.10%
[05/15 22:02:22   284s]  -3:	0	 0.00%	5	 0.13%
[05/15 22:02:22   284s]  -2:	0	 0.00%	5	 0.13%
[05/15 22:02:22   284s]  -1:	0	 0.00%	10	 0.26%
[05/15 22:02:22   284s] --------------------------------------
[05/15 22:02:22   284s]   0:	0	 0.00%	16	 0.41%
[05/15 22:02:22   284s]   1:	0	 0.00%	18	 0.46%
[05/15 22:02:22   284s]   2:	0	 0.00%	11	 0.28%
[05/15 22:02:22   284s]   3:	0	 0.00%	5	 0.13%
[05/15 22:02:22   284s]   4:	1	 0.03%	0	 0.00%
[05/15 22:02:22   284s]   5:	3900	99.97%	3823	98.00%
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] *** Completed Phase 1 route (0:00:00.1 694.0M) ***
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] ** np local hotspot detection info verbose **
[05/15 22:02:22   284s] level 0: max group area = 2.00 (0.01%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 22:02:22   284s] 
[05/15 22:02:22   284s] *** Skipping pass1 altogether ***
[05/15 22:02:22   284s] *** Skipping pass2 altogether ***
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] Total length: 3.102e+04um, number of vias: 15191
[05/15 22:02:22   285s] M1(H) length: 8.249e+02um, number of vias: 8623
[05/15 22:02:22   285s] M2(V) length: 1.526e+04um, number of vias: 6352
[05/15 22:02:22   285s] M3(H) length: 1.415e+04um, number of vias: 172
[05/15 22:02:22   285s] M4(V) length: 6.606e+02um, number of vias: 27
[05/15 22:02:22   285s] M5(H) length: 4.511e+01um, number of vias: 17
[05/15 22:02:22   285s] M6(V) length: 7.549e+01um, number of vias: 0
[05/15 22:02:22   285s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 22:02:22   285s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 22:02:22   285s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 22:02:22   285s] M10(V) length: 0.000e+00um
[05/15 22:02:22   285s] *** Completed Phase 2 route (0:00:00.0 694.0M) ***
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] *** Finished all Phases (cpu=0:00:00.2 mem=694.0M) ***
[05/15 22:02:22   285s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[05/15 22:02:22   285s] Peak Memory Usage was 694.0M 
[05/15 22:02:22   285s] TrialRoute+GlbRouteEst total runtime= +0:00:00.2 = 0:00:00.2
[05/15 22:02:22   285s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:02:22   285s]   GlbRouteEst (called once) runtime= 0:00:00.0
[05/15 22:02:22   285s] *** Finished trialRoute (cpu=0:00:00.2 mem=694.0M) ***
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] ** np local hotspot detection info verbose **
[05/15 22:02:22   285s] level 0: max group area = 2.00 (0.01%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] describeCongestion: hCong = 0.00 vCong = 0.00
[05/15 22:02:22   285s] Trial Route Overflow 0.000000(H) 1.099436(V).
[05/15 22:02:22   285s] Start repairing congestion with level 2.
[05/15 22:02:22   285s] congRepair additional round: bin height 2 and width 2
[05/15 22:02:22   285s] Apply auto density screen in post-place stage.
[05/15 22:02:22   285s] Auto density screen increases utilization from 0.591 to 0.591
[05/15 22:02:22   285s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:22   285s] 
[05/15 22:02:22   285s] Congestion driven padding in post-place stage.
[05/15 22:02:22   285s] Congestion driven padding increases utilization from 0.591 to 0.807
[05/15 22:02:22   285s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:22   285s] limitMaxMove 0, priorityInstMaxMove -1
[05/15 22:02:22   285s] congRepair: preplaced inst 0, priority inst 0
[05/15 22:02:26   288s] Congestion driven padding in post-place stage.
[05/15 22:02:26   288s] Congestion driven padding increases utilization from 0.590 to 0.807
[05/15 22:02:26   288s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:26   288s] Congestion driven padding in post-place stage.
[05/15 22:02:26   288s] Congestion driven padding increases utilization from 0.590 to 0.807
[05/15 22:02:26   288s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:26   288s] Iteration  8: Total net bbox = 1.893e+04 (1.20e+04 6.89e+03)
[05/15 22:02:26   288s]               Est.  stn bbox = 2.241e+04 (1.43e+04 8.13e+03)
[05/15 22:02:26   288s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 694.0M
[05/15 22:02:28   291s] Congestion driven padding in post-place stage.
[05/15 22:02:28   291s] Congestion driven padding increases utilization from 0.590 to 0.807
[05/15 22:02:28   291s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:29   291s] Congestion driven padding in post-place stage.
[05/15 22:02:29   291s] Congestion driven padding increases utilization from 0.590 to 0.806
[05/15 22:02:29   291s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:29   291s] Iteration  9: Total net bbox = 2.088e+04 (1.28e+04 8.11e+03)
[05/15 22:02:29   291s]               Est.  stn bbox = 2.434e+04 (1.50e+04 9.36e+03)
[05/15 22:02:29   291s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 694.0M
[05/15 22:02:29   292s] Iteration 10: Total net bbox = 2.060e+04 (1.26e+04 8.04e+03)
[05/15 22:02:29   292s]               Est.  stn bbox = 2.404e+04 (1.48e+04 9.27e+03)
[05/15 22:02:29   292s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 694.0M
[05/15 22:02:29   292s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:02:29   292s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:02:29   292s] *** Starting refinePlace (0:04:51 mem=694.0M) ***
[05/15 22:02:29   292s] Total net length = 2.165e+04 (1.350e+04 8.150e+03) (ext = 7.046e+02)
[05/15 22:02:29   292s] Starting refinePlace ...
[05/15 22:02:29   292s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 22:02:29   292s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 22:02:29   292s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=694.0MB) @(0:04:51 - 0:04:51).
[05/15 22:02:29   292s] Move report: preRPlace moves 2215 insts, mean move: 0.41 um, max move: 1.89 um
[05/15 22:02:29   292s] 	Max move on inst (MAC_inst_1/U19): (48.65, 33.28) --> (47.50, 34.02)
[05/15 22:02:29   292s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 22:02:29   292s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 22:02:29   292s] Placement tweakage begins.
[05/15 22:02:29   292s] wire length = 2.640e+04
[05/15 22:02:29   292s] wire length = 2.483e+04
[05/15 22:02:29   292s] Placement tweakage ends.
[05/15 22:02:29   292s] Move report: tweak moves 294 insts, mean move: 1.78 um, max move: 7.22 um
[05/15 22:02:29   292s] 	Max move on inst (CONFIG_inst/U5): (75.43, 15.82) --> (68.21, 15.82)
[05/15 22:02:29   292s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=694.0MB) @(0:04:51 - 0:04:51).
[05/15 22:02:29   292s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 22:02:29   292s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=694.0MB) @(0:04:51 - 0:04:51).
[05/15 22:02:29   292s] Move report: Detail placement moves 2215 insts, mean move: 0.64 um, max move: 7.47 um
[05/15 22:02:29   292s] 	Max move on inst (CONFIG_inst/U5): (75.48, 16.02) --> (68.21, 15.82)
[05/15 22:02:29   292s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 694.0MB
[05/15 22:02:29   292s] Statistics of distance of Instance movement in refine placement:
[05/15 22:02:29   292s]   maximum (X+Y) =         7.47 um
[05/15 22:02:29   292s]   inst (CONFIG_inst/U5) with max move: (75.48, 16.0235) -> (68.21, 15.82)
[05/15 22:02:29   292s]   mean    (X+Y) =         0.64 um
[05/15 22:02:29   292s] Total instances flipped for WireLenOpt: 109
[05/15 22:02:29   292s] Summary Report:
[05/15 22:02:29   292s] Instances move: 2215 (out of 2215 movable)
[05/15 22:02:29   292s] Mean displacement: 0.64 um
[05/15 22:02:29   292s] Max displacement: 7.47 um (Instance: CONFIG_inst/U5) (75.48, 16.0235) -> (68.21, 15.82)
[05/15 22:02:29   292s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[05/15 22:02:29   292s] Total instances moved : 2215
[05/15 22:02:29   292s] Total net length = 2.040e+04 (1.207e+04 8.329e+03) (ext = 6.856e+02)
[05/15 22:02:29   292s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 694.0MB
[05/15 22:02:29   292s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=694.0MB) @(0:04:51 - 0:04:51).
[05/15 22:02:29   292s] *** Finished refinePlace (0:04:51 mem=694.0M) ***
[05/15 22:02:29   292s] Total net length = 2.034e+04 (1.204e+04 8.295e+03) (ext = 6.858e+02)
[05/15 22:02:29   292s] *** Starting trialRoute (mem=694.0M) ***
[05/15 22:02:29   292s] 
[05/15 22:02:29   292s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:02:29   292s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:02:29   292s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[05/15 22:02:29   292s] Options:  -noPinGuide
[05/15 22:02:29   292s] 
[05/15 22:02:29   292s] routingBox: (0 0) (281940 150080)
[05/15 22:02:29   292s] coreBox:    (12160 12040) (269780 138040)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1a route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Est net length = 2.386e+04um = 1.374e+04H + 1.012e+04V
[05/15 22:02:30   292s] Usage: (14.4%H 15.1%V) = (1.846e+04um 2.241e+04um) = (10877 13249)
[05/15 22:02:30   292s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 22:02:30   292s] Overflow: 27 = 0 (0.00% H) + 27 (0.70% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1b route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Usage: (14.3%H 15.1%V) = (1.840e+04um 2.242e+04um) = (10846 13249)
[05/15 22:02:30   292s] Overflow: 27 = 0 (0.00% H) + 27 (0.70% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1c route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Usage: (14.3%H 15.1%V) = (1.831e+04um 2.239e+04um) = (10794 13234)
[05/15 22:02:30   292s] Overflow: 26 = 0 (0.00% H) + 26 (0.68% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1d route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Usage: (14.3%H 15.1%V) = (1.831e+04um 2.238e+04um) = (10794 13234)
[05/15 22:02:30   292s] Overflow: 26 = 0 (0.00% H) + 26 (0.66% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1a-1d Overflow: 0.00% H + 0.66% V (0:00:00.0 694.0M)

[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1e route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Usage: (14.3%H 15.1%V) = (1.835e+04um 2.238e+04um) = (10815 13232)
[05/15 22:02:30   292s] Overflow: 3 = 0 (0.00% H) + 3 (0.08% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1f route (0:00:00.0 694.0M):
[05/15 22:02:30   292s] Usage: (14.3%H 15.1%V) = (1.835e+04um 2.238e+04um) = (10815 13232)
[05/15 22:02:30   292s] Overflow: 3 = 0 (0.00% H) + 3 (0.08% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Congestion distribution:
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Remain	cntH		cntV
[05/15 22:02:30   292s] --------------------------------------
[05/15 22:02:30   292s]  -1:	0	 0.00%	3	 0.08%
[05/15 22:02:30   292s] --------------------------------------
[05/15 22:02:30   292s]   0:	0	 0.00%	35	 0.90%
[05/15 22:02:30   292s]   1:	0	 0.00%	21	 0.54%
[05/15 22:02:30   292s]   2:	0	 0.00%	14	 0.36%
[05/15 22:02:30   292s]   3:	0	 0.00%	3	 0.08%
[05/15 22:02:30   292s]   4:	0	 0.00%	2	 0.05%
[05/15 22:02:30   292s]   5:	3901	100.00%	3823	98.00%
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.0 694.0M)

[05/15 22:02:30   292s] Global route (cpu=0.1s real=0.0s 694.0M)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] *** After '-updateRemainTrks' operation: 
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Usage: (14.4%H 14.9%V) = (1.851e+04um 2.190e+04um) = (10914 13045)
[05/15 22:02:30   292s] Overflow: 36 = 0 (0.00% H) + 36 (0.92% V)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Phase 1l Overflow: 0.00% H + 0.92% V (0:00:00.1 694.0M)

[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Congestion distribution:
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Remain	cntH		cntV
[05/15 22:02:30   292s] --------------------------------------
[05/15 22:02:30   292s]  -5:	0	 0.00%	2	 0.05%
[05/15 22:02:30   292s]  -4:	0	 0.00%	1	 0.03%
[05/15 22:02:30   292s]  -3:	0	 0.00%	4	 0.10%
[05/15 22:02:30   292s]  -2:	0	 0.00%	8	 0.21%
[05/15 22:02:30   292s]  -1:	0	 0.00%	11	 0.28%
[05/15 22:02:30   292s] --------------------------------------
[05/15 22:02:30   292s]   0:	0	 0.00%	15	 0.38%
[05/15 22:02:30   292s]   1:	0	 0.00%	18	 0.46%
[05/15 22:02:30   292s]   2:	0	 0.00%	14	 0.36%
[05/15 22:02:30   292s]   3:	0	 0.00%	3	 0.08%
[05/15 22:02:30   292s]   4:	0	 0.00%	2	 0.05%
[05/15 22:02:30   292s]   5:	3901	100.00%	3823	98.00%
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] *** Completed Phase 1 route (0:00:00.1 694.0M) ***
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Total length: 2.632e+04um, number of vias: 15249
[05/15 22:02:30   292s] M1(H) length: 1.134e+03um, number of vias: 8627
[05/15 22:02:30   292s] M2(V) length: 1.141e+04um, number of vias: 6387
[05/15 22:02:30   292s] M3(H) length: 1.271e+04um, number of vias: 195
[05/15 22:02:30   292s] M4(V) length: 7.517e+02um, number of vias: 27
[05/15 22:02:30   292s] M5(H) length: 2.512e+02um, number of vias: 13
[05/15 22:02:30   292s] M6(V) length: 6.273e+01um, number of vias: 0
[05/15 22:02:30   292s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 22:02:30   292s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 22:02:30   292s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 22:02:30   292s] M10(V) length: 0.000e+00um
[05/15 22:02:30   292s] *** Completed Phase 2 route (0:00:00.1 694.0M) ***
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] *** Finished all Phases (cpu=0:00:00.3 mem=694.0M) ***
[05/15 22:02:30   292s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[05/15 22:02:30   292s] Peak Memory Usage was 694.0M 
[05/15 22:02:30   292s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:00.6
[05/15 22:02:30   292s]   TrialRoute full (called once) runtime= 0:00:00.3
[05/15 22:02:30   292s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:02:30   292s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:02:30   292s] *** Finished trialRoute (cpu=0:00:00.3 mem=694.0M) ***
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] ** np local hotspot detection info verbose **
[05/15 22:02:30   292s] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] describeCongestion: hCong = 0.00 vCong = 0.00
[05/15 22:02:30   292s] End of congRepair (cpu=0:00:07.7, real=0:00:08.0)
[05/15 22:02:30   292s] *** Finishing placeDesign default flow ***
[05/15 22:02:30   292s] **placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 686.0M **
[05/15 22:02:30   292s] 
[05/15 22:02:30   292s] *** Summary of all messages that are not suppressed in this session:
[05/15 22:02:30   292s] Severity  ID               Count  Summary                                  
[05/15 22:02:30   292s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/15 22:02:30   292s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/15 22:02:30   292s] WARNING   ENCESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[05/15 22:02:30   292s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/15 22:02:30   292s] *** Message Summary: 8763 warning(s), 0 error(s)
[05/15 22:02:30   292s] 
[05/15 22:02:37   293s] <CMD> setDrawView ameba
[05/15 22:02:39   293s] <CMD> setDrawView place
[05/15 22:02:50   294s] <CMD> fit
[05/15 22:06:16   318s] <CMD> fit
[05/15 22:06:35   320s] <CMD> fit
[05/15 22:07:19   325s] <CMD> saveDesign FIR.enc
[05/15 22:07:19   325s] Writing Netlist "FIR.enc.dat.tmp/FIR.v.gz" ...
[05/15 22:07:19   325s] Saving AAE Data ...
[05/15 22:07:19   325s] Saving configuration ...
[05/15 22:07:19   325s] Saving preference file FIR.enc.dat.tmp/enc.pref.tcl ...
[05/15 22:07:19   325s] Saving floorplan ...
[05/15 22:07:19   325s] Saving Drc markers ...
[05/15 22:07:19   325s] ... No Drc file written since there is no markers found.
[05/15 22:07:19   325s] Saving placement ...
[05/15 22:07:19   325s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=689.3M) ***
[05/15 22:07:19   325s] Saving route ...
[05/15 22:07:19   325s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=689.3M) ***
[05/15 22:07:19   325s] Writing DEF file 'FIR.enc.dat.tmp/FIR.def.gz', current time is Tue May 15 22:07:19 2018 ...
[05/15 22:07:19   325s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 22:07:19   325s] DEF file 'FIR.enc.dat.tmp/FIR.def.gz' is written, current time is Tue May 15 22:07:19 2018 ...
[05/15 22:07:19   325s] Copying Timing Library...
[05/15 22:07:19   325s] Copying LEF file...
[05/15 22:07:19   325s] Copying IO file...
[05/15 22:07:19   325s] Copying Constraints file(s) ...
[05/15 22:07:20   326s] Modifying Mode File...
[05/15 22:07:20   326s] Modifying View File...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[05/15 22:07:20   326s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[05/15 22:07:20   326s] Modifying Globals File...
[05/15 22:07:21   327s] Modifying Power Constraints File...
[05/15 22:07:21   327s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 22:07:21   327s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 22:07:21   327s] 
[05/15 22:09:07   339s] <CMD> setExtractRCMode -engine preRoute
[05/15 22:09:19   341s] <CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
[05/15 22:09:19   341s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:09:19   341s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:09:19   341s] GigaOpt running with 1 threads.
[05/15 22:09:19   341s] Updating RC grid for preRoute extraction ...
[05/15 22:09:19   341s] Initializing multi-corner capacitance tables ... 
[05/15 22:09:19   341s] Initializing multi-corner resistance tables ...
[05/15 22:09:19   341s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 695.3M, totSessionCpu=0:05:40 **
[05/15 22:09:19   341s] Added -handlePreroute to trialRouteMode
[05/15 22:09:19   341s] *** optDesign -preCTS ***
[05/15 22:09:19   341s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 22:09:19   341s] Setup Target Slack: user slack 0; extra slack 0.1
[05/15 22:09:19   341s] Hold Target Slack: user slack 0
[05/15 22:09:19   341s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[05/15 22:09:19   341s] Type 'man ENCOPT-3195' for more detail.
[05/15 22:09:19   341s] Multi-VT timing optimization disabled based on library information.
[05/15 22:09:19   341s] *** Starting trialRoute (mem=695.3M) ***
[05/15 22:09:19   341s] 
[05/15 22:09:19   341s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:09:19   341s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:09:19   341s] Start to check current routing status for nets...
[05/15 22:09:19   341s] All nets are already routed correctly.
[05/15 22:09:19   341s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.6
[05/15 22:09:19   341s]   TrialRoute full (called once) runtime= 0:00:00.3
[05/15 22:09:19   341s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:09:19   341s]   TrialRoute check only (called once) runtime= 0:00:00.0
[05/15 22:09:19   341s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:09:19   341s] *** Finishing trialRoute (mem=695.3M) ***
[05/15 22:09:19   341s] 
[05/15 22:09:19   341s] Extraction called for design 'FIR' of instances=2215 and nets=2853 using extraction engine 'preRoute' .
[05/15 22:09:19   341s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:09:19   341s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:09:19   341s] PreRoute RC Extraction called for design FIR.
[05/15 22:09:19   341s] RC Extraction called in multi-corner(2) mode.
[05/15 22:09:19   341s] RCMode: PreRoute
[05/15 22:09:19   341s]       RC Corner Indexes            0       1   
[05/15 22:09:19   341s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:09:19   341s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:19   341s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:09:19   341s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:19   341s] Shrink Factor                : 1.00000
[05/15 22:09:19   341s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:09:19   341s] Using capacitance table file ...
[05/15 22:09:19   341s] Updating RC grid for preRoute extraction ...
[05/15 22:09:19   341s] Initializing multi-corner capacitance tables ... 
[05/15 22:09:19   341s] Initializing multi-corner resistance tables ...
[05/15 22:09:19   341s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 695.285M)
[05/15 22:09:19   341s] Found active setup analysis view analysis_slow
[05/15 22:09:19   341s] Found active hold analysis view analysis_fast
[05/15 22:09:20   342s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:09:20   342s] AAE_THRD: End delay calculation. (MEM=760.324 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:09:20   342s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 35.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.202   |      5 (5)       |
|   max_tran     |     5 (560)      |   -1.703   |     5 (560)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.071%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 726.2M, totSessionCpu=0:05:41 **
[05/15 22:09:20   342s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[05/15 22:09:20   342s] *** Starting optimizing excluded clock nets MEM= 726.2M) ***
[05/15 22:09:20   342s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 726.2M) ***
[05/15 22:09:20   342s] Info: 1 clock net  excluded from IPO operation.
[05/15 22:09:20   342s] *info: There are 9 candidate Buffer cells
[05/15 22:09:20   342s] *info: There are 6 candidate Inverter cells
[05/15 22:09:21   343s] 
[05/15 22:09:21   343s] Netlist preparation processing... 
[05/15 22:09:21   343s] Removed 0 instance
[05/15 22:09:21   343s] *info: Marking 0 isolation instances dont touch
[05/15 22:09:21   343s] *info: Marking 0 level shifter instances dont touch
[05/15 22:09:21   343s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 808.7M, totSessionCpu=0:05:42 **
[05/15 22:09:21   343s] Begin: GigaOpt high fanout net optimization
[05/15 22:09:21   343s] Info: 1 clock net  excluded from IPO operation.
[05/15 22:09:21   343s] End: GigaOpt high fanout net optimization
[05/15 22:09:21   343s] Begin: GigaOpt DRV Optimization
[05/15 22:09:21   343s] Info: 1 clock net  excluded from IPO operation.
[05/15 22:09:21   343s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:21   343s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[05/15 22:09:21   343s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:21   343s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[05/15 22:09:21   343s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:21   343s] |    12   |   631   |     9   |      9  |     0   |     0   |     0   |     0   | 35.10 |          0|          0|  59.07  |            |           |
[05/15 22:09:22   344s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.48 |          9|          9|  59.23  |   0:00:01.0|     946.5M|
[05/15 22:09:22   344s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:22   344s] 
[05/15 22:09:22   344s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=946.5M) ***
[05/15 22:09:22   344s] 
[05/15 22:09:22   344s] End: GigaOpt DRV Optimization
[05/15 22:09:22   344s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 832.0M, totSessionCpu=0:05:43 **
[05/15 22:09:22   344s] Begin: GigaOpt Global Optimization
[05/15 22:09:22   344s] Info: 1 clock net  excluded from IPO operation.
[05/15 22:09:22   344s] *info: 1 clock net excluded
[05/15 22:09:22   344s] *info: 2 special nets excluded.
[05/15 22:09:22   344s] *info: 85 no-driver nets excluded.
[05/15 22:09:23   345s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 22:09:23   345s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
[05/15 22:09:23   345s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|               End Point               |
[05/15 22:09:23   345s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
[05/15 22:09:23   345s] |   0.000|   0.000|    59.23%|   0:00:00.0|  946.5M|analysis_slow|       NA| NA                                    |
[05/15 22:09:23   345s] +--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
[05/15 22:09:23   345s] 
[05/15 22:09:23   345s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=946.5M) ***
[05/15 22:09:23   345s] 
[05/15 22:09:23   345s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=946.5M) ***
[05/15 22:09:23   345s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 22:09:23   345s] End: GigaOpt Global Optimization
[05/15 22:09:23   345s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 830.0M, totSessionCpu=0:05:44 **
[05/15 22:09:23   345s] **INFO: Flow update: Timing closed and design is not congested.
[05/15 22:09:23   345s] *** Starting refinePlace (0:05:44 mem=830.0M) ***
[05/15 22:09:23   345s] Total net length = 2.202e+04 (1.295e+04 9.068e+03) (ext = 6.975e+02)
[05/15 22:09:23   345s] default core: bins with density >  0.75 =    0 % ( 0 / 50 )
[05/15 22:09:23   345s] Density distribution unevenness ratio = 5.323%
[05/15 22:09:23   345s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=830.0MB) @(0:05:44 - 0:05:44).
[05/15 22:09:23   345s] Starting refinePlace ...
[05/15 22:09:23   345s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 22:09:23   345s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=830.0MB) @(0:05:44 - 0:05:44).
[05/15 22:09:23   345s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 22:09:23   345s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 22:09:23   345s] Placement tweakage begins.
[05/15 22:09:23   345s] wire length = 2.508e+04
[05/15 22:09:23   345s] wire length = 2.501e+04
[05/15 22:09:23   345s] Placement tweakage ends.
[05/15 22:09:23   345s] Move report: tweak moves 40 insts, mean move: 1.61 um, max move: 4.75 um
[05/15 22:09:23   345s] 	Max move on inst (data_2_reg_4_): (91.96, 20.02) --> (87.21, 20.02)
[05/15 22:09:23   345s] Move report: legalization moves 9 insts, mean move: 0.94 um, max move: 1.71 um
[05/15 22:09:23   345s] 	Max move on inst (U360): (64.60, 14.42) --> (62.89, 14.42)
[05/15 22:09:23   345s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=830.0MB) @(0:05:44 - 0:05:44).
[05/15 22:09:23   345s] Move report: Detail placement moves 47 insts, mean move: 1.54 um, max move: 4.75 um
[05/15 22:09:23   345s] 	Max move on inst (data_2_reg_4_): (91.96, 20.02) --> (87.21, 20.02)
[05/15 22:09:23   345s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 830.0MB
[05/15 22:09:23   345s] Statistics of distance of Instance movement in refine placement:
[05/15 22:09:23   345s]   maximum (X+Y) =         4.75 um
[05/15 22:09:23   345s]   inst (data_2_reg_4_) with max move: (91.96, 20.02) -> (87.21, 20.02)
[05/15 22:09:23   345s]   mean    (X+Y) =         1.54 um
[05/15 22:09:23   345s] Total instances flipped for WireLenOpt: 102
[05/15 22:09:23   345s] Total instances flipped, including legalization: 22
[05/15 22:09:23   345s] Summary Report:
[05/15 22:09:23   345s] Instances move: 47 (out of 2224 movable)
[05/15 22:09:23   345s] Mean displacement: 1.54 um
[05/15 22:09:23   345s] Max displacement: 4.75 um (Instance: data_2_reg_4_) (91.96, 20.02) -> (87.21, 20.02)
[05/15 22:09:23   345s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[05/15 22:09:23   345s] Total instances moved : 47
[05/15 22:09:23   345s] Ripped up 161 affected routes.
[05/15 22:09:23   345s] Total net length = 2.210e+04 (1.303e+04 9.068e+03) (ext = 6.985e+02)
[05/15 22:09:23   345s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 830.0MB
[05/15 22:09:23   345s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=830.0MB) @(0:05:44 - 0:05:44).
[05/15 22:09:23   345s] *** Finished refinePlace (0:05:44 mem=830.0M) ***
[05/15 22:09:23   345s] Total net length = 2.192e+04 (1.289e+04 9.029e+03) (ext = 6.975e+02)
[05/15 22:09:23   345s] default core: bins with density >  0.75 =    0 % ( 0 / 50 )
[05/15 22:09:23   345s] Density distribution unevenness ratio = 4.707%
[05/15 22:09:23   345s] Re-routed 161 nets
[05/15 22:09:23   345s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:09:23   345s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:09:23   345s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:09:23   345s] PreRoute RC Extraction called for design FIR.
[05/15 22:09:23   345s] RC Extraction called in multi-corner(2) mode.
[05/15 22:09:23   345s] RCMode: PreRoute
[05/15 22:09:23   345s]       RC Corner Indexes            0       1   
[05/15 22:09:23   345s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:09:23   345s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:23   345s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:09:23   345s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:23   345s] Shrink Factor                : 1.00000
[05/15 22:09:23   345s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:09:23   345s] Using capacitance table file ...
[05/15 22:09:23   345s] Initializing multi-corner capacitance tables ... 
[05/15 22:09:23   345s] Initializing multi-corner resistance tables ...
[05/15 22:09:23   345s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 829.992M)
[05/15 22:09:23   345s] #################################################################################
[05/15 22:09:23   345s] # Design Stage: PreRoute
[05/15 22:09:23   345s] # Design Mode: 90nm
[05/15 22:09:23   345s] # Analysis Mode: MMMC non-OCV
[05/15 22:09:23   345s] # Extraction Mode: default
[05/15 22:09:23   345s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:09:23   345s] # Switching Delay Calculation Engine to AAE
[05/15 22:09:23   345s] #################################################################################
[05/15 22:09:23   345s] AAE_INFO: 1 threads acquired from CTE.
[05/15 22:09:23   345s] Calculate delays in BcWc mode...
[05/15 22:09:23   345s] Topological Sorting (CPU = 0:00:00.0, MEM = 830.0M, InitMEM = 830.0M)
[05/15 22:09:24   346s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:09:24   346s] AAE_THRD: End delay calculation. (MEM=852.887 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:09:24   346s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 852.9M) ***
[05/15 22:09:24   346s] *** Timing Is met
[05/15 22:09:24   346s] *** Check timing (0:00:00.0)
[05/15 22:09:24   346s] *** Starting trialRoute (mem=852.9M) ***
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:09:24   346s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:09:24   346s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[05/15 22:09:24   346s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Nr of prerouted/Fixed nets = 0
[05/15 22:09:24   346s] routingBox: (0 0) (281940 150080)
[05/15 22:09:24   346s] coreBox:    (12160 12040) (269780 138040)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1a route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Est net length = 2.410e+04um = 1.385e+04H + 1.025e+04V
[05/15 22:09:24   346s] Usage: (14.5%H 15.2%V) = (1.856e+04um 2.257e+04um) = (10942 13338)
[05/15 22:09:24   346s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 22:09:24   346s] Overflow: 29 = 0 (0.00% H) + 29 (0.76% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1b route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Usage: (14.4%H 15.2%V) = (1.851e+04um 2.257e+04um) = (10911 13338)
[05/15 22:09:24   346s] Overflow: 29 = 0 (0.00% H) + 29 (0.76% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1c route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Usage: (14.4%H 15.2%V) = (1.843e+04um 2.254e+04um) = (10866 13326)
[05/15 22:09:24   346s] Overflow: 28 = 0 (0.00% H) + 28 (0.73% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1d route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Usage: (14.4%H 15.2%V) = (1.843e+04um 2.254e+04um) = (10866 13326)
[05/15 22:09:24   346s] Overflow: 28 = 0 (0.00% H) + 28 (0.71% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1a-1d Overflow: 0.00% H + 0.71% V (0:00:00.0 852.9M)

[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1e route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Usage: (14.4%H 15.2%V) = (1.847e+04um 2.254e+04um) = (10885 13326)
[05/15 22:09:24   346s] Overflow: 4 = 0 (0.00% H) + 4 (0.10% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1f route (0:00:00.0 852.9M):
[05/15 22:09:24   346s] Usage: (14.4%H 15.2%V) = (1.847e+04um 2.254e+04um) = (10885 13326)
[05/15 22:09:24   346s] Overflow: 4 = 0 (0.00% H) + 4 (0.10% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Congestion distribution:
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Remain	cntH		cntV
[05/15 22:09:24   346s] --------------------------------------
[05/15 22:09:24   346s]  -1:	0	 0.00%	4	 0.10%
[05/15 22:09:24   346s] --------------------------------------
[05/15 22:09:24   346s]   0:	0	 0.00%	33	 0.85%
[05/15 22:09:24   346s]   1:	0	 0.00%	25	 0.64%
[05/15 22:09:24   346s]   2:	0	 0.00%	12	 0.31%
[05/15 22:09:24   346s]   3:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]   4:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]   5:	3901	100.00%	3823	98.00%
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1e-1f Overflow: 0.00% H + 0.10% V (0:00:00.0 852.9M)

[05/15 22:09:24   346s] Global route (cpu=0.1s real=0.1s 852.9M)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] *** After '-updateRemainTrks' operation: 
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Usage: (14.5%H 15.0%V) = (1.863e+04um 2.207e+04um) = (10987 13145)
[05/15 22:09:24   346s] Overflow: 36 = 0 (0.00% H) + 36 (0.92% V)
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Phase 1l Overflow: 0.00% H + 0.92% V (0:00:00.1 852.9M)

[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Congestion distribution:
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Remain	cntH		cntV
[05/15 22:09:24   346s] --------------------------------------
[05/15 22:09:24   346s]  -5:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]  -4:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]  -3:	0	 0.00%	3	 0.08%
[05/15 22:09:24   346s]  -2:	0	 0.00%	8	 0.21%
[05/15 22:09:24   346s]  -1:	0	 0.00%	11	 0.28%
[05/15 22:09:24   346s] --------------------------------------
[05/15 22:09:24   346s]   0:	0	 0.00%	16	 0.41%
[05/15 22:09:24   346s]   1:	0	 0.00%	21	 0.54%
[05/15 22:09:24   346s]   2:	0	 0.00%	11	 0.28%
[05/15 22:09:24   346s]   3:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]   4:	0	 0.00%	2	 0.05%
[05/15 22:09:24   346s]   5:	3901	100.00%	3823	98.00%
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] *** Completed Phase 1 route (0:00:00.2 852.9M) ***
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Total length: 2.659e+04um, number of vias: 15277
[05/15 22:09:24   346s] M1(H) length: 1.142e+03um, number of vias: 8643
[05/15 22:09:24   346s] M2(V) length: 1.155e+04um, number of vias: 6383
[05/15 22:09:24   346s] M3(H) length: 1.283e+04um, number of vias: 211
[05/15 22:09:24   346s] M4(V) length: 7.562e+02um, number of vias: 27
[05/15 22:09:24   346s] M5(H) length: 2.512e+02um, number of vias: 13
[05/15 22:09:24   346s] M6(V) length: 6.273e+01um, number of vias: 0
[05/15 22:09:24   346s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 22:09:24   346s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 22:09:24   346s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 22:09:24   346s] M10(V) length: 0.000e+00um
[05/15 22:09:24   346s] *** Completed Phase 2 route (0:00:00.1 852.9M) ***
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] *** Finished all Phases (cpu=0:00:00.3 mem=852.9M) ***
[05/15 22:09:24   346s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[05/15 22:09:24   346s] Peak Memory Usage was 852.9M 
[05/15 22:09:24   346s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:00.9
[05/15 22:09:24   346s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:09:24   346s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:09:24   346s]   TrialRoute check only (called once) runtime= 0:00:00.0
[05/15 22:09:24   346s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:09:24   346s] *** Finished trialRoute (cpu=0:00:00.3 mem=852.9M) ***
[05/15 22:09:24   346s] 
[05/15 22:09:24   346s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:09:24   346s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:09:24   346s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:09:24   346s] PreRoute RC Extraction called for design FIR.
[05/15 22:09:24   346s] RC Extraction called in multi-corner(2) mode.
[05/15 22:09:24   346s] RCMode: PreRoute
[05/15 22:09:24   346s]       RC Corner Indexes            0       1   
[05/15 22:09:24   346s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:09:24   346s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:24   346s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:09:24   346s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:24   346s] Shrink Factor                : 1.00000
[05/15 22:09:24   346s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:09:24   346s] Using capacitance table file ...
[05/15 22:09:24   346s] Updating RC grid for preRoute extraction ...
[05/15 22:09:24   346s] Initializing multi-corner capacitance tables ... 
[05/15 22:09:24   346s] Initializing multi-corner resistance tables ...
[05/15 22:09:24   346s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 852.887M)
[05/15 22:09:25   347s] #################################################################################
[05/15 22:09:25   347s] # Design Stage: PreRoute
[05/15 22:09:25   347s] # Design Mode: 90nm
[05/15 22:09:25   347s] # Analysis Mode: MMMC non-OCV
[05/15 22:09:25   347s] # Extraction Mode: default
[05/15 22:09:25   347s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:09:25   347s] # Switching Delay Calculation Engine to AAE
[05/15 22:09:25   347s] #################################################################################
[05/15 22:09:25   347s] AAE_INFO: 1 threads acquired from CTE.
[05/15 22:09:25   347s] Calculate delays in BcWc mode...
[05/15 22:09:25   347s] Topological Sorting (CPU = 0:00:00.0, MEM = 852.9M, InitMEM = 852.9M)
[05/15 22:09:25   347s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:09:25   347s] AAE_THRD: End delay calculation. (MEM=852.887 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:09:25   347s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 852.9M) ***
[05/15 22:09:25   347s] Begin: GigaOpt postEco DRV Optimization
[05/15 22:09:25   347s] Info: 1 clock net  excluded from IPO operation.
[05/15 22:09:25   347s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 22:09:25   347s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 22:09:25   347s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:25   347s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[05/15 22:09:25   347s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:25   347s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[05/15 22:09:25   347s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:25   347s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.46 |          0|          0|  59.23  |            |           |
[05/15 22:09:25   347s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.46 |          0|          0|  59.23  |   0:00:00.0|     944.5M|
[05/15 22:09:26   347s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 22:09:26   347s] 
[05/15 22:09:26   347s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=944.5M) ***
[05/15 22:09:26   347s] 
[05/15 22:09:26   347s] End: GigaOpt postEco DRV Optimization
[05/15 22:09:26   347s] **INFO: Flow update: Design timing is met.
[05/15 22:09:26   347s] **INFO: Flow update: Design timing is met.
[05/15 22:09:26   347s] **INFO: Flow update: Design timing is met.
[05/15 22:09:26   347s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[05/15 22:09:26   348s] *** Starting trialRoute (mem=868.1M) ***
[05/15 22:09:26   348s] 
[05/15 22:09:26   348s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:09:26   348s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:09:26   348s] Start to check current routing status for nets...
[05/15 22:09:26   348s] All nets are already routed correctly.
[05/15 22:09:26   348s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.9
[05/15 22:09:26   348s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:09:26   348s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:09:26   348s]   TrialRoute check only (called 2x) runtime= 0:00:00.0
[05/15 22:09:26   348s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:09:26   348s] *** Finishing trialRoute (mem=868.1M) ***
[05/15 22:09:26   348s] 
[05/15 22:09:26   348s] **INFO: Flow update: Design timing is met.
[05/15 22:09:26   348s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:09:26   348s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:09:26   348s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:09:26   348s] PreRoute RC Extraction called for design FIR.
[05/15 22:09:26   348s] RC Extraction called in multi-corner(2) mode.
[05/15 22:09:26   348s] RCMode: PreRoute
[05/15 22:09:26   348s]       RC Corner Indexes            0       1   
[05/15 22:09:26   348s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:09:26   348s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:26   348s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:09:26   348s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:09:26   348s] Shrink Factor                : 1.00000
[05/15 22:09:26   348s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:09:26   348s] Using capacitance table file ...
[05/15 22:09:26   348s] Initializing multi-corner capacitance tables ... 
[05/15 22:09:26   348s] Initializing multi-corner resistance tables ...
[05/15 22:09:26   348s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 860.102M)
[05/15 22:09:26   348s] #################################################################################
[05/15 22:09:26   348s] # Design Stage: PreRoute
[05/15 22:09:26   348s] # Design Mode: 90nm
[05/15 22:09:26   348s] # Analysis Mode: MMMC non-OCV
[05/15 22:09:26   348s] # Extraction Mode: default
[05/15 22:09:26   348s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:09:26   348s] # Switching Delay Calculation Engine to AAE
[05/15 22:09:26   348s] #################################################################################
[05/15 22:09:26   348s] AAE_INFO: 1 threads acquired from CTE.
[05/15 22:09:26   348s] Calculate delays in BcWc mode...
[05/15 22:09:26   348s] Topological Sorting (CPU = 0:00:00.0, MEM = 868.1M, InitMEM = 868.1M)
[05/15 22:09:26   348s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:09:26   348s] AAE_THRD: End delay calculation. (MEM=846.355 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:09:26   348s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 846.4M) ***
[05/15 22:09:26   348s] Effort level <high> specified for reg2reg path_group
[05/15 22:09:26   348s] Reported timing to dir reports/preCTSTimingReports
[05/15 22:09:26   348s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 810.2M, totSessionCpu=0:05:48 **
[05/15 22:09:26   348s] Found active setup analysis view analysis_slow
[05/15 22:09:26   348s] Found active hold analysis view analysis_fast
[05/15 22:09:27   349s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 808.2M, totSessionCpu=0:05:48 **
[05/15 22:09:27   349s] **WARN: (ENCOPT-3195):	Analysis mode has changed.
[05/15 22:09:27   349s] Type 'man ENCOPT-3195' for more detail.
[05/15 22:09:27   349s] *** Finished optDesign ***
[05/15 22:09:27   349s] 
[05/15 22:09:27   349s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.1 real=0:00:09.4)
[05/15 22:09:27   349s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[05/15 22:09:27   349s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[05/15 22:09:27   349s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/15 22:09:46   351s] <CMD> saveDesign FIR.enc
[05/15 22:09:46   351s] Writing Netlist "FIR.enc.dat.tmp/FIR.v.gz" ...
[05/15 22:09:46   351s] Saving AAE Data ...
[05/15 22:09:46   351s] Saving configuration ...
[05/15 22:09:46   351s] Saving preference file FIR.enc.dat.tmp/enc.pref.tcl ...
[05/15 22:09:46   351s] Saving floorplan ...
[05/15 22:09:46   351s] Saving Drc markers ...
[05/15 22:09:46   351s] ... No Drc file written since there is no markers found.
[05/15 22:09:46   351s] Saving placement ...
[05/15 22:09:46   351s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=729.6M) ***
[05/15 22:09:46   351s] Saving route ...
[05/15 22:09:46   351s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=729.6M) ***
[05/15 22:09:46   351s] Writing DEF file 'FIR.enc.dat.tmp/FIR.def.gz', current time is Tue May 15 22:09:46 2018 ...
[05/15 22:09:46   351s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 22:09:46   351s] DEF file 'FIR.enc.dat.tmp/FIR.def.gz' is written, current time is Tue May 15 22:09:46 2018 ...
[05/15 22:09:46   351s] Copying Timing Library...
[05/15 22:09:46   351s] Copying LEF file...
[05/15 22:09:46   351s] Copying IO file...
[05/15 22:09:46   351s] Copying Constraints file(s) ...
[05/15 22:09:46   352s] Modifying Mode File...
[05/15 22:09:47   352s] Modifying View File...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl...
[05/15 22:09:47   352s] Copying /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch...
[05/15 22:09:47   352s] Modifying Globals File...
[05/15 22:09:47   353s] Modifying Power Constraints File...
[05/15 22:09:48   353s] Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
[05/15 22:09:48   353s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 22:09:48   353s] 
[05/15 22:14:01   382s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:14:01   382s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:14:01   382s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:14:01   382s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:14:01   382s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:14:01   382s] *** Starting trialRoute (mem=729.6M) ***
[05/15 22:14:01   382s] 
[05/15 22:14:01   382s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:14:01   382s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:14:01   382s] Start to check current routing status for nets...
[05/15 22:14:01   382s] All nets are already routed correctly.
[05/15 22:14:01   382s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.9
[05/15 22:14:01   382s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:14:01   382s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:14:01   382s]   TrialRoute check only (called 3x) runtime= 0:00:00.0
[05/15 22:14:01   382s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:14:01   382s] *** Finishing trialRoute (mem=729.6M) ***
[05/15 22:14:01   382s] 
[05/15 22:14:01   382s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:14:01   382s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:14:01   382s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:14:01   382s] PreRoute RC Extraction called for design FIR.
[05/15 22:14:01   382s] RC Extraction called in multi-corner(2) mode.
[05/15 22:14:01   382s] RCMode: PreRoute
[05/15 22:14:01   382s]       RC Corner Indexes            0       1   
[05/15 22:14:01   382s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:14:01   382s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:14:01   382s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:14:01   382s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:14:01   382s] Shrink Factor                : 1.00000
[05/15 22:14:01   382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:14:01   382s] Using capacitance table file ...
[05/15 22:14:01   382s] Updating RC grid for preRoute extraction ...
[05/15 22:14:01   382s] Initializing multi-corner capacitance tables ... 
[05/15 22:14:01   382s] Initializing multi-corner resistance tables ...
[05/15 22:14:01   382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 729.641M)
[05/15 22:14:01   382s] Effort level <high> specified for reg2reg path_group
[05/15 22:14:01   382s] Found active setup analysis view analysis_slow
[05/15 22:14:01   382s] Found active hold analysis view analysis_fast
[05/15 22:14:02   383s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:14:02   383s] AAE_THRD: End delay calculation. (MEM=765.801 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:14:02   383s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:14:02   383s] Total CPU time: 1.17 sec
[05/15 22:14:02   383s] Total Real time: 1.0 sec
[05/15 22:14:02   383s] Total Memory Usage: 727.640625 Mbytes
[05/15 22:15:30   392s] <CMD> get_time_unit
[05/15 22:15:30   392s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[05/15 22:15:30   392s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:15:30   392s] Parsing file top.mtarpt...
[05/15 22:15:30   392s] **WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
[05/15 22:15:30   392s] This could be because the report is not of the correct format,
[05/15 22:15:30   392s] or because it does not contain any paths (because there are no
[05/15 22:15:30   392s] failing paths in the design, for instance).
[05/15 22:15:31   392s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:15:31   392s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:15:31   392s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:15:31   392s] **ERROR: (ENCGTD-908):	Path (1) not found.
[05/15 22:16:02   394s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:16:02   394s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:16:04   395s] **ERROR: Path 1 not found.
[05/15 22:17:11   403s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:17:11   403s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:17:11   403s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:17:11   403s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:17:11   403s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:17:11   403s] *** Starting trialRoute (mem=727.6M) ***
[05/15 22:17:11   403s] 
[05/15 22:17:11   403s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:17:11   403s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:17:11   403s] Start to check current routing status for nets...
[05/15 22:17:11   403s] All nets are already routed correctly.
[05/15 22:17:11   403s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.9
[05/15 22:17:11   403s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:17:11   403s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:17:11   403s]   TrialRoute check only (called 4x) runtime= 0:00:00.1
[05/15 22:17:11   403s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:17:11   403s] *** Finishing trialRoute (mem=727.6M) ***
[05/15 22:17:11   403s] 
[05/15 22:17:11   403s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:17:11   403s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:17:11   403s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:17:11   403s] PreRoute RC Extraction called for design FIR.
[05/15 22:17:11   403s] RC Extraction called in multi-corner(2) mode.
[05/15 22:17:11   403s] RCMode: PreRoute
[05/15 22:17:11   403s]       RC Corner Indexes            0       1   
[05/15 22:17:11   403s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:17:11   403s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:17:11   403s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:17:11   403s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:17:11   403s] Shrink Factor                : 1.00000
[05/15 22:17:11   403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:17:11   403s] Using capacitance table file ...
[05/15 22:17:11   403s] Updating RC grid for preRoute extraction ...
[05/15 22:17:11   403s] Initializing multi-corner capacitance tables ... 
[05/15 22:17:11   403s] Initializing multi-corner resistance tables ...
[05/15 22:17:11   403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 727.641M)
[05/15 22:17:11   403s] Effort level <high> specified for reg2reg path_group
[05/15 22:17:11   403s] Found active setup analysis view analysis_slow
[05/15 22:17:11   403s] Found active hold analysis view analysis_fast
[05/15 22:17:12   403s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:17:12   403s] AAE_THRD: End delay calculation. (MEM=764.809 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:17:12   404s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:17:12   404s] Total CPU time: 1.14 sec
[05/15 22:17:12   404s] Total Real time: 1.0 sec
[05/15 22:17:12   404s] Total Memory Usage: 726.648438 Mbytes
[05/15 22:17:14   404s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:17:14   404s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:17:14   404s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:17:14   404s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:17:14   404s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:17:14   404s] *** Starting trialRoute (mem=726.6M) ***
[05/15 22:17:14   404s] 
[05/15 22:17:14   404s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:17:14   404s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:17:14   404s] Start to check current routing status for nets...
[05/15 22:17:14   404s] All nets are already routed correctly.
[05/15 22:17:14   404s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:17:14   404s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:17:14   404s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:17:14   404s]   TrialRoute check only (called 5x) runtime= 0:00:00.1
[05/15 22:17:14   404s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:17:14   404s] *** Finishing trialRoute (mem=726.6M) ***
[05/15 22:17:14   404s] 
[05/15 22:17:14   404s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:17:14   404s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:17:14   404s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:17:14   404s] PreRoute RC Extraction called for design FIR.
[05/15 22:17:14   404s] RC Extraction called in multi-corner(2) mode.
[05/15 22:17:14   404s] RCMode: PreRoute
[05/15 22:17:14   404s]       RC Corner Indexes            0       1   
[05/15 22:17:14   404s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:17:14   404s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:17:14   404s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:17:14   404s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:17:14   404s] Shrink Factor                : 1.00000
[05/15 22:17:14   404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:17:14   404s] Using capacitance table file ...
[05/15 22:17:14   404s] Updating RC grid for preRoute extraction ...
[05/15 22:17:14   404s] Initializing multi-corner capacitance tables ... 
[05/15 22:17:14   404s] Initializing multi-corner resistance tables ...
[05/15 22:17:14   404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 726.648M)
[05/15 22:17:14   404s] Effort level <high> specified for reg2reg path_group
[05/15 22:17:14   404s] Found active setup analysis view analysis_slow
[05/15 22:17:14   404s] Found active hold analysis view analysis_fast
[05/15 22:17:15   405s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:17:15   405s] AAE_THRD: End delay calculation. (MEM=763.816 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:17:15   405s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:17:15   405s] Total CPU time: 1.13 sec
[05/15 22:17:15   405s] Total Real time: 1.0 sec
[05/15 22:17:15   405s] Total Memory Usage: 725.65625 Mbytes
[05/15 22:17:36   407s] <CMD> get_time_unit
[05/15 22:17:36   407s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[05/15 22:17:36   407s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:17:36   407s] Parsing file top.mtarpt...
[05/15 22:17:36   407s] **WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
[05/15 22:17:36   407s] This could be because the report is not of the correct format,
[05/15 22:17:36   407s] or because it does not contain any paths (because there are no
[05/15 22:17:36   407s] failing paths in the design, for instance).
[05/15 22:17:38   407s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:17:38   407s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:17:38   407s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:17:38   407s] **ERROR: (ENCGTD-908):	Path (1) not found.
[05/15 22:17:38   407s] **ERROR: (ENCQTF-4044):	Error happens when execute '@N' with error message: ''.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:18:47   414s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:18:47   414s] <CMD> timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:18:47   414s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:18:47   414s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:18:47   414s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:18:47   414s] *** Starting trialRoute (mem=745.7M) ***
[05/15 22:18:47   414s] 
[05/15 22:18:47   414s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:18:47   414s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:18:47   414s] Start to check current routing status for nets...
[05/15 22:18:47   414s] All nets are already routed correctly.
[05/15 22:18:47   414s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:18:47   414s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:18:47   414s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:18:47   414s]   TrialRoute check only (called 6x) runtime= 0:00:00.1
[05/15 22:18:47   414s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:18:47   414s] *** Finishing trialRoute (mem=745.7M) ***
[05/15 22:18:47   414s] 
[05/15 22:18:47   414s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:18:47   414s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:18:47   414s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:18:47   414s] PreRoute RC Extraction called for design FIR.
[05/15 22:18:47   414s] RC Extraction called in multi-corner(2) mode.
[05/15 22:18:47   414s] RCMode: PreRoute
[05/15 22:18:47   414s]       RC Corner Indexes            0       1   
[05/15 22:18:47   414s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:18:47   414s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:18:47   414s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:18:47   414s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:18:47   414s] Shrink Factor                : 1.00000
[05/15 22:18:47   414s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:18:47   414s] Using capacitance table file ...
[05/15 22:18:47   414s] Updating RC grid for preRoute extraction ...
[05/15 22:18:47   414s] Initializing multi-corner capacitance tables ... 
[05/15 22:18:47   414s] Initializing multi-corner resistance tables ...
[05/15 22:18:47   414s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 745.664M)
[05/15 22:18:47   414s] Effort level <high> specified for reg2reg path_group
[05/15 22:18:48   414s] Found active setup analysis view analysis_slow
[05/15 22:18:48   414s] Found active hold analysis view analysis_fast
[05/15 22:18:48   415s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:18:48   415s] AAE_THRD: End delay calculation. (MEM=764.566 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:18:48   415s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:18:48   415s] Total CPU time: 1.1 sec
[05/15 22:18:48   415s] Total Real time: 1.0 sec
[05/15 22:18:48   415s] Total Memory Usage: 726.40625 Mbytes
[05/15 22:18:49   415s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:18:49   415s] <CMD> timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:18:49   415s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:18:49   415s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:18:49   415s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:18:49   415s] *** Starting trialRoute (mem=726.4M) ***
[05/15 22:18:49   415s] 
[05/15 22:18:49   415s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:18:49   415s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:18:49   415s] Start to check current routing status for nets...
[05/15 22:18:49   415s] All nets are already routed correctly.
[05/15 22:18:49   415s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:18:49   415s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:18:49   415s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:18:49   415s]   TrialRoute check only (called 7x) runtime= 0:00:00.1
[05/15 22:18:49   415s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:18:49   415s] *** Finishing trialRoute (mem=726.4M) ***
[05/15 22:18:49   415s] 
[05/15 22:18:49   415s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:18:49   415s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:18:49   415s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:18:49   415s] PreRoute RC Extraction called for design FIR.
[05/15 22:18:49   415s] RC Extraction called in multi-corner(2) mode.
[05/15 22:18:49   415s] RCMode: PreRoute
[05/15 22:18:49   415s]       RC Corner Indexes            0       1   
[05/15 22:18:49   415s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:18:49   415s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:18:49   415s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:18:49   415s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:18:49   415s] Shrink Factor                : 1.00000
[05/15 22:18:49   415s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:18:49   415s] Using capacitance table file ...
[05/15 22:18:49   415s] Updating RC grid for preRoute extraction ...
[05/15 22:18:49   415s] Initializing multi-corner capacitance tables ... 
[05/15 22:18:49   415s] Initializing multi-corner resistance tables ...
[05/15 22:18:49   415s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 726.406M)
[05/15 22:18:49   415s] Effort level <high> specified for reg2reg path_group
[05/15 22:18:49   415s] Found active setup analysis view analysis_slow
[05/15 22:18:49   415s] Found active hold analysis view analysis_fast
[05/15 22:18:49   416s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:18:49   416s] AAE_THRD: End delay calculation. (MEM=765.066 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:18:50   416s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:18:50   416s] Total CPU time: 1.12 sec
[05/15 22:18:50   416s] Total Real time: 1.0 sec
[05/15 22:18:50   416s] Total Memory Usage: 726.90625 Mbytes
[05/15 22:19:58   424s] <CMD> deselectAll
[05/15 22:20:31   428s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:20:31   428s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:20:35   428s] **ERROR: Path 1 not found.
[05/15 22:21:23   434s] <CMD> report_timing
[05/15 22:21:39   436s] invalid command name "debug_timing"
[05/15 22:21:45   436s] usage: [[-now] 1|0]
[05/15 22:22:42   444s] <CMD> get_time_unit
[05/15 22:22:42   444s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[05/15 22:22:42   444s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:22:42   444s] Parsing file top.mtarpt...
[05/15 22:22:42   444s] **WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
[05/15 22:22:42   444s] This could be because the report is not of the correct format,
[05/15 22:22:42   444s] or because it does not contain any paths (because there are no
[05/15 22:22:42   444s] failing paths in the design, for instance).
[05/15 22:22:43   444s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:22:43   444s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:22:43   444s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:22:43   444s] **ERROR: (ENCGTD-908):	Path (1) not found.
[05/15 22:23:31   449s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:23:31   449s] <CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:23:31   449s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:23:31   449s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:23:31   449s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:23:31   449s] *** Starting trialRoute (mem=731.1M) ***
[05/15 22:23:31   449s] 
[05/15 22:23:31   449s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:23:31   449s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:23:31   449s] Start to check current routing status for nets...
[05/15 22:23:31   449s] All nets are already routed correctly.
[05/15 22:23:31   449s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:23:31   449s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:23:31   449s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:23:31   449s]   TrialRoute check only (called 8x) runtime= 0:00:00.1
[05/15 22:23:31   449s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:23:31   449s] *** Finishing trialRoute (mem=731.1M) ***
[05/15 22:23:31   449s] 
[05/15 22:23:31   449s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:23:31   449s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:23:31   449s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:23:31   449s] PreRoute RC Extraction called for design FIR.
[05/15 22:23:31   449s] RC Extraction called in multi-corner(2) mode.
[05/15 22:23:31   449s] RCMode: PreRoute
[05/15 22:23:31   449s]       RC Corner Indexes            0       1   
[05/15 22:23:31   449s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:23:31   449s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:23:31   449s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:23:31   449s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:23:31   449s] Shrink Factor                : 1.00000
[05/15 22:23:31   449s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:23:31   449s] Using capacitance table file ...
[05/15 22:23:31   449s] Updating RC grid for preRoute extraction ...
[05/15 22:23:31   449s] Initializing multi-corner capacitance tables ... 
[05/15 22:23:31   449s] Initializing multi-corner resistance tables ...
[05/15 22:23:31   449s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 731.078M)
[05/15 22:23:31   449s] Effort level <high> specified for reg2reg path_group
[05/15 22:23:31   449s] Found active setup analysis view analysis_slow
[05/15 22:23:31   449s] Found active hold analysis view analysis_fast
[05/15 22:23:32   450s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:23:32   450s] AAE_THRD: End delay calculation. (MEM=764.309 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:23:32   450s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   498   |   498   |    0    |
+--------------------+---------+---------+---------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:23:32   450s] Total CPU time: 0.92 sec
[05/15 22:23:32   450s] Total Real time: 1.0 sec
[05/15 22:23:32   450s] Total Memory Usage: 711.070312 Mbytes
[05/15 22:23:45   451s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:23:45   451s] **ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[05/15 22:23:48   452s] <CMD> selectWire 74.7300 46.2350 81.2600 46.3050 3 MAC_inst_3/n200
[05/15 22:23:49   452s] **ERROR: Path 1 not found.
[05/15 22:23:55   452s] <CMD> get_time_unit
[05/15 22:23:55   452s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[05/15 22:23:55   452s] #################################################################################
[05/15 22:23:55   452s] # Design Stage: PreRoute
[05/15 22:23:55   452s] # Design Mode: 90nm
[05/15 22:23:55   452s] # Analysis Mode: MMMC non-OCV
[05/15 22:23:55   452s] # Extraction Mode: default
[05/15 22:23:55   452s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:23:55   452s] # Switching Delay Calculation Engine to AAE
[05/15 22:23:55   452s] #################################################################################
[05/15 22:23:55   452s] Calculate delays in BcWc mode...
[05/15 22:23:55   452s] Topological Sorting (CPU = 0:00:00.0, MEM = 724.9M, InitMEM = 724.9M)
[05/15 22:23:55   452s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/15 22:23:55   453s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:23:55   453s] AAE_THRD: End delay calculation. (MEM=765.051 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:23:55   453s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 765.1M) ***
[05/15 22:23:55   453s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:23:55   453s] Parsing file top.mtarpt...
[05/15 22:25:00   463s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:25:00   463s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:25:00   463s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:25:00   463s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:25:00   463s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:25:00   463s] *** Starting trialRoute (mem=711.1M) ***
[05/15 22:25:00   463s] 
[05/15 22:25:00   463s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:25:00   463s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:25:00   463s] Start to check current routing status for nets...
[05/15 22:25:00   463s] All nets are already routed correctly.
[05/15 22:25:00   463s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:25:00   463s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:25:00   463s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:25:00   463s]   TrialRoute check only (called 9x) runtime= 0:00:00.1
[05/15 22:25:00   463s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:25:00   463s] *** Finishing trialRoute (mem=711.2M) ***
[05/15 22:25:00   463s] 
[05/15 22:25:00   463s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:25:00   463s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:25:00   463s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:25:00   463s] PreRoute RC Extraction called for design FIR.
[05/15 22:25:00   463s] RC Extraction called in multi-corner(2) mode.
[05/15 22:25:00   463s] RCMode: PreRoute
[05/15 22:25:00   463s]       RC Corner Indexes            0       1   
[05/15 22:25:00   463s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:25:00   463s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:25:00   463s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:25:00   463s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:25:00   463s] Shrink Factor                : 1.00000
[05/15 22:25:00   463s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:25:00   463s] Using capacitance table file ...
[05/15 22:25:00   463s] Updating RC grid for preRoute extraction ...
[05/15 22:25:00   463s] Initializing multi-corner capacitance tables ... 
[05/15 22:25:00   463s] Initializing multi-corner resistance tables ...
[05/15 22:25:00   463s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 711.195M)
[05/15 22:25:00   463s] Effort level <high> specified for reg2reg path_group
[05/15 22:25:01   463s] Found active setup analysis view analysis_slow
[05/15 22:25:01   463s] Found active hold analysis view analysis_fast
[05/15 22:25:01   464s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:25:01   464s] AAE_THRD: End delay calculation. (MEM=763.941 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:25:02   464s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:25:02   464s] Total CPU time: 1.15 sec
[05/15 22:25:02   464s] Total Real time: 2.0 sec
[05/15 22:25:02   464s] Total Memory Usage: 725.78125 Mbytes
[05/15 22:30:32   546s] <CMD> windowSelect -15.582 91.192 171.635 -29.834
[05/15 22:30:36   548s] <CMD> windowSelect 155.933 59.547 157.865 57.614
[05/15 22:47:53   837s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:47:53   837s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:47:53   837s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:47:53   837s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:47:53   837s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:47:53   837s] *** Starting trialRoute (mem=728.1M) ***
[05/15 22:47:53   837s] 
[05/15 22:47:53   837s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:47:53   837s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:47:53   837s] Start to check current routing status for nets...
[05/15 22:47:53   837s] All nets are already routed correctly.
[05/15 22:47:53   837s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.0
[05/15 22:47:53   837s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:47:53   837s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:47:53   837s]   TrialRoute check only (called 10x) runtime= 0:00:00.2
[05/15 22:47:53   837s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:47:53   837s] *** Finishing trialRoute (mem=729.1M) ***
[05/15 22:47:53   837s] 
[05/15 22:47:53   837s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:47:53   837s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:47:53   837s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:47:53   837s] PreRoute RC Extraction called for design FIR.
[05/15 22:47:53   837s] RC Extraction called in multi-corner(2) mode.
[05/15 22:47:53   837s] RCMode: PreRoute
[05/15 22:47:53   837s]       RC Corner Indexes            0       1   
[05/15 22:47:53   837s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:47:53   837s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:47:53   837s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:47:53   837s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:47:53   837s] Shrink Factor                : 1.00000
[05/15 22:47:53   837s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:47:53   837s] Using capacitance table file ...
[05/15 22:47:53   837s] Updating RC grid for preRoute extraction ...
[05/15 22:47:53   837s] Initializing multi-corner capacitance tables ... 
[05/15 22:47:53   837s] Initializing multi-corner resistance tables ...
[05/15 22:47:53   837s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 729.086M)
[05/15 22:47:53   837s] Effort level <high> specified for reg2reg path_group
[05/15 22:47:53   837s] Found active setup analysis view analysis_slow
[05/15 22:47:53   837s] Found active hold analysis view analysis_fast
[05/15 22:47:54   838s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:47:54   838s] AAE_THRD: End delay calculation. (MEM=767.996 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:47:54   838s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:47:54   838s] Total CPU time: 1.12 sec
[05/15 22:47:54   838s] Total Real time: 1.0 sec
[05/15 22:47:54   838s] Total Memory Usage: 729.835938 Mbytes
[05/15 22:50:18   868s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:50:18   868s] <CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:50:18   868s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:50:18   869s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:50:18   869s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:50:18   869s] *** Starting trialRoute (mem=711.5M) ***
[05/15 22:50:18   869s] 
[05/15 22:50:18   869s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:50:18   869s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:50:18   869s] Start to check current routing status for nets...
[05/15 22:50:18   869s] All nets are already routed correctly.
[05/15 22:50:18   869s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.1
[05/15 22:50:18   869s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:50:18   869s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:50:18   869s]   TrialRoute check only (called 11x) runtime= 0:00:00.2
[05/15 22:50:18   869s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:50:18   869s] *** Finishing trialRoute (mem=711.5M) ***
[05/15 22:50:18   869s] 
[05/15 22:50:18   869s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:50:18   869s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:50:18   869s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:50:18   869s] PreRoute RC Extraction called for design FIR.
[05/15 22:50:18   869s] RC Extraction called in multi-corner(2) mode.
[05/15 22:50:18   869s] RCMode: PreRoute
[05/15 22:50:18   869s]       RC Corner Indexes            0       1   
[05/15 22:50:18   869s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:50:18   869s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:50:18   869s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:50:18   869s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:50:18   869s] Shrink Factor                : 1.00000
[05/15 22:50:18   869s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:50:18   869s] Using capacitance table file ...
[05/15 22:50:18   869s] Updating RC grid for preRoute extraction ...
[05/15 22:50:18   869s] Initializing multi-corner capacitance tables ... 
[05/15 22:50:18   869s] Initializing multi-corner resistance tables ...
[05/15 22:50:18   869s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 711.492M)
[05/15 22:50:18   869s] Effort level <high> specified for reg2reg path_group
[05/15 22:50:18   869s] Found active setup analysis view analysis_slow
[05/15 22:50:18   869s] Found active hold analysis view analysis_fast
[05/15 22:50:19   869s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:50:19   869s] AAE_THRD: End delay calculation. (MEM=767.746 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:50:19   869s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   498   |   498   |    0    |
+--------------------+---------+---------+---------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:50:19   869s] Total CPU time: 0.91 sec
[05/15 22:50:19   869s] Total Real time: 1.0 sec
[05/15 22:50:19   869s] Total Memory Usage: 713.242188 Mbytes
[05/15 22:50:52   878s] <CMD> get_time_unit
[05/15 22:50:52   878s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[05/15 22:50:52   878s] #################################################################################
[05/15 22:50:52   878s] # Design Stage: PreRoute
[05/15 22:50:52   878s] # Design Mode: 90nm
[05/15 22:50:52   878s] # Analysis Mode: MMMC non-OCV
[05/15 22:50:52   878s] # Extraction Mode: default
[05/15 22:50:52   878s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:50:52   878s] # Switching Delay Calculation Engine to AAE
[05/15 22:50:52   878s] #################################################################################
[05/15 22:50:53   878s] Calculate delays in BcWc mode...
[05/15 22:50:53   878s] Topological Sorting (CPU = 0:00:00.0, MEM = 732.9M, InitMEM = 732.9M)
[05/15 22:50:53   878s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/15 22:50:53   878s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:50:53   878s] AAE_THRD: End delay calculation. (MEM=773.012 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:50:53   878s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 773.0M) ***
[05/15 22:50:53   878s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:50:53   878s] Parsing file top.mtarpt...
[05/15 22:50:53   878s] **WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
[05/15 22:50:53   878s] This could be because the report is not of the correct format,
[05/15 22:50:53   878s] or because it does not contain any paths (because there are no
[05/15 22:50:53   878s] failing paths in the design, for instance).
[05/15 22:51:18   881s] <CMD> get_time_unit
[05/15 22:51:18   881s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[05/15 22:51:18   881s] #################################################################################
[05/15 22:51:18   881s] # Design Stage: PreRoute
[05/15 22:51:18   881s] # Design Mode: 90nm
[05/15 22:51:18   881s] # Analysis Mode: MMMC non-OCV
[05/15 22:51:18   881s] # Extraction Mode: default
[05/15 22:51:18   881s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:51:18   881s] # Switching Delay Calculation Engine to AAE
[05/15 22:51:18   881s] #################################################################################
[05/15 22:51:18   881s] Calculate delays in BcWc mode...
[05/15 22:51:18   881s] Topological Sorting (CPU = 0:00:00.0, MEM = 754.9M, InitMEM = 754.9M)
[05/15 22:51:18   882s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:51:18   882s] AAE_THRD: End delay calculation. (MEM=773.012 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 22:51:18   882s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 773.0M) ***
[05/15 22:51:19   882s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:51:19   882s] Parsing file top.mtarpt...
[05/15 22:51:38   884s] <CMD> get_time_unit
[05/15 22:51:38   884s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[05/15 22:51:38   884s] #################################################################################
[05/15 22:51:38   884s] # Design Stage: PreRoute
[05/15 22:51:38   884s] # Design Mode: 90nm
[05/15 22:51:38   884s] # Analysis Mode: MMMC non-OCV
[05/15 22:51:38   884s] # Extraction Mode: default
[05/15 22:51:38   884s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:51:38   884s] # Switching Delay Calculation Engine to AAE
[05/15 22:51:38   884s] #################################################################################
[05/15 22:51:38   884s] Calculate delays in BcWc mode...
[05/15 22:51:38   884s] Topological Sorting (CPU = 0:00:00.0, MEM = 773.0M, InitMEM = 773.0M)
[05/15 22:51:39   884s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:51:39   884s] AAE_THRD: End delay calculation. (MEM=775.012 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 22:51:39   884s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 775.0M) ***
[05/15 22:51:39   884s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:51:39   884s] Parsing file top.mtarpt...
[05/15 22:51:39   884s] **WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
[05/15 22:51:39   884s] This could be because the report is not of the correct format,
[05/15 22:51:39   884s] or because it does not contain any paths (because there are no
[05/15 22:51:39   884s] failing paths in the design, for instance).
[05/15 22:51:54   886s] <CMD> get_time_unit
[05/15 22:51:54   886s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[05/15 22:51:54   886s] #################################################################################
[05/15 22:51:54   886s] # Design Stage: PreRoute
[05/15 22:51:54   886s] # Design Mode: 90nm
[05/15 22:51:54   886s] # Analysis Mode: MMMC non-OCV
[05/15 22:51:54   886s] # Extraction Mode: default
[05/15 22:51:54   886s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[05/15 22:51:54   886s] # Switching Delay Calculation Engine to AAE
[05/15 22:51:54   886s] #################################################################################
[05/15 22:51:54   886s] Calculate delays in BcWc mode...
[05/15 22:51:54   886s] Topological Sorting (CPU = 0:00:00.0, MEM = 775.0M, InitMEM = 775.0M)
[05/15 22:51:54   886s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:51:54   886s] AAE_THRD: End delay calculation. (MEM=773.004 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:51:54   886s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 773.0M) ***
[05/15 22:51:54   887s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:51:54   887s] Parsing file top.mtarpt...
[05/15 22:52:22   889s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[05/15 22:52:22   889s] Parsing file top.mtarpt...
[05/15 22:52:42   890s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/15 22:52:42   890s] <CMD> timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
[05/15 22:52:42   890s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/15 22:52:42   890s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 22:52:42   890s] Type 'man ENCEXT-3493' for more detail.
[05/15 22:52:42   890s] *** Starting trialRoute (mem=720.5M) ***
[05/15 22:52:42   890s] 
[05/15 22:52:42   890s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 22:52:42   890s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 22:52:42   890s] Start to check current routing status for nets...
[05/15 22:52:42   890s] All nets are already routed correctly.
[05/15 22:52:42   890s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:01.1
[05/15 22:52:42   890s]   TrialRoute full (called 2x) runtime= 0:00:00.6
[05/15 22:52:42   890s]   TrialRoute skip phase2 (called once) runtime= 0:00:00.2
[05/15 22:52:42   890s]   TrialRoute check only (called 12x) runtime= 0:00:00.2
[05/15 22:52:42   890s]   GlbRouteEst (called 5x) runtime= 0:00:00.1
[05/15 22:52:42   890s] *** Finishing trialRoute (mem=720.5M) ***
[05/15 22:52:42   890s] 
[05/15 22:52:42   890s] Extraction called for design 'FIR' of instances=2224 and nets=2862 using extraction engine 'preRoute' .
[05/15 22:52:42   890s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/15 22:52:42   890s] Type 'man ENCEXT-3530' for more detail.
[05/15 22:52:42   890s] PreRoute RC Extraction called for design FIR.
[05/15 22:52:42   890s] RC Extraction called in multi-corner(2) mode.
[05/15 22:52:42   890s] RCMode: PreRoute
[05/15 22:52:42   890s]       RC Corner Indexes            0       1   
[05/15 22:52:42   890s] Capacitance Scaling Factor   : 1.10066 1.10066 
[05/15 22:52:42   890s] Resistance Scaling Factor    : 1.34236 1.34236 
[05/15 22:52:42   890s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[05/15 22:52:42   890s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[05/15 22:52:42   890s] Shrink Factor                : 1.00000
[05/15 22:52:42   890s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 22:52:42   890s] Using capacitance table file ...
[05/15 22:52:42   890s] Updating RC grid for preRoute extraction ...
[05/15 22:52:42   890s] Initializing multi-corner capacitance tables ... 
[05/15 22:52:42   890s] Initializing multi-corner resistance tables ...
[05/15 22:52:42   890s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 720.477M)
[05/15 22:52:42   890s] Effort level <high> specified for reg2reg path_group
[05/15 22:52:42   890s] Found active setup analysis view analysis_slow
[05/15 22:52:42   890s] Found active hold analysis view analysis_fast
[05/15 22:52:43   891s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 22:52:43   891s] AAE_THRD: End delay calculation. (MEM=769.707 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 22:52:46   891s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.458  | 42.606  | 37.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.232%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 22:52:46   891s] Total CPU time: 1.09 sec
[05/15 22:52:46   891s] Total Real time: 4.0 sec
[05/15 22:52:46   891s] Total Memory Usage: 731.546875 Mbytes
[05/15 22:53:16   894s] 
[05/15 22:53:16   894s] *** Memory Usage v#1 (Current mem = 733.852M, initial mem = 96.059M) ***
[05/15 22:53:16   894s] 
[05/15 22:53:16   894s] *** Summary of all messages that are not suppressed in this session:
[05/15 22:53:16   894s] Severity  ID               Count  Summary                                  
[05/15 22:53:16   894s] WARNING   ENCFP-669            3  IO pin "%s" not found.                   
[05/15 22:53:16   894s] WARNING   ENCFP-325           10  Floorplan of the design is resized. All ...
[05/15 22:53:16   894s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/15 22:53:16   894s] WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
[05/15 22:53:16   894s] WARNING   ENCEXT-3493         10  The design extraction status has been re...
[05/15 22:53:16   894s] WARNING   ENCEXT-3530         14  The process node is not set. Use the com...
[05/15 22:53:16   894s] ERROR     ENCGTD-908           3  Path (%d) not found.                     
[05/15 22:53:16   894s] WARNING   ENCGTD-801           5  File (%s) does not contain any timing pa...
[05/15 22:53:16   894s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/15 22:53:16   894s] WARNING   ENCESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[05/15 22:53:16   894s] WARNING   ENCPP-531            2  ViaGen Warning: %s rule violation, no vi...
[05/15 22:53:16   894s] WARNING   ENCPP-532            4  ViaGen Warning: top layer and bottom lay...
[05/15 22:53:16   894s] WARNING   ENCPP-170            6  The power planner failed to create a wir...
[05/15 22:53:16   894s] WARNING   ENCSR-469            1  Instance %s is not placed within row, fo...
[05/15 22:53:16   894s] WARNING   ENCSR-4058           1  Sroute option: %s should be used in conj...
[05/15 22:53:16   894s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/15 22:53:16   894s] WARNING   ENCOPT-3195          2  Analysis mode has changed.               
[05/15 22:53:16   894s] WARNING   ENCTCM-70           10  Option "%s" for command %s is obsolete a...
[05/15 22:53:16   894s] WARNING   ENCTCM-77            2  Option "%s" for command %s is obsolete a...
[05/15 22:53:16   894s] WARNING   ENCTCM-125           1  Option "%s" for command %s is obsolete a...
[05/15 22:53:16   894s] ERROR     ENCQTF-4005         15  Cannot find item '%s' in form '%s'.This ...
[05/15 22:53:16   894s] ERROR     ENCQTF-4044          2  Error happens when execute '%s' with err...
[05/15 22:53:16   894s] *** Message Summary: 8835 warning(s), 20 error(s)
[05/15 22:53:16   894s] 
[05/15 22:53:16   894s] --- Ending "Encounter" (totcpu=0:14:53, real=1:31:59, mem=733.9M) ---
