

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance          Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       L00.OS01.oscout.Q[0]      dffe                   34                     L05.outwordlcdm[7:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_2       L03.ENcd.Q[0]             sdffre                 9                      L04.outworddata[7]       Derived clock on input (not legal for GCC)
@KP:ckid0_4       L00.OS00.OSCInst0.OSC     OSCH                   22                     L00.OS01.sdiv[20:0]      Black box on clock path                   
=============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

