<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Project_design_microblaze_0_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_dlmb_v10_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_ilmb_v10_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_lmb_bram_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_mdm_1_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Project_design_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/Project_design_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Project_design_microblaze_0_0_synth_1"/>
		<Parent Id="Project_design_dlmb_v10_0_synth_1"/>
		<Parent Id="Project_design_ilmb_v10_0_synth_1"/>
		<Parent Id="Project_design_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Project_design_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Project_design_lmb_bram_0_synth_1"/>
		<Parent Id="Project_design_mdm_1_0_synth_1"/>
		<Parent Id="Project_design_clk_wiz_1_0_synth_1"/>
		<Parent Id="Project_design_rst_clk_wiz_1_100M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/jduarte/Documents/GitHub/CR/ProjetoV2/Projeto/Projeto.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Project_design_microblaze_0_0_synth_1"/>
		<Parent Id="Project_design_dlmb_v10_0_synth_1"/>
		<Parent Id="Project_design_ilmb_v10_0_synth_1"/>
		<Parent Id="Project_design_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Project_design_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Project_design_lmb_bram_0_synth_1"/>
		<Parent Id="Project_design_mdm_1_0_synth_1"/>
		<Parent Id="Project_design_clk_wiz_1_0_synth_1"/>
		<Parent Id="Project_design_rst_clk_wiz_1_100M_0_synth_1"/>
	</Run>
</Runs>

