Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed24002ab87947db9979aebde15a5ecc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_decoder_behav xil_defaultlib.tb_full_decoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wraddress' [C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/ne_rowcomputer_SRQ_p26.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ne_AddrGenFSM_pipe_default
Compiling module xil_defaultlib.LMem0To1_511_circ0_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ1_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ2_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ3_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ4_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ5_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ6_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ7_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ8_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ9_scripted_defa...
Compiling module xil_defaultlib.LMem0To1_511_circ10_scripted_def...
Compiling module xil_defaultlib.LMem0To1_511_circ11_scripted_def...
Compiling module xil_defaultlib.LMem0To1_511_circ12_scripted_def...
Compiling module xil_defaultlib.LMem0To1_511_circ13_scripted_def...
Compiling module xil_defaultlib.LMem0To1_511_circ14_scripted_def...
Compiling module xil_defaultlib.LMem0To1_511_circ15_scripted_def...
Compiling module xil_defaultlib.LMem1To0_511_circ0_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ1_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ2_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ3_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ4_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ5_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ6_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ7_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ8_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ9_combined_ns_y...
Compiling module xil_defaultlib.LMem1To0_511_circ10_combined_ns_...
Compiling module xil_defaultlib.LMem1To0_511_circ11_combined_ns_...
Compiling module xil_defaultlib.LMem1To0_511_circ12_combined_ns_...
Compiling module xil_defaultlib.LMem1To0_511_circ13_combined_ns_...
Compiling module xil_defaultlib.LMem1To0_511_circ14_combined_ns_...
Compiling module xil_defaultlib.LMem1To0_511_circ15_combined_ns_...
Compiling module xil_defaultlib.Lmem_SRQtype_combined_ns_reginou...
Compiling module xil_defaultlib.Dmem_circ0_scripted_default
Compiling module xil_defaultlib.Dmem_circ1_scripted_default
Compiling module xil_defaultlib.Dmem_circ2_scripted_default
Compiling module xil_defaultlib.Dmem_circ3_scripted_default
Compiling module xil_defaultlib.Dmem_circ4_scripted_default
Compiling module xil_defaultlib.Dmem_circ5_scripted_default
Compiling module xil_defaultlib.Dmem_circ6_scripted_default
Compiling module xil_defaultlib.Dmem_circ7_scripted_default
Compiling module xil_defaultlib.Dmem_circ8_scripted_default
Compiling module xil_defaultlib.Dmem_circ9_scripted_default
Compiling module xil_defaultlib.Dmem_circ10_scripted_default
Compiling module xil_defaultlib.Dmem_circ11_scripted_default
Compiling module xil_defaultlib.Dmem_circ12_scripted_default
Compiling module xil_defaultlib.Dmem_circ13_scripted_default
Compiling module xil_defaultlib.Dmem_circ14_scripted_default
Compiling module xil_defaultlib.Dmem_circ15_scripted_default
Compiling module xil_defaultlib.Dmem_SRQtype_regout_default
Compiling module xil_defaultlib.E_mem_ne_bram(DEPTH=40,ADDRWIDTH...
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.subtract_2
Compiling module xil_defaultlib.subtractor_32_default
Compiling module xil_defaultlib.Absoluter_adder
Compiling module xil_defaultlib.Absoluter_32_default
Compiling module xil_defaultlib.normaliserW(W=6)
Compiling module xil_defaultlib.NormaliserWc_default
Compiling module xil_defaultlib.m2VG_pipelined_2
Compiling module xil_defaultlib.m4VG_pipelined
Compiling module xil_defaultlib.m8VG_pipelined
Compiling module xil_defaultlib.m16VG_pipelined
Compiling module xil_defaultlib.m32VG_pipelined
Compiling module xil_defaultlib.emsggen_default
Compiling module xil_defaultlib.subtractor_32_d_default
Compiling module xil_defaultlib.adderW2
Compiling module xil_defaultlib.AdderWc_default
Compiling module xil_defaultlib.SISO_rowunit_pipe_default
Compiling module xil_defaultlib.ne_rowcomputer_SRQ_p26_default
Compiling module xil_defaultlib.tb_full_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_full_decoder_behav
