LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity MUX4 is
	port(
		A: IN STD_LOGIC;
		B: IN STD_LOGIC;
		S: IN STD_LOGIC;
		R: OUT STD_LOGIC;
end MUX4;


architecture teste of MUX4 is
signal sA, sB, s, sR: STD_LOGIC;

begin

sR <= ((not s and sB) or (s and sA));

end architecture;

