# TCL File Generated by Component Editor 16.1
# Thu May 31 12:22:46 NZST 2018
# DO NOT MODIFY


# 
# Filter "Filter" v1.4
#  2018.05.31.12:22:46
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Filter
# 
set_module_property DESCRIPTION ""
set_module_property NAME Filter
set_module_property VERSION 1.4
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Filter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FIlter_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FIlter_interface.vhd VHDL PATH FIlter_interface.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset resetn reset Input 1


# 
# connection point hw
# 
add_interface hw avalon end
set_interface_property hw addressUnits WORDS
set_interface_property hw associatedClock clock
set_interface_property hw associatedReset reset
set_interface_property hw bitsPerSymbol 8
set_interface_property hw burstOnBurstBoundariesOnly false
set_interface_property hw burstcountUnits WORDS
set_interface_property hw explicitAddressSpan 0
set_interface_property hw holdTime 0
set_interface_property hw linewrapBursts false
set_interface_property hw maximumPendingReadTransactions 0
set_interface_property hw maximumPendingWriteTransactions 0
set_interface_property hw readLatency 0
set_interface_property hw readWaitTime 1
set_interface_property hw setupTime 0
set_interface_property hw timingUnits Cycles
set_interface_property hw writeWaitTime 0
set_interface_property hw ENABLED true
set_interface_property hw EXPORT_OF ""
set_interface_property hw PORT_NAME_MAP ""
set_interface_property hw CMSIS_SVD_VARIABLES ""
set_interface_property hw SVD_ADDRESS_GROUP ""

add_interface_port hw writedata_hw writedata Input 64
add_interface_port hw readdata_hw readdata Output 64
add_interface_port hw readn_hw read Input 1
add_interface_port hw writen_hw write Input 1
set_interface_assignment hw embeddedsw.configuration.isFlash 0
set_interface_assignment hw embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment hw embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment hw embeddedsw.configuration.isPrintableDevice 0


# 
# connection point lw
# 
add_interface lw avalon end
set_interface_property lw addressUnits WORDS
set_interface_property lw associatedClock clock
set_interface_property lw associatedReset reset
set_interface_property lw bitsPerSymbol 8
set_interface_property lw burstOnBurstBoundariesOnly false
set_interface_property lw burstcountUnits WORDS
set_interface_property lw explicitAddressSpan 0
set_interface_property lw holdTime 0
set_interface_property lw linewrapBursts false
set_interface_property lw maximumPendingReadTransactions 0
set_interface_property lw maximumPendingWriteTransactions 0
set_interface_property lw readLatency 0
set_interface_property lw readWaitTime 1
set_interface_property lw setupTime 0
set_interface_property lw timingUnits Cycles
set_interface_property lw writeWaitTime 0
set_interface_property lw ENABLED true
set_interface_property lw EXPORT_OF ""
set_interface_property lw PORT_NAME_MAP ""
set_interface_property lw CMSIS_SVD_VARIABLES ""
set_interface_property lw SVD_ADDRESS_GROUP ""

add_interface_port lw writedata_lw writedata Input 32
add_interface_port lw readdata_lw readdata Output 32
add_interface_port lw readn_lw read Input 1
add_interface_port lw writen_lw write Input 1
set_interface_assignment lw embeddedsw.configuration.isFlash 0
set_interface_assignment lw embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment lw embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment lw embeddedsw.configuration.isPrintableDevice 0

