# 5-stage-pipelined-RISC-V-processor-on-FPGA
A 5-stage pipelined RV32I RISC-V processor implemented in Verilog, featuring instruction fetch, decode, execute, memory, and write-back stages with hazard detection and data forwarding support. Designed and verified through simulation and FPGA testing through memory-mapped input and output.
