(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = ((({(8'hae)} ? (8'haf) : ((8'haa) ^~ (8'h9d))) && (((8'ha4) & (8'hae)) ? ((8'hac) | (8'hae)) : (~&(8'hab)))) != {({(8'hac)} >= ((8'ha2) ? (8'ha8) : (8'ha0)))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h53):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire13;
  wire [(4'hb):(1'h0)] wire12;
  wire [(3'h7):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire4;
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg [(4'h8):(1'h0)] reg10 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(4'h9):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg5 = (1'h0);
  assign y = {wire13,
                 wire12,
                 wire7,
                 wire6,
                 wire4,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg5,
                 (1'h0)};
  assign wire4 = ({{$signed(wire0)}} >> $signed((wire2[(3'h4):(2'h3)] ?
                     $signed((8'ha5)) : $unsigned(wire0))));
  always
    @(posedge clk) begin
      reg5 <= (^~wire0);
    end
  assign wire6 = ((((8'h9e) ? (wire0 ? reg5 : wire1) : (wire2 || (8'ha7))) ?
                     (~(!(8'ha1))) : (~&(8'h9c))) >= $signed({(8'ha4)}));
  assign wire7 = wire3;
  always
    @(posedge clk) begin
      reg8 <= wire4[(2'h2):(1'h0)];
      if ((~^wire6[(3'h6):(2'h2)]))
        begin
          if ((((8'h9e) + reg5) ?
              reg8[(3'h4):(2'h2)] : $unsigned({$unsigned(wire4)})))
            begin
              reg9 <= wire6;
            end
          else
            begin
              reg9 <= wire1[(1'h1):(1'h0)];
              reg10 <= (($signed((+wire2)) ?
                  (wire1[(1'h0):(1'h0)] & $signed(wire0)) : reg5) > ((!reg5) ?
                  ($unsigned(wire6) - wire6[(1'h0):(1'h0)]) : reg5[(1'h1):(1'h1)]));
              reg11 <= $unsigned((wire1 | {wire0}));
            end
        end
      else
        begin
          reg9 <= ((wire2[(3'h7):(3'h7)] > $signed($unsigned(wire7))) ?
              (^((reg8 == wire4) > (^~(8'hae)))) : wire6[(1'h1):(1'h1)]);
        end
    end
  assign wire12 = wire6[(3'h6):(3'h4)];
  assign wire13 = $signed($signed(((-reg5) ?
                      $unsigned(wire12) : (wire7 ? wire12 : wire0))));
endmodule